      0: system.mem_ctrls: Timing Read : 0 7056  0 
    500: system.mem_ctrls: Timing Read : 0 7056  500 
   1000: system.mem_ctrls: Timing Read : 0 7056  1000 
   1500: system.mem_ctrls: Timing Read : 0 7064  1500 
   2000: system.mem_ctrls: Timing Read : 0 7064  2000 
   2000: system.mem_ctrls: Timing Read : 0 802384  2000 
   3500: system.mem_ctrls: Timing Read : 0 7064  3500 
   4000: system.mem_ctrls: Timing Read : 0 7064  4000 
   4500: system.mem_ctrls: Timing Read : 0 7072  4500 
   5500: system.mem_ctrls: Timing Read : 0 7072  5500 
   5500: system.mem_ctrls: Timing Writ : 1 802376  5500 
   6500: system.mem_ctrls: Timing Read : 0 7072  6500 
   6500: system.mem_ctrls: Timing Writ : 1 802368  6500 
   7500: system.mem_ctrls: Timing Read : 0 7072  7500 
   8000: system.mem_ctrls: Timing Read : 0 7080  8000 
   8500: system.mem_ctrls: Timing Read : 0 7080  8500 
   9000: system.mem_ctrls: Timing Read : 0 7088  9000 
   9500: system.mem_ctrls: Timing Read : 0 7088  9500 
  10000: system.mem_ctrls: Timing Read : 0 7096  10000 
  11000: system.mem_ctrls: Timing Writ : 1 802360  11000 
  12500: system.mem_ctrls: Timing Read : 0 8288  12500 
  13000: system.mem_ctrls: Timing Read : 0 8288  13000 
  13000: system.mem_ctrls: Timing Writ : 1 802352  13000 
  14000: system.mem_ctrls: Timing Read : 0 8288  14000 
  14500: system.mem_ctrls: Timing Read : 0 8296  14500 
  14500: system.mem_ctrls: Timing Writ : 1 802344  14500 
  15500: system.mem_ctrls: Timing Read : 0 8296  15500 
  16000: system.mem_ctrls: Timing Read : 0 8296  16000 
  16000: system.mem_ctrls: Timing Writ : 1 802336  16000 
  17000: system.mem_ctrls: Timing Read : 0 8296  17000 
  17500: system.mem_ctrls: Timing Read : 0 8304  17500 
  18000: system.mem_ctrls: Timing Read : 0 8304  18000 
  18000: system.mem_ctrls: Timing Writ : 1 802328  18000 
  19000: system.mem_ctrls: Timing Read : 0 8304  19000 
  19500: system.mem_ctrls: Timing Read : 0 8304  19500 
  19500: system.mem_ctrls: Timing Writ : 1 802320  19500 
  20500: system.mem_ctrls: Timing Read : 0 8304  20500 
  21000: system.mem_ctrls: Timing Read : 0 8312  21000 
  22000: system.mem_ctrls: Timing Read : 0 8312  22000 
  22500: system.mem_ctrls: Timing Read : 0 8320  22500 
  22500: system.mem_ctrls: Timing Writ : 1 802112  22500 
  23000: system.mem_ctrls: Timing Read : 0 8320  23000 
  23500: system.mem_ctrls: Timing Read : 0 8328  23500 
  24000: system.mem_ctrls: Timing Read : 0 8328  24000 
  24000: system.mem_ctrls: Timing Writ : 1 802120  24000 
  24500: system.mem_ctrls: Timing Read : 0 8328  24500 
  25000: system.mem_ctrls: Timing Read : 0 8336  25000 
  25000: system.mem_ctrls: Timing Writ : 1 802108  25000 
  25500: system.mem_ctrls: Timing Read : 0 8336  25500 
  26000: system.mem_ctrls: Timing Read : 0 8336  26000 
  27500: system.mem_ctrls: Timing Read : 0 8352  27500 
  28000: system.mem_ctrls: Timing Writ : 1 788168  28000 
  28500: system.mem_ctrls: Timing Read : 0 8352  28500 
  29000: system.mem_ctrls: Timing Read : 0 8360  29000 
  30000: system.mem_ctrls: Timing Writ : 1 802088  30000 
  31500: system.mem_ctrls: Timing Read : 0 7104  31500 
  32000: system.mem_ctrls: Timing Read : 0 7104  32000 
  32000: system.mem_ctrls: Timing Read : 0 802088  32000 
  33500: system.mem_ctrls: Timing Read : 0 8360  33500 
  34000: system.mem_ctrls: Timing Read : 0 8368  34000 
  34000: system.mem_ctrls: Timing Read : 0 802108  34000 
  35000: system.mem_ctrls: Timing Read : 0 8368  35000 
  35000: system.mem_ctrls: Timing Read : 0 802112  35000 
  35500: system.mem_ctrls: Timing Read : 0 8368  35500 
  36000: system.mem_ctrls: Timing Read : 0 8376  36000 
  36500: system.mem_ctrls: Timing Read : 0 8376  36500 
  37000: system.mem_ctrls: Timing Read : 0 8384  37000 
  37000: system.mem_ctrls: Timing Read : 0 802368  37000 
  37500: system.mem_ctrls: Timing Read : 0 8384  37500 
  38000: system.mem_ctrls: Timing Read : 0 8392  38000 
  38500: system.mem_ctrls: Timing Writ : 1 793832  38500 
  39000: system.mem_ctrls: Timing Read : 0 8392  39000 
  39500: system.mem_ctrls: Timing Read : 0 8400  39500 
  40000: system.mem_ctrls: Timing Writ : 1 780912  40000 
  40500: system.mem_ctrls: Timing Read : 0 8400  40500 
  41000: system.mem_ctrls: Timing Read : 0 8408  41000 
  42000: system.mem_ctrls: Timing Read : 0 8408  42000 
  42500: system.mem_ctrls: Timing Read : 0 8416  42500 
  43000: system.mem_ctrls: Timing Read : 0 802408  43000 
  44000: system.mem_ctrls: Timing Read : 0 8416  44000 
  45500: system.mem_ctrls: Timing Read : 0 8416  45500 
  46500: system.mem_ctrls: Timing Writ : 1 802088  46500 
  48000: system.mem_ctrls: Timing Read : 0 311616  48000 
  48500: system.mem_ctrls: Timing Read : 0 311616  48500 
  48500: system.mem_ctrls: Timing Read : 0 802416  48500 
  49000: system.mem_ctrls: Timing Read : 0 311616  49000 
  49500: system.mem_ctrls: Timing Read : 0 311624  49500 
  50000: system.mem_ctrls: Timing Writ : 1 796640  50000 
  50500: system.mem_ctrls: Timing Read : 0 311624  50500 
  51000: system.mem_ctrls: Timing Read : 0 311632  51000 
  51500: system.mem_ctrls: Timing Read : 0 311632  51500 
  53000: system.mem_ctrls: Timing Read : 0 311632  53000 
  53500: system.mem_ctrls: Timing Read : 0 311640  53500 
  53500: system.mem_ctrls: Timing Writ : 1 802080  53500 
  54500: system.mem_ctrls: Timing Read : 0 311640  54500 
  55000: system.mem_ctrls: Timing Read : 0 793856  55000 
  55500: system.mem_ctrls: Timing Read : 0 311648  55500 
  56000: system.mem_ctrls: Timing Read : 0 311648  56000 
  56500: system.mem_ctrls: Timing Read : 0 311648  56500 
  56500: system.mem_ctrls: Timing Writ : 1 802072  56500 
  57500: system.mem_ctrls: Timing Read : 0 311656  57500 
  58000: system.mem_ctrls: Timing Read : 0 796816  58000 
  58500: system.mem_ctrls: Timing Read : 0 311656  58500 
  59000: system.mem_ctrls: Timing Read : 0 311664  59000 
  59500: system.mem_ctrls: Timing Read : 0 311664  59500 
  60000: system.mem_ctrls: Timing Read : 0 311664  60000 
  60000: system.mem_ctrls: Timing Writ : 1 802064  60000 
  61000: system.mem_ctrls: Timing Read : 0 311664  61000 
  61500: system.mem_ctrls: Timing Read : 0 311672  61500 
  62000: system.mem_ctrls: Timing Read : 0 786712  62000 
  62500: system.mem_ctrls: Timing Read : 0 311672  62500 
  63000: system.mem_ctrls: Timing Read : 0 311680  63000 
  64000: system.mem_ctrls: Timing Read : 0 311680  64000 
  64500: system.mem_ctrls: Timing Read : 0 311688  64500 
  65000: system.mem_ctrls: Timing Read : 0 796744  65000 
  65500: system.mem_ctrls: Timing Read : 0 311688  65500 
  66000: system.mem_ctrls: Timing Read : 0 311696  66000 
  66500: system.mem_ctrls: Timing Read : 0 796688  66500 
  67000: system.mem_ctrls: Timing Read : 0 311696  67000 
  67000: system.mem_ctrls: Timing Writ : 1 802056  67000 
  68000: system.mem_ctrls: Timing Read : 0 311696  68000 
  68500: system.mem_ctrls: Timing Read : 0 311696  68500 
  68500: system.mem_ctrls: Timing Writ : 1 802048  68500 
  69500: system.mem_ctrls: Timing Read : 0 311704  69500 
  70000: system.mem_ctrls: Timing Read : 0 796712  70000 
  70500: system.mem_ctrls: Timing Read : 0 311704  70500 
  70500: system.mem_ctrls: Timing Writ : 1 802040  70500 
  71500: system.mem_ctrls: Timing Read : 0 311704  71500 
  72000: system.mem_ctrls: Timing Read : 0 311712  72000 
  72500: system.mem_ctrls: Timing Read : 0 796720  72500 
  73000: system.mem_ctrls: Timing Read : 0 311712  73000 
  73500: system.mem_ctrls: Timing Read : 0 311720  73500 
  73500: system.mem_ctrls: Timing Writ : 1 802000  73500 
  74000: system.mem_ctrls: Timing Read : 0 311720  74000 
  74500: system.mem_ctrls: Timing Read : 0 311728  74500 
  75000: system.mem_ctrls: Timing Read : 0 780960  75000 
  75500: system.mem_ctrls: Timing Read : 0 311728  75500 
  75500: system.mem_ctrls: Timing Writ : 1 802008  75500 
  76000: system.mem_ctrls: Timing Read : 0 311728  76000 
  76500: system.mem_ctrls: Timing Read : 0 311736  76500 
  77000: system.mem_ctrls: Timing Read : 0 780896  77000 
  77500: system.mem_ctrls: Timing Read : 0 311736  77500 
  78000: system.mem_ctrls: Timing Read : 0 311744  78000 
  78000: system.mem_ctrls: Timing Writ : 1 802020  78000 
  78500: system.mem_ctrls: Timing Read : 0 311744  78500 
  79000: system.mem_ctrls: Timing Read : 0 793864  79000 
  79500: system.mem_ctrls: Timing Read : 0 311752  79500 
  79500: system.mem_ctrls: Timing Writ : 1 802024  79500 
  80000: system.mem_ctrls: Timing Read : 0 311752  80000 
  80500: system.mem_ctrls: Timing Read : 0 311760  80500 
  81000: system.mem_ctrls: Timing Read : 0 786700  81000 
  82000: system.mem_ctrls: Timing Read : 0 311760  82000 
  82000: system.mem_ctrls: Timing Writ : 1 802032  82000 
  82500: system.mem_ctrls: Timing Read : 0 311768  82500 
  83000: system.mem_ctrls: Timing Read : 0 796648  83000 
  83500: system.mem_ctrls: Timing Read : 0 311768  83500 
  84000: system.mem_ctrls: Timing Read : 0 311776  84000 
  84500: system.mem_ctrls: Timing Writ : 1 802039  84500 
  85000: system.mem_ctrls: Timing Read : 0 311776  85000 
  85500: system.mem_ctrls: Timing Read : 0 311784  85500 
  86000: system.mem_ctrls: Timing Writ : 1 802038  86000 
  86500: system.mem_ctrls: Timing Read : 0 311784  86500 
  87000: system.mem_ctrls: Timing Writ : 1 802037  87000 
  87500: system.mem_ctrls: Timing Read : 0 311784  87500 
  88000: system.mem_ctrls: Timing Read : 0 311792  88000 
  88500: system.mem_ctrls: Timing Writ : 1 802019  88500 
  89000: system.mem_ctrls: Timing Read : 0 311792  89000 
  89500: system.mem_ctrls: Timing Writ : 1 802018  89500 
  90000: system.mem_ctrls: Timing Read : 0 311800  90000 
  90500: system.mem_ctrls: Timing Writ : 1 802036  90500 
  91000: system.mem_ctrls: Timing Read : 0 311800  91000 
  91500: system.mem_ctrls: Timing Read : 0 311808  91500 
  91500: system.mem_ctrls: Timing Writ : 1 802016  91500 
  92000: system.mem_ctrls: Timing Read : 0 311808  92000 
  92500: system.mem_ctrls: Timing Read : 0 311808  92500 
  93000: system.mem_ctrls: Timing Read : 0 311816  93000 
  93000: system.mem_ctrls: Timing Writ : 1 801992  93000 
  93500: system.mem_ctrls: Timing Read : 0 311816  93500 
  94000: system.mem_ctrls: Timing Read : 0 311816  94000 
  94000: system.mem_ctrls: Timing Writ : 1 801984  94000 
  94500: system.mem_ctrls: Timing Read : 0 311824  94500 
  95000: system.mem_ctrls: Timing Read : 0 311824  95000 
  95500: system.mem_ctrls: Timing Read : 0 311832  95500 
  96500: system.mem_ctrls: Timing Read : 0 311832  96500 
  97500: system.mem_ctrls: Timing Read : 0 311840  97500 
  99000: system.mem_ctrls: Timing Read : 0 311840  99000 
  99000: system.mem_ctrls: Timing Read : 0 626616  99000 
 100000: system.mem_ctrls: Timing Read : 0 311840  100000 
 100500: system.mem_ctrls: Timing Read : 0 311848  100500 
 101000: system.mem_ctrls: Timing Read : 0 311848  101000 
 101500: system.mem_ctrls: Timing Read : 0 312112  101500 
 101500: system.mem_ctrls: Timing Read : 0 802424  101500 
 102000: system.mem_ctrls: Timing Read : 0 312112  102000 
 103000: system.mem_ctrls: Timing Read : 0 312120  103000 
 103500: system.mem_ctrls: Timing Writ : 1 802037  103500 
 104000: system.mem_ctrls: Timing Read : 0 312120  104000 
 104500: system.mem_ctrls: Timing Read : 0 312128  104500 
 104500: system.mem_ctrls: Timing Writ : 1 802008  104500 
 105000: system.mem_ctrls: Timing Read : 0 312128  105000 
 105000: system.mem_ctrls: Timing Read : 0 802432  105000 
 105500: system.mem_ctrls: Timing Read : 0 312128  105500 
 106000: system.mem_ctrls: Timing Read : 0 312136  106000 
 107500: system.mem_ctrls: Timing Read : 0 311832  107500 
 108500: system.mem_ctrls: Timing Read : 0 311832  108500 
 109500: system.mem_ctrls: Timing Read : 0 311840  109500 
 111000: system.mem_ctrls: Timing Read : 0 311840  111000 
 111000: system.mem_ctrls: Timing Read : 0 626548  111000 
 112000: system.mem_ctrls: Timing Read : 0 311840  112000 
 112500: system.mem_ctrls: Timing Read : 0 311848  112500 
 113000: system.mem_ctrls: Timing Read : 0 311848  113000 
 113500: system.mem_ctrls: Timing Read : 0 312320  113500 
 113500: system.mem_ctrls: Timing Read : 0 802440  113500 
 114000: system.mem_ctrls: Timing Read : 0 312320  114000 
 115000: system.mem_ctrls: Timing Read : 0 312328  115000 
 115500: system.mem_ctrls: Timing Writ : 1 802036  115500 
 116000: system.mem_ctrls: Timing Read : 0 312328  116000 
 116500: system.mem_ctrls: Timing Read : 0 312336  116500 
 116500: system.mem_ctrls: Timing Writ : 1 801992  116500 
 117000: system.mem_ctrls: Timing Read : 0 312336  117000 
 117000: system.mem_ctrls: Timing Read : 0 802448  117000 
 117500: system.mem_ctrls: Timing Read : 0 312336  117500 
 118000: system.mem_ctrls: Timing Read : 0 312344  118000 
 119500: system.mem_ctrls: Timing Read : 0 311832  119500 
 120500: system.mem_ctrls: Timing Read : 0 311832  120500 
 121500: system.mem_ctrls: Timing Read : 0 311840  121500 
 123000: system.mem_ctrls: Timing Read : 0 311840  123000 
 123000: system.mem_ctrls: Timing Read : 0 626508  123000 
 124000: system.mem_ctrls: Timing Read : 0 311840  124000 
 124500: system.mem_ctrls: Timing Read : 0 311848  124500 
 125000: system.mem_ctrls: Timing Read : 0 311848  125000 
 125500: system.mem_ctrls: Timing Read : 0 312528  125500 
 125500: system.mem_ctrls: Timing Read : 0 802456  125500 
 126000: system.mem_ctrls: Timing Read : 0 312528  126000 
 126500: system.mem_ctrls: Timing Read : 0 312528  126500 
 127000: system.mem_ctrls: Timing Read : 0 312536  127000 
 128000: system.mem_ctrls: Timing Read : 0 312536  128000 
 128500: system.mem_ctrls: Timing Read : 0 312544  128500 
 129500: system.mem_ctrls: Timing Read : 0 312544  129500 
 129500: system.mem_ctrls: Timing Read : 0 802464  129500 
 130000: system.mem_ctrls: Timing Read : 0 312552  130000 
 131000: system.mem_ctrls: Timing Read : 0 312552  131000 
 131500: system.mem_ctrls: Timing Read : 0 312552  131500 
 132000: system.mem_ctrls: Timing Read : 0 312560  132000 
 133500: system.mem_ctrls: Timing Read : 0 311832  133500 
 134500: system.mem_ctrls: Timing Read : 0 311832  134500 
 135500: system.mem_ctrls: Timing Read : 0 311840  135500 
 137000: system.mem_ctrls: Timing Read : 0 311840  137000 
 137000: system.mem_ctrls: Timing Read : 0 626552  137000 
 138000: system.mem_ctrls: Timing Read : 0 311840  138000 
 138500: system.mem_ctrls: Timing Read : 0 311848  138500 
 139000: system.mem_ctrls: Timing Read : 0 311848  139000 
 139500: system.mem_ctrls: Timing Read : 0 312280  139500 
 139500: system.mem_ctrls: Timing Read : 0 802472  139500 
 140000: system.mem_ctrls: Timing Read : 0 312280  140000 
 140000: system.mem_ctrls: Timing Read : 0 802480  140000 
 140500: system.mem_ctrls: Timing Read : 0 312280  140500 
 141000: system.mem_ctrls: Timing Read : 0 312288  141000 
 142000: system.mem_ctrls: Timing Read : 0 312288  142000 
 142500: system.mem_ctrls: Timing Read : 0 312296  142500 
 143000: system.mem_ctrls: Timing Read : 0 312296  143000 
 143500: system.mem_ctrls: Timing Read : 0 312296  143500 
 144000: system.mem_ctrls: Timing Read : 0 312304  144000 
 145500: system.mem_ctrls: Timing Read : 0 311832  145500 
 146500: system.mem_ctrls: Timing Read : 0 311832  146500 
 147500: system.mem_ctrls: Timing Read : 0 311840  147500 
 149000: system.mem_ctrls: Timing Read : 0 311840  149000 
 149000: system.mem_ctrls: Timing Read : 0 626496  149000 
 150000: system.mem_ctrls: Timing Read : 0 311840  150000 
 150500: system.mem_ctrls: Timing Read : 0 311848  150500 
 151000: system.mem_ctrls: Timing Read : 0 311848  151000 
 151500: system.mem_ctrls: Timing Read : 0 312608  151500 
 151500: system.mem_ctrls: Timing Read : 0 802488  151500 
 152000: system.mem_ctrls: Timing Read : 0 312608  152000 
 152000: system.mem_ctrls: Timing Read : 0 802496  152000 
 152500: system.mem_ctrls: Timing Read : 0 312616  152500 
 153500: system.mem_ctrls: Timing Read : 0 312616  153500 
 154000: system.mem_ctrls: Timing Read : 0 312624  154000 
 154500: system.mem_ctrls: Timing Read : 0 312624  154500 
 155000: system.mem_ctrls: Timing Read : 0 312624  155000 
 155500: system.mem_ctrls: Timing Read : 0 312632  155500 
 157000: system.mem_ctrls: Timing Read : 0 311832  157000 
 158000: system.mem_ctrls: Timing Read : 0 311832  158000 
 159000: system.mem_ctrls: Timing Read : 0 311840  159000 
 160500: system.mem_ctrls: Timing Read : 0 311840  160500 
 160500: system.mem_ctrls: Timing Read : 0 626500  160500 
 161500: system.mem_ctrls: Timing Read : 0 311840  161500 
 162000: system.mem_ctrls: Timing Read : 0 311848  162000 
 162500: system.mem_ctrls: Timing Read : 0 311848  162500 
 163000: system.mem_ctrls: Timing Read : 0 311872  163000 
 163000: system.mem_ctrls: Timing Read : 0 802512  163000 
 163500: system.mem_ctrls: Timing Read : 0 311872  163500 
 164500: system.mem_ctrls: Timing Read : 0 311880  164500 
 165000: system.mem_ctrls: Timing Read : 0 311880  165000 
 166500: system.mem_ctrls: Timing Read : 0 311832  166500 
 167500: system.mem_ctrls: Timing Read : 0 311832  167500 
 168500: system.mem_ctrls: Timing Read : 0 311840  168500 
 170000: system.mem_ctrls: Timing Read : 0 311840  170000 
 170000: system.mem_ctrls: Timing Read : 0 626504  170000 
 171000: system.mem_ctrls: Timing Read : 0 311840  171000 
 171500: system.mem_ctrls: Timing Read : 0 311848  171500 
 172000: system.mem_ctrls: Timing Read : 0 311848  172000 
 172500: system.mem_ctrls: Timing Read : 0 312576  172500 
 172500: system.mem_ctrls: Timing Read : 0 802520  172500 
 173000: system.mem_ctrls: Timing Read : 0 312576  173000 
 173000: system.mem_ctrls: Timing Read : 0 802528  173000 
 173500: system.mem_ctrls: Timing Read : 0 312584  173500 
 174500: system.mem_ctrls: Timing Read : 0 312584  174500 
 175000: system.mem_ctrls: Timing Read : 0 312592  175000 
 175500: system.mem_ctrls: Timing Read : 0 312592  175500 
 176000: system.mem_ctrls: Timing Read : 0 312592  176000 
 176500: system.mem_ctrls: Timing Read : 0 312600  176500 
 178000: system.mem_ctrls: Timing Read : 0 311832  178000 
 179000: system.mem_ctrls: Timing Read : 0 311832  179000 
 180000: system.mem_ctrls: Timing Read : 0 311840  180000 
 181500: system.mem_ctrls: Timing Read : 0 311840  181500 
 181500: system.mem_ctrls: Timing Read : 0 626512  181500 
 182500: system.mem_ctrls: Timing Read : 0 311840  182500 
 183000: system.mem_ctrls: Timing Read : 0 311848  183000 
 183500: system.mem_ctrls: Timing Read : 0 311848  183500 
 184000: system.mem_ctrls: Timing Read : 0 311872  184000 
 184000: system.mem_ctrls: Timing Read : 0 802544  184000 
 184500: system.mem_ctrls: Timing Read : 0 311872  184500 
 185500: system.mem_ctrls: Timing Read : 0 311880  185500 
 186000: system.mem_ctrls: Timing Read : 0 311880  186000 
 187500: system.mem_ctrls: Timing Read : 0 311832  187500 
 188500: system.mem_ctrls: Timing Read : 0 311832  188500 
 189500: system.mem_ctrls: Timing Read : 0 311840  189500 
 191000: system.mem_ctrls: Timing Read : 0 311840  191000 
 191000: system.mem_ctrls: Timing Read : 0 626516  191000 
 192000: system.mem_ctrls: Timing Read : 0 311840  192000 
 192500: system.mem_ctrls: Timing Read : 0 311848  192500 
 193000: system.mem_ctrls: Timing Read : 0 311848  193000 
 193500: system.mem_ctrls: Timing Read : 0 311872  193500 
 193500: system.mem_ctrls: Timing Read : 0 802560  193500 
 194000: system.mem_ctrls: Timing Read : 0 311872  194000 
 195000: system.mem_ctrls: Timing Read : 0 311880  195000 
 195500: system.mem_ctrls: Timing Read : 0 311880  195500 
 197000: system.mem_ctrls: Timing Read : 0 311832  197000 
 198000: system.mem_ctrls: Timing Read : 0 311832  198000 
 199000: system.mem_ctrls: Timing Read : 0 311840  199000 
 200500: system.mem_ctrls: Timing Read : 0 311840  200500 
 200500: system.mem_ctrls: Timing Read : 0 626520  200500 
 201500: system.mem_ctrls: Timing Read : 0 311840  201500 
 202000: system.mem_ctrls: Timing Read : 0 311848  202000 
 202500: system.mem_ctrls: Timing Read : 0 311848  202500 
 203000: system.mem_ctrls: Timing Read : 0 311872  203000 
 203000: system.mem_ctrls: Timing Read : 0 802576  203000 
 203500: system.mem_ctrls: Timing Read : 0 311872  203500 
 204500: system.mem_ctrls: Timing Read : 0 311880  204500 
 205000: system.mem_ctrls: Timing Read : 0 311880  205000 
 206500: system.mem_ctrls: Timing Read : 0 311832  206500 
 207500: system.mem_ctrls: Timing Read : 0 311832  207500 
 208500: system.mem_ctrls: Timing Read : 0 311840  208500 
 210000: system.mem_ctrls: Timing Read : 0 311840  210000 
 210000: system.mem_ctrls: Timing Read : 0 626528  210000 
 211000: system.mem_ctrls: Timing Read : 0 311840  211000 
 211500: system.mem_ctrls: Timing Read : 0 311848  211500 
 212000: system.mem_ctrls: Timing Read : 0 311848  212000 
 212500: system.mem_ctrls: Timing Read : 0 312496  212500 
 212500: system.mem_ctrls: Timing Read : 0 802584  212500 
 213500: system.mem_ctrls: Timing Read : 0 312496  213500 
 213500: system.mem_ctrls: Timing Read : 0 802592  213500 
 214000: system.mem_ctrls: Timing Read : 0 312504  214000 
 215000: system.mem_ctrls: Timing Read : 0 312504  215000 
 216000: system.mem_ctrls: Timing Read : 0 312504  216000 
 216500: system.mem_ctrls: Timing Read : 0 312512  216500 
 217000: system.mem_ctrls: Timing Read : 0 312512  217000 
 218500: system.mem_ctrls: Timing Read : 0 311832  218500 
 219500: system.mem_ctrls: Timing Read : 0 311832  219500 
 220500: system.mem_ctrls: Timing Read : 0 311840  220500 
 222000: system.mem_ctrls: Timing Read : 0 311840  222000 
 222000: system.mem_ctrls: Timing Read : 0 626532  222000 
 223000: system.mem_ctrls: Timing Read : 0 311840  223000 
 223500: system.mem_ctrls: Timing Read : 0 311848  223500 
 224000: system.mem_ctrls: Timing Read : 0 311848  224000 
 224500: system.mem_ctrls: Timing Read : 0 312464  224500 
 224500: system.mem_ctrls: Timing Read : 0 802600  224500 
 225500: system.mem_ctrls: Timing Read : 0 312464  225500 
 225500: system.mem_ctrls: Timing Read : 0 802608  225500 
 226000: system.mem_ctrls: Timing Read : 0 312472  226000 
 227000: system.mem_ctrls: Timing Read : 0 312472  227000 
 228000: system.mem_ctrls: Timing Read : 0 312472  228000 
 228500: system.mem_ctrls: Timing Read : 0 312480  228500 
 229000: system.mem_ctrls: Timing Read : 0 312480  229000 
 230500: system.mem_ctrls: Timing Read : 0 311832  230500 
 231500: system.mem_ctrls: Timing Read : 0 311832  231500 
 232500: system.mem_ctrls: Timing Read : 0 311840  232500 
 234000: system.mem_ctrls: Timing Read : 0 311840  234000 
 234000: system.mem_ctrls: Timing Read : 0 626536  234000 
 235000: system.mem_ctrls: Timing Read : 0 311840  235000 
 235500: system.mem_ctrls: Timing Read : 0 311848  235500 
 236000: system.mem_ctrls: Timing Read : 0 311848  236000 
 236500: system.mem_ctrls: Timing Read : 0 312432  236500 
 236500: system.mem_ctrls: Timing Read : 0 802616  236500 
 237500: system.mem_ctrls: Timing Read : 0 312432  237500 
 237500: system.mem_ctrls: Timing Read : 0 802624  237500 
 238000: system.mem_ctrls: Timing Read : 0 312432  238000 
 238500: system.mem_ctrls: Timing Read : 0 312440  238500 
 239500: system.mem_ctrls: Timing Read : 0 312440  239500 
 240500: system.mem_ctrls: Timing Read : 0 312440  240500 
 241000: system.mem_ctrls: Timing Read : 0 312448  241000 
 241500: system.mem_ctrls: Timing Read : 0 312448  241500 
 243000: system.mem_ctrls: Timing Read : 0 311832  243000 
 244000: system.mem_ctrls: Timing Read : 0 311832  244000 
 245000: system.mem_ctrls: Timing Read : 0 311840  245000 
 246500: system.mem_ctrls: Timing Read : 0 311840  246500 
 246500: system.mem_ctrls: Timing Read : 0 626540  246500 
 247500: system.mem_ctrls: Timing Read : 0 311840  247500 
 248000: system.mem_ctrls: Timing Read : 0 311848  248000 
 248500: system.mem_ctrls: Timing Read : 0 311848  248500 
 249000: system.mem_ctrls: Timing Read : 0 312400  249000 
 249000: system.mem_ctrls: Timing Read : 0 802632  249000 
 250000: system.mem_ctrls: Timing Read : 0 312400  250000 
 250000: system.mem_ctrls: Timing Read : 0 802640  250000 
 250500: system.mem_ctrls: Timing Read : 0 312400  250500 
 251000: system.mem_ctrls: Timing Read : 0 312408  251000 
 252000: system.mem_ctrls: Timing Read : 0 312408  252000 
 253000: system.mem_ctrls: Timing Read : 0 312408  253000 
 253500: system.mem_ctrls: Timing Read : 0 312416  253500 
 254000: system.mem_ctrls: Timing Read : 0 312416  254000 
 255500: system.mem_ctrls: Timing Read : 0 311832  255500 
 256500: system.mem_ctrls: Timing Read : 0 311832  256500 
 257500: system.mem_ctrls: Timing Read : 0 311840  257500 
 259000: system.mem_ctrls: Timing Read : 0 311840  259000 
 259000: system.mem_ctrls: Timing Read : 0 626576  259000 
 260000: system.mem_ctrls: Timing Read : 0 311840  260000 
 260500: system.mem_ctrls: Timing Read : 0 311848  260500 
 261000: system.mem_ctrls: Timing Read : 0 311848  261000 
 261500: system.mem_ctrls: Timing Read : 0 312192  261500 
 261500: system.mem_ctrls: Timing Read : 0 802648  261500 
 262000: system.mem_ctrls: Timing Read : 0 312192  262000 
 263000: system.mem_ctrls: Timing Read : 0 312192  263000 
 263500: system.mem_ctrls: Timing Read : 0 312200  263500 
 264000: system.mem_ctrls: Timing Writ : 1 802038  264000 
 264500: system.mem_ctrls: Timing Read : 0 312200  264500 
 265000: system.mem_ctrls: Timing Read : 0 312208  265000 
 265500: system.mem_ctrls: Timing Read : 0 312208  265500 
 266000: system.mem_ctrls: Timing Read : 0 312216  266000 
 266500: system.mem_ctrls: Timing Writ : 1 802032  266500 
 267000: system.mem_ctrls: Timing Read : 0 312216  267000 
 267000: system.mem_ctrls: Timing Writ : 1 802020  267000 
 267500: system.mem_ctrls: Timing Read : 0 312216  267500 
 267500: system.mem_ctrls: Timing Read : 0 802656  267500 
 268000: system.mem_ctrls: Timing Read : 0 312224  268000 
 268500: system.mem_ctrls: Timing Read : 0 312224  268500 
 269000: system.mem_ctrls: Timing Read : 0 312232  269000 
 270500: system.mem_ctrls: Timing Read : 0 311832  270500 
 271500: system.mem_ctrls: Timing Read : 0 311832  271500 
 272500: system.mem_ctrls: Timing Read : 0 311840  272500 
 274000: system.mem_ctrls: Timing Read : 0 311840  274000 
 274000: system.mem_ctrls: Timing Read : 0 626584  274000 
 275000: system.mem_ctrls: Timing Read : 0 311840  275000 
 275500: system.mem_ctrls: Timing Read : 0 311848  275500 
 276000: system.mem_ctrls: Timing Read : 0 311848  276000 
 276500: system.mem_ctrls: Timing Read : 0 311856  276500 
 276500: system.mem_ctrls: Timing Read : 0 802664  276500 
 277000: system.mem_ctrls: Timing Read : 0 311856  277000 
 277500: system.mem_ctrls: Timing Read : 0 311864  277500 
 278000: system.mem_ctrls: Timing Writ : 1 802039  278000 
 278500: system.mem_ctrls: Timing Read : 0 311864  278500 
 278500: system.mem_ctrls: Timing Writ : 1 802024  278500 
 279000: system.mem_ctrls: Timing Read : 0 311864  279000 
 279500: system.mem_ctrls: Timing Read : 0 311872  279500 
 279500: system.mem_ctrls: Timing Read : 0 802672  279500 
 280000: system.mem_ctrls: Timing Read : 0 311872  280000 
 281000: system.mem_ctrls: Timing Read : 0 311880  281000 
 281500: system.mem_ctrls: Timing Read : 0 311880  281500 
 283000: system.mem_ctrls: Timing Read : 0 311832  283000 
 284000: system.mem_ctrls: Timing Read : 0 311832  284000 
 285000: system.mem_ctrls: Timing Read : 0 311840  285000 
 286500: system.mem_ctrls: Timing Read : 0 311840  286500 
 286500: system.mem_ctrls: Timing Read : 0 626608  286500 
 287500: system.mem_ctrls: Timing Read : 0 311840  287500 
 288000: system.mem_ctrls: Timing Read : 0 311848  288000 
 288500: system.mem_ctrls: Timing Read : 0 311848  288500 
 289000: system.mem_ctrls: Timing Read : 0 311872  289000 
 289000: system.mem_ctrls: Timing Read : 0 802688  289000 
 289500: system.mem_ctrls: Timing Read : 0 311872  289500 
 290500: system.mem_ctrls: Timing Read : 0 311880  290500 
 291000: system.mem_ctrls: Timing Read : 0 311880  291000 
 292500: system.mem_ctrls: Timing Read : 0 311832  292500 
 293500: system.mem_ctrls: Timing Read : 0 311832  293500 
 294500: system.mem_ctrls: Timing Read : 0 311840  294500 
 296000: system.mem_ctrls: Timing Read : 0 311840  296000 
 296000: system.mem_ctrls: Timing Read : 0 626544  296000 
 297000: system.mem_ctrls: Timing Read : 0 311840  297000 
 297500: system.mem_ctrls: Timing Read : 0 311848  297500 
 298000: system.mem_ctrls: Timing Read : 0 311848  298000 
 298500: system.mem_ctrls: Timing Read : 0 312360  298500 
 298500: system.mem_ctrls: Timing Read : 0 802696  298500 
 299000: system.mem_ctrls: Timing Read : 0 312360  299000 
 300000: system.mem_ctrls: Timing Read : 0 312368  300000 
 300500: system.mem_ctrls: Timing Read : 0 312368  300500 
 301000: system.mem_ctrls: Timing Read : 0 312376  301000 
 301000: system.mem_ctrls: Timing Writ : 1 801984  301000 
 301500: system.mem_ctrls: Timing Read : 0 312376  301500 
 301500: system.mem_ctrls: Timing Read : 0 802704  301500 
 302000: system.mem_ctrls: Timing Read : 0 312376  302000 
 302500: system.mem_ctrls: Timing Read : 0 312384  302500 
 303000: system.mem_ctrls: Timing Read : 0 312384  303000 
 304500: system.mem_ctrls: Timing Read : 0 312384  304500 
 305000: system.mem_ctrls: Timing Read : 0 312392  305000 
 306500: system.mem_ctrls: Timing Read : 0 311888  306500 
 307000: system.mem_ctrls: Timing Read : 0 311888  307000 
 307500: system.mem_ctrls: Timing Read : 0 311896  307500 
 309000: system.mem_ctrls: Timing Read : 0 312640  309000 
 309500: system.mem_ctrls: Timing Writ : 1 786712  309500 
 310000: system.mem_ctrls: Timing Read : 0 312640  310000 
 310500: system.mem_ctrls: Timing Read : 0 312648  310500 
 312000: system.mem_ctrls: Timing Read : 0 311896  312000 
 312500: system.mem_ctrls: Timing Read : 0 311896  312500 
 314000: system.mem_ctrls: Timing Read : 0 311896  314000 
 314500: system.mem_ctrls: Timing Read : 0 311904  314500 
 315000: system.mem_ctrls: Timing Writ : 1 796712  315000 
 315500: system.mem_ctrls: Timing Read : 0 311904  315500 
 316000: system.mem_ctrls: Timing Read : 0 311904  316000 
 317500: system.mem_ctrls: Timing Read : 0 311912  317500 
 318000: system.mem_ctrls: Timing Writ : 1 796688  318000 
 318500: system.mem_ctrls: Timing Read : 0 311912  318500 
 319000: system.mem_ctrls: Timing Read : 0 311920  319000 
 319500: system.mem_ctrls: Timing Read : 0 311920  319500 
 321000: system.mem_ctrls: Timing Read : 0 311920  321000 
 321500: system.mem_ctrls: Timing Read : 0 311928  321500 
 322000: system.mem_ctrls: Timing Writ : 1 796744  322000 
 322500: system.mem_ctrls: Timing Read : 0 311928  322500 
 323000: system.mem_ctrls: Timing Read : 0 311928  323000 
 324500: system.mem_ctrls: Timing Read : 0 311936  324500 
 324500: system.mem_ctrls: Timing Read : 0 801984  324500 
 325000: system.mem_ctrls: Timing Read : 0 311936  325000 
 325500: system.mem_ctrls: Timing Read : 0 311944  325500 
 326000: system.mem_ctrls: Timing Writ : 1 796648  326000 
 326500: system.mem_ctrls: Timing Read : 0 311944  326500 
 327000: system.mem_ctrls: Timing Read : 0 311952  327000 
 327500: system.mem_ctrls: Timing Read : 0 802036  327500 
 328500: system.mem_ctrls: Timing Read : 0 311952  328500 
 330000: system.mem_ctrls: Timing Read : 0 311952  330000 
 330000: system.mem_ctrls: Timing Read : 0 801992  330000 
 330500: system.mem_ctrls: Timing Read : 0 311960  330500 
 331000: system.mem_ctrls: Timing Writ : 1 793864  331000 
 331500: system.mem_ctrls: Timing Read : 0 311960  331500 
 332000: system.mem_ctrls: Timing Read : 0 311968  332000 
 332500: system.mem_ctrls: Timing Read : 0 802018  332500 
 333500: system.mem_ctrls: Timing Read : 0 311968  333500 
 335000: system.mem_ctrls: Timing Read : 0 311984  335000 
 335500: system.mem_ctrls: Timing Read : 0 802019  335500 
 336500: system.mem_ctrls: Timing Read : 0 311984  336500 
 337000: system.mem_ctrls: Timing Read : 0 311992  337000 
 338500: system.mem_ctrls: Timing Read : 0 312000  338500 
 339000: system.mem_ctrls: Timing Read : 0 312008  339000 
 339500: system.mem_ctrls: Timing Read : 0 802037  339500 
 340500: system.mem_ctrls: Timing Read : 0 312008  340500 
 342000: system.mem_ctrls: Timing Read : 0 312008  342000 
 342500: system.mem_ctrls: Timing Read : 0 312016  342500 
 342500: system.mem_ctrls: Timing Read : 0 802008  342500 
 343000: system.mem_ctrls: Timing Read : 0 312016  343000 
 343500: system.mem_ctrls: Timing Writ : 1 796720  343500 
 344000: system.mem_ctrls: Timing Read : 0 312024  344000 
 344500: system.mem_ctrls: Timing Read : 0 802038  344500 
 345500: system.mem_ctrls: Timing Read : 0 312024  345500 
 347000: system.mem_ctrls: Timing Read : 0 312024  347000 
 347500: system.mem_ctrls: Timing Read : 0 312032  347500 
 347500: system.mem_ctrls: Timing Read : 0 802020  347500 
 348000: system.mem_ctrls: Timing Read : 0 312032  348000 
 348500: system.mem_ctrls: Timing Read : 0 312040  348500 
 349000: system.mem_ctrls: Timing Writ : 1 780960  349000 
 349500: system.mem_ctrls: Timing Read : 0 312040  349500 
 349500: system.mem_ctrls: Timing Read : 0 802032  349500 
 350000: system.mem_ctrls: Timing Read : 0 312040  350000 
 350500: system.mem_ctrls: Timing Read : 0 312048  350500 
 351000: system.mem_ctrls: Timing Writ : 1 796816  351000 
 351500: system.mem_ctrls: Timing Read : 0 312048  351500 
 352000: system.mem_ctrls: Timing Read : 0 802039  352000 
 353000: system.mem_ctrls: Timing Read : 0 312056  353000 
 354500: system.mem_ctrls: Timing Read : 0 312056  354500 
 354500: system.mem_ctrls: Timing Read : 0 802024  354500 
 355000: system.mem_ctrls: Timing Read : 0 312056  355000 
 355500: system.mem_ctrls: Timing Read : 0 312064  355500 
 356000: system.mem_ctrls: Timing Writ : 1 780896  356000 
 356500: system.mem_ctrls: Timing Read : 0 312064  356500 
 357000: system.mem_ctrls: Timing Read : 0 312072  357000 
 358000: system.mem_ctrls: Timing Read : 0 312072  358000 
 359500: system.mem_ctrls: Timing Read : 0 312096  359500 
 359500: system.mem_ctrls: Timing Read : 0 802040  359500 
 361000: system.mem_ctrls: Timing Read : 0 312096  361000 
 361000: system.mem_ctrls: Timing Read : 0 802048  361000 
 362500: system.mem_ctrls: Timing Read : 0 312096  362500 
 362500: system.mem_ctrls: Timing Read : 0 802056  362500 
 364000: system.mem_ctrls: Timing Read : 0 312096  364000 
 364500: system.mem_ctrls: Timing Read : 0 312104  364500 
 364500: system.mem_ctrls: Timing Read : 0 802064  364500 
 366000: system.mem_ctrls: Timing Read : 0 312104  366000 
 366000: system.mem_ctrls: Timing Read : 0 802072  366000 
 367500: system.mem_ctrls: Timing Read : 0 312104  367500 
 367500: system.mem_ctrls: Timing Read : 0 802080  367500 
 369000: system.mem_ctrls: Timing Read : 0 312104  369000 
 369000: system.mem_ctrls: Timing Read : 0 802088  369000 
 370500: system.mem_ctrls: Timing Read : 0 8424  370500 
 371500: system.mem_ctrls: Timing Read : 0 796688  371500 
 372500: system.mem_ctrls: Timing Read : 0 8432  372500 
 374000: system.mem_ctrls: Timing Read : 0 8480  374000 
 375000: system.mem_ctrls: Timing Writ : 1 802088  375000 
 376500: system.mem_ctrls: Timing Read : 0 316064  376500 
 377000: system.mem_ctrls: Timing Read : 0 316064  377000 
 377500: system.mem_ctrls: Timing Read : 0 316072  377500 
 378000: system.mem_ctrls: Timing Read : 0 796816  378000 
 378500: system.mem_ctrls: Timing Read : 0 316072  378500 
 379000: system.mem_ctrls: Timing Read : 0 316072  379000 
 380500: system.mem_ctrls: Timing Read : 0 316072  380500 
 380500: system.mem_ctrls: Timing Read : 0 802088  380500 
 382000: system.mem_ctrls: Timing Read : 0 8480  382000 
 382500: system.mem_ctrls: Timing Read : 0 8488  382500 
 383000: system.mem_ctrls: Timing Read : 0 793832  383000 
 383500: system.mem_ctrls: Timing Read : 0 8488  383500 
 384000: system.mem_ctrls: Timing Read : 0 8496  384000 
 385000: system.mem_ctrls: Timing Writ : 1 802088  385000 
 386500: system.mem_ctrls: Timing Read : 0 310080  386500 
 387000: system.mem_ctrls: Timing Read : 0 310080  387000 
 387000: system.mem_ctrls: Timing Writ : 1 802080  387000 
 388000: system.mem_ctrls: Timing Read : 0 310080  388000 
 388500: system.mem_ctrls: Timing Read : 0 310088  388500 
 389000: system.mem_ctrls: Timing Read : 0 310088  389000 
 389000: system.mem_ctrls: Timing Writ : 1 802072  389000 
 390000: system.mem_ctrls: Timing Read : 0 310088  390000 
 390000: system.mem_ctrls: Timing Writ : 1 802064  390000 
 391000: system.mem_ctrls: Timing Read : 0 310088  391000 
 391000: system.mem_ctrls: Timing Writ : 1 802056  391000 
 392000: system.mem_ctrls: Timing Read : 0 310088  392000 
 392000: system.mem_ctrls: Timing Writ : 1 802048  392000 
 393000: system.mem_ctrls: Timing Read : 0 310096  393000 
 393000: system.mem_ctrls: Timing Writ : 1 802040  393000 
 394000: system.mem_ctrls: Timing Read : 0 310096  394000 
 395000: system.mem_ctrls: Timing Read : 0 310096  395000 
 395500: system.mem_ctrls: Timing Read : 0 310104  395500 
 396000: system.mem_ctrls: Timing Read : 0 780960  396000 
 396500: system.mem_ctrls: Timing Read : 0 310104  396500 
 397000: system.mem_ctrls: Timing Read : 0 310104  397000 
 397500: system.mem_ctrls: Timing Read : 0 310112  397500 
 399000: system.mem_ctrls: Timing Read : 0 310112  399000 
 399500: system.mem_ctrls: Timing Read : 0 310112  399500 
 400000: system.mem_ctrls: Timing Read : 0 310120  400000 
 400500: system.mem_ctrls: Timing Read : 0 310128  400500 
 401000: system.mem_ctrls: Timing Read : 0 310128  401000 
 401500: system.mem_ctrls: Timing Read : 0 310136  401500 
 403000: system.mem_ctrls: Timing Read : 0 310136  403000 
 403000: system.mem_ctrls: Timing Read : 0 802408  403000 
 403500: system.mem_ctrls: Timing Read : 0 310136  403500 
 404000: system.mem_ctrls: Timing Read : 0 310144  404000 
 405500: system.mem_ctrls: Timing Read : 0 310408  405500 
 406500: system.mem_ctrls: Timing Read : 0 310408  406500 
 406500: system.mem_ctrls: Timing Read : 0 802040  406500 
 408000: system.mem_ctrls: Timing Read : 0 310408  408000 
 408000: system.mem_ctrls: Timing Read : 0 802048  408000 
 409500: system.mem_ctrls: Timing Read : 0 310416  409500 
 409500: system.mem_ctrls: Timing Read : 0 802056  409500 
 411000: system.mem_ctrls: Timing Read : 0 310416  411000 
 411000: system.mem_ctrls: Timing Read : 0 802064  411000 
 412500: system.mem_ctrls: Timing Read : 0 310416  412500 
 412500: system.mem_ctrls: Timing Read : 0 802072  412500 
 414000: system.mem_ctrls: Timing Read : 0 310416  414000 
 414000: system.mem_ctrls: Timing Read : 0 802080  414000 
 415500: system.mem_ctrls: Timing Read : 0 310424  415500 
 415500: system.mem_ctrls: Timing Read : 0 802088  415500 
 417000: system.mem_ctrls: Timing Read : 0 8496  417000 
 417500: system.mem_ctrls: Timing Read : 0 8504  417500 
 418000: system.mem_ctrls: Timing Writ : 1 802140  418000 
 418500: system.mem_ctrls: Timing Read : 0 8504  418500 
 419000: system.mem_ctrls: Timing Read : 0 8504  419000 
 419500: system.mem_ctrls: Timing Read : 0 8512  419500 
 420000: system.mem_ctrls: Timing Writ : 1 802144  420000 
 420500: system.mem_ctrls: Timing Read : 0 8512  420500 
 421000: system.mem_ctrls: Timing Read : 0 8520  421000 
 421500: system.mem_ctrls: Timing Writ : 1 802148  421500 
 422000: system.mem_ctrls: Timing Read : 0 8520  422000 
 422500: system.mem_ctrls: Timing Read : 0 8520  422500 
 423000: system.mem_ctrls: Timing Read : 0 8528  423000 
 423500: system.mem_ctrls: Timing Writ : 1 793996  423500 
 424000: system.mem_ctrls: Timing Read : 0 8528  424000 
 424500: system.mem_ctrls: Timing Read : 0 8536  424500 
 425500: system.mem_ctrls: Timing Read : 0 8536  425500 
 426000: system.mem_ctrls: Timing Read : 0 8544  426000 
 427500: system.mem_ctrls: Timing Read : 0 8904  427500 
 428000: system.mem_ctrls: Timing Read : 0 8912  428000 
 429000: system.mem_ctrls: Timing Read : 0 8912  429000 
 429500: system.mem_ctrls: Timing Read : 0 8920  429500 
 431000: system.mem_ctrls: Timing Read : 0 10272  431000 
 431500: system.mem_ctrls: Timing Read : 0 10280  431500 
 432500: system.mem_ctrls: Timing Read : 0 10280  432500 
 433500: system.mem_ctrls: Timing Read : 0 10280  433500 
 434000: system.mem_ctrls: Timing Read : 0 10288  434000 
 435000: system.mem_ctrls: Timing Read : 0 10288  435000 
 436000: system.mem_ctrls: Timing Read : 0 10288  436000 
 436500: system.mem_ctrls: Timing Read : 0 10296  436500 
 437000: system.mem_ctrls: Timing Read : 0 10296  437000 
 438500: system.mem_ctrls: Timing Read : 0 10296  438500 
 439000: system.mem_ctrls: Timing Read : 0 10304  439000 
 440000: system.mem_ctrls: Timing Read : 0 10304  440000 
 440500: system.mem_ctrls: Timing Read : 0 10312  440500 
 442000: system.mem_ctrls: Timing Read : 0 8944  442000 
 442500: system.mem_ctrls: Timing Read : 0 8944  442500 
 443000: system.mem_ctrls: Timing Read : 0 8952  443000 
 443500: system.mem_ctrls: Timing Read : 0 8952  443500 
 444000: system.mem_ctrls: Timing Read : 0 8960  444000 
 444500: system.mem_ctrls: Timing Read : 0 8960  444500 
 445000: system.mem_ctrls: Timing Read : 0 8968  445000 
 446000: system.mem_ctrls: Timing Writ : 1 802088  446000 
 447500: system.mem_ctrls: Timing Read : 0 7392  447500 
 447500: system.mem_ctrls: Timing Writ : 1 802080  447500 
 448500: system.mem_ctrls: Timing Read : 0 7392  448500 
 449500: system.mem_ctrls: Timing Read : 0 7400  449500 
 450000: system.mem_ctrls: Timing Read : 0 7400  450000 
 451500: system.mem_ctrls: Timing Read : 0 7400  451500 
 452000: system.mem_ctrls: Timing Read : 0 7408  452000 
 452500: system.mem_ctrls: Timing Read : 0 7408  452500 
 453000: system.mem_ctrls: Timing Read : 0 7416  453000 
 453500: system.mem_ctrls: Timing Read : 0 7416  453500 
 454000: system.mem_ctrls: Timing Writ : 1 793900  454000 
 454500: system.mem_ctrls: Timing Read : 0 7424  454500 
 455000: system.mem_ctrls: Timing Read : 0 7424  455000 
 455500: system.mem_ctrls: Timing Read : 0 7424  455500 
 456000: system.mem_ctrls: Timing Read : 0 7432  456000 
 456500: system.mem_ctrls: Timing Writ : 1 793892  456500 
 457000: system.mem_ctrls: Timing Read : 0 7432  457000 
 458000: system.mem_ctrls: Timing Read : 0 7432  458000 
 458500: system.mem_ctrls: Timing Read : 0 7440  458500 
 459000: system.mem_ctrls: Timing Writ : 1 793896  459000 
 459500: system.mem_ctrls: Timing Read : 0 7440  459500 
 460000: system.mem_ctrls: Timing Read : 0 7448  460000 
 460500: system.mem_ctrls: Timing Writ : 1 793888  460500 
 461000: system.mem_ctrls: Timing Read : 0 7448  461000 
 461000: system.mem_ctrls: Timing Writ : 1 802140  461000 
 461500: system.mem_ctrls: Timing Read : 0 7448  461500 
 462000: system.mem_ctrls: Timing Read : 0 7448  462000 
 462500: system.mem_ctrls: Timing Read : 0 7456  462500 
 463000: system.mem_ctrls: Timing Read : 0 7456  463000 
 464000: system.mem_ctrls: Timing Read : 0 7456  464000 
 464000: system.mem_ctrls: Timing Writ : 1 802144  464000 
 464500: system.mem_ctrls: Timing Read : 0 7456  464500 
 465000: system.mem_ctrls: Timing Read : 0 7464  465000 
 465500: system.mem_ctrls: Timing Read : 0 7464  465500 
 466000: system.mem_ctrls: Timing Read : 0 7472  466000 
 467000: system.mem_ctrls: Timing Read : 0 7472  467000 
 467000: system.mem_ctrls: Timing Writ : 1 802156  467000 
 467500: system.mem_ctrls: Timing Read : 0 7472  467500 
 468000: system.mem_ctrls: Timing Read : 0 7472  468000 
 468500: system.mem_ctrls: Timing Read : 0 7480  468500 
 469500: system.mem_ctrls: Timing Read : 0 7480  469500 
 469500: system.mem_ctrls: Timing Writ : 1 802148  469500 
 470000: system.mem_ctrls: Timing Read : 0 7480  470000 
 470500: system.mem_ctrls: Timing Read : 0 802140  470500 
 471500: system.mem_ctrls: Timing Read : 0 7480  471500 
 472000: system.mem_ctrls: Timing Read : 0 7488  472000 
 473500: system.mem_ctrls: Timing Read : 0 7848  473500 
 474000: system.mem_ctrls: Timing Read : 0 7856  474000 
 475000: system.mem_ctrls: Timing Read : 0 7856  475000 
 476000: system.mem_ctrls: Timing Read : 0 7856  476000 
 476000: system.mem_ctrls: Timing Writ : 1 802140  476000 
 476500: system.mem_ctrls: Timing Read : 0 7864  476500 
 476500: system.mem_ctrls: Timing Read : 0 802156  476500 
 477000: system.mem_ctrls: Timing Read : 0 7864  477000 
 477000: system.mem_ctrls: Timing Read : 0 802144  477000 
 478000: system.mem_ctrls: Timing Writ : 1 802144  478000 
 478500: system.mem_ctrls: Timing Read : 0 7864  478500 
 479000: system.mem_ctrls: Timing Read : 0 7872  479000 
 480500: system.mem_ctrls: Timing Read : 0 7488  480500 
 481000: system.mem_ctrls: Timing Read : 0 7496  481000 
 482000: system.mem_ctrls: Timing Read : 0 793996  482000 
 483000: system.mem_ctrls: Timing Read : 0 7496  483000 
 484500: system.mem_ctrls: Timing Read : 0 7496  484500 
 485000: system.mem_ctrls: Timing Read : 0 7504  485000 
 485500: system.mem_ctrls: Timing Read : 0 7504  485500 
 486000: system.mem_ctrls: Timing Read : 0 7504  486000 
 486500: system.mem_ctrls: Timing Read : 0 7504  486500 
 487000: system.mem_ctrls: Timing Read : 0 7512  487000 
 487500: system.mem_ctrls: Timing Writ : 1 793904  487500 
 488000: system.mem_ctrls: Timing Read : 0 7512  488000 
 488500: system.mem_ctrls: Timing Read : 0 7520  488500 
 489000: system.mem_ctrls: Timing Writ : 1 793908  489000 
 489500: system.mem_ctrls: Timing Read : 0 7520  489500 
 490000: system.mem_ctrls: Timing Read : 0 7528  490000 
 490500: system.mem_ctrls: Timing Writ : 1 793912  490500 
 491000: system.mem_ctrls: Timing Read : 0 7528  491000 
 491500: system.mem_ctrls: Timing Writ : 1 793916  491500 
 492000: system.mem_ctrls: Timing Read : 0 7528  492000 
 492500: system.mem_ctrls: Timing Read : 0 7536  492500 
 493500: system.mem_ctrls: Timing Read : 0 793996  493500 
 494500: system.mem_ctrls: Timing Read : 0 7536  494500 
 496000: system.mem_ctrls: Timing Read : 0 7576  496000 
 496500: system.mem_ctrls: Timing Read : 0 7584  496500 
 497000: system.mem_ctrls: Timing Read : 0 793896  497000 
 497500: system.mem_ctrls: Timing Read : 0 7584  497500 
 498500: system.mem_ctrls: Timing Read : 0 7592  498500 
 500000: system.mem_ctrls: Timing Read : 0 7840  500000 
 500500: system.mem_ctrls: Timing Read : 0 7848  500500 
 501500: system.mem_ctrls: Timing Read : 0 7848  501500 
 501500: system.mem_ctrls: Timing Read : 0 802080  501500 
 503000: system.mem_ctrls: Timing Read : 0 7848  503000 
 503000: system.mem_ctrls: Timing Read : 0 802088  503000 
 504500: system.mem_ctrls: Timing Read : 0 8968  504500 
 505000: system.mem_ctrls: Timing Read : 0 8968  505000 
 505500: system.mem_ctrls: Timing Read : 0 8976  505500 
 506000: system.mem_ctrls: Timing Read : 0 8976  506000 
 506500: system.mem_ctrls: Timing Read : 0 8976  506500 
 507000: system.mem_ctrls: Timing Read : 0 8976  507000 
 507500: system.mem_ctrls: Timing Read : 0 8984  507500 
 508500: system.mem_ctrls: Timing Read : 0 8984  508500 
 510000: system.mem_ctrls: Timing Read : 0 8984  510000 
 510500: system.mem_ctrls: Timing Read : 0 8992  510500 
 511000: system.mem_ctrls: Timing Read : 0 8992  511000 
 511500: system.mem_ctrls: Timing Read : 0 8992  511500 
 512000: system.mem_ctrls: Timing Read : 0 9000  512000 
 512500: system.mem_ctrls: Timing Writ : 1 793920  512500 
 513000: system.mem_ctrls: Timing Read : 0 9000  513000 
 513500: system.mem_ctrls: Timing Writ : 1 793924  513500 
 514000: system.mem_ctrls: Timing Read : 0 9000  514000 
 514500: system.mem_ctrls: Timing Read : 0 9008  514500 
 515000: system.mem_ctrls: Timing Writ : 1 793928  515000 
 515500: system.mem_ctrls: Timing Read : 0 9008  515500 
 516000: system.mem_ctrls: Timing Read : 0 9016  516000 
 516500: system.mem_ctrls: Timing Writ : 1 793932  516500 
 517000: system.mem_ctrls: Timing Read : 0 9016  517000 
 517500: system.mem_ctrls: Timing Read : 0 9024  517500 
 518500: system.mem_ctrls: Timing Read : 0 9024  518500 
 520000: system.mem_ctrls: Timing Read : 0 9024  520000 
 520500: system.mem_ctrls: Timing Read : 0 9032  520500 
 521000: system.mem_ctrls: Timing Read : 0 9032  521000 
 521500: system.mem_ctrls: Timing Writ : 1 793952  521500 
 522000: system.mem_ctrls: Timing Read : 0 9040  522000 
 522500: system.mem_ctrls: Timing Writ : 1 793956  522500 
 523000: system.mem_ctrls: Timing Read : 0 9040  523000 
 523500: system.mem_ctrls: Timing Read : 0 9048  523500 
 524000: system.mem_ctrls: Timing Writ : 1 793960  524000 
 524500: system.mem_ctrls: Timing Read : 0 9048  524500 
 525000: system.mem_ctrls: Timing Read : 0 9056  525000 
 525500: system.mem_ctrls: Timing Writ : 1 793964  525500 
 526000: system.mem_ctrls: Timing Read : 0 9056  526000 
 527000: system.mem_ctrls: Timing Read : 0 9064  527000 
 528500: system.mem_ctrls: Timing Read : 0 9064  528500 
 529000: system.mem_ctrls: Timing Read : 0 9064  529000 
 529500: system.mem_ctrls: Timing Read : 0 9072  529500 
 530000: system.mem_ctrls: Timing Read : 0 9072  530000 
 530500: system.mem_ctrls: Timing Writ : 1 793968  530500 
 531000: system.mem_ctrls: Timing Read : 0 9072  531000 
 531500: system.mem_ctrls: Timing Read : 0 9080  531500 
 532000: system.mem_ctrls: Timing Writ : 1 793972  532000 
 532500: system.mem_ctrls: Timing Read : 0 9080  532500 
 533000: system.mem_ctrls: Timing Read : 0 9088  533000 
 533500: system.mem_ctrls: Timing Writ : 1 793976  533500 
 534000: system.mem_ctrls: Timing Read : 0 9088  534000 
 534500: system.mem_ctrls: Timing Read : 0 9096  534500 
 535000: system.mem_ctrls: Timing Writ : 1 793980  535000 
 535500: system.mem_ctrls: Timing Read : 0 9096  535500 
 536000: system.mem_ctrls: Timing Read : 0 793984  536000 
 536500: system.mem_ctrls: Timing Read : 0 9096  536500 
 537000: system.mem_ctrls: Timing Read : 0 9104  537000 
 538000: system.mem_ctrls: Timing Read : 0 9104  538000 
 539500: system.mem_ctrls: Timing Read : 0 9120  539500 
 540000: system.mem_ctrls: Timing Read : 0 9128  540000 
 540500: system.mem_ctrls: Timing Read : 0 802140  540500 
 541500: system.mem_ctrls: Timing Read : 0 9128  541500 
 542000: system.mem_ctrls: Timing Read : 0 9136  542000 
 543500: system.mem_ctrls: Timing Read : 0 9136  543500 
 544000: system.mem_ctrls: Timing Read : 0 9136  544000 
 544500: system.mem_ctrls: Timing Read : 0 9144  544500 
 546000: system.mem_ctrls: Timing Read : 0 8584  546000 
 546500: system.mem_ctrls: Timing Read : 0 8592  546500 
 547000: system.mem_ctrls: Timing Read : 0 793900  547000 
 547500: system.mem_ctrls: Timing Read : 0 8592  547500 
 548500: system.mem_ctrls: Timing Read : 0 8592  548500 
 550000: system.mem_ctrls: Timing Read : 0 8592  550000 
 550500: system.mem_ctrls: Timing Read : 0 8600  550500 
 551500: system.mem_ctrls: Timing Read : 0 793988  551500 
 552500: system.mem_ctrls: Timing Writ : 1 793988  552500 
 553000: system.mem_ctrls: Timing Read : 0 8600  553000 
 554000: system.mem_ctrls: Timing Read : 0 8608  554000 
 555500: system.mem_ctrls: Timing Read : 0 8608  555500 
 556000: system.mem_ctrls: Timing Read : 0 8616  556000 
 557000: system.mem_ctrls: Timing Read : 0 793988  557000 
 558000: system.mem_ctrls: Timing Writ : 1 793988  558000 
 558500: system.mem_ctrls: Timing Read : 0 8616  558500 
 559000: system.mem_ctrls: Timing Writ : 1 793992  559000 
 559500: system.mem_ctrls: Timing Read : 0 8616  559500 
 560000: system.mem_ctrls: Timing Read : 0 8624  560000 
 560000: system.mem_ctrls: Timing Read : 0 802140  560000 
 560500: system.mem_ctrls: Timing Read : 0 8624  560500 
 561000: system.mem_ctrls: Timing Read : 0 8632  561000 
 562000: system.mem_ctrls: Timing Read : 0 8632  562000 
 562500: system.mem_ctrls: Timing Read : 0 8640  562500 
 563000: system.mem_ctrls: Timing Read : 0 8640  563000 
 563500: system.mem_ctrls: Timing Read : 0 8648  563500 
 564000: system.mem_ctrls: Timing Writ : 1 794000  564000 
 564500: system.mem_ctrls: Timing Read : 0 8648  564500 
 564500: system.mem_ctrls: Timing Read : 0 802144  564500 
 565000: system.mem_ctrls: Timing Read : 0 8648  565000 
 565500: system.mem_ctrls: Timing Read : 0 8656  565500 
 566000: system.mem_ctrls: Timing Writ : 1 794004  566000 
 566500: system.mem_ctrls: Timing Read : 0 8656  566500 
 566500: system.mem_ctrls: Timing Read : 0 802148  566500 
 567000: system.mem_ctrls: Timing Read : 0 8664  567000 
 567500: system.mem_ctrls: Timing Writ : 1 794008  567500 
 568000: system.mem_ctrls: Timing Read : 0 8664  568000 
 568500: system.mem_ctrls: Timing Read : 0 8672  568500 
 569500: system.mem_ctrls: Timing Writ : 1 802088  569500 
 571000: system.mem_ctrls: Timing Read : 0 311504  571000 
 571500: system.mem_ctrls: Timing Read : 0 311504  571500 
 572000: system.mem_ctrls: Timing Read : 0 311504  572000 
 572500: system.mem_ctrls: Timing Read : 0 311512  572500 
 573500: system.mem_ctrls: Timing Read : 0 311512  573500 
 574000: system.mem_ctrls: Timing Read : 0 311520  574000 
 574500: system.mem_ctrls: Timing Read : 0 311520  574500 
 575000: system.mem_ctrls: Timing Read : 0 311528  575000 
 575500: system.mem_ctrls: Timing Read : 0 311528  575500 
 575500: system.mem_ctrls: Timing Read : 0 780200  575500 
 576000: system.mem_ctrls: Timing Read : 0 311536  576000 
 576000: system.mem_ctrls: Timing Read : 0 780224  576000 
 576500: system.mem_ctrls: Timing Read : 0 311536  576500 
 577500: system.mem_ctrls: Timing Read : 0 311544  577500 
 579000: system.mem_ctrls: Timing Read : 0 311608  579000 
 579000: system.mem_ctrls: Timing Writ : 1 802160  579000 
 579500: system.mem_ctrls: Timing Read : 0 311608  579500 
 581000: system.mem_ctrls: Timing Read : 0 311552  581000 
 581500: system.mem_ctrls: Timing Read : 0 311560  581500 
 582000: system.mem_ctrls: Timing Read : 0 311560  582000 
 582500: system.mem_ctrls: Timing Read : 0 311560  582500 
 583000: system.mem_ctrls: Timing Read : 0 311568  583000 
 583500: system.mem_ctrls: Timing Read : 0 780232  583500 
 584500: system.mem_ctrls: Timing Read : 0 311568  584500 
 585000: system.mem_ctrls: Timing Read : 0 311576  585000 
 585500: system.mem_ctrls: Timing Read : 0 311576  585500 
 587000: system.mem_ctrls: Timing Read : 0 311600  587000 
 587000: system.mem_ctrls: Timing Read : 0 802088  587000 
 588500: system.mem_ctrls: Timing Read : 0 8672  588500 
 589000: system.mem_ctrls: Timing Read : 0 8672  589000 
 589500: system.mem_ctrls: Timing Read : 0 8680  589500 
 590000: system.mem_ctrls: Timing Read : 0 8680  590000 
 590500: system.mem_ctrls: Timing Read : 0 8680  590500 
 591000: system.mem_ctrls: Timing Read : 0 8688  591000 
 592000: system.mem_ctrls: Timing Writ : 1 802088  592000 
 593500: system.mem_ctrls: Timing Read : 0 311504  593500 
 594000: system.mem_ctrls: Timing Read : 0 311504  594000 
 594500: system.mem_ctrls: Timing Read : 0 311504  594500 
 595000: system.mem_ctrls: Timing Read : 0 311512  595000 
 596000: system.mem_ctrls: Timing Read : 0 311512  596000 
 596500: system.mem_ctrls: Timing Read : 0 311520  596500 
 597000: system.mem_ctrls: Timing Read : 0 311520  597000 
 597500: system.mem_ctrls: Timing Read : 0 311528  597500 
 598000: system.mem_ctrls: Timing Read : 0 311528  598000 
 598000: system.mem_ctrls: Timing Read : 0 779808  598000 
 598500: system.mem_ctrls: Timing Read : 0 311536  598500 
 598500: system.mem_ctrls: Timing Read : 0 779832  598500 
 599000: system.mem_ctrls: Timing Read : 0 311536  599000 
 600000: system.mem_ctrls: Timing Read : 0 311544  600000 
 601500: system.mem_ctrls: Timing Read : 0 311544  601500 
 602000: system.mem_ctrls: Timing Read : 0 311544  602000 
 603500: system.mem_ctrls: Timing Read : 0 311608  603500 
 603500: system.mem_ctrls: Timing Writ : 1 802168  603500 
 604000: system.mem_ctrls: Timing Read : 0 311608  604000 
 605500: system.mem_ctrls: Timing Read : 0 311552  605500 
 606000: system.mem_ctrls: Timing Read : 0 311560  606000 
 606500: system.mem_ctrls: Timing Read : 0 311560  606500 
 607000: system.mem_ctrls: Timing Read : 0 311560  607000 
 607500: system.mem_ctrls: Timing Read : 0 311568  607500 
 608000: system.mem_ctrls: Timing Read : 0 779840  608000 
 609000: system.mem_ctrls: Timing Read : 0 311568  609000 
 609500: system.mem_ctrls: Timing Read : 0 311576  609500 
 610000: system.mem_ctrls: Timing Read : 0 311576  610000 
 611500: system.mem_ctrls: Timing Read : 0 311600  611500 
 611500: system.mem_ctrls: Timing Read : 0 802088  611500 
 613000: system.mem_ctrls: Timing Read : 0 8688  613000 
 613500: system.mem_ctrls: Timing Read : 0 8696  613500 
 613500: system.mem_ctrls: Timing Read : 0 802168  613500 
 614000: system.mem_ctrls: Timing Read : 0 8696  614000 
 614500: system.mem_ctrls: Timing Read : 0 8696  614500 
 615000: system.mem_ctrls: Timing Read : 0 8704  615000 
 615500: system.mem_ctrls: Timing Read : 0 8704  615500 
 616000: system.mem_ctrls: Timing Read : 0 8712  616000 
 616500: system.mem_ctrls: Timing Writ : 1 794048  616500 
 617000: system.mem_ctrls: Timing Read : 0 8712  617000 
 617500: system.mem_ctrls: Timing Read : 0 8720  617500 
 618500: system.mem_ctrls: Timing Writ : 1 802088  618500 
 620000: system.mem_ctrls: Timing Read : 0 311504  620000 
 620500: system.mem_ctrls: Timing Read : 0 311504  620500 
 621000: system.mem_ctrls: Timing Read : 0 311504  621000 
 621500: system.mem_ctrls: Timing Read : 0 311512  621500 
 622500: system.mem_ctrls: Timing Read : 0 311512  622500 
 623000: system.mem_ctrls: Timing Read : 0 311520  623000 
 623500: system.mem_ctrls: Timing Read : 0 311520  623500 
 624000: system.mem_ctrls: Timing Read : 0 311528  624000 
 624500: system.mem_ctrls: Timing Read : 0 311528  624500 
 624500: system.mem_ctrls: Timing Read : 0 780424  624500 
 625000: system.mem_ctrls: Timing Read : 0 311536  625000 
 625000: system.mem_ctrls: Timing Read : 0 780448  625000 
 625500: system.mem_ctrls: Timing Read : 0 311536  625500 
 626500: system.mem_ctrls: Timing Read : 0 311544  626500 
 628000: system.mem_ctrls: Timing Read : 0 311544  628000 
 628500: system.mem_ctrls: Timing Read : 0 311544  628500 
 630000: system.mem_ctrls: Timing Read : 0 311608  630000 
 630000: system.mem_ctrls: Timing Writ : 1 802176  630000 
 630500: system.mem_ctrls: Timing Read : 0 311608  630500 
 632000: system.mem_ctrls: Timing Read : 0 311552  632000 
 632500: system.mem_ctrls: Timing Read : 0 311560  632500 
 633000: system.mem_ctrls: Timing Read : 0 311560  633000 
 633500: system.mem_ctrls: Timing Read : 0 311560  633500 
 634000: system.mem_ctrls: Timing Read : 0 311568  634000 
 634500: system.mem_ctrls: Timing Read : 0 780456  634500 
 635500: system.mem_ctrls: Timing Read : 0 311568  635500 
 636000: system.mem_ctrls: Timing Read : 0 311576  636000 
 636500: system.mem_ctrls: Timing Read : 0 311576  636500 
 638000: system.mem_ctrls: Timing Read : 0 311600  638000 
 638000: system.mem_ctrls: Timing Read : 0 802088  638000 
 639500: system.mem_ctrls: Timing Read : 0 8720  639500 
 639500: system.mem_ctrls: Timing Read : 0 802176  639500 
 640000: system.mem_ctrls: Timing Read : 0 8720  640000 
 640500: system.mem_ctrls: Timing Read : 0 8728  640500 
 641000: system.mem_ctrls: Timing Read : 0 8728  641000 
 641500: system.mem_ctrls: Timing Read : 0 8736  641500 
 642000: system.mem_ctrls: Timing Read : 0 8736  642000 
 642500: system.mem_ctrls: Timing Read : 0 8744  642500 
 643000: system.mem_ctrls: Timing Writ : 1 794032  643000 
 643500: system.mem_ctrls: Timing Read : 0 8744  643500 
 644500: system.mem_ctrls: Timing Writ : 1 802088  644500 
 646000: system.mem_ctrls: Timing Read : 0 311504  646000 
 646500: system.mem_ctrls: Timing Read : 0 311504  646500 
 647000: system.mem_ctrls: Timing Read : 0 311504  647000 
 647500: system.mem_ctrls: Timing Read : 0 311512  647500 
 648500: system.mem_ctrls: Timing Read : 0 311512  648500 
 649000: system.mem_ctrls: Timing Read : 0 311520  649000 
 649500: system.mem_ctrls: Timing Read : 0 311520  649500 
 650000: system.mem_ctrls: Timing Read : 0 311528  650000 
 650500: system.mem_ctrls: Timing Read : 0 311528  650500 
 650500: system.mem_ctrls: Timing Read : 0 779472  650500 
 651000: system.mem_ctrls: Timing Read : 0 311536  651000 
 651000: system.mem_ctrls: Timing Read : 0 779496  651000 
 651500: system.mem_ctrls: Timing Read : 0 311536  651500 
 652500: system.mem_ctrls: Timing Read : 0 311544  652500 
 654000: system.mem_ctrls: Timing Read : 0 311544  654000 
 654500: system.mem_ctrls: Timing Read : 0 311544  654500 
 656000: system.mem_ctrls: Timing Read : 0 311608  656000 
 656000: system.mem_ctrls: Timing Writ : 1 802184  656000 
 656500: system.mem_ctrls: Timing Read : 0 311608  656500 
 658000: system.mem_ctrls: Timing Read : 0 311552  658000 
 658500: system.mem_ctrls: Timing Read : 0 311560  658500 
 659000: system.mem_ctrls: Timing Read : 0 311560  659000 
 659500: system.mem_ctrls: Timing Read : 0 311560  659500 
 660000: system.mem_ctrls: Timing Read : 0 311568  660000 
 660500: system.mem_ctrls: Timing Read : 0 779504  660500 
 661500: system.mem_ctrls: Timing Read : 0 311568  661500 
 662000: system.mem_ctrls: Timing Read : 0 311576  662000 
 662500: system.mem_ctrls: Timing Read : 0 311576  662500 
 664000: system.mem_ctrls: Timing Read : 0 311600  664000 
 664000: system.mem_ctrls: Timing Read : 0 802088  664000 
 665500: system.mem_ctrls: Timing Read : 0 8744  665500 
 666000: system.mem_ctrls: Timing Read : 0 8752  666000 
 666000: system.mem_ctrls: Timing Read : 0 802184  666000 
 666500: system.mem_ctrls: Timing Read : 0 8752  666500 
 667000: system.mem_ctrls: Timing Read : 0 8760  667000 
 668000: system.mem_ctrls: Timing Read : 0 793992  668000 
 669000: system.mem_ctrls: Timing Read : 0 8760  669000 
 669500: system.mem_ctrls: Timing Read : 0 8768  669500 
 670500: system.mem_ctrls: Timing Writ : 1 793864  670500 
 671000: system.mem_ctrls: Timing Read : 0 8768  671000 
 671500: system.mem_ctrls: Timing Read : 0 8776  671500 
 672000: system.mem_ctrls: Timing Writ : 1 794040  672000 
 672500: system.mem_ctrls: Timing Read : 0 8776  672500 
 673000: system.mem_ctrls: Timing Read : 0 8784  673000 
 674500: system.mem_ctrls: Timing Read : 0 8784  674500 
 675000: system.mem_ctrls: Timing Read : 0 8784  675000 
 675500: system.mem_ctrls: Timing Read : 0 8792  675500 
 676500: system.mem_ctrls: Timing Read : 0 8792  676500 
 677000: system.mem_ctrls: Timing Read : 0 8800  677000 
 677500: system.mem_ctrls: Timing Read : 0 8800  677500 
 678500: system.mem_ctrls: Timing Writ : 1 802088  678500 
 680000: system.mem_ctrls: Timing Read : 0 311504  680000 
 680500: system.mem_ctrls: Timing Read : 0 311504  680500 
 681000: system.mem_ctrls: Timing Read : 0 311504  681000 
 681500: system.mem_ctrls: Timing Read : 0 311512  681500 
 682500: system.mem_ctrls: Timing Read : 0 311512  682500 
 683000: system.mem_ctrls: Timing Read : 0 311520  683000 
 683500: system.mem_ctrls: Timing Read : 0 311520  683500 
 684000: system.mem_ctrls: Timing Read : 0 311528  684000 
 684500: system.mem_ctrls: Timing Read : 0 311528  684500 
 684500: system.mem_ctrls: Timing Read : 0 780144  684500 
 685000: system.mem_ctrls: Timing Read : 0 311536  685000 
 685000: system.mem_ctrls: Timing Read : 0 780168  685000 
 685500: system.mem_ctrls: Timing Read : 0 311536  685500 
 686500: system.mem_ctrls: Timing Read : 0 311544  686500 
 688000: system.mem_ctrls: Timing Read : 0 311608  688000 
 688000: system.mem_ctrls: Timing Writ : 1 802192  688000 
 688500: system.mem_ctrls: Timing Read : 0 311608  688500 
 690000: system.mem_ctrls: Timing Read : 0 311552  690000 
 690500: system.mem_ctrls: Timing Read : 0 311560  690500 
 691000: system.mem_ctrls: Timing Read : 0 311560  691000 
 691500: system.mem_ctrls: Timing Read : 0 311560  691500 
 692000: system.mem_ctrls: Timing Read : 0 311568  692000 
 692500: system.mem_ctrls: Timing Read : 0 780176  692500 
 693500: system.mem_ctrls: Timing Read : 0 311568  693500 
 694000: system.mem_ctrls: Timing Read : 0 311576  694000 
 694500: system.mem_ctrls: Timing Read : 0 311576  694500 
 696000: system.mem_ctrls: Timing Read : 0 311600  696000 
 696000: system.mem_ctrls: Timing Read : 0 802088  696000 
 697500: system.mem_ctrls: Timing Read : 0 8808  697500 
 698000: system.mem_ctrls: Timing Read : 0 8808  698000 
 698500: system.mem_ctrls: Timing Read : 0 8816  698500 
 699000: system.mem_ctrls: Timing Read : 0 8816  699000 
 699500: system.mem_ctrls: Timing Read : 0 8824  699500 
 700500: system.mem_ctrls: Timing Read : 0 8824  700500 
 701500: system.mem_ctrls: Timing Writ : 1 802088  701500 
 703000: system.mem_ctrls: Timing Read : 0 311504  703000 
 703500: system.mem_ctrls: Timing Read : 0 311504  703500 
 704000: system.mem_ctrls: Timing Read : 0 311504  704000 
 704500: system.mem_ctrls: Timing Read : 0 311512  704500 
 705500: system.mem_ctrls: Timing Read : 0 311512  705500 
 706000: system.mem_ctrls: Timing Read : 0 311520  706000 
 706500: system.mem_ctrls: Timing Read : 0 311520  706500 
 707000: system.mem_ctrls: Timing Read : 0 311528  707000 
 707500: system.mem_ctrls: Timing Read : 0 311528  707500 
 707500: system.mem_ctrls: Timing Read : 0 779864  707500 
 708000: system.mem_ctrls: Timing Read : 0 311536  708000 
 708000: system.mem_ctrls: Timing Read : 0 779888  708000 
 708500: system.mem_ctrls: Timing Read : 0 311536  708500 
 709500: system.mem_ctrls: Timing Read : 0 311544  709500 
 711000: system.mem_ctrls: Timing Read : 0 311608  711000 
 711000: system.mem_ctrls: Timing Writ : 1 802200  711000 
 711500: system.mem_ctrls: Timing Read : 0 311608  711500 
 713000: system.mem_ctrls: Timing Read : 0 311552  713000 
 713500: system.mem_ctrls: Timing Read : 0 311560  713500 
 714000: system.mem_ctrls: Timing Read : 0 311560  714000 
 714500: system.mem_ctrls: Timing Read : 0 311560  714500 
 715000: system.mem_ctrls: Timing Read : 0 311568  715000 
 715500: system.mem_ctrls: Timing Read : 0 779896  715500 
 716500: system.mem_ctrls: Timing Read : 0 311568  716500 
 717000: system.mem_ctrls: Timing Read : 0 311576  717000 
 717500: system.mem_ctrls: Timing Read : 0 311576  717500 
 719000: system.mem_ctrls: Timing Read : 0 311600  719000 
 719000: system.mem_ctrls: Timing Read : 0 802088  719000 
 720500: system.mem_ctrls: Timing Read : 0 8824  720500 
 721000: system.mem_ctrls: Timing Read : 0 8832  721000 
 721500: system.mem_ctrls: Timing Read : 0 8832  721500 
 722000: system.mem_ctrls: Timing Read : 0 8840  722000 
 722500: system.mem_ctrls: Timing Read : 0 8840  722500 
 723000: system.mem_ctrls: Timing Read : 0 8840  723000 
 723500: system.mem_ctrls: Timing Read : 0 8848  723500 
 724000: system.mem_ctrls: Timing Read : 0 8848  724000 
 725500: system.mem_ctrls: Timing Read : 0 8856  725500 
 726000: system.mem_ctrls: Timing Read : 0 8856  726000 
 726500: system.mem_ctrls: Timing Read : 0 8864  726500 
 728000: system.mem_ctrls: Timing Read : 0 8872  728000 
 728500: system.mem_ctrls: Timing Read : 0 8880  728500 
 729500: system.mem_ctrls: Timing Read : 0 8880  729500 
 731000: system.mem_ctrls: Timing Read : 0 8888  731000 
 731500: system.mem_ctrls: Timing Read : 0 736  731500 
 732500: system.mem_ctrls: Timing Read : 0 8888  732500 
 732500: system.mem_ctrls: Timing Read : 0 728  732500 
 733000: system.mem_ctrls: Timing Read : 0 8888  733000 
 733500: system.mem_ctrls: Timing Read : 0 8896  733500 
 735000: system.mem_ctrls: Timing Read : 0 8864  735000 
 735500: system.mem_ctrls: Timing Read : 0 744  735500 
 736000: system.mem_ctrls: Timing Writ : 1 802088  736000 
 737500: system.mem_ctrls: Timing Read : 0 136880  737500 
 738000: system.mem_ctrls: Timing Read : 0 136880  738000 
 738500: system.mem_ctrls: Timing Read : 0 136888  738500 
 739000: system.mem_ctrls: Timing Read : 0 136888  739000 
 739500: system.mem_ctrls: Timing Read : 0 136896  739500 
 740000: system.mem_ctrls: Timing Read : 0 793984  740000 
 741000: system.mem_ctrls: Timing Read : 0 136896  741000 
 741500: system.mem_ctrls: Timing Read : 0 136904  741500 
 742000: system.mem_ctrls: Timing Read : 0 136904  742000 
 742500: system.mem_ctrls: Timing Read : 0 136912  742500 
 743500: system.mem_ctrls: Timing Read : 0 136912  743500 
 744000: system.mem_ctrls: Timing Read : 0 136920  744000 
 744500: system.mem_ctrls: Timing Read : 0 136920  744500 
 746000: system.mem_ctrls: Timing Read : 0 136920  746000 
 746500: system.mem_ctrls: Timing Read : 0 136928  746500 
 747000: system.mem_ctrls: Timing Read : 0 793988  747000 
 748500: system.mem_ctrls: Timing Read : 0 136928  748500 
 749000: system.mem_ctrls: Timing Read : 0 136936  749000 
 750000: system.mem_ctrls: Timing Read : 0 136936  750000 
 751000: system.mem_ctrls: Timing Read : 0 136944  751000 
 752000: system.mem_ctrls: Timing Read : 0 136944  752000 
 752000: system.mem_ctrls: Timing Read : 0 802088  752000 
 753500: system.mem_ctrls: Timing Read : 0 8864  753500 
 754500: system.mem_ctrls: Timing Read : 0 8872  754500 
 754500: system.mem_ctrls: Timing Writ : 1 782544  754500 
 755000: system.mem_ctrls: Timing Read : 0 8872  755000 
 755500: system.mem_ctrls: Timing Read : 0 8880  755500 
 756500: system.mem_ctrls: Timing Read : 0 8880  756500 
 758000: system.mem_ctrls: Timing Read : 0 8888  758000 
 758500: system.mem_ctrls: Timing Read : 0 760  758500 
 759500: system.mem_ctrls: Timing Read : 0 8888  759500 
 759500: system.mem_ctrls: Timing Read : 0 752  759500 
 760000: system.mem_ctrls: Timing Read : 0 8888  760000 
 760500: system.mem_ctrls: Timing Read : 0 8896  760500 
 762000: system.mem_ctrls: Timing Read : 0 8864  762000 
 762500: system.mem_ctrls: Timing Read : 0 768  762500 
 763000: system.mem_ctrls: Timing Writ : 1 802088  763000 
 764500: system.mem_ctrls: Timing Read : 0 137248  764500 
 765000: system.mem_ctrls: Timing Read : 0 137248  765000 
 765500: system.mem_ctrls: Timing Read : 0 137256  765500 
 766000: system.mem_ctrls: Timing Read : 0 137256  766000 
 766500: system.mem_ctrls: Timing Read : 0 137264  766500 
 767000: system.mem_ctrls: Timing Read : 0 137272  767000 
 767500: system.mem_ctrls: Timing Read : 0 793984  767500 
 768500: system.mem_ctrls: Timing Read : 0 137272  768500 
 769000: system.mem_ctrls: Timing Read : 0 137280  769000 
 769500: system.mem_ctrls: Timing Read : 0 137280  769500 
 770000: system.mem_ctrls: Timing Read : 0 137288  770000 
 771000: system.mem_ctrls: Timing Read : 0 137288  771000 
 772000: system.mem_ctrls: Timing Read : 0 137296  772000 
 773000: system.mem_ctrls: Timing Read : 0 137296  773000 
 773000: system.mem_ctrls: Timing Read : 0 802088  773000 
 774500: system.mem_ctrls: Timing Read : 0 8864  774500 
 775500: system.mem_ctrls: Timing Read : 0 8872  775500 
 775500: system.mem_ctrls: Timing Writ : 1 782536  775500 
 776000: system.mem_ctrls: Timing Read : 0 8872  776000 
 776500: system.mem_ctrls: Timing Read : 0 8880  776500 
 777500: system.mem_ctrls: Timing Read : 0 8880  777500 
 779000: system.mem_ctrls: Timing Read : 0 8888  779000 
 779500: system.mem_ctrls: Timing Read : 0 784  779500 
 780500: system.mem_ctrls: Timing Read : 0 8888  780500 
 780500: system.mem_ctrls: Timing Read : 0 776  780500 
 781000: system.mem_ctrls: Timing Read : 0 8888  781000 
 781500: system.mem_ctrls: Timing Read : 0 8896  781500 
 783000: system.mem_ctrls: Timing Read : 0 8864  783000 
 783500: system.mem_ctrls: Timing Read : 0 792  783500 
 784000: system.mem_ctrls: Timing Writ : 1 802088  784000 
 785500: system.mem_ctrls: Timing Read : 0 543648  785500 
 786000: system.mem_ctrls: Timing Read : 0 543648  786000 
 786500: system.mem_ctrls: Timing Read : 0 543656  786500 
 787000: system.mem_ctrls: Timing Read : 0 793898  787000 
 788500: system.mem_ctrls: Timing Read : 0 543656  788500 
 789000: system.mem_ctrls: Timing Read : 0 543664  789000 
 790000: system.mem_ctrls: Timing Read : 0 543664  790000 
 790500: system.mem_ctrls: Timing Read : 0 543672  790500 
 791500: system.mem_ctrls: Timing Read : 0 543672  791500 
 792500: system.mem_ctrls: Timing Read : 0 543672  792500 
 792500: system.mem_ctrls: Timing Read : 0 802088  792500 
 794000: system.mem_ctrls: Timing Read : 0 8864  794000 
 795000: system.mem_ctrls: Timing Read : 0 8872  795000 
 795000: system.mem_ctrls: Timing Writ : 1 782528  795000 
 795500: system.mem_ctrls: Timing Read : 0 8872  795500 
 796000: system.mem_ctrls: Timing Read : 0 8880  796000 
 797000: system.mem_ctrls: Timing Read : 0 8880  797000 
 798500: system.mem_ctrls: Timing Read : 0 8888  798500 
 799000: system.mem_ctrls: Timing Read : 0 808  799000 
 800000: system.mem_ctrls: Timing Read : 0 8888  800000 
 800000: system.mem_ctrls: Timing Read : 0 800  800000 
 800500: system.mem_ctrls: Timing Read : 0 8888  800500 
 801000: system.mem_ctrls: Timing Read : 0 8896  801000 
 802500: system.mem_ctrls: Timing Read : 0 8864  802500 
 803000: system.mem_ctrls: Timing Read : 0 816  803000 
 803500: system.mem_ctrls: Timing Writ : 1 802088  803500 
 805000: system.mem_ctrls: Timing Read : 0 137152  805000 
 805500: system.mem_ctrls: Timing Read : 0 137152  805500 
 806000: system.mem_ctrls: Timing Read : 0 137160  806000 
 806500: system.mem_ctrls: Timing Read : 0 793898  806500 
 808000: system.mem_ctrls: Timing Read : 0 137160  808000 
 808500: system.mem_ctrls: Timing Read : 0 137168  808500 
 809500: system.mem_ctrls: Timing Read : 0 137168  809500 
 810000: system.mem_ctrls: Timing Read : 0 137176  810000 
 811000: system.mem_ctrls: Timing Read : 0 137176  811000 
 812000: system.mem_ctrls: Timing Read : 0 137176  812000 
 812000: system.mem_ctrls: Timing Read : 0 802088  812000 
 813500: system.mem_ctrls: Timing Read : 0 8864  813500 
 814500: system.mem_ctrls: Timing Read : 0 8872  814500 
 814500: system.mem_ctrls: Timing Writ : 1 782520  814500 
 815000: system.mem_ctrls: Timing Read : 0 8872  815000 
 815500: system.mem_ctrls: Timing Read : 0 8880  815500 
 816500: system.mem_ctrls: Timing Read : 0 8880  816500 
 818000: system.mem_ctrls: Timing Read : 0 8888  818000 
 818500: system.mem_ctrls: Timing Read : 0 832  818500 
 819500: system.mem_ctrls: Timing Read : 0 8888  819500 
 819500: system.mem_ctrls: Timing Read : 0 824  819500 
 820000: system.mem_ctrls: Timing Read : 0 8888  820000 
 820500: system.mem_ctrls: Timing Read : 0 8896  820500 
 822000: system.mem_ctrls: Timing Read : 0 8864  822000 
 822500: system.mem_ctrls: Timing Read : 0 840  822500 
 823000: system.mem_ctrls: Timing Writ : 1 802088  823000 
 824500: system.mem_ctrls: Timing Read : 0 139920  824500 
 825000: system.mem_ctrls: Timing Read : 0 139920  825000 
 825500: system.mem_ctrls: Timing Read : 0 139928  825500 
 826000: system.mem_ctrls: Timing Read : 0 793988  826000 
 826500: system.mem_ctrls: Timing Read : 0 139928  826500 
 827000: system.mem_ctrls: Timing Read : 0 139936  827000 
 828000: system.mem_ctrls: Timing Read : 0 139936  828000 
 829000: system.mem_ctrls: Timing Read : 0 139936  829000 
 830500: system.mem_ctrls: Timing Read : 0 139936  830500 
 831000: system.mem_ctrls: Timing Read : 0 139944  831000 
 831500: system.mem_ctrls: Timing Read : 0 139952  831500 
 832000: system.mem_ctrls: Timing Read : 0 793984  832000 
 833000: system.mem_ctrls: Timing Read : 0 139952  833000 
 833500: system.mem_ctrls: Timing Read : 0 139960  833500 
 834500: system.mem_ctrls: Timing Read : 0 139960  834500 
 836000: system.mem_ctrls: Timing Read : 0 139960  836000 
 837000: system.mem_ctrls: Timing Read : 0 139968  837000 
 838500: system.mem_ctrls: Timing Read : 0 140000  838500 
 839000: system.mem_ctrls: Timing Read : 0 793897  839000 
 840500: system.mem_ctrls: Timing Read : 0 140000  840500 
 841000: system.mem_ctrls: Timing Read : 0 140008  841000 
 842500: system.mem_ctrls: Timing Read : 0 140008  842500 
 843500: system.mem_ctrls: Timing Read : 0 140008  843500 
 845000: system.mem_ctrls: Timing Read : 0 140008  845000 
 845500: system.mem_ctrls: Timing Read : 0 140016  845500 
 846500: system.mem_ctrls: Timing Read : 0 140016  846500 
 847500: system.mem_ctrls: Timing Read : 0 140024  847500 
 848500: system.mem_ctrls: Timing Read : 0 140024  848500 
 849000: system.mem_ctrls: Timing Read : 0 140032  849000 
 850000: system.mem_ctrls: Timing Read : 0 140032  850000 
 850000: system.mem_ctrls: Timing Read : 0 802088  850000 
 851500: system.mem_ctrls: Timing Read : 0 8864  851500 
 852500: system.mem_ctrls: Timing Read : 0 8872  852500 
 852500: system.mem_ctrls: Timing Writ : 1 782512  852500 
 853000: system.mem_ctrls: Timing Read : 0 8872  853000 
 853500: system.mem_ctrls: Timing Read : 0 8880  853500 
 854500: system.mem_ctrls: Timing Read : 0 8880  854500 
 856000: system.mem_ctrls: Timing Read : 0 8888  856000 
 856500: system.mem_ctrls: Timing Read : 0 856  856500 
 857500: system.mem_ctrls: Timing Read : 0 8888  857500 
 857500: system.mem_ctrls: Timing Read : 0 848  857500 
 858000: system.mem_ctrls: Timing Read : 0 8888  858000 
 858500: system.mem_ctrls: Timing Read : 0 8896  858500 
 860000: system.mem_ctrls: Timing Read : 0 8864  860000 
 860500: system.mem_ctrls: Timing Read : 0 864  860500 
 861000: system.mem_ctrls: Timing Writ : 1 802088  861000 
 862500: system.mem_ctrls: Timing Read : 0 544320  862500 
 863000: system.mem_ctrls: Timing Read : 0 544320  863000 
 863500: system.mem_ctrls: Timing Read : 0 544328  863500 
 864000: system.mem_ctrls: Timing Read : 0 793984  864000 
 864500: system.mem_ctrls: Timing Read : 0 544328  864500 
 865000: system.mem_ctrls: Timing Read : 0 544336  865000 
 866000: system.mem_ctrls: Timing Read : 0 544336  866000 
 866500: system.mem_ctrls: Timing Read : 0 544344  866500 
 867000: system.mem_ctrls: Timing Read : 0 544344  867000 
 867500: system.mem_ctrls: Timing Read : 0 544352  867500 
 868000: system.mem_ctrls: Timing Read : 0 544352  868000 
 868500: system.mem_ctrls: Timing Read : 0 544360  868500 
 869000: system.mem_ctrls: Timing Read : 0 544360  869000 
 869500: system.mem_ctrls: Timing Read : 0 544360  869500 
 871000: system.mem_ctrls: Timing Read : 0 544400  871000 
 871500: system.mem_ctrls: Timing Read : 0 544400  871500 
 871500: system.mem_ctrls: Timing Read : 0 802088  871500 
 873000: system.mem_ctrls: Timing Read : 0 8864  873000 
 874000: system.mem_ctrls: Timing Read : 0 8872  874000 
 874000: system.mem_ctrls: Timing Writ : 1 782504  874000 
 874500: system.mem_ctrls: Timing Read : 0 8872  874500 
 875000: system.mem_ctrls: Timing Read : 0 8880  875000 
 876000: system.mem_ctrls: Timing Read : 0 8880  876000 
 877500: system.mem_ctrls: Timing Read : 0 8888  877500 
 878000: system.mem_ctrls: Timing Read : 0 880  878000 
 879000: system.mem_ctrls: Timing Read : 0 8888  879000 
 879000: system.mem_ctrls: Timing Read : 0 872  879000 
 879500: system.mem_ctrls: Timing Read : 0 8888  879500 
 880000: system.mem_ctrls: Timing Read : 0 8896  880000 
 881500: system.mem_ctrls: Timing Read : 0 8864  881500 
 882000: system.mem_ctrls: Timing Read : 0 888  882000 
 882500: system.mem_ctrls: Timing Writ : 1 802088  882500 
 884000: system.mem_ctrls: Timing Read : 0 136960  884000 
 884500: system.mem_ctrls: Timing Read : 0 136960  884500 
 885000: system.mem_ctrls: Timing Read : 0 136968  885000 
 885500: system.mem_ctrls: Timing Read : 0 136968  885500 
 886000: system.mem_ctrls: Timing Read : 0 136976  886000 
 886500: system.mem_ctrls: Timing Read : 0 793984  886500 
 887500: system.mem_ctrls: Timing Read : 0 136976  887500 
 888000: system.mem_ctrls: Timing Read : 0 136984  888000 
 888500: system.mem_ctrls: Timing Read : 0 136984  888500 
 889000: system.mem_ctrls: Timing Read : 0 136992  889000 
 890000: system.mem_ctrls: Timing Read : 0 136992  890000 
 890500: system.mem_ctrls: Timing Read : 0 137000  890500 
 891000: system.mem_ctrls: Timing Read : 0 137000  891000 
 892500: system.mem_ctrls: Timing Read : 0 137000  892500 
 893000: system.mem_ctrls: Timing Read : 0 137008  893000 
 894000: system.mem_ctrls: Timing Read : 0 137008  894000 
 894500: system.mem_ctrls: Timing Read : 0 137016  894500 
 895000: system.mem_ctrls: Timing Read : 0 793988  895000 
 896500: system.mem_ctrls: Timing Read : 0 137016  896500 
 898000: system.mem_ctrls: Timing Read : 0 137016  898000 
 898500: system.mem_ctrls: Timing Read : 0 137024  898500 
 899000: system.mem_ctrls: Timing Read : 0 793897  899000 
 900500: system.mem_ctrls: Timing Read : 0 137024  900500 
 901000: system.mem_ctrls: Timing Read : 0 137032  901000 
 902000: system.mem_ctrls: Timing Read : 0 137032  902000 
 903000: system.mem_ctrls: Timing Read : 0 137040  903000 
 904000: system.mem_ctrls: Timing Read : 0 137040  904000 
 904000: system.mem_ctrls: Timing Read : 0 802088  904000 
 905500: system.mem_ctrls: Timing Read : 0 8864  905500 
 906500: system.mem_ctrls: Timing Read : 0 8872  906500 
 906500: system.mem_ctrls: Timing Writ : 1 782496  906500 
 907000: system.mem_ctrls: Timing Read : 0 8872  907000 
 907500: system.mem_ctrls: Timing Read : 0 8880  907500 
 908500: system.mem_ctrls: Timing Read : 0 8880  908500 
 910000: system.mem_ctrls: Timing Read : 0 8888  910000 
 910500: system.mem_ctrls: Timing Read : 0 904  910500 
 911500: system.mem_ctrls: Timing Read : 0 8888  911500 
 911500: system.mem_ctrls: Timing Read : 0 896  911500 
 912000: system.mem_ctrls: Timing Read : 0 8888  912000 
 912500: system.mem_ctrls: Timing Read : 0 8896  912500 
 914000: system.mem_ctrls: Timing Read : 0 8864  914000 
 914500: system.mem_ctrls: Timing Read : 0 912  914500 
 915000: system.mem_ctrls: Timing Writ : 1 802088  915000 
 916500: system.mem_ctrls: Timing Read : 0 459344  916500 
 917000: system.mem_ctrls: Timing Read : 0 459344  917000 
 917500: system.mem_ctrls: Timing Read : 0 459352  917500 
 918000: system.mem_ctrls: Timing Read : 0 459352  918000 
 918500: system.mem_ctrls: Timing Read : 0 459360  918500 
 919000: system.mem_ctrls: Timing Read : 0 793984  919000 
 920000: system.mem_ctrls: Timing Read : 0 459360  920000 
 920500: system.mem_ctrls: Timing Read : 0 459368  920500 
 921000: system.mem_ctrls: Timing Read : 0 459368  921000 
 921500: system.mem_ctrls: Timing Read : 0 459376  921500 
 922500: system.mem_ctrls: Timing Read : 0 459376  922500 
 923000: system.mem_ctrls: Timing Read : 0 459384  923000 
 923500: system.mem_ctrls: Timing Read : 0 459384  923500 
 925000: system.mem_ctrls: Timing Read : 0 459384  925000 
 925500: system.mem_ctrls: Timing Read : 0 459392  925500 
 926000: system.mem_ctrls: Timing Read : 0 793898  926000 
 927500: system.mem_ctrls: Timing Read : 0 459392  927500 
 928000: system.mem_ctrls: Timing Read : 0 459400  928000 
 929000: system.mem_ctrls: Timing Read : 0 459400  929000 
 930000: system.mem_ctrls: Timing Read : 0 459408  930000 
 931000: system.mem_ctrls: Timing Read : 0 459408  931000 
 931000: system.mem_ctrls: Timing Read : 0 802088  931000 
 932500: system.mem_ctrls: Timing Read : 0 8864  932500 
 933500: system.mem_ctrls: Timing Read : 0 8872  933500 
 933500: system.mem_ctrls: Timing Writ : 1 782488  933500 
 934000: system.mem_ctrls: Timing Read : 0 8872  934000 
 934500: system.mem_ctrls: Timing Read : 0 8880  934500 
 935500: system.mem_ctrls: Timing Read : 0 8880  935500 
 937000: system.mem_ctrls: Timing Read : 0 8888  937000 
 937500: system.mem_ctrls: Timing Read : 0 928  937500 
 938500: system.mem_ctrls: Timing Read : 0 8888  938500 
 938500: system.mem_ctrls: Timing Read : 0 920  938500 
 939000: system.mem_ctrls: Timing Read : 0 8888  939000 
 939500: system.mem_ctrls: Timing Read : 0 8896  939500 
 941000: system.mem_ctrls: Timing Read : 0 8864  941000 
 941500: system.mem_ctrls: Timing Read : 0 936  941500 
 942000: system.mem_ctrls: Timing Writ : 1 802088  942000 
 943500: system.mem_ctrls: Timing Read : 0 139760  943500 
 944000: system.mem_ctrls: Timing Read : 0 139760  944000 
 944500: system.mem_ctrls: Timing Read : 0 139768  944500 
 945000: system.mem_ctrls: Timing Read : 0 793988  945000 
 945500: system.mem_ctrls: Timing Read : 0 139768  945500 
 946000: system.mem_ctrls: Timing Read : 0 139776  946000 
 947000: system.mem_ctrls: Timing Read : 0 139776  947000 
 948000: system.mem_ctrls: Timing Read : 0 139776  948000 
 949500: system.mem_ctrls: Timing Read : 0 139776  949500 
 950000: system.mem_ctrls: Timing Read : 0 139784  950000 
 950500: system.mem_ctrls: Timing Read : 0 139792  950500 
 951000: system.mem_ctrls: Timing Read : 0 793984  951000 
 952000: system.mem_ctrls: Timing Read : 0 139792  952000 
 952500: system.mem_ctrls: Timing Read : 0 139800  952500 
 953500: system.mem_ctrls: Timing Read : 0 139800  953500 
 955000: system.mem_ctrls: Timing Read : 0 139800  955000 
 955500: system.mem_ctrls: Timing Read : 0 139808  955500 
 956000: system.mem_ctrls: Timing Read : 0 793908  956000 
 956500: system.mem_ctrls: Timing Read : 0 139808  956500 
 957500: system.mem_ctrls: Timing Read : 0 139816  957500 
 958000: system.mem_ctrls: Timing Read : 0 793984  958000 
 959500: system.mem_ctrls: Timing Read : 0 139816  959500 
 960000: system.mem_ctrls: Timing Read : 0 139824  960000 
 961500: system.mem_ctrls: Timing Read : 0 139856  961500 
 962000: system.mem_ctrls: Timing Read : 0 139856  962000 
 962500: system.mem_ctrls: Timing Read : 0 139864  962500 
 963500: system.mem_ctrls: Timing Read : 0 139864  963500 
 964500: system.mem_ctrls: Timing Read : 0 139872  964500 
 965500: system.mem_ctrls: Timing Read : 0 139872  965500 
 965500: system.mem_ctrls: Timing Read : 0 802088  965500 
 967000: system.mem_ctrls: Timing Read : 0 8864  967000 
 968000: system.mem_ctrls: Timing Read : 0 8872  968000 
 968000: system.mem_ctrls: Timing Writ : 1 782480  968000 
 968500: system.mem_ctrls: Timing Read : 0 8872  968500 
 969000: system.mem_ctrls: Timing Read : 0 8880  969000 
 970000: system.mem_ctrls: Timing Read : 0 8880  970000 
 971500: system.mem_ctrls: Timing Read : 0 8888  971500 
 972000: system.mem_ctrls: Timing Read : 0 952  972000 
 973000: system.mem_ctrls: Timing Read : 0 8888  973000 
 973000: system.mem_ctrls: Timing Read : 0 944  973000 
 973500: system.mem_ctrls: Timing Read : 0 8888  973500 
 974000: system.mem_ctrls: Timing Read : 0 8896  974000 
 975500: system.mem_ctrls: Timing Read : 0 8864  975500 
 976000: system.mem_ctrls: Timing Read : 0 960  976000 
 976500: system.mem_ctrls: Timing Writ : 1 802088  976500 
 978000: system.mem_ctrls: Timing Read : 0 544256  978000 
 978500: system.mem_ctrls: Timing Read : 0 544256  978500 
 979000: system.mem_ctrls: Timing Read : 0 544264  979000 
 979500: system.mem_ctrls: Timing Read : 0 544264  979500 
 980000: system.mem_ctrls: Timing Read : 0 544272  980000 
 980500: system.mem_ctrls: Timing Read : 0 544280  980500 
 981000: system.mem_ctrls: Timing Read : 0 793984  981000 
 982000: system.mem_ctrls: Timing Read : 0 544280  982000 
 982500: system.mem_ctrls: Timing Read : 0 544288  982500 
 983000: system.mem_ctrls: Timing Read : 0 544288  983000 
 983500: system.mem_ctrls: Timing Read : 0 544296  983500 
 984500: system.mem_ctrls: Timing Read : 0 544296  984500 
 985500: system.mem_ctrls: Timing Read : 0 544304  985500 
 986500: system.mem_ctrls: Timing Read : 0 544304  986500 
 986500: system.mem_ctrls: Timing Read : 0 802088  986500 
 988000: system.mem_ctrls: Timing Read : 0 8864  988000 
 989000: system.mem_ctrls: Timing Read : 0 8872  989000 
 989000: system.mem_ctrls: Timing Writ : 1 782472  989000 
 989500: system.mem_ctrls: Timing Read : 0 8872  989500 
 990000: system.mem_ctrls: Timing Read : 0 8880  990000 
 991000: system.mem_ctrls: Timing Read : 0 8880  991000 
 992500: system.mem_ctrls: Timing Read : 0 8888  992500 
 993000: system.mem_ctrls: Timing Read : 0 976  993000 
 994000: system.mem_ctrls: Timing Read : 0 8888  994000 
 994000: system.mem_ctrls: Timing Read : 0 968  994000 
 994500: system.mem_ctrls: Timing Read : 0 8888  994500 
 995000: system.mem_ctrls: Timing Read : 0 8896  995000 
 996500: system.mem_ctrls: Timing Read : 0 8864  996500 
 997000: system.mem_ctrls: Timing Read : 0 984  997000 
 997500: system.mem_ctrls: Timing Writ : 1 802088  997500 
 999000: system.mem_ctrls: Timing Read : 0 140208  999000 
 999500: system.mem_ctrls: Timing Read : 0 140208  999500 
1000000: system.mem_ctrls: Timing Read : 0 140216  1000000 
1001000: system.mem_ctrls: Timing Read : 0 140216  1001000 
1001500: system.mem_ctrls: Timing Read : 0 140224  1001500 
1002000: system.mem_ctrls: Timing Read : 0 793984  1002000 
1003500: system.mem_ctrls: Timing Read : 0 140224  1003500 
1005000: system.mem_ctrls: Timing Read : 0 140224  1005000 
1005500: system.mem_ctrls: Timing Read : 0 140232  1005500 
1006000: system.mem_ctrls: Timing Read : 0 793896  1006000 
1006500: system.mem_ctrls: Timing Read : 0 140232  1006500 
1007500: system.mem_ctrls: Timing Read : 0 140240  1007500 
1009000: system.mem_ctrls: Timing Read : 0 140256  1009000 
1010000: system.mem_ctrls: Timing Read : 0 140256  1010000 
1010500: system.mem_ctrls: Timing Read : 0 140264  1010500 
1011500: system.mem_ctrls: Timing Read : 0 140264  1011500 
1012000: system.mem_ctrls: Timing Read : 0 140272  1012000 
1013000: system.mem_ctrls: Timing Read : 0 140272  1013000 
1014000: system.mem_ctrls: Timing Read : 0 140272  1014000 
1014000: system.mem_ctrls: Timing Read : 0 802088  1014000 
1015500: system.mem_ctrls: Timing Read : 0 8864  1015500 
1016500: system.mem_ctrls: Timing Read : 0 8872  1016500 
1016500: system.mem_ctrls: Timing Writ : 1 782464  1016500 
1017000: system.mem_ctrls: Timing Read : 0 8872  1017000 
1017500: system.mem_ctrls: Timing Read : 0 8880  1017500 
1018500: system.mem_ctrls: Timing Read : 0 8880  1018500 
1020000: system.mem_ctrls: Timing Read : 0 8888  1020000 
1020500: system.mem_ctrls: Timing Read : 0 1000  1020500 
1021500: system.mem_ctrls: Timing Read : 0 8888  1021500 
1021500: system.mem_ctrls: Timing Read : 0 992  1021500 
1022000: system.mem_ctrls: Timing Read : 0 8888  1022000 
1022500: system.mem_ctrls: Timing Read : 0 8896  1022500 
1024000: system.mem_ctrls: Timing Read : 0 8864  1024000 
1024500: system.mem_ctrls: Timing Read : 0 1008  1024500 
1025000: system.mem_ctrls: Timing Writ : 1 802088  1025000 
1026500: system.mem_ctrls: Timing Read : 0 139456  1026500 
1027000: system.mem_ctrls: Timing Read : 0 139456  1027000 
1027500: system.mem_ctrls: Timing Read : 0 139464  1027500 
1028000: system.mem_ctrls: Timing Read : 0 139464  1028000 
1028500: system.mem_ctrls: Timing Read : 0 139472  1028500 
1029000: system.mem_ctrls: Timing Read : 0 793896  1029000 
1029500: system.mem_ctrls: Timing Read : 0 139472  1029500 
1030000: system.mem_ctrls: Timing Read : 0 139480  1030000 
1030500: system.mem_ctrls: Timing Read : 0 793984  1030500 
1031500: system.mem_ctrls: Timing Read : 0 139480  1031500 
1032500: system.mem_ctrls: Timing Read : 0 139480  1032500 
1033000: system.mem_ctrls: Timing Read : 0 139488  1033000 
1034500: system.mem_ctrls: Timing Read : 0 139488  1034500 
1035500: system.mem_ctrls: Timing Read : 0 139496  1035500 
1036500: system.mem_ctrls: Timing Read : 0 139496  1036500 
1038000: system.mem_ctrls: Timing Read : 0 139504  1038000 
1039000: system.mem_ctrls: Timing Read : 0 139504  1039000 
1039500: system.mem_ctrls: Timing Read : 0 139512  1039500 
1040500: system.mem_ctrls: Timing Read : 0 139512  1040500 
1041000: system.mem_ctrls: Timing Read : 0 139520  1041000 
1042000: system.mem_ctrls: Timing Read : 0 139520  1042000 
1043000: system.mem_ctrls: Timing Read : 0 139520  1043000 
1043000: system.mem_ctrls: Timing Read : 0 802088  1043000 
1044500: system.mem_ctrls: Timing Read : 0 8864  1044500 
1045500: system.mem_ctrls: Timing Read : 0 8872  1045500 
1045500: system.mem_ctrls: Timing Writ : 1 782456  1045500 
1046000: system.mem_ctrls: Timing Read : 0 8872  1046000 
1046500: system.mem_ctrls: Timing Read : 0 8880  1046500 
1047500: system.mem_ctrls: Timing Read : 0 8880  1047500 
1049000: system.mem_ctrls: Timing Read : 0 8888  1049000 
1049500: system.mem_ctrls: Timing Read : 0 1024  1049500 
1050500: system.mem_ctrls: Timing Read : 0 8888  1050500 
1050500: system.mem_ctrls: Timing Read : 0 1016  1050500 
1051000: system.mem_ctrls: Timing Read : 0 8888  1051000 
1051500: system.mem_ctrls: Timing Read : 0 8896  1051500 
1053000: system.mem_ctrls: Timing Read : 0 8864  1053000 
1053500: system.mem_ctrls: Timing Read : 0 1032  1053500 
1054000: system.mem_ctrls: Timing Writ : 1 802088  1054000 
1055500: system.mem_ctrls: Timing Read : 0 137312  1055500 
1056000: system.mem_ctrls: Timing Read : 0 137312  1056000 
1056500: system.mem_ctrls: Timing Read : 0 137320  1056500 
1057000: system.mem_ctrls: Timing Read : 0 137320  1057000 
1057500: system.mem_ctrls: Timing Read : 0 137328  1057500 
1058000: system.mem_ctrls: Timing Read : 0 793984  1058000 
1059000: system.mem_ctrls: Timing Read : 0 137328  1059000 
1059500: system.mem_ctrls: Timing Read : 0 137336  1059500 
1060000: system.mem_ctrls: Timing Read : 0 137336  1060000 
1060500: system.mem_ctrls: Timing Read : 0 137344  1060500 
1061500: system.mem_ctrls: Timing Read : 0 137344  1061500 
1062000: system.mem_ctrls: Timing Read : 0 137352  1062000 
1062500: system.mem_ctrls: Timing Read : 0 137352  1062500 
1064000: system.mem_ctrls: Timing Read : 0 137352  1064000 
1064500: system.mem_ctrls: Timing Read : 0 137360  1064500 
1065000: system.mem_ctrls: Timing Read : 0 793896  1065000 
1065500: system.mem_ctrls: Timing Read : 0 137360  1065500 
1066500: system.mem_ctrls: Timing Read : 0 137360  1066500 
1067000: system.mem_ctrls: Timing Read : 0 137368  1067000 
1068500: system.mem_ctrls: Timing Read : 0 137384  1068500 
1069500: system.mem_ctrls: Timing Read : 0 137384  1069500 
1070000: system.mem_ctrls: Timing Read : 0 137392  1070000 
1071000: system.mem_ctrls: Timing Read : 0 137392  1071000 
1071500: system.mem_ctrls: Timing Read : 0 137400  1071500 
1072500: system.mem_ctrls: Timing Read : 0 137400  1072500 
1073500: system.mem_ctrls: Timing Read : 0 137400  1073500 
1073500: system.mem_ctrls: Timing Read : 0 802088  1073500 
1075000: system.mem_ctrls: Timing Read : 0 8864  1075000 
1076000: system.mem_ctrls: Timing Read : 0 8872  1076000 
1076000: system.mem_ctrls: Timing Writ : 1 782448  1076000 
1076500: system.mem_ctrls: Timing Read : 0 8872  1076500 
1077000: system.mem_ctrls: Timing Read : 0 8880  1077000 
1078000: system.mem_ctrls: Timing Read : 0 8880  1078000 
1079500: system.mem_ctrls: Timing Read : 0 8888  1079500 
1080000: system.mem_ctrls: Timing Read : 0 1048  1080000 
1081000: system.mem_ctrls: Timing Read : 0 8888  1081000 
1081000: system.mem_ctrls: Timing Read : 0 1040  1081000 
1081500: system.mem_ctrls: Timing Read : 0 8888  1081500 
1082000: system.mem_ctrls: Timing Read : 0 8896  1082000 
1083500: system.mem_ctrls: Timing Read : 0 8864  1083500 
1084000: system.mem_ctrls: Timing Read : 0 1056  1084000 
1084500: system.mem_ctrls: Timing Writ : 1 802088  1084500 
1086000: system.mem_ctrls: Timing Read : 0 139424  1086000 
1086500: system.mem_ctrls: Timing Read : 0 139424  1086500 
1087000: system.mem_ctrls: Timing Read : 0 139432  1087000 
1087500: system.mem_ctrls: Timing Read : 0 793988  1087500 
1089000: system.mem_ctrls: Timing Read : 0 139432  1089000 
1089500: system.mem_ctrls: Timing Read : 0 139440  1089500 
1090500: system.mem_ctrls: Timing Read : 0 139440  1090500 
1091000: system.mem_ctrls: Timing Read : 0 139448  1091000 
1092000: system.mem_ctrls: Timing Read : 0 139448  1092000 
1093000: system.mem_ctrls: Timing Read : 0 139448  1093000 
1093000: system.mem_ctrls: Timing Read : 0 802088  1093000 
1094500: system.mem_ctrls: Timing Read : 0 8864  1094500 
1095500: system.mem_ctrls: Timing Read : 0 8872  1095500 
1095500: system.mem_ctrls: Timing Writ : 1 782440  1095500 
1096000: system.mem_ctrls: Timing Read : 0 8872  1096000 
1096500: system.mem_ctrls: Timing Read : 0 8880  1096500 
1097500: system.mem_ctrls: Timing Read : 0 8880  1097500 
1099000: system.mem_ctrls: Timing Read : 0 8888  1099000 
1099500: system.mem_ctrls: Timing Read : 0 1072  1099500 
1100500: system.mem_ctrls: Timing Read : 0 8888  1100500 
1100500: system.mem_ctrls: Timing Read : 0 1064  1100500 
1101000: system.mem_ctrls: Timing Read : 0 8888  1101000 
1101500: system.mem_ctrls: Timing Read : 0 8896  1101500 
1103000: system.mem_ctrls: Timing Read : 0 8864  1103000 
1103500: system.mem_ctrls: Timing Read : 0 1080  1103500 
1104000: system.mem_ctrls: Timing Writ : 1 802088  1104000 
1105500: system.mem_ctrls: Timing Read : 0 451312  1105500 
1106000: system.mem_ctrls: Timing Read : 0 451312  1106000 
1106500: system.mem_ctrls: Timing Read : 0 451320  1106500 
1107000: system.mem_ctrls: Timing Read : 0 451320  1107000 
1107500: system.mem_ctrls: Timing Read : 0 451328  1107500 
1108000: system.mem_ctrls: Timing Read : 0 451336  1108000 
1108500: system.mem_ctrls: Timing Read : 0 793984  1108500 
1109500: system.mem_ctrls: Timing Read : 0 451336  1109500 
1110000: system.mem_ctrls: Timing Read : 0 451344  1110000 
1110500: system.mem_ctrls: Timing Read : 0 451344  1110500 
1111000: system.mem_ctrls: Timing Read : 0 451352  1111000 
1112000: system.mem_ctrls: Timing Read : 0 451352  1112000 
1113000: system.mem_ctrls: Timing Read : 0 451360  1113000 
1114000: system.mem_ctrls: Timing Read : 0 451360  1114000 
1114000: system.mem_ctrls: Timing Read : 0 802088  1114000 
1115500: system.mem_ctrls: Timing Read : 0 8864  1115500 
1116500: system.mem_ctrls: Timing Read : 0 8872  1116500 
1116500: system.mem_ctrls: Timing Writ : 1 782432  1116500 
1117000: system.mem_ctrls: Timing Read : 0 8872  1117000 
1117500: system.mem_ctrls: Timing Read : 0 8880  1117500 
1118500: system.mem_ctrls: Timing Read : 0 8880  1118500 
1120000: system.mem_ctrls: Timing Read : 0 8888  1120000 
1120500: system.mem_ctrls: Timing Read : 0 1096  1120500 
1121500: system.mem_ctrls: Timing Read : 0 8888  1121500 
1121500: system.mem_ctrls: Timing Read : 0 1088  1121500 
1122000: system.mem_ctrls: Timing Read : 0 8888  1122000 
1122500: system.mem_ctrls: Timing Read : 0 8896  1122500 
1124000: system.mem_ctrls: Timing Read : 0 8864  1124000 
1124500: system.mem_ctrls: Timing Read : 0 1104  1124500 
1125000: system.mem_ctrls: Timing Writ : 1 802088  1125000 
1126500: system.mem_ctrls: Timing Read : 0 140544  1126500 
1127000: system.mem_ctrls: Timing Read : 0 140544  1127000 
1127500: system.mem_ctrls: Timing Read : 0 140552  1127500 
1128000: system.mem_ctrls: Timing Read : 0 140552  1128000 
1128500: system.mem_ctrls: Timing Read : 0 140560  1128500 
1129000: system.mem_ctrls: Timing Read : 0 140568  1129000 
1129500: system.mem_ctrls: Timing Read : 0 793984  1129500 
1130500: system.mem_ctrls: Timing Read : 0 140568  1130500 
1131000: system.mem_ctrls: Timing Read : 0 140576  1131000 
1131500: system.mem_ctrls: Timing Read : 0 140576  1131500 
1132000: system.mem_ctrls: Timing Read : 0 140584  1132000 
1133000: system.mem_ctrls: Timing Read : 0 140584  1133000 
1134000: system.mem_ctrls: Timing Read : 0 140592  1134000 
1135000: system.mem_ctrls: Timing Read : 0 140592  1135000 
1135000: system.mem_ctrls: Timing Read : 0 802088  1135000 
1136500: system.mem_ctrls: Timing Read : 0 8864  1136500 
1137500: system.mem_ctrls: Timing Read : 0 8872  1137500 
1137500: system.mem_ctrls: Timing Writ : 1 782424  1137500 
1138000: system.mem_ctrls: Timing Read : 0 8872  1138000 
1138500: system.mem_ctrls: Timing Read : 0 8880  1138500 
1139500: system.mem_ctrls: Timing Read : 0 8880  1139500 
1141000: system.mem_ctrls: Timing Read : 0 8888  1141000 
1141500: system.mem_ctrls: Timing Read : 0 1120  1141500 
1142500: system.mem_ctrls: Timing Read : 0 8888  1142500 
1142500: system.mem_ctrls: Timing Read : 0 1112  1142500 
1143000: system.mem_ctrls: Timing Read : 0 8888  1143000 
1143500: system.mem_ctrls: Timing Read : 0 8896  1143500 
1145000: system.mem_ctrls: Timing Read : 0 8864  1145000 
1145500: system.mem_ctrls: Timing Read : 0 1128  1145500 
1146000: system.mem_ctrls: Timing Writ : 1 802088  1146000 
1147500: system.mem_ctrls: Timing Read : 0 140112  1147500 
1148000: system.mem_ctrls: Timing Read : 0 140112  1148000 
1148500: system.mem_ctrls: Timing Read : 0 140120  1148500 
1149000: system.mem_ctrls: Timing Read : 0 140120  1149000 
1149500: system.mem_ctrls: Timing Read : 0 140128  1149500 
1150000: system.mem_ctrls: Timing Read : 0 793984  1150000 
1151000: system.mem_ctrls: Timing Read : 0 140128  1151000 
1151500: system.mem_ctrls: Timing Read : 0 140136  1151500 
1152000: system.mem_ctrls: Timing Read : 0 140136  1152000 
1152500: system.mem_ctrls: Timing Read : 0 140144  1152500 
1153500: system.mem_ctrls: Timing Read : 0 140144  1153500 
1154000: system.mem_ctrls: Timing Read : 0 140152  1154000 
1154500: system.mem_ctrls: Timing Read : 0 140152  1154500 
1156000: system.mem_ctrls: Timing Read : 0 140152  1156000 
1156500: system.mem_ctrls: Timing Read : 0 140160  1156500 
1157500: system.mem_ctrls: Timing Read : 0 140160  1157500 
1158000: system.mem_ctrls: Timing Read : 0 140168  1158000 
1158500: system.mem_ctrls: Timing Read : 0 793988  1158500 
1160000: system.mem_ctrls: Timing Read : 0 140168  1160000 
1161500: system.mem_ctrls: Timing Read : 0 140168  1161500 
1162000: system.mem_ctrls: Timing Read : 0 140176  1162000 
1162500: system.mem_ctrls: Timing Read : 0 793897  1162500 
1164000: system.mem_ctrls: Timing Read : 0 140176  1164000 
1164500: system.mem_ctrls: Timing Read : 0 140184  1164500 
1165500: system.mem_ctrls: Timing Read : 0 140184  1165500 
1166500: system.mem_ctrls: Timing Read : 0 140192  1166500 
1167500: system.mem_ctrls: Timing Read : 0 140192  1167500 
1167500: system.mem_ctrls: Timing Read : 0 802088  1167500 
1169000: system.mem_ctrls: Timing Read : 0 8864  1169000 
1170000: system.mem_ctrls: Timing Read : 0 8872  1170000 
1170000: system.mem_ctrls: Timing Writ : 1 782416  1170000 
1170500: system.mem_ctrls: Timing Read : 0 8872  1170500 
1171000: system.mem_ctrls: Timing Read : 0 8880  1171000 
1172000: system.mem_ctrls: Timing Read : 0 8880  1172000 
1173500: system.mem_ctrls: Timing Read : 0 8888  1173500 
1174000: system.mem_ctrls: Timing Read : 0 1144  1174000 
1175000: system.mem_ctrls: Timing Read : 0 8888  1175000 
1175000: system.mem_ctrls: Timing Read : 0 1136  1175000 
1175500: system.mem_ctrls: Timing Read : 0 8888  1175500 
1176000: system.mem_ctrls: Timing Read : 0 8896  1176000 
1177500: system.mem_ctrls: Timing Read : 0 8864  1177500 
1178000: system.mem_ctrls: Timing Read : 0 1152  1178000 
1178500: system.mem_ctrls: Timing Writ : 1 802088  1178500 
1180000: system.mem_ctrls: Timing Read : 0 451120  1180000 
1180500: system.mem_ctrls: Timing Read : 0 451120  1180500 
1181000: system.mem_ctrls: Timing Read : 0 451128  1181000 
1181500: system.mem_ctrls: Timing Read : 0 451128  1181500 
1182000: system.mem_ctrls: Timing Read : 0 451136  1182000 
1182500: system.mem_ctrls: Timing Read : 0 451144  1182500 
1183000: system.mem_ctrls: Timing Read : 0 793984  1183000 
1184000: system.mem_ctrls: Timing Read : 0 451144  1184000 
1184500: system.mem_ctrls: Timing Read : 0 451152  1184500 
1185000: system.mem_ctrls: Timing Read : 0 451152  1185000 
1185500: system.mem_ctrls: Timing Read : 0 451160  1185500 
1186500: system.mem_ctrls: Timing Read : 0 451160  1186500 
1187500: system.mem_ctrls: Timing Read : 0 451168  1187500 
1188500: system.mem_ctrls: Timing Read : 0 451168  1188500 
1188500: system.mem_ctrls: Timing Read : 0 802088  1188500 
1190000: system.mem_ctrls: Timing Read : 0 8864  1190000 
1191000: system.mem_ctrls: Timing Read : 0 8872  1191000 
1191000: system.mem_ctrls: Timing Writ : 1 782408  1191000 
1191500: system.mem_ctrls: Timing Read : 0 8872  1191500 
1192000: system.mem_ctrls: Timing Read : 0 8880  1192000 
1193000: system.mem_ctrls: Timing Read : 0 8880  1193000 
1194500: system.mem_ctrls: Timing Read : 0 8888  1194500 
1195000: system.mem_ctrls: Timing Read : 0 1168  1195000 
1196000: system.mem_ctrls: Timing Read : 0 8888  1196000 
1196000: system.mem_ctrls: Timing Read : 0 1160  1196000 
1196500: system.mem_ctrls: Timing Read : 0 8888  1196500 
1197000: system.mem_ctrls: Timing Read : 0 8896  1197000 
1198500: system.mem_ctrls: Timing Read : 0 8864  1198500 
1199000: system.mem_ctrls: Timing Read : 0 1176  1199000 
1199500: system.mem_ctrls: Timing Writ : 1 802088  1199500 
1201000: system.mem_ctrls: Timing Read : 0 457536  1201000 
1201500: system.mem_ctrls: Timing Read : 0 457536  1201500 
1202000: system.mem_ctrls: Timing Read : 0 457544  1202000 
1202500: system.mem_ctrls: Timing Read : 0 457544  1202500 
1203000: system.mem_ctrls: Timing Read : 0 457552  1203000 
1203500: system.mem_ctrls: Timing Read : 0 457560  1203500 
1204000: system.mem_ctrls: Timing Read : 0 793984  1204000 
1205000: system.mem_ctrls: Timing Read : 0 457560  1205000 
1205500: system.mem_ctrls: Timing Read : 0 457568  1205500 
1206000: system.mem_ctrls: Timing Read : 0 457568  1206000 
1206500: system.mem_ctrls: Timing Read : 0 457576  1206500 
1207500: system.mem_ctrls: Timing Read : 0 457576  1207500 
1208500: system.mem_ctrls: Timing Read : 0 457584  1208500 
1209500: system.mem_ctrls: Timing Read : 0 457584  1209500 
1209500: system.mem_ctrls: Timing Read : 0 802088  1209500 
1211000: system.mem_ctrls: Timing Read : 0 8864  1211000 
1212000: system.mem_ctrls: Timing Read : 0 8872  1212000 
1212000: system.mem_ctrls: Timing Writ : 1 782400  1212000 
1212500: system.mem_ctrls: Timing Read : 0 8872  1212500 
1213000: system.mem_ctrls: Timing Read : 0 8880  1213000 
1214000: system.mem_ctrls: Timing Read : 0 8880  1214000 
1215500: system.mem_ctrls: Timing Read : 0 8888  1215500 
1216000: system.mem_ctrls: Timing Read : 0 1192  1216000 
1217000: system.mem_ctrls: Timing Read : 0 8888  1217000 
1217000: system.mem_ctrls: Timing Read : 0 1184  1217000 
1217500: system.mem_ctrls: Timing Read : 0 8888  1217500 
1218000: system.mem_ctrls: Timing Read : 0 8896  1218000 
1219500: system.mem_ctrls: Timing Read : 0 8864  1219500 
1220000: system.mem_ctrls: Timing Read : 0 1200  1220000 
1220500: system.mem_ctrls: Timing Writ : 1 802088  1220500 
1222000: system.mem_ctrls: Timing Read : 0 140288  1222000 
1222500: system.mem_ctrls: Timing Read : 0 140288  1222500 
1223000: system.mem_ctrls: Timing Read : 0 140296  1223000 
1223500: system.mem_ctrls: Timing Read : 0 793988  1223500 
1224000: system.mem_ctrls: Timing Read : 0 140296  1224000 
1224500: system.mem_ctrls: Timing Read : 0 140304  1224500 
1225500: system.mem_ctrls: Timing Read : 0 140304  1225500 
1226500: system.mem_ctrls: Timing Read : 0 140304  1226500 
1228000: system.mem_ctrls: Timing Read : 0 140304  1228000 
1228500: system.mem_ctrls: Timing Read : 0 140312  1228500 
1229000: system.mem_ctrls: Timing Read : 0 140320  1229000 
1229500: system.mem_ctrls: Timing Read : 0 793984  1229500 
1230500: system.mem_ctrls: Timing Read : 0 140320  1230500 
1231000: system.mem_ctrls: Timing Read : 0 140328  1231000 
1232000: system.mem_ctrls: Timing Read : 0 140328  1232000 
1233500: system.mem_ctrls: Timing Read : 0 140328  1233500 
1234500: system.mem_ctrls: Timing Read : 0 140336  1234500 
1236000: system.mem_ctrls: Timing Read : 0 140368  1236000 
1236500: system.mem_ctrls: Timing Read : 0 793897  1236500 
1238000: system.mem_ctrls: Timing Read : 0 140368  1238000 
1238500: system.mem_ctrls: Timing Read : 0 140376  1238500 
1240000: system.mem_ctrls: Timing Read : 0 140376  1240000 
1241000: system.mem_ctrls: Timing Read : 0 140376  1241000 
1242500: system.mem_ctrls: Timing Read : 0 140376  1242500 
1243000: system.mem_ctrls: Timing Read : 0 140384  1243000 
1244000: system.mem_ctrls: Timing Read : 0 140384  1244000 
1245000: system.mem_ctrls: Timing Read : 0 140392  1245000 
1246000: system.mem_ctrls: Timing Read : 0 140392  1246000 
1246500: system.mem_ctrls: Timing Read : 0 140400  1246500 
1247500: system.mem_ctrls: Timing Read : 0 140400  1247500 
1247500: system.mem_ctrls: Timing Read : 0 802088  1247500 
1249000: system.mem_ctrls: Timing Read : 0 8864  1249000 
1250000: system.mem_ctrls: Timing Read : 0 8872  1250000 
1250000: system.mem_ctrls: Timing Writ : 1 782392  1250000 
1250500: system.mem_ctrls: Timing Read : 0 8872  1250500 
1251000: system.mem_ctrls: Timing Read : 0 8880  1251000 
1252000: system.mem_ctrls: Timing Read : 0 8880  1252000 
1253500: system.mem_ctrls: Timing Read : 0 8888  1253500 
1254000: system.mem_ctrls: Timing Read : 0 1216  1254000 
1255000: system.mem_ctrls: Timing Read : 0 8888  1255000 
1255000: system.mem_ctrls: Timing Read : 0 1208  1255000 
1255500: system.mem_ctrls: Timing Read : 0 8888  1255500 
1256000: system.mem_ctrls: Timing Read : 0 8896  1256000 
1257500: system.mem_ctrls: Timing Read : 0 8864  1257500 
1258000: system.mem_ctrls: Timing Read : 0 1224  1258000 
1258500: system.mem_ctrls: Timing Writ : 1 802088  1258500 
1260000: system.mem_ctrls: Timing Read : 0 140480  1260000 
1260500: system.mem_ctrls: Timing Read : 0 140480  1260500 
1261000: system.mem_ctrls: Timing Read : 0 140488  1261000 
1261500: system.mem_ctrls: Timing Read : 0 140488  1261500 
1262000: system.mem_ctrls: Timing Read : 0 140496  1262000 
1262500: system.mem_ctrls: Timing Read : 0 140504  1262500 
1263000: system.mem_ctrls: Timing Read : 0 793984  1263000 
1264000: system.mem_ctrls: Timing Read : 0 140504  1264000 
1264500: system.mem_ctrls: Timing Read : 0 140512  1264500 
1265000: system.mem_ctrls: Timing Read : 0 140512  1265000 
1265500: system.mem_ctrls: Timing Read : 0 140520  1265500 
1266500: system.mem_ctrls: Timing Read : 0 140520  1266500 
1267500: system.mem_ctrls: Timing Read : 0 140528  1267500 
1268500: system.mem_ctrls: Timing Read : 0 140528  1268500 
1268500: system.mem_ctrls: Timing Read : 0 802088  1268500 
1270000: system.mem_ctrls: Timing Read : 0 8864  1270000 
1271000: system.mem_ctrls: Timing Read : 0 8872  1271000 
1271000: system.mem_ctrls: Timing Writ : 1 782384  1271000 
1271500: system.mem_ctrls: Timing Read : 0 8872  1271500 
1272000: system.mem_ctrls: Timing Read : 0 8880  1272000 
1273000: system.mem_ctrls: Timing Read : 0 8880  1273000 
1274500: system.mem_ctrls: Timing Read : 0 8888  1274500 
1275000: system.mem_ctrls: Timing Read : 0 1240  1275000 
1276000: system.mem_ctrls: Timing Read : 0 8888  1276000 
1276000: system.mem_ctrls: Timing Read : 0 1232  1276000 
1276500: system.mem_ctrls: Timing Read : 0 8888  1276500 
1277000: system.mem_ctrls: Timing Read : 0 8896  1277000 
1278500: system.mem_ctrls: Timing Read : 0 8864  1278500 
1279000: system.mem_ctrls: Timing Read : 0 1248  1279000 
1279500: system.mem_ctrls: Timing Writ : 1 802088  1279500 
1281000: system.mem_ctrls: Timing Read : 0 139568  1281000 
1281500: system.mem_ctrls: Timing Read : 0 139568  1281500 
1282000: system.mem_ctrls: Timing Read : 0 139576  1282000 
1282500: system.mem_ctrls: Timing Read : 0 793988  1282500 
1283000: system.mem_ctrls: Timing Read : 0 139576  1283000 
1283500: system.mem_ctrls: Timing Read : 0 139584  1283500 
1284500: system.mem_ctrls: Timing Read : 0 139584  1284500 
1285500: system.mem_ctrls: Timing Read : 0 139584  1285500 
1287000: system.mem_ctrls: Timing Read : 0 139584  1287000 
1287500: system.mem_ctrls: Timing Read : 0 139592  1287500 
1288000: system.mem_ctrls: Timing Read : 0 139600  1288000 
1288500: system.mem_ctrls: Timing Read : 0 793984  1288500 
1289500: system.mem_ctrls: Timing Read : 0 139600  1289500 
1290000: system.mem_ctrls: Timing Read : 0 139608  1290000 
1291000: system.mem_ctrls: Timing Read : 0 139608  1291000 
1292500: system.mem_ctrls: Timing Read : 0 139608  1292500 
1293500: system.mem_ctrls: Timing Read : 0 139616  1293500 
1295000: system.mem_ctrls: Timing Read : 0 139648  1295000 
1295500: system.mem_ctrls: Timing Read : 0 793897  1295500 
1297000: system.mem_ctrls: Timing Read : 0 139648  1297000 
1297500: system.mem_ctrls: Timing Read : 0 139656  1297500 
1299000: system.mem_ctrls: Timing Read : 0 139656  1299000 
1300000: system.mem_ctrls: Timing Read : 0 139656  1300000 
1301500: system.mem_ctrls: Timing Read : 0 139656  1301500 
1302000: system.mem_ctrls: Timing Read : 0 139664  1302000 
1303000: system.mem_ctrls: Timing Read : 0 139664  1303000 
1304000: system.mem_ctrls: Timing Read : 0 139672  1304000 
1305000: system.mem_ctrls: Timing Read : 0 139672  1305000 
1305500: system.mem_ctrls: Timing Read : 0 139680  1305500 
1306500: system.mem_ctrls: Timing Read : 0 139680  1306500 
1306500: system.mem_ctrls: Timing Read : 0 802088  1306500 
1308000: system.mem_ctrls: Timing Read : 0 8864  1308000 
1309000: system.mem_ctrls: Timing Read : 0 8872  1309000 
1309000: system.mem_ctrls: Timing Writ : 1 782376  1309000 
1309500: system.mem_ctrls: Timing Read : 0 8872  1309500 
1310000: system.mem_ctrls: Timing Read : 0 8880  1310000 
1311000: system.mem_ctrls: Timing Read : 0 8880  1311000 
1312500: system.mem_ctrls: Timing Read : 0 8888  1312500 
1313000: system.mem_ctrls: Timing Read : 0 1264  1313000 
1314000: system.mem_ctrls: Timing Read : 0 8888  1314000 
1314000: system.mem_ctrls: Timing Read : 0 1256  1314000 
1314500: system.mem_ctrls: Timing Read : 0 8888  1314500 
1315000: system.mem_ctrls: Timing Read : 0 8896  1315000 
1316500: system.mem_ctrls: Timing Read : 0 8864  1316500 
1317000: system.mem_ctrls: Timing Read : 0 1272  1317000 
1317500: system.mem_ctrls: Timing Writ : 1 802088  1317500 
1319000: system.mem_ctrls: Timing Read : 0 451056  1319000 
1319500: system.mem_ctrls: Timing Read : 0 451056  1319500 
1320000: system.mem_ctrls: Timing Read : 0 451064  1320000 
1320500: system.mem_ctrls: Timing Read : 0 451064  1320500 
1321000: system.mem_ctrls: Timing Read : 0 451072  1321000 
1321500: system.mem_ctrls: Timing Read : 0 451080  1321500 
1322000: system.mem_ctrls: Timing Read : 0 793984  1322000 
1323000: system.mem_ctrls: Timing Read : 0 451080  1323000 
1323500: system.mem_ctrls: Timing Read : 0 451088  1323500 
1324000: system.mem_ctrls: Timing Read : 0 451088  1324000 
1324500: system.mem_ctrls: Timing Read : 0 451096  1324500 
1325500: system.mem_ctrls: Timing Read : 0 451096  1325500 
1326500: system.mem_ctrls: Timing Read : 0 451104  1326500 
1327500: system.mem_ctrls: Timing Read : 0 451104  1327500 
1327500: system.mem_ctrls: Timing Read : 0 802088  1327500 
1329000: system.mem_ctrls: Timing Read : 0 8864  1329000 
1330000: system.mem_ctrls: Timing Read : 0 8872  1330000 
1330000: system.mem_ctrls: Timing Writ : 1 782368  1330000 
1330500: system.mem_ctrls: Timing Read : 0 8872  1330500 
1331000: system.mem_ctrls: Timing Read : 0 8880  1331000 
1332000: system.mem_ctrls: Timing Read : 0 8880  1332000 
1333500: system.mem_ctrls: Timing Read : 0 8888  1333500 
1334000: system.mem_ctrls: Timing Read : 0 1288  1334000 
1335000: system.mem_ctrls: Timing Read : 0 8888  1335000 
1335000: system.mem_ctrls: Timing Read : 0 1280  1335000 
1335500: system.mem_ctrls: Timing Read : 0 8888  1335500 
1336000: system.mem_ctrls: Timing Read : 0 8896  1336000 
1337500: system.mem_ctrls: Timing Read : 0 8864  1337500 
1338000: system.mem_ctrls: Timing Read : 0 1296  1338000 
1338500: system.mem_ctrls: Timing Writ : 1 802088  1338500 
1340000: system.mem_ctrls: Timing Read : 0 137056  1340000 
1340500: system.mem_ctrls: Timing Read : 0 137056  1340500 
1341000: system.mem_ctrls: Timing Read : 0 137064  1341000 
1341500: system.mem_ctrls: Timing Read : 0 137064  1341500 
1342000: system.mem_ctrls: Timing Read : 0 137072  1342000 
1342500: system.mem_ctrls: Timing Read : 0 793984  1342500 
1343500: system.mem_ctrls: Timing Read : 0 137072  1343500 
1344000: system.mem_ctrls: Timing Read : 0 137080  1344000 
1344500: system.mem_ctrls: Timing Read : 0 137080  1344500 
1345000: system.mem_ctrls: Timing Read : 0 137088  1345000 
1346000: system.mem_ctrls: Timing Read : 0 137088  1346000 
1346500: system.mem_ctrls: Timing Read : 0 137096  1346500 
1347000: system.mem_ctrls: Timing Read : 0 137096  1347000 
1348500: system.mem_ctrls: Timing Read : 0 137096  1348500 
1349000: system.mem_ctrls: Timing Read : 0 137104  1349000 
1350000: system.mem_ctrls: Timing Read : 0 137104  1350000 
1350500: system.mem_ctrls: Timing Read : 0 137112  1350500 
1351000: system.mem_ctrls: Timing Read : 0 793988  1351000 
1352500: system.mem_ctrls: Timing Read : 0 137112  1352500 
1354000: system.mem_ctrls: Timing Read : 0 137112  1354000 
1354500: system.mem_ctrls: Timing Read : 0 137120  1354500 
1355000: system.mem_ctrls: Timing Read : 0 793897  1355000 
1356500: system.mem_ctrls: Timing Read : 0 137120  1356500 
1357000: system.mem_ctrls: Timing Read : 0 137128  1357000 
1358000: system.mem_ctrls: Timing Read : 0 137128  1358000 
1359000: system.mem_ctrls: Timing Read : 0 137136  1359000 
1360000: system.mem_ctrls: Timing Read : 0 137136  1360000 
1360000: system.mem_ctrls: Timing Read : 0 802088  1360000 
1361500: system.mem_ctrls: Timing Read : 0 8864  1361500 
1362500: system.mem_ctrls: Timing Read : 0 8872  1362500 
1362500: system.mem_ctrls: Timing Writ : 1 782360  1362500 
1363000: system.mem_ctrls: Timing Read : 0 8872  1363000 
1363500: system.mem_ctrls: Timing Read : 0 8880  1363500 
1364500: system.mem_ctrls: Timing Read : 0 8880  1364500 
1366000: system.mem_ctrls: Timing Read : 0 9176  1366000 
1367000: system.mem_ctrls: Timing Writ : 1 802088  1367000 
1368500: system.mem_ctrls: Timing Read : 0 10800  1368500 
1369000: system.mem_ctrls: Timing Read : 0 10800  1369000 
1369000: system.mem_ctrls: Timing Writ : 1 802080  1369000 
1370000: system.mem_ctrls: Timing Read : 0 10800  1370000 
1370000: system.mem_ctrls: Timing Writ : 1 802072  1370000 
1371000: system.mem_ctrls: Timing Read : 0 10808  1371000 
1371000: system.mem_ctrls: Timing Writ : 1 802064  1371000 
1372000: system.mem_ctrls: Timing Read : 0 10808  1372000 
1372000: system.mem_ctrls: Timing Writ : 1 802056  1372000 
1373000: system.mem_ctrls: Timing Read : 0 10808  1373000 
1373000: system.mem_ctrls: Timing Writ : 1 802048  1373000 
1374000: system.mem_ctrls: Timing Read : 0 10808  1374000 
1374000: system.mem_ctrls: Timing Writ : 1 802040  1374000 
1375000: system.mem_ctrls: Timing Read : 0 10808  1375000 
1375500: system.mem_ctrls: Timing Read : 0 10816  1375500 
1376500: system.mem_ctrls: Timing Read : 0 10816  1376500 
1377000: system.mem_ctrls: Timing Read : 0 10824  1377000 
1377500: system.mem_ctrls: Timing Read : 0 796688  1377500 
1378000: system.mem_ctrls: Timing Read : 0 10824  1378000 
1378500: system.mem_ctrls: Timing Read : 0 786816  1378500 
1379000: system.mem_ctrls: Timing Read : 0 10832  1379000 
1379500: system.mem_ctrls: Timing Read : 0 10832  1379500 
1380000: system.mem_ctrls: Timing Read : 0 10840  1380000 
1381500: system.mem_ctrls: Timing Read : 0 10840  1381500 
1382000: system.mem_ctrls: Timing Read : 0 796744  1382000 
1382500: system.mem_ctrls: Timing Read : 0 10848  1382500 
1383000: system.mem_ctrls: Timing Read : 0 10856  1383000 
1383500: system.mem_ctrls: Timing Read : 0 10856  1383500 
1384000: system.mem_ctrls: Timing Read : 0 10856  1384000 
1384500: system.mem_ctrls: Timing Read : 0 10864  1384500 
1385000: system.mem_ctrls: Timing Read : 0 10864  1385000 
1386500: system.mem_ctrls: Timing Read : 0 10888  1386500 
1387000: system.mem_ctrls: Timing Read : 0 64  1387000 
1388000: system.mem_ctrls: Timing Read : 0 10896  1388000 
1389500: system.mem_ctrls: Timing Read : 0 10880  1389500 
1390500: system.mem_ctrls: Timing Read : 0 10880  1390500 
1391000: system.mem_ctrls: Timing Read : 0 10880  1391000 
1391500: system.mem_ctrls: Timing Read : 0 10888  1391500 
1393000: system.mem_ctrls: Timing Read : 0 10888  1393000 
1393500: system.mem_ctrls: Timing Read : 0 120  1393500 
1394500: system.mem_ctrls: Timing Read : 0 10896  1394500 
1396000: system.mem_ctrls: Timing Read : 0 10880  1396000 
1397000: system.mem_ctrls: Timing Read : 0 10880  1397000 
1397500: system.mem_ctrls: Timing Read : 0 10880  1397500 
1398000: system.mem_ctrls: Timing Read : 0 10888  1398000 
1399500: system.mem_ctrls: Timing Read : 0 10888  1399500 
1400000: system.mem_ctrls: Timing Read : 0 176  1400000 
1401000: system.mem_ctrls: Timing Read : 0 10896  1401000 
1402500: system.mem_ctrls: Timing Read : 0 10880  1402500 
1403500: system.mem_ctrls: Timing Read : 0 10880  1403500 
1404000: system.mem_ctrls: Timing Read : 0 10880  1404000 
1404500: system.mem_ctrls: Timing Read : 0 10888  1404500 
1406000: system.mem_ctrls: Timing Read : 0 10888  1406000 
1406500: system.mem_ctrls: Timing Read : 0 232  1406500 
1407500: system.mem_ctrls: Timing Read : 0 10896  1407500 
1409000: system.mem_ctrls: Timing Read : 0 10880  1409000 
1410000: system.mem_ctrls: Timing Read : 0 10880  1410000 
1410500: system.mem_ctrls: Timing Read : 0 10880  1410500 
1411000: system.mem_ctrls: Timing Read : 0 10888  1411000 
1412500: system.mem_ctrls: Timing Read : 0 10888  1412500 
1413000: system.mem_ctrls: Timing Read : 0 288  1413000 
1414000: system.mem_ctrls: Timing Read : 0 10896  1414000 
1415500: system.mem_ctrls: Timing Read : 0 10880  1415500 
1416500: system.mem_ctrls: Timing Read : 0 10880  1416500 
1417000: system.mem_ctrls: Timing Read : 0 10880  1417000 
1417500: system.mem_ctrls: Timing Read : 0 10888  1417500 
1419000: system.mem_ctrls: Timing Read : 0 10888  1419000 
1419500: system.mem_ctrls: Timing Read : 0 344  1419500 
1420500: system.mem_ctrls: Timing Read : 0 10896  1420500 
1422000: system.mem_ctrls: Timing Read : 0 10880  1422000 
1423000: system.mem_ctrls: Timing Read : 0 10880  1423000 
1423500: system.mem_ctrls: Timing Read : 0 10880  1423500 
1424000: system.mem_ctrls: Timing Read : 0 10888  1424000 
1425500: system.mem_ctrls: Timing Read : 0 10888  1425500 
1426000: system.mem_ctrls: Timing Read : 0 400  1426000 
1427000: system.mem_ctrls: Timing Read : 0 10896  1427000 
1428500: system.mem_ctrls: Timing Read : 0 10896  1428500 
1428500: system.mem_ctrls: Timing Read : 0 448  1428500 
1429000: system.mem_ctrls: Timing Read : 0 10896  1429000 
1429500: system.mem_ctrls: Timing Read : 0 10904  1429500 
1429500: system.mem_ctrls: Timing Read : 0 440  1429500 
1430000: system.mem_ctrls: Timing Read : 0 10904  1430000 
1430500: system.mem_ctrls: Timing Read : 0 10904  1430500 
1431000: system.mem_ctrls: Timing Read : 0 10912  1431000 
1431500: system.mem_ctrls: Timing Read : 0 10912  1431500 
1432000: system.mem_ctrls: Timing Read : 0 10920  1432000 
1432000: system.mem_ctrls: Timing Read : 0 432  1432000 
1432500: system.mem_ctrls: Timing Read : 0 10920  1432500 
1432500: system.mem_ctrls: Timing Read : 0 416  1432500 
1433000: system.mem_ctrls: Timing Read : 0 10920  1433000 
1433500: system.mem_ctrls: Timing Read : 0 10928  1433500 
1434000: system.mem_ctrls: Timing Read : 0 782576  1434000 
1434500: system.mem_ctrls: Timing Read : 0 10928  1434500 
1434500: system.mem_ctrls: Timing Read : 0 786976  1434500 
1435500: system.mem_ctrls: Timing Read : 0 10928  1435500 
1436000: system.mem_ctrls: Timing Read : 0 10936  1436000 
1437000: system.mem_ctrls: Timing Read : 0 10936  1437000 
1437000: system.mem_ctrls: Timing Writ : 1 802016  1437000 
1437500: system.mem_ctrls: Timing Read : 0 10944  1437500 
1438500: system.mem_ctrls: Timing Read : 0 10944  1438500 
1439000: system.mem_ctrls: Timing Read : 0 10944  1439000 
1439500: system.mem_ctrls: Timing Read : 0 10952  1439500 
1439500: system.mem_ctrls: Timing Writ : 1 802008  1439500 
1440000: system.mem_ctrls: Timing Read : 0 10952  1440000 
1440500: system.mem_ctrls: Timing Read : 0 10952  1440500 
1441000: system.mem_ctrls: Timing Read : 0 10960  1441000 
1441500: system.mem_ctrls: Timing Read : 0 10960  1441500 
1442000: system.mem_ctrls: Timing Read : 0 10960  1442000 
1442500: system.mem_ctrls: Timing Read : 0 10968  1442500 
1447500: system.mem_ctrls: Timing Read : 0 10968  1447500 
1449000: system.mem_ctrls: Timing Read : 0 10968  1449000 
1449500: system.mem_ctrls: Timing Read : 0 10976  1449500 
1450000: system.mem_ctrls: Timing Read : 0 10976  1450000 
1450500: system.mem_ctrls: Timing Read : 0 10984  1450500 
1451500: system.mem_ctrls: Timing Writ : 1 801992  1451500 
1453000: system.mem_ctrls: Timing Read : 0 298880  1453000 
1453500: system.mem_ctrls: Timing Read : 0 298880  1453500 
1453500: system.mem_ctrls: Timing Writ : 1 801984  1453500 
1454500: system.mem_ctrls: Timing Read : 0 298880  1454500 
1454500: system.mem_ctrls: Timing Writ : 1 801976  1454500 
1455500: system.mem_ctrls: Timing Read : 0 298880  1455500 
1456000: system.mem_ctrls: Timing Read : 0 298888  1456000 
1456500: system.mem_ctrls: Timing Read : 0 298888  1456500 
1457500: system.mem_ctrls: Timing Read : 0 298888  1457500 
1458000: system.mem_ctrls: Timing Read : 0 298896  1458000 
1458500: system.mem_ctrls: Timing Read : 0 794424  1458500 
1459000: system.mem_ctrls: Timing Read : 0 298896  1459000 
1459500: system.mem_ctrls: Timing Read : 0 298904  1459500 
1461000: system.mem_ctrls: Timing Read : 0 298976  1461000 
1461500: system.mem_ctrls: Timing Read : 0 298976  1461500 
1462500: system.mem_ctrls: Timing Writ : 1 801960  1462500 
1464000: system.mem_ctrls: Timing Read : 0 464480  1464000 
1464500: system.mem_ctrls: Timing Read : 0 464480  1464500 
1465000: system.mem_ctrls: Timing Read : 0 464488  1465000 
1465500: system.mem_ctrls: Timing Read : 0 464488  1465500 
1466000: system.mem_ctrls: Timing Read : 0 464488  1466000 
1466500: system.mem_ctrls: Timing Read : 0 464496  1466500 
1467500: system.mem_ctrls: Timing Read : 0 464496  1467500 
1469000: system.mem_ctrls: Timing Read : 0 464496  1469000 
1469500: system.mem_ctrls: Timing Read : 0 464504  1469500 
1470000: system.mem_ctrls: Timing Writ : 1 794424  1470000 
1470500: system.mem_ctrls: Timing Read : 0 464504  1470500 
1471000: system.mem_ctrls: Timing Read : 0 464504  1471000 
1472500: system.mem_ctrls: Timing Read : 0 464504  1472500 
1473000: system.mem_ctrls: Timing Read : 0 464512  1473000 
1473500: system.mem_ctrls: Timing Read : 0 464512  1473500 
1473500: system.mem_ctrls: Timing Read : 0 801960  1473500 
1475000: system.mem_ctrls: Timing Read : 0 298976  1475000 
1475500: system.mem_ctrls: Timing Read : 0 298984  1475500 
1476000: system.mem_ctrls: Timing Read : 0 794424  1476000 
1476500: system.mem_ctrls: Timing Read : 0 298984  1476500 
1477000: system.mem_ctrls: Timing Read : 0 298992  1477000 
1478500: system.mem_ctrls: Timing Read : 0 298912  1478500 
1479000: system.mem_ctrls: Timing Read : 0 298912  1479000 
1479500: system.mem_ctrls: Timing Read : 0 298920  1479500 
1481000: system.mem_ctrls: Timing Read : 0 298920  1481000 
1482500: system.mem_ctrls: Timing Read : 0 298920  1482500 
1483000: system.mem_ctrls: Timing Read : 0 298920  1483000 
1483500: system.mem_ctrls: Timing Read : 0 298928  1483500 
1484000: system.mem_ctrls: Timing Read : 0 298928  1484000 
1485000: system.mem_ctrls: Timing Read : 0 298928  1485000 
1485500: system.mem_ctrls: Timing Read : 0 298928  1485500 
1487000: system.mem_ctrls: Timing Read : 0 299016  1487000 
1487500: system.mem_ctrls: Timing Read : 0 299016  1487500 
1488000: system.mem_ctrls: Timing Read : 0 299024  1488000 
1489000: system.mem_ctrls: Timing Writ : 1 801960  1489000 
1490500: system.mem_ctrls: Timing Read : 0 464480  1490500 
1491000: system.mem_ctrls: Timing Read : 0 464480  1491000 
1491500: system.mem_ctrls: Timing Read : 0 464488  1491500 
1492000: system.mem_ctrls: Timing Read : 0 464488  1492000 
1492500: system.mem_ctrls: Timing Read : 0 464488  1492500 
1493000: system.mem_ctrls: Timing Read : 0 464496  1493000 
1494000: system.mem_ctrls: Timing Read : 0 464496  1494000 
1495500: system.mem_ctrls: Timing Read : 0 464496  1495500 
1496000: system.mem_ctrls: Timing Read : 0 464504  1496000 
1496500: system.mem_ctrls: Timing Writ : 1 794424  1496500 
1497000: system.mem_ctrls: Timing Read : 0 464504  1497000 
1497500: system.mem_ctrls: Timing Read : 0 464504  1497500 
1499000: system.mem_ctrls: Timing Read : 0 464504  1499000 
1499500: system.mem_ctrls: Timing Read : 0 464512  1499500 
1500000: system.mem_ctrls: Timing Read : 0 464512  1500000 
1500000: system.mem_ctrls: Timing Read : 0 801960  1500000 
1501500: system.mem_ctrls: Timing Read : 0 299024  1501500 
1502000: system.mem_ctrls: Timing Read : 0 299024  1502000 
1503500: system.mem_ctrls: Timing Read : 0 299024  1503500 
1504000: system.mem_ctrls: Timing Read : 0 299032  1504000 
1505000: system.mem_ctrls: Timing Read : 0 299032  1505000 
1505500: system.mem_ctrls: Timing Read : 0 299032  1505500 
1505500: system.mem_ctrls: Timing Read : 0 801976  1505500 
1507000: system.mem_ctrls: Timing Read : 0 299032  1507000 
1507000: system.mem_ctrls: Timing Read : 0 801984  1507000 
1508500: system.mem_ctrls: Timing Read : 0 299032  1508500 
1508500: system.mem_ctrls: Timing Read : 0 801992  1508500 
1510000: system.mem_ctrls: Timing Read : 0 10984  1510000 
1510500: system.mem_ctrls: Timing Read : 0 10992  1510500 
1511000: system.mem_ctrls: Timing Read : 0 11000  1511000 
1512000: system.mem_ctrls: Timing Writ : 1 795424  1512000 
1512500: system.mem_ctrls: Timing Read : 0 11000  1512500 
1513000: system.mem_ctrls: Timing Read : 0 11000  1513000 
1513500: system.mem_ctrls: Timing Read : 0 11008  1513500 
1514000: system.mem_ctrls: Timing Read : 0 11008  1514000 
1514500: system.mem_ctrls: Timing Read : 0 11008  1514500 
1515000: system.mem_ctrls: Timing Read : 0 11016  1515000 
1515500: system.mem_ctrls: Timing Read : 0 11016  1515500 
1516000: system.mem_ctrls: Timing Read : 0 11016  1516000 
1517000: system.mem_ctrls: Timing Read : 0 11024  1517000 
1518500: system.mem_ctrls: Timing Read : 0 11024  1518500 
1519000: system.mem_ctrls: Timing Read : 0 11032  1519000 
1519000: system.mem_ctrls: Timing Read : 0 802016  1519000 
1519500: system.mem_ctrls: Timing Read : 0 11032  1519500 
1520000: system.mem_ctrls: Timing Read : 0 11032  1520000 
1520500: system.mem_ctrls: Timing Read : 0 11040  1520500 
1521000: system.mem_ctrls: Timing Read : 0 11040  1521000 
1526000: system.mem_ctrls: Timing Read : 0 11048  1526000 
1527500: system.mem_ctrls: Timing Read : 0 11048  1527500 
1528000: system.mem_ctrls: Timing Read : 0 11048  1528000 
1528500: system.mem_ctrls: Timing Read : 0 11056  1528500 
1529000: system.mem_ctrls: Timing Read : 0 11056  1529000 
1529000: system.mem_ctrls: Timing Read : 0 802008  1529000 
1529500: system.mem_ctrls: Timing Read : 0 11056  1529500 
1530000: system.mem_ctrls: Timing Read : 0 11064  1530000 
1530500: system.mem_ctrls: Timing Read : 0 11064  1530500 
1531000: system.mem_ctrls: Timing Read : 0 11064  1531000 
1531500: system.mem_ctrls: Timing Read : 0 11072  1531500 
1531500: system.mem_ctrls: Timing Writ : 1 802024  1531500 
1532000: system.mem_ctrls: Timing Read : 0 11072  1532000 
1532500: system.mem_ctrls: Timing Read : 0 11080  1532500 
1532500: system.mem_ctrls: Timing Writ : 1 788080  1532500 
1533000: system.mem_ctrls: Timing Read : 0 11080  1533000 
1533500: system.mem_ctrls: Timing Writ : 1 795456  1533500 
1534000: system.mem_ctrls: Timing Read : 0 11088  1534000 
1534500: system.mem_ctrls: Timing Read : 0 11096  1534500 
1535500: system.mem_ctrls: Timing Writ : 1 795464  1535500 
1536000: system.mem_ctrls: Timing Read : 0 11096  1536000 
1537000: system.mem_ctrls: Timing Writ : 1 801992  1537000 
1538500: system.mem_ctrls: Timing Read : 0 4192  1538500 
1539000: system.mem_ctrls: Timing Read : 0 4192  1539000 
1539500: system.mem_ctrls: Timing Read : 0 4200  1539500 
1540000: system.mem_ctrls: Timing Read : 0 782392  1540000 
1541000: system.mem_ctrls: Timing Read : 0 178544  1541000 
1541500: system.mem_ctrls: Timing Read : 0 178544  1541500 
1542000: system.mem_ctrls: Timing Read : 0 178544  1542000 
1542500: system.mem_ctrls: Timing Read : 0 178552  1542500 
1543500: system.mem_ctrls: Timing Read : 0 178552  1543500 
1544000: system.mem_ctrls: Timing Read : 0 178560  1544000 
1545000: system.mem_ctrls: Timing Read : 0 178560  1545000 
1546500: system.mem_ctrls: Timing Read : 0 178560  1546500 
1546500: system.mem_ctrls: Timing Read : 0 618704  1546500 
1547500: system.mem_ctrls: Timing Read : 0 178568  1547500 
1548000: system.mem_ctrls: Timing Read : 0 178568  1548000 
1548500: system.mem_ctrls: Timing Read : 0 178568  1548500 
1549000: system.mem_ctrls: Timing Read : 0 178576  1549000 
1549500: system.mem_ctrls: Timing Read : 0 178576  1549500 
1550000: system.mem_ctrls: Timing Read : 0 185232  1550000 
1550000: system.mem_ctrls: Timing Read : 0 770240  1550000 
1550500: system.mem_ctrls: Timing Read : 0 185232  1550500 
1550500: system.mem_ctrls: Timing Read : 0 770248  1550500 
1551000: system.mem_ctrls: Timing Read : 0 185240  1551000 
1551000: system.mem_ctrls: Timing Read : 0 770256  1551000 
1551500: system.mem_ctrls: Timing Read : 0 185240  1551500 
1551500: system.mem_ctrls: Timing Read : 0 770264  1551500 
1552000: system.mem_ctrls: Timing Read : 0 185248  1552000 
1552500: system.mem_ctrls: Timing Read : 0 185248  1552500 
1552500: system.mem_ctrls: Timing Writ : 1 808992  1552500 
1553000: system.mem_ctrls: Timing Read : 0 185248  1553000 
1553000: system.mem_ctrls: Timing Writ : 1 809000  1553000 
1553500: system.mem_ctrls: Timing Read : 0 185256  1553500 
1553500: system.mem_ctrls: Timing Writ : 1 809008  1553500 
1554000: system.mem_ctrls: Timing Read : 0 185256  1554000 
1554000: system.mem_ctrls: Timing Writ : 1 809016  1554000 
1554500: system.mem_ctrls: Timing Read : 0 185264  1554500 
1554500: system.mem_ctrls: Timing Read : 0 801992  1554500 
1556000: system.mem_ctrls: Timing Read : 0 11104  1556000 
1556000: system.mem_ctrls: Timing Read : 0 802024  1556000 
1556500: system.mem_ctrls: Timing Read : 0 11104  1556500 
1557000: system.mem_ctrls: Timing Read : 0 11112  1557000 
1557500: system.mem_ctrls: Timing Read : 0 11112  1557500 
1558000: system.mem_ctrls: Timing Read : 0 11120  1558000 
1559000: system.mem_ctrls: Timing Read : 0 11120  1559000 
1559500: system.mem_ctrls: Timing Read : 0 11120  1559500 
1560000: system.mem_ctrls: Timing Read : 0 11128  1560000 
1560000: system.mem_ctrls: Timing Writ : 1 809096  1560000 
1560500: system.mem_ctrls: Timing Read : 0 11128  1560500 
1561000: system.mem_ctrls: Timing Read : 0 11128  1561000 
1561500: system.mem_ctrls: Timing Read : 0 11136  1561500 
1561500: system.mem_ctrls: Timing Writ : 1 809088  1561500 
1562000: system.mem_ctrls: Timing Read : 0 11136  1562000 
1562000: system.mem_ctrls: Timing Writ : 1 809104  1562000 
1562500: system.mem_ctrls: Timing Read : 0 11136  1562500 
1563000: system.mem_ctrls: Timing Read : 0 11136  1563000 
1563500: system.mem_ctrls: Timing Read : 0 11144  1563500 
1564000: system.mem_ctrls: Timing Read : 0 11144  1564000 
1565500: system.mem_ctrls: Timing Read : 0 11168  1565500 
1566500: system.mem_ctrls: Timing Read : 0 11168  1566500 
1567000: system.mem_ctrls: Timing Read : 0 11176  1567000 
1567000: system.mem_ctrls: Timing Read : 0 802008  1567000 
1568000: system.mem_ctrls: Timing Read : 0 11176  1568000 
1568500: system.mem_ctrls: Timing Read : 0 11184  1568500 
1568500: system.mem_ctrls: Timing Writ : 1 788064  1568500 
1569000: system.mem_ctrls: Timing Read : 0 11184  1569000 
1569500: system.mem_ctrls: Timing Read : 0 11192  1569500 
1570000: system.mem_ctrls: Timing Writ : 1 796448  1570000 
1570500: system.mem_ctrls: Timing Read : 0 11192  1570500 
1571000: system.mem_ctrls: Timing Read : 0 11200  1571000 
1571500: system.mem_ctrls: Timing Read : 0 782576  1571500 
1572000: system.mem_ctrls: Timing Read : 0 11200  1572000 
1572000: system.mem_ctrls: Timing Read : 0 802016  1572000 
1572500: system.mem_ctrls: Timing Read : 0 11200  1572500 
1573000: system.mem_ctrls: Timing Read : 0 11208  1573000 
1573000: system.mem_ctrls: Timing Writ : 1 788040  1573000 
1573500: system.mem_ctrls: Timing Read : 0 11208  1573500 
1574000: system.mem_ctrls: Timing Read : 0 11216  1574000 
1574500: system.mem_ctrls: Timing Read : 0 11216  1574500 
1575000: system.mem_ctrls: Timing Read : 0 11224  1575000 
1575000: system.mem_ctrls: Timing Writ : 1 788048  1575000 
1575500: system.mem_ctrls: Timing Writ : 1 788056  1575500 
1576000: system.mem_ctrls: Timing Read : 0 11224  1576000 
1577000: system.mem_ctrls: Timing Read : 0 11224  1577000 
1577500: system.mem_ctrls: Timing Read : 0 11232  1577500 
1578000: system.mem_ctrls: Timing Writ : 1 791224  1578000 
1578500: system.mem_ctrls: Timing Read : 0 11232  1578500 
1579000: system.mem_ctrls: Timing Read : 0 11240  1579000 
1580000: system.mem_ctrls: Timing Read : 0 11240  1580000 
1580500: system.mem_ctrls: Timing Read : 0 11248  1580500 
1581000: system.mem_ctrls: Timing Writ : 1 795392  1581000 
1581500: system.mem_ctrls: Timing Read : 0 11248  1581500 
1582000: system.mem_ctrls: Timing Read : 0 11256  1582000 
1582500: system.mem_ctrls: Timing Writ : 1 788088  1582500 
1583000: system.mem_ctrls: Timing Read : 0 11256  1583000 
1583500: system.mem_ctrls: Timing Read : 0 11264  1583500 
1584000: system.mem_ctrls: Timing Writ : 1 795400  1584000 
1584500: system.mem_ctrls: Timing Read : 0 11264  1584500 
1585000: system.mem_ctrls: Timing Read : 0 11272  1585000 
1586000: system.mem_ctrls: Timing Writ : 1 791184  1586000 
1586500: system.mem_ctrls: Timing Read : 0 11280  1586500 
1587000: system.mem_ctrls: Timing Read : 0 11288  1587000 
1588000: system.mem_ctrls: Timing Writ : 1 795408  1588000 
1588500: system.mem_ctrls: Timing Read : 0 11288  1588500 
1589000: system.mem_ctrls: Timing Read : 0 11296  1589000 
1589500: system.mem_ctrls: Timing Writ : 1 782576  1589500 
1590000: system.mem_ctrls: Timing Read : 0 11296  1590000 
1590500: system.mem_ctrls: Timing Read : 0 11304  1590500 
1591500: system.mem_ctrls: Timing Writ : 1 796472  1591500 
1592000: system.mem_ctrls: Timing Read : 0 11304  1592000 
1592500: system.mem_ctrls: Timing Read : 0 11312  1592500 
1593500: system.mem_ctrls: Timing Read : 0 11312  1593500 
1593500: system.mem_ctrls: Timing Read : 0 802040  1593500 
1595000: system.mem_ctrls: Timing Read : 0 11312  1595000 
1595000: system.mem_ctrls: Timing Read : 0 802048  1595000 
1596500: system.mem_ctrls: Timing Read : 0 11312  1596500 
1596500: system.mem_ctrls: Timing Read : 0 802056  1596500 
1598000: system.mem_ctrls: Timing Read : 0 11312  1598000 
1598000: system.mem_ctrls: Timing Read : 0 802064  1598000 
1599500: system.mem_ctrls: Timing Read : 0 11312  1599500 
1600000: system.mem_ctrls: Timing Read : 0 11320  1600000 
1600000: system.mem_ctrls: Timing Read : 0 802072  1600000 
1601500: system.mem_ctrls: Timing Read : 0 11320  1601500 
1601500: system.mem_ctrls: Timing Read : 0 802080  1601500 
1603000: system.mem_ctrls: Timing Read : 0 11320  1603000 
1603000: system.mem_ctrls: Timing Read : 0 802088  1603000 
1604500: system.mem_ctrls: Timing Read : 0 9184  1604500 
1605000: system.mem_ctrls: Timing Read : 0 796656  1605000 
1605500: system.mem_ctrls: Timing Read : 0 9184  1605500 
1606000: system.mem_ctrls: Timing Read : 0 9192  1606000 
1606000: system.mem_ctrls: Timing Writ : 1 809160  1606000 
1606500: system.mem_ctrls: Timing Read : 0 9192  1606500 
1607000: system.mem_ctrls: Timing Read : 0 9200  1607000 
1607500: system.mem_ctrls: Timing Read : 0 780896  1607500 
1608000: system.mem_ctrls: Timing Read : 0 9200  1608000 
1608000: system.mem_ctrls: Timing Read : 0 802729  1608000 
1608500: system.mem_ctrls: Timing Read : 0 9208  1608500 
1609000: system.mem_ctrls: Timing Read : 0 9208  1609000 
1609500: system.mem_ctrls: Timing Read : 0 9216  1609500 
1609500: system.mem_ctrls: Timing Writ : 1 809128  1609500 
1610000: system.mem_ctrls: Timing Read : 0 9216  1610000 
1610500: system.mem_ctrls: Timing Read : 0 9224  1610500 
1611500: system.mem_ctrls: Timing Read : 0 788168  1611500 
1612500: system.mem_ctrls: Timing Read : 0 9224  1612500 
1614000: system.mem_ctrls: Timing Read : 0 9816  1614000 
1614500: system.mem_ctrls: Timing Read : 0 9824  1614500 
1615500: system.mem_ctrls: Timing Writ : 1 802088  1615500 
1617000: system.mem_ctrls: Timing Read : 0 319584  1617000 
1617500: system.mem_ctrls: Timing Read : 0 319584  1617500 
1617500: system.mem_ctrls: Timing Writ : 1 802080  1617500 
1618500: system.mem_ctrls: Timing Read : 0 319584  1618500 
1618500: system.mem_ctrls: Timing Writ : 1 802072  1618500 
1619500: system.mem_ctrls: Timing Read : 0 319584  1619500 
1619500: system.mem_ctrls: Timing Writ : 1 802064  1619500 
1620500: system.mem_ctrls: Timing Read : 0 319592  1620500 
1621500: system.mem_ctrls: Timing Read : 0 319592  1621500 
1622000: system.mem_ctrls: Timing Read : 0 319600  1622000 
1622500: system.mem_ctrls: Timing Read : 0 319600  1622500 
1623000: system.mem_ctrls: Timing Read : 0 319608  1623000 
1624000: system.mem_ctrls: Timing Writ : 1 801592  1624000 
1625500: system.mem_ctrls: Timing Read : 0 463888  1625500 
1626000: system.mem_ctrls: Timing Read : 0 463888  1626000 
1626500: system.mem_ctrls: Timing Read : 0 463896  1626500 
1627000: system.mem_ctrls: Timing Read : 0 463896  1627000 
1627500: system.mem_ctrls: Timing Read : 0 463896  1627500 
1628000: system.mem_ctrls: Timing Read : 0 463904  1628000 
1629000: system.mem_ctrls: Timing Read : 0 463904  1629000 
1630500: system.mem_ctrls: Timing Read : 0 463904  1630500 
1630500: system.mem_ctrls: Timing Read : 0 801592  1630500 
1632000: system.mem_ctrls: Timing Read : 0 319608  1632000 
1632500: system.mem_ctrls: Timing Read : 0 319616  1632500 
1633000: system.mem_ctrls: Timing Read : 0 319616  1633000 
1633500: system.mem_ctrls: Timing Read : 0 319616  1633500 
1634000: system.mem_ctrls: Timing Read : 0 319624  1634000 
1635500: system.mem_ctrls: Timing Read : 0 319624  1635500 
1636000: system.mem_ctrls: Timing Read : 0 319624  1636000 
1636500: system.mem_ctrls: Timing Read : 0 319624  1636500 
1637000: system.mem_ctrls: Timing Read : 0 319632  1637000 
1637000: system.mem_ctrls: Timing Read : 0 801794  1637000 
1638000: system.mem_ctrls: Timing Read : 0 319632  1638000 
1638500: system.mem_ctrls: Timing Read : 0 319632  1638500 
1639500: system.mem_ctrls: Timing Read : 0 319632  1639500 
1640000: system.mem_ctrls: Timing Read : 0 319640  1640000 
1641500: system.mem_ctrls: Timing Read : 0 319640  1641500 
1641500: system.mem_ctrls: Timing Read : 0 801795  1641500 
1642500: system.mem_ctrls: Timing Read : 0 319640  1642500 
1643000: system.mem_ctrls: Timing Read : 0 319648  1643000 
1643500: system.mem_ctrls: Timing Read : 0 319648  1643500 
1644500: system.mem_ctrls: Timing Read : 0 319648  1644500 
1645000: system.mem_ctrls: Timing Read : 0 319648  1645000 
1645500: system.mem_ctrls: Timing Read : 0 319656  1645500 
1646500: system.mem_ctrls: Timing Read : 0 319656  1646500 
1648000: system.mem_ctrls: Timing Read : 0 319680  1648000 
1648500: system.mem_ctrls: Timing Read : 0 319688  1648500 
1649000: system.mem_ctrls: Timing Read : 0 319688  1649000 
1650000: system.mem_ctrls: Timing Read : 0 319688  1650000 
1650500: system.mem_ctrls: Timing Read : 0 319696  1650500 
1651000: system.mem_ctrls: Timing Read : 0 319696  1651000 
1651500: system.mem_ctrls: Timing Read : 0 319696  1651500 
1652500: system.mem_ctrls: Timing Read : 0 319696  1652500 
1653000: system.mem_ctrls: Timing Read : 0 319704  1653000 
1654500: system.mem_ctrls: Timing Read : 0 319704  1654500 
1655500: system.mem_ctrls: Timing Read : 0 319704  1655500 
1657000: system.mem_ctrls: Timing Read : 0 319624  1657000 
1657500: system.mem_ctrls: Timing Read : 0 319632  1657500 
1657500: system.mem_ctrls: Timing Read : 0 801796  1657500 
1658500: system.mem_ctrls: Timing Read : 0 319632  1658500 
1659000: system.mem_ctrls: Timing Read : 0 319632  1659000 
1660000: system.mem_ctrls: Timing Read : 0 319632  1660000 
1660500: system.mem_ctrls: Timing Read : 0 319640  1660500 
1662000: system.mem_ctrls: Timing Read : 0 319640  1662000 
1662000: system.mem_ctrls: Timing Read : 0 801797  1662000 
1663000: system.mem_ctrls: Timing Read : 0 319640  1663000 
1663500: system.mem_ctrls: Timing Read : 0 319648  1663500 
1664000: system.mem_ctrls: Timing Read : 0 319648  1664000 
1665000: system.mem_ctrls: Timing Read : 0 319648  1665000 
1665500: system.mem_ctrls: Timing Read : 0 319648  1665500 
1666000: system.mem_ctrls: Timing Read : 0 319656  1666000 
1667000: system.mem_ctrls: Timing Read : 0 319656  1667000 
1668500: system.mem_ctrls: Timing Read : 0 319680  1668500 
1669000: system.mem_ctrls: Timing Read : 0 319688  1669000 
1669500: system.mem_ctrls: Timing Read : 0 319688  1669500 
1670500: system.mem_ctrls: Timing Read : 0 319688  1670500 
1671000: system.mem_ctrls: Timing Read : 0 319696  1671000 
1671500: system.mem_ctrls: Timing Read : 0 319696  1671500 
1672000: system.mem_ctrls: Timing Read : 0 319696  1672000 
1673000: system.mem_ctrls: Timing Read : 0 319696  1673000 
1673500: system.mem_ctrls: Timing Read : 0 319704  1673500 
1675000: system.mem_ctrls: Timing Read : 0 319704  1675000 
1676000: system.mem_ctrls: Timing Read : 0 319704  1676000 
1677500: system.mem_ctrls: Timing Read : 0 319624  1677500 
1678000: system.mem_ctrls: Timing Read : 0 319632  1678000 
1678000: system.mem_ctrls: Timing Read : 0 801798  1678000 
1679000: system.mem_ctrls: Timing Read : 0 319632  1679000 
1679500: system.mem_ctrls: Timing Read : 0 319632  1679500 
1680500: system.mem_ctrls: Timing Read : 0 319632  1680500 
1681000: system.mem_ctrls: Timing Read : 0 319640  1681000 
1682500: system.mem_ctrls: Timing Read : 0 319640  1682500 
1682500: system.mem_ctrls: Timing Read : 0 801799  1682500 
1683500: system.mem_ctrls: Timing Read : 0 319640  1683500 
1684000: system.mem_ctrls: Timing Read : 0 319648  1684000 
1684500: system.mem_ctrls: Timing Read : 0 319648  1684500 
1685500: system.mem_ctrls: Timing Read : 0 319648  1685500 
1686000: system.mem_ctrls: Timing Read : 0 319648  1686000 
1686500: system.mem_ctrls: Timing Read : 0 319656  1686500 
1687500: system.mem_ctrls: Timing Read : 0 319656  1687500 
1689000: system.mem_ctrls: Timing Read : 0 319680  1689000 
1689500: system.mem_ctrls: Timing Read : 0 319688  1689500 
1690000: system.mem_ctrls: Timing Read : 0 319688  1690000 
1691000: system.mem_ctrls: Timing Read : 0 319688  1691000 
1691500: system.mem_ctrls: Timing Read : 0 319696  1691500 
1692000: system.mem_ctrls: Timing Read : 0 319696  1692000 
1692500: system.mem_ctrls: Timing Read : 0 319696  1692500 
1693500: system.mem_ctrls: Timing Read : 0 319696  1693500 
1694000: system.mem_ctrls: Timing Read : 0 319704  1694000 
1695500: system.mem_ctrls: Timing Read : 0 319720  1695500 
1696500: system.mem_ctrls: Timing Read : 0 319720  1696500 
1697000: system.mem_ctrls: Timing Read : 0 319728  1697000 
1698500: system.mem_ctrls: Timing Read : 0 319704  1698500 
1699000: system.mem_ctrls: Timing Read : 0 319712  1699000 
1700000: system.mem_ctrls: Timing Read : 0 319712  1700000 
1700000: system.mem_ctrls: Timing Read : 0 802064  1700000 
1701500: system.mem_ctrls: Timing Read : 0 319712  1701500 
1701500: system.mem_ctrls: Timing Read : 0 802072  1701500 
1703000: system.mem_ctrls: Timing Read : 0 319720  1703000 
1703000: system.mem_ctrls: Timing Read : 0 802080  1703000 
1704500: system.mem_ctrls: Timing Read : 0 319720  1704500 
1704500: system.mem_ctrls: Timing Read : 0 802088  1704500 
1706000: system.mem_ctrls: Timing Read : 0 9824  1706000 
1706500: system.mem_ctrls: Timing Read : 0 9824  1706500 
1707000: system.mem_ctrls: Timing Read : 0 9832  1707000 
1708500: system.mem_ctrls: Timing Read : 0 9832  1708500 
1709000: system.mem_ctrls: Timing Read : 0 9840  1709000 
1709500: system.mem_ctrls: Timing Read : 0 796776  1709500 
1710000: system.mem_ctrls: Timing Read : 0 9840  1710000 
1710500: system.mem_ctrls: Timing Read : 0 9840  1710500 
1711000: system.mem_ctrls: Timing Read : 0 9848  1711000 
1712500: system.mem_ctrls: Timing Read : 0 9848  1712500 
1713000: system.mem_ctrls: Timing Writ : 1 796776  1713000 
1713500: system.mem_ctrls: Timing Read : 0 9848  1713500 
1714000: system.mem_ctrls: Timing Read : 0 9856  1714000 
1715000: system.mem_ctrls: Timing Read : 0 9856  1715000 
1715500: system.mem_ctrls: Timing Read : 0 9864  1715500 
1717000: system.mem_ctrls: Timing Read : 0 9232  1717000 
1718000: system.mem_ctrls: Timing Read : 0 782208  1718000 
1719000: system.mem_ctrls: Timing Read : 0 9240  1719000 
1720500: system.mem_ctrls: Timing Read : 0 9240  1720500 
1721000: system.mem_ctrls: Timing Read : 0 9248  1721000 
1721500: system.mem_ctrls: Timing Read : 0 780896  1721500 
1722000: system.mem_ctrls: Timing Read : 0 9248  1722000 
1722500: system.mem_ctrls: Timing Read : 0 9256  1722500 
1722500: system.mem_ctrls: Timing Read : 0 802737  1722500 
1723000: system.mem_ctrls: Timing Read : 0 9256  1723000 
1723500: system.mem_ctrls: Timing Read : 0 9264  1723500 
1723500: system.mem_ctrls: Timing Writ : 1 809136  1723500 
1724000: system.mem_ctrls: Timing Read : 0 9264  1724000 
1724500: system.mem_ctrls: Timing Read : 0 9264  1724500 
1726000: system.mem_ctrls: Timing Read : 0 9280  1726000 
1726500: system.mem_ctrls: Timing Read : 0 9288  1726500 
1727000: system.mem_ctrls: Timing Read : 0 793832  1727000 
1727500: system.mem_ctrls: Timing Read : 0 9288  1727500 
1727500: system.mem_ctrls: Timing Read : 0 802112  1727500 
1728000: system.mem_ctrls: Timing Read : 0 9296  1728000 
1728000: system.mem_ctrls: Timing Read : 0 802108  1728000 
1728500: system.mem_ctrls: Timing Read : 0 9296  1728500 
1729000: system.mem_ctrls: Timing Read : 0 9304  1729000 
1730000: system.mem_ctrls: Timing Writ : 1 802088  1730000 
1731500: system.mem_ctrls: Timing Read : 0 319856  1731500 
1732000: system.mem_ctrls: Timing Read : 0 319856  1732000 
1732500: system.mem_ctrls: Timing Read : 0 319864  1732500 
1733000: system.mem_ctrls: Timing Read : 0 319864  1733000 
1733000: system.mem_ctrls: Timing Writ : 1 802080  1733000 
1734000: system.mem_ctrls: Timing Read : 0 319864  1734000 
1734500: system.mem_ctrls: Timing Read : 0 319872  1734500 
1734500: system.mem_ctrls: Timing Writ : 1 802072  1734500 
1735500: system.mem_ctrls: Timing Read : 0 319872  1735500 
1736000: system.mem_ctrls: Timing Read : 0 319872  1736000 
1736000: system.mem_ctrls: Timing Writ : 1 802064  1736000 
1737000: system.mem_ctrls: Timing Read : 0 319872  1737000 
1737500: system.mem_ctrls: Timing Read : 0 319880  1737500 
1738000: system.mem_ctrls: Timing Read : 0 319880  1738000 
1739500: system.mem_ctrls: Timing Read : 0 319952  1739500 
1740000: system.mem_ctrls: Timing Read : 0 789096  1740000 
1741000: system.mem_ctrls: Timing Read : 0 319952  1741000 
1741500: system.mem_ctrls: Timing Read : 0 319960  1741500 
1742000: system.mem_ctrls: Timing Read : 0 786700  1742000 
1743000: system.mem_ctrls: Timing Read : 0 319960  1743000 
1743500: system.mem_ctrls: Timing Read : 0 319968  1743500 
1744500: system.mem_ctrls: Timing Writ : 1 788168  1744500 
1745000: system.mem_ctrls: Timing Read : 0 319976  1745000 
1746500: system.mem_ctrls: Timing Read : 0 319896  1746500 
1747000: system.mem_ctrls: Timing Read : 0 319904  1747000 
1747500: system.mem_ctrls: Timing Writ : 1 796824  1747500 
1748000: system.mem_ctrls: Timing Read : 0 319904  1748000 
1748500: system.mem_ctrls: Timing Read : 0 319912  1748500 
1749000: system.mem_ctrls: Timing Writ : 1 796832  1749000 
1749500: system.mem_ctrls: Timing Read : 0 319912  1749500 
1750000: system.mem_ctrls: Timing Read : 0 319920  1750000 
1750500: system.mem_ctrls: Timing Writ : 1 793832  1750500 
1751000: system.mem_ctrls: Timing Read : 0 319920  1751000 
1752000: system.mem_ctrls: Timing Writ : 1 802056  1752000 
1753500: system.mem_ctrls: Timing Read : 0 312672  1753500 
1754000: system.mem_ctrls: Timing Read : 0 312672  1754000 
1754000: system.mem_ctrls: Timing Writ : 1 802048  1754000 
1755000: system.mem_ctrls: Timing Read : 0 312672  1755000 
1755000: system.mem_ctrls: Timing Writ : 1 802040  1755000 
1756000: system.mem_ctrls: Timing Read : 0 312680  1756000 
1756000: system.mem_ctrls: Timing Writ : 1 802032  1756000 
1757000: system.mem_ctrls: Timing Read : 0 312680  1757000 
1757000: system.mem_ctrls: Timing Writ : 1 802024  1757000 
1758000: system.mem_ctrls: Timing Read : 0 312680  1758000 
1758000: system.mem_ctrls: Timing Writ : 1 802016  1758000 
1759000: system.mem_ctrls: Timing Read : 0 312680  1759000 
1760000: system.mem_ctrls: Timing Read : 0 312688  1760000 
1761000: system.mem_ctrls: Timing Writ : 1 801928  1761000 
1762500: system.mem_ctrls: Timing Read : 0 507168  1762500 
1763000: system.mem_ctrls: Timing Read : 0 507168  1763000 
1763000: system.mem_ctrls: Timing Writ : 1 801920  1763000 
1764000: system.mem_ctrls: Timing Read : 0 507168  1764000 
1764000: system.mem_ctrls: Timing Writ : 1 801912  1764000 
1765000: system.mem_ctrls: Timing Read : 0 507176  1765000 
1765000: system.mem_ctrls: Timing Writ : 1 801904  1765000 
1766000: system.mem_ctrls: Timing Read : 0 507176  1766000 
1766000: system.mem_ctrls: Timing Writ : 1 801896  1766000 
1767000: system.mem_ctrls: Timing Read : 0 507176  1767000 
1767500: system.mem_ctrls: Timing Read : 0 507184  1767500 
1768500: system.mem_ctrls: Timing Read : 0 507184  1768500 
1769500: system.mem_ctrls: Timing Read : 0 507184  1769500 
1769500: system.mem_ctrls: Timing Read : 0 814184  1769500 
1770500: system.mem_ctrls: Timing Writ : 1 814184  1770500 
1771000: system.mem_ctrls: Timing Read : 0 507184  1771000 
1771500: system.mem_ctrls: Timing Read : 0 507192  1771500 
1772500: system.mem_ctrls: Timing Read : 0 507192  1772500 
1773000: system.mem_ctrls: Timing Read : 0 507192  1773000 
1773500: system.mem_ctrls: Timing Read : 0 507200  1773500 
1774500: system.mem_ctrls: Timing Read : 0 507200  1774500 
1775000: system.mem_ctrls: Timing Read : 0 507208  1775000 
1775500: system.mem_ctrls: Timing Read : 0 507208  1775500 
1776000: system.mem_ctrls: Timing Read : 0 507208  1776000 
1776500: system.mem_ctrls: Timing Read : 0 507216  1776500 
1777000: system.mem_ctrls: Timing Read : 0 507216  1777000 
1777500: system.mem_ctrls: Timing Read : 0 507216  1777500 
1778500: system.mem_ctrls: Timing Read : 0 507224  1778500 
1780000: system.mem_ctrls: Timing Read : 0 507320  1780000 
1780500: system.mem_ctrls: Timing Read : 0 796704  1780500 
1781000: system.mem_ctrls: Timing Read : 0 507320  1781000 
1781500: system.mem_ctrls: Timing Read : 0 507328  1781500 
1782000: system.mem_ctrls: Timing Read : 0 507328  1782000 
1783500: system.mem_ctrls: Timing Read : 0 507416  1783500 
1784000: system.mem_ctrls: Timing Read : 0 507416  1784000 
1784500: system.mem_ctrls: Timing Read : 0 507424  1784500 
1785500: system.mem_ctrls: Timing Read : 0 507424  1785500 
1786000: system.mem_ctrls: Timing Read : 0 507432  1786000 
1786500: system.mem_ctrls: Timing Read : 0 507432  1786500 
1786500: system.mem_ctrls: Timing Read : 0 801896  1786500 
1788000: system.mem_ctrls: Timing Read : 0 507432  1788000 
1788000: system.mem_ctrls: Timing Read : 0 801904  1788000 
1789500: system.mem_ctrls: Timing Read : 0 507432  1789500 
1789500: system.mem_ctrls: Timing Read : 0 801912  1789500 
1791000: system.mem_ctrls: Timing Read : 0 507432  1791000 
1791000: system.mem_ctrls: Timing Read : 0 801920  1791000 
1792500: system.mem_ctrls: Timing Read : 0 507432  1792500 
1792500: system.mem_ctrls: Timing Read : 0 801928  1792500 
1794000: system.mem_ctrls: Timing Read : 0 312688  1794000 
1794500: system.mem_ctrls: Timing Read : 0 312696  1794500 
1795500: system.mem_ctrls: Timing Read : 0 312696  1795500 
1796000: system.mem_ctrls: Timing Read : 0 312704  1796000 
1796500: system.mem_ctrls: Timing Writ : 1 787816  1796500 
1797000: system.mem_ctrls: Timing Read : 0 312704  1797000 
1797500: system.mem_ctrls: Timing Read : 0 312712  1797500 
1798000: system.mem_ctrls: Timing Read : 0 796688  1798000 
1798500: system.mem_ctrls: Timing Read : 0 312712  1798500 
1799000: system.mem_ctrls: Timing Read : 0 312720  1799000 
1799500: system.mem_ctrls: Timing Writ : 1 787656  1799500 
1800000: system.mem_ctrls: Timing Read : 0 312720  1800000 
1800500: system.mem_ctrls: Timing Read : 0 796744  1800500 
1801000: system.mem_ctrls: Timing Read : 0 312728  1801000 
1801500: system.mem_ctrls: Timing Writ : 1 787672  1801500 
1802000: system.mem_ctrls: Timing Read : 0 312728  1802000 
1802500: system.mem_ctrls: Timing Read : 0 312736  1802500 
1803500: system.mem_ctrls: Timing Writ : 1 801928  1803500 
1805000: system.mem_ctrls: Timing Read : 0 64224  1805000 
1805500: system.mem_ctrls: Timing Read : 0 64224  1805500 
1805500: system.mem_ctrls: Timing Writ : 1 801920  1805500 
1806500: system.mem_ctrls: Timing Read : 0 64224  1806500 
1806500: system.mem_ctrls: Timing Writ : 1 801912  1806500 
1807500: system.mem_ctrls: Timing Read : 0 64232  1807500 
1807500: system.mem_ctrls: Timing Writ : 1 801904  1807500 
1808500: system.mem_ctrls: Timing Read : 0 64232  1808500 
1808500: system.mem_ctrls: Timing Writ : 1 801896  1808500 
1809500: system.mem_ctrls: Timing Read : 0 64232  1809500 
1809500: system.mem_ctrls: Timing Writ : 1 801888  1809500 
1810500: system.mem_ctrls: Timing Read : 0 64232  1810500 
1810500: system.mem_ctrls: Timing Writ : 1 801880  1810500 
1811500: system.mem_ctrls: Timing Read : 0 64232  1811500 
1812000: system.mem_ctrls: Timing Read : 0 64240  1812000 
1813000: system.mem_ctrls: Timing Read : 0 64240  1813000 
1813500: system.mem_ctrls: Timing Read : 0 64248  1813500 
1814000: system.mem_ctrls: Timing Read : 0 793832  1814000 
1814500: system.mem_ctrls: Timing Read : 0 64248  1814500 
1815000: system.mem_ctrls: Timing Read : 0 64248  1815000 
1815500: system.mem_ctrls: Timing Read : 0 64256  1815500 
1817000: system.mem_ctrls: Timing Read : 0 64256  1817000 
1817000: system.mem_ctrls: Timing Read : 0 627051  1817000 
1818000: system.mem_ctrls: Timing Read : 0 64256  1818000 
1818500: system.mem_ctrls: Timing Read : 0 64264  1818500 
1819000: system.mem_ctrls: Timing Read : 0 64264  1819000 
1820500: system.mem_ctrls: Timing Read : 0 64272  1820500 
1821000: system.mem_ctrls: Timing Read : 0 627052  1821000 
1822000: system.mem_ctrls: Timing Read : 0 64272  1822000 
1822000: system.mem_ctrls: Timing Read : 0 802408  1822000 
1822500: system.mem_ctrls: Timing Read : 0 64272  1822500 
1823000: system.mem_ctrls: Timing Read : 0 64280  1823000 
1824500: system.mem_ctrls: Timing Read : 0 64344  1824500 
1825500: system.mem_ctrls: Timing Writ : 1 801864  1825500 
1827000: system.mem_ctrls: Timing Read : 0 4480  1827000 
1827500: system.mem_ctrls: Timing Read : 0 4480  1827500 
1828000: system.mem_ctrls: Timing Read : 0 4488  1828000 
1828500: system.mem_ctrls: Timing Read : 0 782536  1828500 
1829500: system.mem_ctrls: Timing Read : 0 256704  1829500 
1830000: system.mem_ctrls: Timing Read : 0 256704  1830000 
1831000: system.mem_ctrls: Timing Read : 0 256712  1831000 
1832000: system.mem_ctrls: Timing Read : 0 256712  1832000 
1833000: system.mem_ctrls: Timing Read : 0 256720  1833000 
1834000: system.mem_ctrls: Timing Read : 0 256720  1834000 
1834500: system.mem_ctrls: Timing Read : 0 256720  1834500 
1835000: system.mem_ctrls: Timing Read : 0 256728  1835000 
1835500: system.mem_ctrls: Timing Read : 0 256728  1835500 
1836000: system.mem_ctrls: Timing Read : 0 256736  1836000 
1837000: system.mem_ctrls: Timing Read : 0 256736  1837000 
1838000: system.mem_ctrls: Timing Read : 0 256744  1838000 
1839500: system.mem_ctrls: Timing Read : 0 256744  1839500 
1839500: system.mem_ctrls: Timing Read : 0 627051  1839500 
1840000: system.mem_ctrls: Timing Read : 0 627059  1840000 
1840500: system.mem_ctrls: Timing Read : 0 256744  1840500 
1841000: system.mem_ctrls: Timing Read : 0 256752  1841000 
1842000: system.mem_ctrls: Timing Read : 0 256752  1842000 
1843500: system.mem_ctrls: Timing Read : 0 256752  1843500 
1844000: system.mem_ctrls: Timing Read : 0 256760  1844000 
1845500: system.mem_ctrls: Timing Read : 0 256760  1845500 
1860500: system.mem_ctrls: Timing Read : 0 256760  1860500 
1860500: system.mem_ctrls: Timing Read : 0 801864  1860500 
1862000: system.mem_ctrls: Timing Read : 0 64344  1862000 
1862500: system.mem_ctrls: Timing Read : 0 64352  1862500 
1863500: system.mem_ctrls: Timing Read : 0 64352  1863500 
1863500: system.mem_ctrls: Timing Read : 0 627051  1863500 
1864500: system.mem_ctrls: Timing Read : 0 64352  1864500 
1865000: system.mem_ctrls: Timing Read : 0 64360  1865000 
1865500: system.mem_ctrls: Timing Read : 0 64360  1865500 
1866000: system.mem_ctrls: Timing Read : 0 64360  1866000 
1866500: system.mem_ctrls: Timing Read : 0 64368  1866500 
1868000: system.mem_ctrls: Timing Read : 0 64368  1868000 
1869500: system.mem_ctrls: Timing Read : 0 64320  1869500 
1870500: system.mem_ctrls: Timing Read : 0 64320  1870500 
1871000: system.mem_ctrls: Timing Read : 0 64320  1871000 
1871000: system.mem_ctrls: Timing Read : 0 801880  1871000 
1872500: system.mem_ctrls: Timing Read : 0 64328  1872500 
1872500: system.mem_ctrls: Timing Read : 0 801888  1872500 
1874000: system.mem_ctrls: Timing Read : 0 64328  1874000 
1874000: system.mem_ctrls: Timing Read : 0 801896  1874000 
1875500: system.mem_ctrls: Timing Read : 0 64328  1875500 
1875500: system.mem_ctrls: Timing Read : 0 801904  1875500 
1877000: system.mem_ctrls: Timing Read : 0 64328  1877000 
1877000: system.mem_ctrls: Timing Read : 0 801912  1877000 
1878500: system.mem_ctrls: Timing Read : 0 64328  1878500 
1879000: system.mem_ctrls: Timing Read : 0 64336  1879000 
1879000: system.mem_ctrls: Timing Read : 0 801920  1879000 
1880500: system.mem_ctrls: Timing Read : 0 64336  1880500 
1880500: system.mem_ctrls: Timing Read : 0 801928  1880500 
1882000: system.mem_ctrls: Timing Read : 0 312736  1882000 
1882500: system.mem_ctrls: Timing Read : 0 312736  1882500 
1883000: system.mem_ctrls: Timing Read : 0 312744  1883000 
1883500: system.mem_ctrls: Timing Read : 0 312744  1883500 
1885000: system.mem_ctrls: Timing Read : 0 312752  1885000 
1885500: system.mem_ctrls: Timing Read : 0 312760  1885500 
1886500: system.mem_ctrls: Timing Read : 0 796720  1886500 
1887500: system.mem_ctrls: Timing Read : 0 312760  1887500 
1888000: system.mem_ctrls: Timing Read : 0 312768  1888000 
1888500: system.mem_ctrls: Timing Writ : 1 796736  1888500 
1889000: system.mem_ctrls: Timing Read : 0 312768  1889000 
1890500: system.mem_ctrls: Timing Read : 0 312768  1890500 
1891000: system.mem_ctrls: Timing Read : 0 312776  1891000 
1892000: system.mem_ctrls: Timing Read : 0 312776  1892000 
1892500: system.mem_ctrls: Timing Read : 0 312784  1892500 
1893000: system.mem_ctrls: Timing Read : 0 312784  1893000 
1893500: system.mem_ctrls: Timing Read : 0 312784  1893500 
1894000: system.mem_ctrls: Timing Read : 0 312784  1894000 
1894500: system.mem_ctrls: Timing Read : 0 312792  1894500 
1895000: system.mem_ctrls: Timing Read : 0 312792  1895000 
1895500: system.mem_ctrls: Timing Read : 0 312792  1895500 
1896000: system.mem_ctrls: Timing Read : 0 312800  1896000 
1897000: system.mem_ctrls: Timing Writ : 1 801928  1897000 
1898500: system.mem_ctrls: Timing Read : 0 489280  1898500 
1899000: system.mem_ctrls: Timing Read : 0 489280  1899000 
1899000: system.mem_ctrls: Timing Writ : 1 801920  1899000 
1900000: system.mem_ctrls: Timing Read : 0 489280  1900000 
1900000: system.mem_ctrls: Timing Writ : 1 801912  1900000 
1901000: system.mem_ctrls: Timing Read : 0 489288  1901000 
1901500: system.mem_ctrls: Timing Read : 0 489288  1901500 
1901500: system.mem_ctrls: Timing Writ : 1 801904  1901500 
1902500: system.mem_ctrls: Timing Read : 0 489288  1902500 
1903000: system.mem_ctrls: Timing Read : 0 489296  1903000 
1903000: system.mem_ctrls: Timing Writ : 1 801896  1903000 
1904000: system.mem_ctrls: Timing Read : 0 489296  1904000 
1904000: system.mem_ctrls: Timing Writ : 1 801888  1904000 
1905000: system.mem_ctrls: Timing Read : 0 489296  1905000 
1905500: system.mem_ctrls: Timing Read : 0 489296  1905500 
1905500: system.mem_ctrls: Timing Writ : 1 801880  1905500 
1906500: system.mem_ctrls: Timing Read : 0 489296  1906500 
1907000: system.mem_ctrls: Timing Read : 0 489304  1907000 
1907500: system.mem_ctrls: Timing Read : 0 489304  1907500 
1908500: system.mem_ctrls: Timing Read : 0 489304  1908500 
1909000: system.mem_ctrls: Timing Read : 0 489312  1909000 
1909000: system.mem_ctrls: Timing Writ : 1 801848  1909000 
1909500: system.mem_ctrls: Timing Read : 0 489312  1909500 
1910000: system.mem_ctrls: Timing Read : 0 489312  1910000 
1910500: system.mem_ctrls: Timing Read : 0 489320  1910500 
1910500: system.mem_ctrls: Timing Writ : 1 801864  1910500 
1911000: system.mem_ctrls: Timing Read : 0 489320  1911000 
1912000: system.mem_ctrls: Timing Writ : 1 801832  1912000 
1913500: system.mem_ctrls: Timing Read : 0 4480  1913500 
1914000: system.mem_ctrls: Timing Read : 0 4480  1914000 
1914500: system.mem_ctrls: Timing Read : 0 4488  1914500 
1915000: system.mem_ctrls: Timing Read : 0 782536  1915000 
1916000: system.mem_ctrls: Timing Read : 0 256704  1916000 
1916500: system.mem_ctrls: Timing Read : 0 256704  1916500 
1917500: system.mem_ctrls: Timing Read : 0 256712  1917500 
1918500: system.mem_ctrls: Timing Read : 0 256712  1918500 
1919500: system.mem_ctrls: Timing Read : 0 256720  1919500 
1920500: system.mem_ctrls: Timing Read : 0 256720  1920500 
1921000: system.mem_ctrls: Timing Read : 0 256720  1921000 
1921500: system.mem_ctrls: Timing Read : 0 256728  1921500 
1922000: system.mem_ctrls: Timing Read : 0 256728  1922000 
1922500: system.mem_ctrls: Timing Read : 0 256736  1922500 
1923500: system.mem_ctrls: Timing Read : 0 256736  1923500 
1924500: system.mem_ctrls: Timing Read : 0 256744  1924500 
1926000: system.mem_ctrls: Timing Read : 0 256744  1926000 
1926000: system.mem_ctrls: Timing Read : 0 699285  1926000 
1926500: system.mem_ctrls: Timing Read : 0 699293  1926500 
1927000: system.mem_ctrls: Timing Read : 0 256744  1927000 
1927500: system.mem_ctrls: Timing Read : 0 256752  1927500 
1928500: system.mem_ctrls: Timing Read : 0 256752  1928500 
1930000: system.mem_ctrls: Timing Read : 0 256752  1930000 
1930500: system.mem_ctrls: Timing Read : 0 256760  1930500 
1932000: system.mem_ctrls: Timing Read : 0 256760  1932000 
1947000: system.mem_ctrls: Timing Read : 0 256760  1947000 
1947000: system.mem_ctrls: Timing Read : 0 801832  1947000 
1948500: system.mem_ctrls: Timing Read : 0 489328  1948500 
1949000: system.mem_ctrls: Timing Read : 0 489328  1949000 
1949500: system.mem_ctrls: Timing Read : 0 489336  1949500 
1950000: system.mem_ctrls: Timing Read : 0 489336  1950000 
1950500: system.mem_ctrls: Timing Read : 0 489344  1950500 
1951000: system.mem_ctrls: Timing Read : 0 489344  1951000 
1951000: system.mem_ctrls: Timing Writ : 1 801856  1951000 
1951500: system.mem_ctrls: Timing Read : 0 489352  1951500 
1952500: system.mem_ctrls: Timing Writ : 1 801832  1952500 
1954000: system.mem_ctrls: Timing Read : 0 132672  1954000 
1954500: system.mem_ctrls: Timing Read : 0 132672  1954500 
1954500: system.mem_ctrls: Timing Writ : 1 801824  1954500 
1955500: system.mem_ctrls: Timing Read : 0 132672  1955500 
1956000: system.mem_ctrls: Timing Read : 0 132680  1956000 
1956500: system.mem_ctrls: Timing Read : 0 132680  1956500 
1956500: system.mem_ctrls: Timing Writ : 1 801816  1956500 
1957500: system.mem_ctrls: Timing Read : 0 132680  1957500 
1957500: system.mem_ctrls: Timing Writ : 1 801808  1957500 
1958500: system.mem_ctrls: Timing Read : 0 132680  1958500 
1958500: system.mem_ctrls: Timing Writ : 1 801800  1958500 
1959500: system.mem_ctrls: Timing Read : 0 132680  1959500 
1960000: system.mem_ctrls: Timing Read : 0 132688  1960000 
1961000: system.mem_ctrls: Timing Read : 0 132688  1961000 
1962500: system.mem_ctrls: Timing Read : 0 132688  1962500 
1963000: system.mem_ctrls: Timing Read : 0 132688  1963000 
1963500: system.mem_ctrls: Timing Read : 0 132696  1963500 
1964500: system.mem_ctrls: Timing Read : 0 132696  1964500 
1965000: system.mem_ctrls: Timing Read : 0 132696  1965000 
1965500: system.mem_ctrls: Timing Read : 0 132704  1965500 
1967000: system.mem_ctrls: Timing Read : 0 132704  1967000 
1968000: system.mem_ctrls: Timing Read : 0 132704  1968000 
1968500: system.mem_ctrls: Timing Read : 0 132712  1968500 
1969000: system.mem_ctrls: Timing Read : 0 132712  1969000 
1970500: system.mem_ctrls: Timing Read : 0 132712  1970500 
1971000: system.mem_ctrls: Timing Read : 0 132720  1971000 
1971500: system.mem_ctrls: Timing Read : 0 784272  1971500 
1972000: system.mem_ctrls: Timing Read : 0 132720  1972000 
1972500: system.mem_ctrls: Timing Read : 0 132728  1972500 
1973000: system.mem_ctrls: Timing Read : 0 132728  1973000 
1974500: system.mem_ctrls: Timing Read : 0 133120  1974500 
1974500: system.mem_ctrls: Timing Read : 0 801832  1974500 
1975000: system.mem_ctrls: Timing Read : 0 133120  1975000 
1975500: system.mem_ctrls: Timing Read : 0 133128  1975500 
1976000: system.mem_ctrls: Timing Writ : 1 801784  1976000 
1977500: system.mem_ctrls: Timing Read : 0 124800  1977500 
1978000: system.mem_ctrls: Timing Read : 0 124800  1978000 
1978500: system.mem_ctrls: Timing Read : 0 124808  1978500 
1979000: system.mem_ctrls: Timing Read : 0 784100  1979000 
1979500: system.mem_ctrls: Timing Read : 0 124808  1979500 
1979500: system.mem_ctrls: Timing Writ : 1 801776  1979500 
1980500: system.mem_ctrls: Timing Read : 0 124808  1980500 
1981000: system.mem_ctrls: Timing Read : 0 124816  1981000 
1982000: system.mem_ctrls: Timing Writ : 1 784272  1982000 
1982500: system.mem_ctrls: Timing Read : 0 124816  1982500 
1982500: system.mem_ctrls: Timing Writ : 1 801768  1982500 
1983500: system.mem_ctrls: Timing Read : 0 124824  1983500 
1984000: system.mem_ctrls: Timing Read : 0 124824  1984000 
1984000: system.mem_ctrls: Timing Writ : 1 801760  1984000 
1985000: system.mem_ctrls: Timing Read : 0 124824  1985000 
1985500: system.mem_ctrls: Timing Read : 0 124824  1985500 
1986000: system.mem_ctrls: Timing Read : 0 124832  1986000 
1987500: system.mem_ctrls: Timing Read : 0 125136  1987500 
1988500: system.mem_ctrls: Timing Writ : 1 801752  1988500 
1990000: system.mem_ctrls: Timing Read : 0 122192  1990000 
1990000: system.mem_ctrls: Timing Writ : 1 801744  1990000 
1991000: system.mem_ctrls: Timing Read : 0 122192  1991000 
1992000: system.mem_ctrls: Timing Read : 0 122200  1992000 
1992500: system.mem_ctrls: Timing Read : 0 122200  1992500 
1993500: system.mem_ctrls: Timing Read : 0 122208  1993500 
1994000: system.mem_ctrls: Timing Read : 0 122216  1994000 
1994000: system.mem_ctrls: Timing Read : 0 809128  1994000 
1994500: system.mem_ctrls: Timing Read : 0 122216  1994500 
1994500: system.mem_ctrls: Timing Writ : 1 801736  1994500 
1995000: system.mem_ctrls: Timing Read : 0 122216  1995000 
1995500: system.mem_ctrls: Timing Read : 0 122224  1995500 
1996000: system.mem_ctrls: Timing Read : 0 122224  1996000 
1996500: system.mem_ctrls: Timing Read : 0 122232  1996500 
1997000: system.mem_ctrls: Timing Read : 0 122240  1997000 
1998000: system.mem_ctrls: Timing Writ : 1 784100  1998000 
1998500: system.mem_ctrls: Timing Read : 0 122240  1998500 
1998500: system.mem_ctrls: Timing Writ : 1 809048  1998500 
1999000: system.mem_ctrls: Timing Read : 0 122240  1999000 
1999500: system.mem_ctrls: Timing Read : 0 122248  1999500 
2000500: system.mem_ctrls: Timing Read : 0 122248  2000500 
2001000: system.mem_ctrls: Timing Read : 0 122256  2001000 
2002000: system.mem_ctrls: Timing Read : 0 122256  2002000 
2002500: system.mem_ctrls: Timing Read : 0 122264  2002500 
2003500: system.mem_ctrls: Timing Read : 0 122264  2003500 
2004000: system.mem_ctrls: Timing Read : 0 122264  2004000 
2004000: system.mem_ctrls: Timing Writ : 1 784408  2004000 
2004500: system.mem_ctrls: Timing Writ : 1 784400  2004500 
2005000: system.mem_ctrls: Timing Read : 0 122272  2005000 
2005500: system.mem_ctrls: Timing Read : 0 122272  2005500 
2007000: system.mem_ctrls: Timing Read : 0 122256  2007000 
2008000: system.mem_ctrls: Timing Read : 0 122256  2008000 
2008500: system.mem_ctrls: Timing Read : 0 122264  2008500 
2009500: system.mem_ctrls: Timing Read : 0 122264  2009500 
2010000: system.mem_ctrls: Timing Read : 0 122264  2010000 
2010000: system.mem_ctrls: Timing Writ : 1 784424  2010000 
2010500: system.mem_ctrls: Timing Writ : 1 784416  2010500 
2011000: system.mem_ctrls: Timing Read : 0 122272  2011000 
2011500: system.mem_ctrls: Timing Read : 0 122272  2011500 
2013000: system.mem_ctrls: Timing Read : 0 122256  2013000 
2014000: system.mem_ctrls: Timing Read : 0 122256  2014000 
2014500: system.mem_ctrls: Timing Read : 0 122264  2014500 
2015500: system.mem_ctrls: Timing Read : 0 122264  2015500 
2016000: system.mem_ctrls: Timing Read : 0 122264  2016000 
2016000: system.mem_ctrls: Timing Writ : 1 784440  2016000 
2016500: system.mem_ctrls: Timing Writ : 1 784432  2016500 
2017000: system.mem_ctrls: Timing Read : 0 122272  2017000 
2017500: system.mem_ctrls: Timing Read : 0 122272  2017500 
2019000: system.mem_ctrls: Timing Read : 0 122256  2019000 
2020000: system.mem_ctrls: Timing Read : 0 122256  2020000 
2020500: system.mem_ctrls: Timing Read : 0 122264  2020500 
2021500: system.mem_ctrls: Timing Read : 0 122264  2021500 
2022000: system.mem_ctrls: Timing Read : 0 122264  2022000 
2022000: system.mem_ctrls: Timing Writ : 1 784456  2022000 
2022500: system.mem_ctrls: Timing Writ : 1 784448  2022500 
2023000: system.mem_ctrls: Timing Read : 0 122272  2023000 
2023500: system.mem_ctrls: Timing Read : 0 122272  2023500 
2025000: system.mem_ctrls: Timing Read : 0 122256  2025000 
2026000: system.mem_ctrls: Timing Read : 0 122256  2026000 
2026500: system.mem_ctrls: Timing Read : 0 122264  2026500 
2027500: system.mem_ctrls: Timing Read : 0 122264  2027500 
2028000: system.mem_ctrls: Timing Read : 0 122264  2028000 
2028000: system.mem_ctrls: Timing Writ : 1 784472  2028000 
2028500: system.mem_ctrls: Timing Writ : 1 784464  2028500 
2029000: system.mem_ctrls: Timing Read : 0 122272  2029000 
2029500: system.mem_ctrls: Timing Read : 0 122272  2029500 
2031000: system.mem_ctrls: Timing Read : 0 122256  2031000 
2032000: system.mem_ctrls: Timing Read : 0 122256  2032000 
2032500: system.mem_ctrls: Timing Read : 0 122264  2032500 
2033500: system.mem_ctrls: Timing Read : 0 122264  2033500 
2034000: system.mem_ctrls: Timing Read : 0 122264  2034000 
2034000: system.mem_ctrls: Timing Writ : 1 784488  2034000 
2034500: system.mem_ctrls: Timing Writ : 1 784480  2034500 
2035000: system.mem_ctrls: Timing Read : 0 122272  2035000 
2035500: system.mem_ctrls: Timing Read : 0 122272  2035500 
2037000: system.mem_ctrls: Timing Read : 0 122256  2037000 
2038000: system.mem_ctrls: Timing Read : 0 122256  2038000 
2038500: system.mem_ctrls: Timing Read : 0 122264  2038500 
2039500: system.mem_ctrls: Timing Read : 0 122264  2039500 
2040000: system.mem_ctrls: Timing Read : 0 122264  2040000 
2040000: system.mem_ctrls: Timing Writ : 1 784504  2040000 
2040500: system.mem_ctrls: Timing Writ : 1 784496  2040500 
2041000: system.mem_ctrls: Timing Read : 0 122272  2041000 
2041500: system.mem_ctrls: Timing Read : 0 122272  2041500 
2043000: system.mem_ctrls: Timing Read : 0 122256  2043000 
2044000: system.mem_ctrls: Timing Read : 0 122256  2044000 
2044500: system.mem_ctrls: Timing Read : 0 122264  2044500 
2045500: system.mem_ctrls: Timing Read : 0 122264  2045500 
2046000: system.mem_ctrls: Timing Read : 0 122264  2046000 
2046000: system.mem_ctrls: Timing Writ : 1 784520  2046000 
2046500: system.mem_ctrls: Timing Writ : 1 784512  2046500 
2047000: system.mem_ctrls: Timing Read : 0 122272  2047000 
2047500: system.mem_ctrls: Timing Read : 0 122272  2047500 
2049000: system.mem_ctrls: Timing Read : 0 122256  2049000 
2050000: system.mem_ctrls: Timing Read : 0 122256  2050000 
2050500: system.mem_ctrls: Timing Read : 0 122264  2050500 
2051500: system.mem_ctrls: Timing Read : 0 122264  2051500 
2052000: system.mem_ctrls: Timing Read : 0 122264  2052000 
2052000: system.mem_ctrls: Timing Writ : 1 784536  2052000 
2052500: system.mem_ctrls: Timing Writ : 1 784528  2052500 
2053000: system.mem_ctrls: Timing Read : 0 122272  2053000 
2053500: system.mem_ctrls: Timing Read : 0 122272  2053500 
2055000: system.mem_ctrls: Timing Read : 0 122256  2055000 
2056000: system.mem_ctrls: Timing Read : 0 122256  2056000 
2056500: system.mem_ctrls: Timing Read : 0 122264  2056500 
2057500: system.mem_ctrls: Timing Read : 0 122264  2057500 
2058000: system.mem_ctrls: Timing Read : 0 122264  2058000 
2058000: system.mem_ctrls: Timing Writ : 1 784552  2058000 
2058500: system.mem_ctrls: Timing Writ : 1 784544  2058500 
2059000: system.mem_ctrls: Timing Read : 0 122272  2059000 
2059500: system.mem_ctrls: Timing Read : 0 122272  2059500 
2061000: system.mem_ctrls: Timing Read : 0 122256  2061000 
2062000: system.mem_ctrls: Timing Read : 0 122256  2062000 
2062500: system.mem_ctrls: Timing Read : 0 122264  2062500 
2063500: system.mem_ctrls: Timing Read : 0 122264  2063500 
2064000: system.mem_ctrls: Timing Read : 0 122264  2064000 
2064000: system.mem_ctrls: Timing Writ : 1 784568  2064000 
2064500: system.mem_ctrls: Timing Writ : 1 784560  2064500 
2065000: system.mem_ctrls: Timing Read : 0 122272  2065000 
2065500: system.mem_ctrls: Timing Read : 0 122272  2065500 
2067000: system.mem_ctrls: Timing Read : 0 122256  2067000 
2068000: system.mem_ctrls: Timing Read : 0 122256  2068000 
2068500: system.mem_ctrls: Timing Read : 0 122264  2068500 
2069500: system.mem_ctrls: Timing Read : 0 122264  2069500 
2070000: system.mem_ctrls: Timing Read : 0 122264  2070000 
2070000: system.mem_ctrls: Timing Writ : 1 784584  2070000 
2070500: system.mem_ctrls: Timing Writ : 1 784576  2070500 
2071000: system.mem_ctrls: Timing Read : 0 122272  2071000 
2071500: system.mem_ctrls: Timing Read : 0 122272  2071500 
2073000: system.mem_ctrls: Timing Read : 0 122256  2073000 
2074000: system.mem_ctrls: Timing Read : 0 122256  2074000 
2074500: system.mem_ctrls: Timing Read : 0 122264  2074500 
2075500: system.mem_ctrls: Timing Read : 0 122264  2075500 
2076000: system.mem_ctrls: Timing Read : 0 122264  2076000 
2076000: system.mem_ctrls: Timing Writ : 1 784600  2076000 
2076500: system.mem_ctrls: Timing Writ : 1 784592  2076500 
2077000: system.mem_ctrls: Timing Read : 0 122272  2077000 
2077500: system.mem_ctrls: Timing Read : 0 122272  2077500 
2079000: system.mem_ctrls: Timing Read : 0 122256  2079000 
2080000: system.mem_ctrls: Timing Read : 0 122256  2080000 
2080500: system.mem_ctrls: Timing Read : 0 122264  2080500 
2081500: system.mem_ctrls: Timing Read : 0 122264  2081500 
2082000: system.mem_ctrls: Timing Read : 0 122264  2082000 
2082000: system.mem_ctrls: Timing Writ : 1 784616  2082000 
2082500: system.mem_ctrls: Timing Writ : 1 784608  2082500 
2083000: system.mem_ctrls: Timing Read : 0 122272  2083000 
2083500: system.mem_ctrls: Timing Read : 0 122272  2083500 
2085000: system.mem_ctrls: Timing Read : 0 122256  2085000 
2086000: system.mem_ctrls: Timing Read : 0 122256  2086000 
2086500: system.mem_ctrls: Timing Read : 0 122264  2086500 
2087500: system.mem_ctrls: Timing Read : 0 122264  2087500 
2088000: system.mem_ctrls: Timing Read : 0 122264  2088000 
2088000: system.mem_ctrls: Timing Writ : 1 784632  2088000 
2088500: system.mem_ctrls: Timing Writ : 1 784624  2088500 
2089000: system.mem_ctrls: Timing Read : 0 122272  2089000 
2089500: system.mem_ctrls: Timing Read : 0 122272  2089500 
2091000: system.mem_ctrls: Timing Read : 0 122256  2091000 
2092000: system.mem_ctrls: Timing Read : 0 122256  2092000 
2092500: system.mem_ctrls: Timing Read : 0 122264  2092500 
2093500: system.mem_ctrls: Timing Read : 0 122264  2093500 
2094000: system.mem_ctrls: Timing Read : 0 122264  2094000 
2094000: system.mem_ctrls: Timing Writ : 1 784648  2094000 
2094500: system.mem_ctrls: Timing Writ : 1 784640  2094500 
2095000: system.mem_ctrls: Timing Read : 0 122272  2095000 
2095500: system.mem_ctrls: Timing Read : 0 122272  2095500 
2097000: system.mem_ctrls: Timing Read : 0 122256  2097000 
2098000: system.mem_ctrls: Timing Read : 0 122256  2098000 
2098500: system.mem_ctrls: Timing Read : 0 122264  2098500 
2099500: system.mem_ctrls: Timing Read : 0 122264  2099500 
2100000: system.mem_ctrls: Timing Read : 0 122264  2100000 
2100000: system.mem_ctrls: Timing Writ : 1 784664  2100000 
2100500: system.mem_ctrls: Timing Writ : 1 784656  2100500 
2101000: system.mem_ctrls: Timing Read : 0 122272  2101000 
2101500: system.mem_ctrls: Timing Read : 0 122272  2101500 
2103000: system.mem_ctrls: Timing Read : 0 122256  2103000 
2104000: system.mem_ctrls: Timing Read : 0 122256  2104000 
2104500: system.mem_ctrls: Timing Read : 0 122264  2104500 
2105500: system.mem_ctrls: Timing Read : 0 122264  2105500 
2106000: system.mem_ctrls: Timing Read : 0 122264  2106000 
2106000: system.mem_ctrls: Timing Writ : 1 784680  2106000 
2106500: system.mem_ctrls: Timing Writ : 1 784672  2106500 
2107000: system.mem_ctrls: Timing Read : 0 122272  2107000 
2107500: system.mem_ctrls: Timing Read : 0 122272  2107500 
2109000: system.mem_ctrls: Timing Read : 0 122256  2109000 
2110000: system.mem_ctrls: Timing Read : 0 122256  2110000 
2110500: system.mem_ctrls: Timing Read : 0 122264  2110500 
2111500: system.mem_ctrls: Timing Read : 0 122264  2111500 
2112000: system.mem_ctrls: Timing Read : 0 122264  2112000 
2112000: system.mem_ctrls: Timing Writ : 1 784696  2112000 
2112500: system.mem_ctrls: Timing Writ : 1 784688  2112500 
2113000: system.mem_ctrls: Timing Read : 0 122272  2113000 
2113500: system.mem_ctrls: Timing Read : 0 122272  2113500 
2115000: system.mem_ctrls: Timing Read : 0 122256  2115000 
2116000: system.mem_ctrls: Timing Read : 0 122256  2116000 
2116500: system.mem_ctrls: Timing Read : 0 122264  2116500 
2117500: system.mem_ctrls: Timing Read : 0 122264  2117500 
2118000: system.mem_ctrls: Timing Read : 0 122264  2118000 
2118000: system.mem_ctrls: Timing Writ : 1 784712  2118000 
2118500: system.mem_ctrls: Timing Writ : 1 784704  2118500 
2119000: system.mem_ctrls: Timing Read : 0 122272  2119000 
2119500: system.mem_ctrls: Timing Read : 0 122272  2119500 
2121000: system.mem_ctrls: Timing Read : 0 122256  2121000 
2122000: system.mem_ctrls: Timing Read : 0 122256  2122000 
2122500: system.mem_ctrls: Timing Read : 0 122264  2122500 
2123500: system.mem_ctrls: Timing Read : 0 122264  2123500 
2124000: system.mem_ctrls: Timing Read : 0 122264  2124000 
2124000: system.mem_ctrls: Timing Writ : 1 784728  2124000 
2124500: system.mem_ctrls: Timing Writ : 1 784720  2124500 
2125000: system.mem_ctrls: Timing Read : 0 122272  2125000 
2125500: system.mem_ctrls: Timing Read : 0 122272  2125500 
2127000: system.mem_ctrls: Timing Read : 0 122256  2127000 
2128000: system.mem_ctrls: Timing Read : 0 122256  2128000 
2128500: system.mem_ctrls: Timing Read : 0 122264  2128500 
2129500: system.mem_ctrls: Timing Read : 0 122264  2129500 
2130000: system.mem_ctrls: Timing Read : 0 122264  2130000 
2130000: system.mem_ctrls: Timing Writ : 1 784744  2130000 
2130500: system.mem_ctrls: Timing Writ : 1 784736  2130500 
2131000: system.mem_ctrls: Timing Read : 0 122272  2131000 
2131500: system.mem_ctrls: Timing Read : 0 122272  2131500 
2133000: system.mem_ctrls: Timing Read : 0 122256  2133000 
2134000: system.mem_ctrls: Timing Read : 0 122256  2134000 
2134500: system.mem_ctrls: Timing Read : 0 122264  2134500 
2135500: system.mem_ctrls: Timing Read : 0 122264  2135500 
2136000: system.mem_ctrls: Timing Read : 0 122264  2136000 
2136000: system.mem_ctrls: Timing Writ : 1 784760  2136000 
2136500: system.mem_ctrls: Timing Writ : 1 784752  2136500 
2137000: system.mem_ctrls: Timing Read : 0 122272  2137000 
2137500: system.mem_ctrls: Timing Read : 0 122272  2137500 
2139000: system.mem_ctrls: Timing Read : 0 122256  2139000 
2140000: system.mem_ctrls: Timing Read : 0 122256  2140000 
2140500: system.mem_ctrls: Timing Read : 0 122264  2140500 
2141500: system.mem_ctrls: Timing Read : 0 122264  2141500 
2142000: system.mem_ctrls: Timing Read : 0 122264  2142000 
2142000: system.mem_ctrls: Timing Writ : 1 784776  2142000 
2142500: system.mem_ctrls: Timing Writ : 1 784768  2142500 
2143000: system.mem_ctrls: Timing Read : 0 122272  2143000 
2143500: system.mem_ctrls: Timing Read : 0 122272  2143500 
2145000: system.mem_ctrls: Timing Read : 0 122256  2145000 
2146000: system.mem_ctrls: Timing Read : 0 122256  2146000 
2146500: system.mem_ctrls: Timing Read : 0 122264  2146500 
2147500: system.mem_ctrls: Timing Read : 0 122264  2147500 
2148000: system.mem_ctrls: Timing Read : 0 122264  2148000 
2148000: system.mem_ctrls: Timing Writ : 1 784792  2148000 
2148500: system.mem_ctrls: Timing Writ : 1 784784  2148500 
2149000: system.mem_ctrls: Timing Read : 0 122272  2149000 
2149500: system.mem_ctrls: Timing Read : 0 122272  2149500 
2151000: system.mem_ctrls: Timing Read : 0 122256  2151000 
2152000: system.mem_ctrls: Timing Read : 0 122256  2152000 
2152500: system.mem_ctrls: Timing Read : 0 122264  2152500 
2153500: system.mem_ctrls: Timing Read : 0 122264  2153500 
2154000: system.mem_ctrls: Timing Read : 0 122264  2154000 
2154000: system.mem_ctrls: Timing Writ : 1 784808  2154000 
2154500: system.mem_ctrls: Timing Writ : 1 784800  2154500 
2155000: system.mem_ctrls: Timing Read : 0 122272  2155000 
2155500: system.mem_ctrls: Timing Read : 0 122272  2155500 
2157000: system.mem_ctrls: Timing Read : 0 122256  2157000 
2158000: system.mem_ctrls: Timing Read : 0 122256  2158000 
2158500: system.mem_ctrls: Timing Read : 0 122264  2158500 
2159500: system.mem_ctrls: Timing Read : 0 122264  2159500 
2160000: system.mem_ctrls: Timing Read : 0 122264  2160000 
2160000: system.mem_ctrls: Timing Writ : 1 784824  2160000 
2160500: system.mem_ctrls: Timing Writ : 1 784816  2160500 
2161000: system.mem_ctrls: Timing Read : 0 122272  2161000 
2161500: system.mem_ctrls: Timing Read : 0 122272  2161500 
2163000: system.mem_ctrls: Timing Read : 0 122256  2163000 
2164000: system.mem_ctrls: Timing Read : 0 122256  2164000 
2164500: system.mem_ctrls: Timing Read : 0 122264  2164500 
2165500: system.mem_ctrls: Timing Read : 0 122264  2165500 
2166000: system.mem_ctrls: Timing Read : 0 122264  2166000 
2166000: system.mem_ctrls: Timing Writ : 1 784840  2166000 
2166500: system.mem_ctrls: Timing Writ : 1 784832  2166500 
2167000: system.mem_ctrls: Timing Read : 0 122272  2167000 
2167500: system.mem_ctrls: Timing Read : 0 122272  2167500 
2169000: system.mem_ctrls: Timing Read : 0 122256  2169000 
2170000: system.mem_ctrls: Timing Read : 0 122256  2170000 
2170500: system.mem_ctrls: Timing Read : 0 122264  2170500 
2171500: system.mem_ctrls: Timing Read : 0 122264  2171500 
2172000: system.mem_ctrls: Timing Read : 0 122264  2172000 
2172000: system.mem_ctrls: Timing Writ : 1 784856  2172000 
2172500: system.mem_ctrls: Timing Writ : 1 784848  2172500 
2173000: system.mem_ctrls: Timing Read : 0 122272  2173000 
2173500: system.mem_ctrls: Timing Read : 0 122272  2173500 
2175000: system.mem_ctrls: Timing Read : 0 122256  2175000 
2176000: system.mem_ctrls: Timing Read : 0 122256  2176000 
2176500: system.mem_ctrls: Timing Read : 0 122264  2176500 
2177500: system.mem_ctrls: Timing Read : 0 122264  2177500 
2178000: system.mem_ctrls: Timing Read : 0 122264  2178000 
2178000: system.mem_ctrls: Timing Writ : 1 784872  2178000 
2178500: system.mem_ctrls: Timing Writ : 1 784864  2178500 
2179000: system.mem_ctrls: Timing Read : 0 122272  2179000 
2179500: system.mem_ctrls: Timing Read : 0 122272  2179500 
2181000: system.mem_ctrls: Timing Read : 0 122256  2181000 
2182000: system.mem_ctrls: Timing Read : 0 122256  2182000 
2182500: system.mem_ctrls: Timing Read : 0 122264  2182500 
2183500: system.mem_ctrls: Timing Read : 0 122264  2183500 
2184000: system.mem_ctrls: Timing Read : 0 122264  2184000 
2184000: system.mem_ctrls: Timing Writ : 1 784888  2184000 
2184500: system.mem_ctrls: Timing Writ : 1 784880  2184500 
2185000: system.mem_ctrls: Timing Read : 0 122272  2185000 
2185500: system.mem_ctrls: Timing Read : 0 122272  2185500 
2187000: system.mem_ctrls: Timing Read : 0 122256  2187000 
2188000: system.mem_ctrls: Timing Read : 0 122256  2188000 
2188500: system.mem_ctrls: Timing Read : 0 122264  2188500 
2189500: system.mem_ctrls: Timing Read : 0 122264  2189500 
2190000: system.mem_ctrls: Timing Read : 0 122264  2190000 
2190000: system.mem_ctrls: Timing Writ : 1 784904  2190000 
2190500: system.mem_ctrls: Timing Writ : 1 784896  2190500 
2191000: system.mem_ctrls: Timing Read : 0 122272  2191000 
2191500: system.mem_ctrls: Timing Read : 0 122272  2191500 
2193000: system.mem_ctrls: Timing Read : 0 122256  2193000 
2194000: system.mem_ctrls: Timing Read : 0 122256  2194000 
2194500: system.mem_ctrls: Timing Read : 0 122264  2194500 
2195500: system.mem_ctrls: Timing Read : 0 122264  2195500 
2196000: system.mem_ctrls: Timing Read : 0 122264  2196000 
2196000: system.mem_ctrls: Timing Writ : 1 784920  2196000 
2196500: system.mem_ctrls: Timing Writ : 1 784912  2196500 
2197000: system.mem_ctrls: Timing Read : 0 122272  2197000 
2197500: system.mem_ctrls: Timing Read : 0 122272  2197500 
2199000: system.mem_ctrls: Timing Read : 0 122256  2199000 
2200000: system.mem_ctrls: Timing Read : 0 122256  2200000 
2200500: system.mem_ctrls: Timing Read : 0 122264  2200500 
2201500: system.mem_ctrls: Timing Read : 0 122264  2201500 
2202000: system.mem_ctrls: Timing Read : 0 122264  2202000 
2202000: system.mem_ctrls: Timing Writ : 1 784936  2202000 
2202500: system.mem_ctrls: Timing Writ : 1 784928  2202500 
2203000: system.mem_ctrls: Timing Read : 0 122272  2203000 
2203500: system.mem_ctrls: Timing Read : 0 122272  2203500 
2205000: system.mem_ctrls: Timing Read : 0 122256  2205000 
2206000: system.mem_ctrls: Timing Read : 0 122256  2206000 
2206500: system.mem_ctrls: Timing Read : 0 122264  2206500 
2207500: system.mem_ctrls: Timing Read : 0 122264  2207500 
2208000: system.mem_ctrls: Timing Read : 0 122264  2208000 
2208000: system.mem_ctrls: Timing Writ : 1 784952  2208000 
2208500: system.mem_ctrls: Timing Writ : 1 784944  2208500 
2209000: system.mem_ctrls: Timing Read : 0 122272  2209000 
2209500: system.mem_ctrls: Timing Read : 0 122272  2209500 
2211000: system.mem_ctrls: Timing Read : 0 122256  2211000 
2212000: system.mem_ctrls: Timing Read : 0 122256  2212000 
2212500: system.mem_ctrls: Timing Read : 0 122264  2212500 
2213500: system.mem_ctrls: Timing Read : 0 122264  2213500 
2214000: system.mem_ctrls: Timing Read : 0 122264  2214000 
2214000: system.mem_ctrls: Timing Writ : 1 784968  2214000 
2214500: system.mem_ctrls: Timing Writ : 1 784960  2214500 
2215000: system.mem_ctrls: Timing Read : 0 122272  2215000 
2215500: system.mem_ctrls: Timing Read : 0 122272  2215500 
2217000: system.mem_ctrls: Timing Read : 0 122256  2217000 
2218000: system.mem_ctrls: Timing Read : 0 122256  2218000 
2218500: system.mem_ctrls: Timing Read : 0 122264  2218500 
2219500: system.mem_ctrls: Timing Read : 0 122264  2219500 
2220000: system.mem_ctrls: Timing Read : 0 122264  2220000 
2220000: system.mem_ctrls: Timing Writ : 1 784984  2220000 
2220500: system.mem_ctrls: Timing Writ : 1 784976  2220500 
2221000: system.mem_ctrls: Timing Read : 0 122272  2221000 
2221500: system.mem_ctrls: Timing Read : 0 122272  2221500 
2223000: system.mem_ctrls: Timing Read : 0 122256  2223000 
2224000: system.mem_ctrls: Timing Read : 0 122256  2224000 
2224500: system.mem_ctrls: Timing Read : 0 122264  2224500 
2225500: system.mem_ctrls: Timing Read : 0 122264  2225500 
2226000: system.mem_ctrls: Timing Read : 0 122264  2226000 
2226000: system.mem_ctrls: Timing Writ : 1 785000  2226000 
2226500: system.mem_ctrls: Timing Writ : 1 784992  2226500 
2227000: system.mem_ctrls: Timing Read : 0 122272  2227000 
2227500: system.mem_ctrls: Timing Read : 0 122272  2227500 
2229000: system.mem_ctrls: Timing Read : 0 122256  2229000 
2230000: system.mem_ctrls: Timing Read : 0 122256  2230000 
2230500: system.mem_ctrls: Timing Read : 0 122264  2230500 
2231500: system.mem_ctrls: Timing Read : 0 122264  2231500 
2232000: system.mem_ctrls: Timing Read : 0 122264  2232000 
2232000: system.mem_ctrls: Timing Writ : 1 785016  2232000 
2232500: system.mem_ctrls: Timing Writ : 1 785008  2232500 
2233000: system.mem_ctrls: Timing Read : 0 122272  2233000 
2233500: system.mem_ctrls: Timing Read : 0 122272  2233500 
2235000: system.mem_ctrls: Timing Read : 0 122256  2235000 
2236000: system.mem_ctrls: Timing Read : 0 122256  2236000 
2236500: system.mem_ctrls: Timing Read : 0 122264  2236500 
2237500: system.mem_ctrls: Timing Read : 0 122264  2237500 
2238000: system.mem_ctrls: Timing Read : 0 122264  2238000 
2238000: system.mem_ctrls: Timing Writ : 1 785032  2238000 
2238500: system.mem_ctrls: Timing Writ : 1 785024  2238500 
2239000: system.mem_ctrls: Timing Read : 0 122272  2239000 
2239500: system.mem_ctrls: Timing Read : 0 122272  2239500 
2241000: system.mem_ctrls: Timing Read : 0 122256  2241000 
2242000: system.mem_ctrls: Timing Read : 0 122256  2242000 
2242500: system.mem_ctrls: Timing Read : 0 122264  2242500 
2243500: system.mem_ctrls: Timing Read : 0 122264  2243500 
2244000: system.mem_ctrls: Timing Read : 0 122264  2244000 
2244000: system.mem_ctrls: Timing Writ : 1 785048  2244000 
2244500: system.mem_ctrls: Timing Writ : 1 785040  2244500 
2245000: system.mem_ctrls: Timing Read : 0 122272  2245000 
2245500: system.mem_ctrls: Timing Read : 0 122272  2245500 
2247000: system.mem_ctrls: Timing Read : 0 122256  2247000 
2248000: system.mem_ctrls: Timing Read : 0 122256  2248000 
2248500: system.mem_ctrls: Timing Read : 0 122264  2248500 
2249500: system.mem_ctrls: Timing Read : 0 122264  2249500 
2250000: system.mem_ctrls: Timing Read : 0 122264  2250000 
2250000: system.mem_ctrls: Timing Writ : 1 785064  2250000 
2250500: system.mem_ctrls: Timing Writ : 1 785056  2250500 
2251000: system.mem_ctrls: Timing Read : 0 122272  2251000 
2251500: system.mem_ctrls: Timing Read : 0 122272  2251500 
2253000: system.mem_ctrls: Timing Read : 0 122256  2253000 
2254000: system.mem_ctrls: Timing Read : 0 122256  2254000 
2254500: system.mem_ctrls: Timing Read : 0 122264  2254500 
2255500: system.mem_ctrls: Timing Read : 0 122264  2255500 
2256000: system.mem_ctrls: Timing Read : 0 122264  2256000 
2256000: system.mem_ctrls: Timing Writ : 1 785080  2256000 
2256500: system.mem_ctrls: Timing Writ : 1 785072  2256500 
2257000: system.mem_ctrls: Timing Read : 0 122272  2257000 
2257500: system.mem_ctrls: Timing Read : 0 122272  2257500 
2259000: system.mem_ctrls: Timing Read : 0 122256  2259000 
2260000: system.mem_ctrls: Timing Read : 0 122256  2260000 
2260500: system.mem_ctrls: Timing Read : 0 122264  2260500 
2261500: system.mem_ctrls: Timing Read : 0 122264  2261500 
2262000: system.mem_ctrls: Timing Read : 0 122264  2262000 
2262000: system.mem_ctrls: Timing Writ : 1 785096  2262000 
2262500: system.mem_ctrls: Timing Writ : 1 785088  2262500 
2263000: system.mem_ctrls: Timing Read : 0 122272  2263000 
2263500: system.mem_ctrls: Timing Read : 0 122272  2263500 
2265000: system.mem_ctrls: Timing Read : 0 122256  2265000 
2266000: system.mem_ctrls: Timing Read : 0 122256  2266000 
2266500: system.mem_ctrls: Timing Read : 0 122264  2266500 
2267500: system.mem_ctrls: Timing Read : 0 122264  2267500 
2268000: system.mem_ctrls: Timing Read : 0 122264  2268000 
2268000: system.mem_ctrls: Timing Writ : 1 785112  2268000 
2268500: system.mem_ctrls: Timing Writ : 1 785104  2268500 
2269000: system.mem_ctrls: Timing Read : 0 122272  2269000 
2269500: system.mem_ctrls: Timing Read : 0 122272  2269500 
2271000: system.mem_ctrls: Timing Read : 0 122256  2271000 
2272000: system.mem_ctrls: Timing Read : 0 122256  2272000 
2272500: system.mem_ctrls: Timing Read : 0 122264  2272500 
2273500: system.mem_ctrls: Timing Read : 0 122264  2273500 
2274000: system.mem_ctrls: Timing Read : 0 122264  2274000 
2274000: system.mem_ctrls: Timing Writ : 1 785128  2274000 
2274500: system.mem_ctrls: Timing Writ : 1 785120  2274500 
2275000: system.mem_ctrls: Timing Read : 0 122272  2275000 
2275500: system.mem_ctrls: Timing Read : 0 122272  2275500 
2277000: system.mem_ctrls: Timing Read : 0 122256  2277000 
2278000: system.mem_ctrls: Timing Read : 0 122256  2278000 
2278500: system.mem_ctrls: Timing Read : 0 122264  2278500 
2279500: system.mem_ctrls: Timing Read : 0 122264  2279500 
2280000: system.mem_ctrls: Timing Read : 0 122264  2280000 
2280000: system.mem_ctrls: Timing Writ : 1 785144  2280000 
2280500: system.mem_ctrls: Timing Writ : 1 785136  2280500 
2281000: system.mem_ctrls: Timing Read : 0 122272  2281000 
2281500: system.mem_ctrls: Timing Read : 0 122272  2281500 
2283000: system.mem_ctrls: Timing Read : 0 122256  2283000 
2284000: system.mem_ctrls: Timing Read : 0 122256  2284000 
2284500: system.mem_ctrls: Timing Read : 0 122264  2284500 
2285500: system.mem_ctrls: Timing Read : 0 122264  2285500 
2286000: system.mem_ctrls: Timing Read : 0 122264  2286000 
2286000: system.mem_ctrls: Timing Writ : 1 785160  2286000 
2286500: system.mem_ctrls: Timing Writ : 1 785152  2286500 
2287000: system.mem_ctrls: Timing Read : 0 122272  2287000 
2287500: system.mem_ctrls: Timing Read : 0 122272  2287500 
2289000: system.mem_ctrls: Timing Read : 0 122256  2289000 
2290000: system.mem_ctrls: Timing Read : 0 122256  2290000 
2290500: system.mem_ctrls: Timing Read : 0 122264  2290500 
2291500: system.mem_ctrls: Timing Read : 0 122264  2291500 
2292000: system.mem_ctrls: Timing Read : 0 122264  2292000 
2292000: system.mem_ctrls: Timing Writ : 1 785176  2292000 
2292500: system.mem_ctrls: Timing Writ : 1 785168  2292500 
2293000: system.mem_ctrls: Timing Read : 0 122272  2293000 
2293500: system.mem_ctrls: Timing Read : 0 122272  2293500 
2295000: system.mem_ctrls: Timing Read : 0 122256  2295000 
2296000: system.mem_ctrls: Timing Read : 0 122256  2296000 
2296500: system.mem_ctrls: Timing Read : 0 122264  2296500 
2297500: system.mem_ctrls: Timing Read : 0 122264  2297500 
2298000: system.mem_ctrls: Timing Read : 0 122264  2298000 
2298000: system.mem_ctrls: Timing Writ : 1 785192  2298000 
2298500: system.mem_ctrls: Timing Writ : 1 785184  2298500 
2299000: system.mem_ctrls: Timing Read : 0 122272  2299000 
2299500: system.mem_ctrls: Timing Read : 0 122272  2299500 
2301000: system.mem_ctrls: Timing Read : 0 122256  2301000 
2302000: system.mem_ctrls: Timing Read : 0 122256  2302000 
2302500: system.mem_ctrls: Timing Read : 0 122264  2302500 
2303500: system.mem_ctrls: Timing Read : 0 122264  2303500 
2304000: system.mem_ctrls: Timing Read : 0 122264  2304000 
2304000: system.mem_ctrls: Timing Writ : 1 785208  2304000 
2304500: system.mem_ctrls: Timing Writ : 1 785200  2304500 
2305000: system.mem_ctrls: Timing Read : 0 122272  2305000 
2305500: system.mem_ctrls: Timing Read : 0 122272  2305500 
2307000: system.mem_ctrls: Timing Read : 0 122256  2307000 
2308000: system.mem_ctrls: Timing Read : 0 122256  2308000 
2308500: system.mem_ctrls: Timing Read : 0 122264  2308500 
2309500: system.mem_ctrls: Timing Read : 0 122264  2309500 
2310000: system.mem_ctrls: Timing Read : 0 122264  2310000 
2310000: system.mem_ctrls: Timing Writ : 1 785224  2310000 
2310500: system.mem_ctrls: Timing Writ : 1 785216  2310500 
2311000: system.mem_ctrls: Timing Read : 0 122272  2311000 
2311500: system.mem_ctrls: Timing Read : 0 122272  2311500 
2313000: system.mem_ctrls: Timing Read : 0 122256  2313000 
2314000: system.mem_ctrls: Timing Read : 0 122256  2314000 
2314500: system.mem_ctrls: Timing Read : 0 122264  2314500 
2315500: system.mem_ctrls: Timing Read : 0 122264  2315500 
2316000: system.mem_ctrls: Timing Read : 0 122264  2316000 
2316000: system.mem_ctrls: Timing Writ : 1 785240  2316000 
2316500: system.mem_ctrls: Timing Writ : 1 785232  2316500 
2317000: system.mem_ctrls: Timing Read : 0 122272  2317000 
2317500: system.mem_ctrls: Timing Read : 0 122272  2317500 
2319000: system.mem_ctrls: Timing Read : 0 122256  2319000 
2320000: system.mem_ctrls: Timing Read : 0 122256  2320000 
2320500: system.mem_ctrls: Timing Read : 0 122264  2320500 
2321500: system.mem_ctrls: Timing Read : 0 122264  2321500 
2322000: system.mem_ctrls: Timing Read : 0 122264  2322000 
2322000: system.mem_ctrls: Timing Writ : 1 785256  2322000 
2322500: system.mem_ctrls: Timing Writ : 1 785248  2322500 
2323000: system.mem_ctrls: Timing Read : 0 122272  2323000 
2323500: system.mem_ctrls: Timing Read : 0 122272  2323500 
2325000: system.mem_ctrls: Timing Read : 0 122256  2325000 
2326000: system.mem_ctrls: Timing Read : 0 122256  2326000 
2326500: system.mem_ctrls: Timing Read : 0 122264  2326500 
2327500: system.mem_ctrls: Timing Read : 0 122264  2327500 
2328000: system.mem_ctrls: Timing Read : 0 122264  2328000 
2328000: system.mem_ctrls: Timing Writ : 1 785272  2328000 
2328500: system.mem_ctrls: Timing Writ : 1 785264  2328500 
2329000: system.mem_ctrls: Timing Read : 0 122272  2329000 
2329500: system.mem_ctrls: Timing Read : 0 122272  2329500 
2331000: system.mem_ctrls: Timing Read : 0 122256  2331000 
2332000: system.mem_ctrls: Timing Read : 0 122256  2332000 
2332500: system.mem_ctrls: Timing Read : 0 122264  2332500 
2333500: system.mem_ctrls: Timing Read : 0 122264  2333500 
2334000: system.mem_ctrls: Timing Read : 0 122264  2334000 
2334000: system.mem_ctrls: Timing Writ : 1 785288  2334000 
2334500: system.mem_ctrls: Timing Writ : 1 785280  2334500 
2335000: system.mem_ctrls: Timing Read : 0 122272  2335000 
2335500: system.mem_ctrls: Timing Read : 0 122272  2335500 
2337000: system.mem_ctrls: Timing Read : 0 122256  2337000 
2338000: system.mem_ctrls: Timing Read : 0 122256  2338000 
2338500: system.mem_ctrls: Timing Read : 0 122264  2338500 
2339500: system.mem_ctrls: Timing Read : 0 122264  2339500 
2340000: system.mem_ctrls: Timing Read : 0 122264  2340000 
2340000: system.mem_ctrls: Timing Writ : 1 785304  2340000 
2340500: system.mem_ctrls: Timing Writ : 1 785296  2340500 
2341000: system.mem_ctrls: Timing Read : 0 122272  2341000 
2341500: system.mem_ctrls: Timing Read : 0 122272  2341500 
2343000: system.mem_ctrls: Timing Read : 0 122256  2343000 
2344000: system.mem_ctrls: Timing Read : 0 122256  2344000 
2344500: system.mem_ctrls: Timing Read : 0 122264  2344500 
2345500: system.mem_ctrls: Timing Read : 0 122264  2345500 
2346000: system.mem_ctrls: Timing Read : 0 122264  2346000 
2346000: system.mem_ctrls: Timing Writ : 1 785320  2346000 
2346500: system.mem_ctrls: Timing Writ : 1 785312  2346500 
2347000: system.mem_ctrls: Timing Read : 0 122272  2347000 
2347500: system.mem_ctrls: Timing Read : 0 122272  2347500 
2349000: system.mem_ctrls: Timing Read : 0 122256  2349000 
2350000: system.mem_ctrls: Timing Read : 0 122256  2350000 
2350500: system.mem_ctrls: Timing Read : 0 122264  2350500 
2351500: system.mem_ctrls: Timing Read : 0 122264  2351500 
2352000: system.mem_ctrls: Timing Read : 0 122264  2352000 
2352000: system.mem_ctrls: Timing Writ : 1 785336  2352000 
2352500: system.mem_ctrls: Timing Writ : 1 785328  2352500 
2353000: system.mem_ctrls: Timing Read : 0 122272  2353000 
2353500: system.mem_ctrls: Timing Read : 0 122272  2353500 
2355000: system.mem_ctrls: Timing Read : 0 122256  2355000 
2356000: system.mem_ctrls: Timing Read : 0 122256  2356000 
2356500: system.mem_ctrls: Timing Read : 0 122264  2356500 
2357500: system.mem_ctrls: Timing Read : 0 122264  2357500 
2358000: system.mem_ctrls: Timing Read : 0 122264  2358000 
2358000: system.mem_ctrls: Timing Writ : 1 785352  2358000 
2358500: system.mem_ctrls: Timing Writ : 1 785344  2358500 
2359000: system.mem_ctrls: Timing Read : 0 122272  2359000 
2359500: system.mem_ctrls: Timing Read : 0 122272  2359500 
2361000: system.mem_ctrls: Timing Read : 0 122256  2361000 
2362000: system.mem_ctrls: Timing Read : 0 122256  2362000 
2362500: system.mem_ctrls: Timing Read : 0 122264  2362500 
2363500: system.mem_ctrls: Timing Read : 0 122264  2363500 
2364000: system.mem_ctrls: Timing Read : 0 122264  2364000 
2364000: system.mem_ctrls: Timing Writ : 1 785368  2364000 
2364500: system.mem_ctrls: Timing Writ : 1 785360  2364500 
2365000: system.mem_ctrls: Timing Read : 0 122272  2365000 
2365500: system.mem_ctrls: Timing Read : 0 122272  2365500 
2367000: system.mem_ctrls: Timing Read : 0 122256  2367000 
2368000: system.mem_ctrls: Timing Read : 0 122256  2368000 
2368500: system.mem_ctrls: Timing Read : 0 122264  2368500 
2369500: system.mem_ctrls: Timing Read : 0 122264  2369500 
2370000: system.mem_ctrls: Timing Read : 0 122264  2370000 
2370000: system.mem_ctrls: Timing Writ : 1 785384  2370000 
2370500: system.mem_ctrls: Timing Writ : 1 785376  2370500 
2371000: system.mem_ctrls: Timing Read : 0 122272  2371000 
2371500: system.mem_ctrls: Timing Read : 0 122272  2371500 
2373000: system.mem_ctrls: Timing Read : 0 122256  2373000 
2374000: system.mem_ctrls: Timing Read : 0 122256  2374000 
2374500: system.mem_ctrls: Timing Read : 0 122264  2374500 
2375500: system.mem_ctrls: Timing Read : 0 122264  2375500 
2376000: system.mem_ctrls: Timing Read : 0 122264  2376000 
2376000: system.mem_ctrls: Timing Writ : 1 785400  2376000 
2376500: system.mem_ctrls: Timing Writ : 1 785392  2376500 
2377000: system.mem_ctrls: Timing Read : 0 122272  2377000 
2377500: system.mem_ctrls: Timing Read : 0 122272  2377500 
2379000: system.mem_ctrls: Timing Read : 0 122256  2379000 
2380000: system.mem_ctrls: Timing Read : 0 122256  2380000 
2380500: system.mem_ctrls: Timing Read : 0 122264  2380500 
2381500: system.mem_ctrls: Timing Read : 0 122264  2381500 
2382000: system.mem_ctrls: Timing Read : 0 122264  2382000 
2382000: system.mem_ctrls: Timing Writ : 1 785416  2382000 
2382500: system.mem_ctrls: Timing Writ : 1 785408  2382500 
2383000: system.mem_ctrls: Timing Read : 0 122272  2383000 
2383500: system.mem_ctrls: Timing Read : 0 122272  2383500 
2385000: system.mem_ctrls: Timing Read : 0 122256  2385000 
2386000: system.mem_ctrls: Timing Read : 0 122256  2386000 
2386500: system.mem_ctrls: Timing Read : 0 122264  2386500 
2387500: system.mem_ctrls: Timing Read : 0 122264  2387500 
2388000: system.mem_ctrls: Timing Read : 0 122264  2388000 
2388000: system.mem_ctrls: Timing Writ : 1 785432  2388000 
2388500: system.mem_ctrls: Timing Writ : 1 785424  2388500 
2389000: system.mem_ctrls: Timing Read : 0 122272  2389000 
2389500: system.mem_ctrls: Timing Read : 0 122272  2389500 
2391000: system.mem_ctrls: Timing Read : 0 122256  2391000 
2392000: system.mem_ctrls: Timing Read : 0 122256  2392000 
2392500: system.mem_ctrls: Timing Read : 0 122264  2392500 
2393500: system.mem_ctrls: Timing Read : 0 122264  2393500 
2394000: system.mem_ctrls: Timing Read : 0 122264  2394000 
2394000: system.mem_ctrls: Timing Writ : 1 785448  2394000 
2394500: system.mem_ctrls: Timing Writ : 1 785440  2394500 
2395000: system.mem_ctrls: Timing Read : 0 122272  2395000 
2395500: system.mem_ctrls: Timing Read : 0 122272  2395500 
2397000: system.mem_ctrls: Timing Read : 0 122256  2397000 
2398000: system.mem_ctrls: Timing Read : 0 122256  2398000 
2398500: system.mem_ctrls: Timing Read : 0 122264  2398500 
2399500: system.mem_ctrls: Timing Read : 0 122264  2399500 
2400000: system.mem_ctrls: Timing Read : 0 122264  2400000 
2400000: system.mem_ctrls: Timing Writ : 1 785464  2400000 
2400500: system.mem_ctrls: Timing Writ : 1 785456  2400500 
2401000: system.mem_ctrls: Timing Read : 0 122272  2401000 
2401500: system.mem_ctrls: Timing Read : 0 122272  2401500 
2403000: system.mem_ctrls: Timing Read : 0 122256  2403000 
2404000: system.mem_ctrls: Timing Read : 0 122256  2404000 
2404500: system.mem_ctrls: Timing Read : 0 122264  2404500 
2405500: system.mem_ctrls: Timing Read : 0 122264  2405500 
2406000: system.mem_ctrls: Timing Read : 0 122264  2406000 
2406000: system.mem_ctrls: Timing Writ : 1 785480  2406000 
2406500: system.mem_ctrls: Timing Writ : 1 785472  2406500 
2407000: system.mem_ctrls: Timing Read : 0 122272  2407000 
2407500: system.mem_ctrls: Timing Read : 0 122272  2407500 
2409000: system.mem_ctrls: Timing Read : 0 122256  2409000 
2410000: system.mem_ctrls: Timing Read : 0 122256  2410000 
2410500: system.mem_ctrls: Timing Read : 0 122264  2410500 
2411500: system.mem_ctrls: Timing Read : 0 122264  2411500 
2412000: system.mem_ctrls: Timing Read : 0 122264  2412000 
2412000: system.mem_ctrls: Timing Writ : 1 785496  2412000 
2412500: system.mem_ctrls: Timing Writ : 1 785488  2412500 
2413000: system.mem_ctrls: Timing Read : 0 122272  2413000 
2413500: system.mem_ctrls: Timing Read : 0 122272  2413500 
2415000: system.mem_ctrls: Timing Read : 0 122256  2415000 
2416000: system.mem_ctrls: Timing Read : 0 122256  2416000 
2416500: system.mem_ctrls: Timing Read : 0 122264  2416500 
2417500: system.mem_ctrls: Timing Read : 0 122264  2417500 
2418000: system.mem_ctrls: Timing Read : 0 122264  2418000 
2418000: system.mem_ctrls: Timing Writ : 1 785512  2418000 
2418500: system.mem_ctrls: Timing Writ : 1 785504  2418500 
2419000: system.mem_ctrls: Timing Read : 0 122272  2419000 
2419500: system.mem_ctrls: Timing Read : 0 122272  2419500 
2421000: system.mem_ctrls: Timing Read : 0 122256  2421000 
2422000: system.mem_ctrls: Timing Read : 0 122256  2422000 
2422500: system.mem_ctrls: Timing Read : 0 122264  2422500 
2423500: system.mem_ctrls: Timing Read : 0 122264  2423500 
2424000: system.mem_ctrls: Timing Read : 0 122264  2424000 
2424000: system.mem_ctrls: Timing Writ : 1 785528  2424000 
2424500: system.mem_ctrls: Timing Writ : 1 785520  2424500 
2425000: system.mem_ctrls: Timing Read : 0 122272  2425000 
2425500: system.mem_ctrls: Timing Read : 0 122272  2425500 
2427000: system.mem_ctrls: Timing Read : 0 122256  2427000 
2428000: system.mem_ctrls: Timing Read : 0 122256  2428000 
2428500: system.mem_ctrls: Timing Read : 0 122264  2428500 
2429500: system.mem_ctrls: Timing Read : 0 122264  2429500 
2430000: system.mem_ctrls: Timing Read : 0 122264  2430000 
2430000: system.mem_ctrls: Timing Writ : 1 785544  2430000 
2430500: system.mem_ctrls: Timing Writ : 1 785536  2430500 
2431000: system.mem_ctrls: Timing Read : 0 122272  2431000 
2431500: system.mem_ctrls: Timing Read : 0 122272  2431500 
2433000: system.mem_ctrls: Timing Read : 0 122256  2433000 
2434000: system.mem_ctrls: Timing Read : 0 122256  2434000 
2434500: system.mem_ctrls: Timing Read : 0 122264  2434500 
2435500: system.mem_ctrls: Timing Read : 0 122264  2435500 
2436000: system.mem_ctrls: Timing Read : 0 122264  2436000 
2436000: system.mem_ctrls: Timing Writ : 1 785560  2436000 
2436500: system.mem_ctrls: Timing Writ : 1 785552  2436500 
2437000: system.mem_ctrls: Timing Read : 0 122272  2437000 
2437500: system.mem_ctrls: Timing Read : 0 122272  2437500 
2439000: system.mem_ctrls: Timing Read : 0 122256  2439000 
2440000: system.mem_ctrls: Timing Read : 0 122256  2440000 
2440500: system.mem_ctrls: Timing Read : 0 122264  2440500 
2441500: system.mem_ctrls: Timing Read : 0 122264  2441500 
2442000: system.mem_ctrls: Timing Read : 0 122264  2442000 
2442000: system.mem_ctrls: Timing Writ : 1 785576  2442000 
2442500: system.mem_ctrls: Timing Writ : 1 785568  2442500 
2443000: system.mem_ctrls: Timing Read : 0 122272  2443000 
2443500: system.mem_ctrls: Timing Read : 0 122272  2443500 
2445000: system.mem_ctrls: Timing Read : 0 122256  2445000 
2446000: system.mem_ctrls: Timing Read : 0 122256  2446000 
2446500: system.mem_ctrls: Timing Read : 0 122264  2446500 
2447500: system.mem_ctrls: Timing Read : 0 122264  2447500 
2448000: system.mem_ctrls: Timing Read : 0 122264  2448000 
2448000: system.mem_ctrls: Timing Writ : 1 785592  2448000 
2448500: system.mem_ctrls: Timing Writ : 1 785584  2448500 
2449000: system.mem_ctrls: Timing Read : 0 122272  2449000 
2449500: system.mem_ctrls: Timing Read : 0 122272  2449500 
2451000: system.mem_ctrls: Timing Read : 0 122256  2451000 
2452000: system.mem_ctrls: Timing Read : 0 122256  2452000 
2452500: system.mem_ctrls: Timing Read : 0 122264  2452500 
2453500: system.mem_ctrls: Timing Read : 0 122264  2453500 
2454000: system.mem_ctrls: Timing Read : 0 122264  2454000 
2454000: system.mem_ctrls: Timing Writ : 1 785608  2454000 
2454500: system.mem_ctrls: Timing Writ : 1 785600  2454500 
2455000: system.mem_ctrls: Timing Read : 0 122272  2455000 
2455500: system.mem_ctrls: Timing Read : 0 122272  2455500 
2457000: system.mem_ctrls: Timing Read : 0 122256  2457000 
2458000: system.mem_ctrls: Timing Read : 0 122256  2458000 
2458500: system.mem_ctrls: Timing Read : 0 122264  2458500 
2459500: system.mem_ctrls: Timing Read : 0 122264  2459500 
2460000: system.mem_ctrls: Timing Read : 0 122264  2460000 
2460000: system.mem_ctrls: Timing Writ : 1 785624  2460000 
2460500: system.mem_ctrls: Timing Writ : 1 785616  2460500 
2461000: system.mem_ctrls: Timing Read : 0 122272  2461000 
2461500: system.mem_ctrls: Timing Read : 0 122272  2461500 
2463000: system.mem_ctrls: Timing Read : 0 122256  2463000 
2464000: system.mem_ctrls: Timing Read : 0 122256  2464000 
2464500: system.mem_ctrls: Timing Read : 0 122264  2464500 
2465500: system.mem_ctrls: Timing Read : 0 122264  2465500 
2466000: system.mem_ctrls: Timing Read : 0 122264  2466000 
2466000: system.mem_ctrls: Timing Writ : 1 785640  2466000 
2466500: system.mem_ctrls: Timing Writ : 1 785632  2466500 
2467000: system.mem_ctrls: Timing Read : 0 122272  2467000 
2467500: system.mem_ctrls: Timing Read : 0 122272  2467500 
2469000: system.mem_ctrls: Timing Read : 0 122256  2469000 
2470000: system.mem_ctrls: Timing Read : 0 122256  2470000 
2470500: system.mem_ctrls: Timing Read : 0 122264  2470500 
2471500: system.mem_ctrls: Timing Read : 0 122264  2471500 
2472000: system.mem_ctrls: Timing Read : 0 122264  2472000 
2472000: system.mem_ctrls: Timing Writ : 1 785656  2472000 
2472500: system.mem_ctrls: Timing Writ : 1 785648  2472500 
2473000: system.mem_ctrls: Timing Read : 0 122272  2473000 
2473500: system.mem_ctrls: Timing Read : 0 122272  2473500 
2475000: system.mem_ctrls: Timing Read : 0 122256  2475000 
2476000: system.mem_ctrls: Timing Read : 0 122256  2476000 
2476500: system.mem_ctrls: Timing Read : 0 122264  2476500 
2477500: system.mem_ctrls: Timing Read : 0 122264  2477500 
2478000: system.mem_ctrls: Timing Read : 0 122264  2478000 
2478000: system.mem_ctrls: Timing Writ : 1 785672  2478000 
2478500: system.mem_ctrls: Timing Writ : 1 785664  2478500 
2479000: system.mem_ctrls: Timing Read : 0 122272  2479000 
2479500: system.mem_ctrls: Timing Read : 0 122272  2479500 
2481000: system.mem_ctrls: Timing Read : 0 122256  2481000 
2482000: system.mem_ctrls: Timing Read : 0 122256  2482000 
2482500: system.mem_ctrls: Timing Read : 0 122264  2482500 
2483500: system.mem_ctrls: Timing Read : 0 122264  2483500 
2484000: system.mem_ctrls: Timing Read : 0 122264  2484000 
2484000: system.mem_ctrls: Timing Writ : 1 785688  2484000 
2484500: system.mem_ctrls: Timing Writ : 1 785680  2484500 
2485000: system.mem_ctrls: Timing Read : 0 122272  2485000 
2485500: system.mem_ctrls: Timing Read : 0 122272  2485500 
2487000: system.mem_ctrls: Timing Read : 0 122256  2487000 
2488000: system.mem_ctrls: Timing Read : 0 122256  2488000 
2488500: system.mem_ctrls: Timing Read : 0 122264  2488500 
2489500: system.mem_ctrls: Timing Read : 0 122264  2489500 
2490000: system.mem_ctrls: Timing Read : 0 122264  2490000 
2490000: system.mem_ctrls: Timing Writ : 1 785704  2490000 
2490500: system.mem_ctrls: Timing Writ : 1 785696  2490500 
2491000: system.mem_ctrls: Timing Read : 0 122272  2491000 
2491500: system.mem_ctrls: Timing Read : 0 122272  2491500 
2493000: system.mem_ctrls: Timing Read : 0 122256  2493000 
2494000: system.mem_ctrls: Timing Read : 0 122256  2494000 
2494500: system.mem_ctrls: Timing Read : 0 122264  2494500 
2495500: system.mem_ctrls: Timing Read : 0 122264  2495500 
2496000: system.mem_ctrls: Timing Read : 0 122264  2496000 
2496000: system.mem_ctrls: Timing Writ : 1 785720  2496000 
2496500: system.mem_ctrls: Timing Writ : 1 785712  2496500 
2497000: system.mem_ctrls: Timing Read : 0 122272  2497000 
2497500: system.mem_ctrls: Timing Read : 0 122272  2497500 
2499000: system.mem_ctrls: Timing Read : 0 122256  2499000 
2500000: system.mem_ctrls: Timing Read : 0 122256  2500000 
2500500: system.mem_ctrls: Timing Read : 0 122264  2500500 
2501500: system.mem_ctrls: Timing Read : 0 122264  2501500 
2502000: system.mem_ctrls: Timing Read : 0 122264  2502000 
2502000: system.mem_ctrls: Timing Writ : 1 785736  2502000 
2502500: system.mem_ctrls: Timing Writ : 1 785728  2502500 
2503000: system.mem_ctrls: Timing Read : 0 122272  2503000 
2503500: system.mem_ctrls: Timing Read : 0 122272  2503500 
2505000: system.mem_ctrls: Timing Read : 0 122256  2505000 
2506000: system.mem_ctrls: Timing Read : 0 122256  2506000 
2506500: system.mem_ctrls: Timing Read : 0 122264  2506500 
2507500: system.mem_ctrls: Timing Read : 0 122264  2507500 
2508000: system.mem_ctrls: Timing Read : 0 122264  2508000 
2508000: system.mem_ctrls: Timing Writ : 1 785752  2508000 
2508500: system.mem_ctrls: Timing Writ : 1 785744  2508500 
2509000: system.mem_ctrls: Timing Read : 0 122272  2509000 
2509500: system.mem_ctrls: Timing Read : 0 122272  2509500 
2511000: system.mem_ctrls: Timing Read : 0 122256  2511000 
2512000: system.mem_ctrls: Timing Read : 0 122256  2512000 
2512500: system.mem_ctrls: Timing Read : 0 122264  2512500 
2513500: system.mem_ctrls: Timing Read : 0 122264  2513500 
2514000: system.mem_ctrls: Timing Read : 0 122264  2514000 
2514000: system.mem_ctrls: Timing Writ : 1 785768  2514000 
2514500: system.mem_ctrls: Timing Writ : 1 785760  2514500 
2515000: system.mem_ctrls: Timing Read : 0 122272  2515000 
2515500: system.mem_ctrls: Timing Read : 0 122272  2515500 
2517000: system.mem_ctrls: Timing Read : 0 122256  2517000 
2518000: system.mem_ctrls: Timing Read : 0 122256  2518000 
2518500: system.mem_ctrls: Timing Read : 0 122264  2518500 
2519500: system.mem_ctrls: Timing Read : 0 122264  2519500 
2520000: system.mem_ctrls: Timing Read : 0 122264  2520000 
2520000: system.mem_ctrls: Timing Writ : 1 785784  2520000 
2520500: system.mem_ctrls: Timing Writ : 1 785776  2520500 
2521000: system.mem_ctrls: Timing Read : 0 122272  2521000 
2521500: system.mem_ctrls: Timing Read : 0 122272  2521500 
2523000: system.mem_ctrls: Timing Read : 0 122256  2523000 
2524000: system.mem_ctrls: Timing Read : 0 122256  2524000 
2524500: system.mem_ctrls: Timing Read : 0 122264  2524500 
2525500: system.mem_ctrls: Timing Read : 0 122264  2525500 
2526000: system.mem_ctrls: Timing Read : 0 122264  2526000 
2526000: system.mem_ctrls: Timing Writ : 1 785800  2526000 
2526500: system.mem_ctrls: Timing Writ : 1 785792  2526500 
2527000: system.mem_ctrls: Timing Read : 0 122272  2527000 
2527500: system.mem_ctrls: Timing Read : 0 122272  2527500 
2529000: system.mem_ctrls: Timing Read : 0 122256  2529000 
2530000: system.mem_ctrls: Timing Read : 0 122256  2530000 
2530500: system.mem_ctrls: Timing Read : 0 122264  2530500 
2531500: system.mem_ctrls: Timing Read : 0 122264  2531500 
2532000: system.mem_ctrls: Timing Read : 0 122264  2532000 
2532000: system.mem_ctrls: Timing Writ : 1 785816  2532000 
2532500: system.mem_ctrls: Timing Writ : 1 785808  2532500 
2533000: system.mem_ctrls: Timing Read : 0 122272  2533000 
2533500: system.mem_ctrls: Timing Read : 0 122272  2533500 
2535000: system.mem_ctrls: Timing Read : 0 122256  2535000 
2536000: system.mem_ctrls: Timing Read : 0 122256  2536000 
2536500: system.mem_ctrls: Timing Read : 0 122264  2536500 
2537500: system.mem_ctrls: Timing Read : 0 122264  2537500 
2538000: system.mem_ctrls: Timing Read : 0 122264  2538000 
2538000: system.mem_ctrls: Timing Writ : 1 785832  2538000 
2538500: system.mem_ctrls: Timing Writ : 1 785824  2538500 
2539000: system.mem_ctrls: Timing Read : 0 122272  2539000 
2539500: system.mem_ctrls: Timing Read : 0 122272  2539500 
2541000: system.mem_ctrls: Timing Read : 0 122256  2541000 
2542000: system.mem_ctrls: Timing Read : 0 122256  2542000 
2542500: system.mem_ctrls: Timing Read : 0 122264  2542500 
2543500: system.mem_ctrls: Timing Read : 0 122264  2543500 
2544000: system.mem_ctrls: Timing Read : 0 122264  2544000 
2544000: system.mem_ctrls: Timing Writ : 1 785848  2544000 
2544500: system.mem_ctrls: Timing Writ : 1 785840  2544500 
2545000: system.mem_ctrls: Timing Read : 0 122272  2545000 
2545500: system.mem_ctrls: Timing Read : 0 122272  2545500 
2547000: system.mem_ctrls: Timing Read : 0 122256  2547000 
2548000: system.mem_ctrls: Timing Read : 0 122256  2548000 
2548500: system.mem_ctrls: Timing Read : 0 122264  2548500 
2549500: system.mem_ctrls: Timing Read : 0 122264  2549500 
2550000: system.mem_ctrls: Timing Read : 0 122264  2550000 
2550000: system.mem_ctrls: Timing Writ : 1 785864  2550000 
2550500: system.mem_ctrls: Timing Writ : 1 785856  2550500 
2551000: system.mem_ctrls: Timing Read : 0 122272  2551000 
2551500: system.mem_ctrls: Timing Read : 0 122272  2551500 
2553000: system.mem_ctrls: Timing Read : 0 122256  2553000 
2554000: system.mem_ctrls: Timing Read : 0 122256  2554000 
2554500: system.mem_ctrls: Timing Read : 0 122264  2554500 
2555500: system.mem_ctrls: Timing Read : 0 122264  2555500 
2556000: system.mem_ctrls: Timing Read : 0 122264  2556000 
2556000: system.mem_ctrls: Timing Writ : 1 785880  2556000 
2556500: system.mem_ctrls: Timing Writ : 1 785872  2556500 
2557000: system.mem_ctrls: Timing Read : 0 122272  2557000 
2557500: system.mem_ctrls: Timing Read : 0 122272  2557500 
2559000: system.mem_ctrls: Timing Read : 0 122256  2559000 
2560000: system.mem_ctrls: Timing Read : 0 122256  2560000 
2560500: system.mem_ctrls: Timing Read : 0 122264  2560500 
2561500: system.mem_ctrls: Timing Read : 0 122264  2561500 
2562000: system.mem_ctrls: Timing Read : 0 122264  2562000 
2562000: system.mem_ctrls: Timing Writ : 1 785896  2562000 
2562500: system.mem_ctrls: Timing Writ : 1 785888  2562500 
2563000: system.mem_ctrls: Timing Read : 0 122272  2563000 
2563500: system.mem_ctrls: Timing Read : 0 122272  2563500 
2565000: system.mem_ctrls: Timing Read : 0 122256  2565000 
2566000: system.mem_ctrls: Timing Read : 0 122256  2566000 
2566500: system.mem_ctrls: Timing Read : 0 122264  2566500 
2567500: system.mem_ctrls: Timing Read : 0 122264  2567500 
2568000: system.mem_ctrls: Timing Read : 0 122264  2568000 
2568000: system.mem_ctrls: Timing Writ : 1 785912  2568000 
2568500: system.mem_ctrls: Timing Writ : 1 785904  2568500 
2569000: system.mem_ctrls: Timing Read : 0 122272  2569000 
2569500: system.mem_ctrls: Timing Read : 0 122272  2569500 
2571000: system.mem_ctrls: Timing Read : 0 122256  2571000 
2572000: system.mem_ctrls: Timing Read : 0 122256  2572000 
2572500: system.mem_ctrls: Timing Read : 0 122264  2572500 
2573500: system.mem_ctrls: Timing Read : 0 122264  2573500 
2574000: system.mem_ctrls: Timing Read : 0 122264  2574000 
2574000: system.mem_ctrls: Timing Writ : 1 785928  2574000 
2574500: system.mem_ctrls: Timing Writ : 1 785920  2574500 
2575000: system.mem_ctrls: Timing Read : 0 122272  2575000 
2575500: system.mem_ctrls: Timing Read : 0 122272  2575500 
2577000: system.mem_ctrls: Timing Read : 0 122256  2577000 
2578000: system.mem_ctrls: Timing Read : 0 122256  2578000 
2578500: system.mem_ctrls: Timing Read : 0 122264  2578500 
2579500: system.mem_ctrls: Timing Read : 0 122264  2579500 
2580000: system.mem_ctrls: Timing Read : 0 122264  2580000 
2580000: system.mem_ctrls: Timing Writ : 1 785944  2580000 
2580500: system.mem_ctrls: Timing Writ : 1 785936  2580500 
2581000: system.mem_ctrls: Timing Read : 0 122272  2581000 
2581500: system.mem_ctrls: Timing Read : 0 122272  2581500 
2583000: system.mem_ctrls: Timing Read : 0 122256  2583000 
2584000: system.mem_ctrls: Timing Read : 0 122256  2584000 
2584500: system.mem_ctrls: Timing Read : 0 122264  2584500 
2585500: system.mem_ctrls: Timing Read : 0 122264  2585500 
2586000: system.mem_ctrls: Timing Read : 0 122264  2586000 
2586000: system.mem_ctrls: Timing Writ : 1 785960  2586000 
2586500: system.mem_ctrls: Timing Writ : 1 785952  2586500 
2587000: system.mem_ctrls: Timing Read : 0 122272  2587000 
2587500: system.mem_ctrls: Timing Read : 0 122272  2587500 
2589000: system.mem_ctrls: Timing Read : 0 122256  2589000 
2590000: system.mem_ctrls: Timing Read : 0 122256  2590000 
2590500: system.mem_ctrls: Timing Read : 0 122264  2590500 
2591500: system.mem_ctrls: Timing Read : 0 122264  2591500 
2592000: system.mem_ctrls: Timing Read : 0 122264  2592000 
2592000: system.mem_ctrls: Timing Writ : 1 785976  2592000 
2592500: system.mem_ctrls: Timing Writ : 1 785968  2592500 
2593000: system.mem_ctrls: Timing Read : 0 122272  2593000 
2593500: system.mem_ctrls: Timing Read : 0 122272  2593500 
2595000: system.mem_ctrls: Timing Read : 0 122256  2595000 
2596000: system.mem_ctrls: Timing Read : 0 122256  2596000 
2596500: system.mem_ctrls: Timing Read : 0 122264  2596500 
2597500: system.mem_ctrls: Timing Read : 0 122264  2597500 
2598000: system.mem_ctrls: Timing Read : 0 122264  2598000 
2598000: system.mem_ctrls: Timing Writ : 1 785992  2598000 
2598500: system.mem_ctrls: Timing Writ : 1 785984  2598500 
2599000: system.mem_ctrls: Timing Read : 0 122272  2599000 
2599500: system.mem_ctrls: Timing Read : 0 122272  2599500 
2601000: system.mem_ctrls: Timing Read : 0 122256  2601000 
2602000: system.mem_ctrls: Timing Read : 0 122256  2602000 
2602500: system.mem_ctrls: Timing Read : 0 122264  2602500 
2603500: system.mem_ctrls: Timing Read : 0 122264  2603500 
2604000: system.mem_ctrls: Timing Read : 0 122264  2604000 
2604000: system.mem_ctrls: Timing Writ : 1 786008  2604000 
2604500: system.mem_ctrls: Timing Writ : 1 786000  2604500 
2605000: system.mem_ctrls: Timing Read : 0 122272  2605000 
2605500: system.mem_ctrls: Timing Read : 0 122272  2605500 
2607000: system.mem_ctrls: Timing Read : 0 122256  2607000 
2608000: system.mem_ctrls: Timing Read : 0 122256  2608000 
2608500: system.mem_ctrls: Timing Read : 0 122264  2608500 
2609500: system.mem_ctrls: Timing Read : 0 122264  2609500 
2610000: system.mem_ctrls: Timing Read : 0 122264  2610000 
2610000: system.mem_ctrls: Timing Writ : 1 786024  2610000 
2610500: system.mem_ctrls: Timing Writ : 1 786016  2610500 
2611000: system.mem_ctrls: Timing Read : 0 122272  2611000 
2611500: system.mem_ctrls: Timing Read : 0 122272  2611500 
2613000: system.mem_ctrls: Timing Read : 0 122256  2613000 
2614000: system.mem_ctrls: Timing Read : 0 122256  2614000 
2614500: system.mem_ctrls: Timing Read : 0 122264  2614500 
2615500: system.mem_ctrls: Timing Read : 0 122264  2615500 
2616000: system.mem_ctrls: Timing Read : 0 122264  2616000 
2616000: system.mem_ctrls: Timing Writ : 1 786040  2616000 
2616500: system.mem_ctrls: Timing Writ : 1 786032  2616500 
2617000: system.mem_ctrls: Timing Read : 0 122272  2617000 
2617500: system.mem_ctrls: Timing Read : 0 122272  2617500 
2619000: system.mem_ctrls: Timing Read : 0 122256  2619000 
2620000: system.mem_ctrls: Timing Read : 0 122256  2620000 
2620500: system.mem_ctrls: Timing Read : 0 122264  2620500 
2621500: system.mem_ctrls: Timing Read : 0 122264  2621500 
2622000: system.mem_ctrls: Timing Read : 0 122264  2622000 
2622000: system.mem_ctrls: Timing Writ : 1 786056  2622000 
2622500: system.mem_ctrls: Timing Writ : 1 786048  2622500 
2623000: system.mem_ctrls: Timing Read : 0 122272  2623000 
2623500: system.mem_ctrls: Timing Read : 0 122272  2623500 
2625000: system.mem_ctrls: Timing Read : 0 122256  2625000 
2626000: system.mem_ctrls: Timing Read : 0 122256  2626000 
2626500: system.mem_ctrls: Timing Read : 0 122264  2626500 
2627500: system.mem_ctrls: Timing Read : 0 122264  2627500 
2628000: system.mem_ctrls: Timing Read : 0 122264  2628000 
2628000: system.mem_ctrls: Timing Writ : 1 786072  2628000 
2628500: system.mem_ctrls: Timing Writ : 1 786064  2628500 
2629000: system.mem_ctrls: Timing Read : 0 122272  2629000 
2629500: system.mem_ctrls: Timing Read : 0 122272  2629500 
2631000: system.mem_ctrls: Timing Read : 0 122256  2631000 
2632000: system.mem_ctrls: Timing Read : 0 122256  2632000 
2632500: system.mem_ctrls: Timing Read : 0 122264  2632500 
2633500: system.mem_ctrls: Timing Read : 0 122264  2633500 
2634000: system.mem_ctrls: Timing Read : 0 122264  2634000 
2634000: system.mem_ctrls: Timing Writ : 1 786088  2634000 
2634500: system.mem_ctrls: Timing Writ : 1 786080  2634500 
2635000: system.mem_ctrls: Timing Read : 0 122272  2635000 
2635500: system.mem_ctrls: Timing Read : 0 122272  2635500 
2637000: system.mem_ctrls: Timing Read : 0 122256  2637000 
2638000: system.mem_ctrls: Timing Read : 0 122256  2638000 
2638500: system.mem_ctrls: Timing Read : 0 122264  2638500 
2639500: system.mem_ctrls: Timing Read : 0 122264  2639500 
2640000: system.mem_ctrls: Timing Read : 0 122264  2640000 
2640000: system.mem_ctrls: Timing Writ : 1 786104  2640000 
2640500: system.mem_ctrls: Timing Writ : 1 786096  2640500 
2641000: system.mem_ctrls: Timing Read : 0 122272  2641000 
2641500: system.mem_ctrls: Timing Read : 0 122272  2641500 
2643000: system.mem_ctrls: Timing Read : 0 122256  2643000 
2644000: system.mem_ctrls: Timing Read : 0 122256  2644000 
2644500: system.mem_ctrls: Timing Read : 0 122264  2644500 
2645500: system.mem_ctrls: Timing Read : 0 122264  2645500 
2646000: system.mem_ctrls: Timing Read : 0 122264  2646000 
2646000: system.mem_ctrls: Timing Writ : 1 786120  2646000 
2646500: system.mem_ctrls: Timing Writ : 1 786112  2646500 
2647000: system.mem_ctrls: Timing Read : 0 122272  2647000 
2647500: system.mem_ctrls: Timing Read : 0 122272  2647500 
2649000: system.mem_ctrls: Timing Read : 0 122256  2649000 
2650000: system.mem_ctrls: Timing Read : 0 122256  2650000 
2650500: system.mem_ctrls: Timing Read : 0 122264  2650500 
2651500: system.mem_ctrls: Timing Read : 0 122264  2651500 
2652000: system.mem_ctrls: Timing Read : 0 122264  2652000 
2652000: system.mem_ctrls: Timing Writ : 1 786136  2652000 
2652500: system.mem_ctrls: Timing Writ : 1 786128  2652500 
2653000: system.mem_ctrls: Timing Read : 0 122272  2653000 
2653500: system.mem_ctrls: Timing Read : 0 122272  2653500 
2655000: system.mem_ctrls: Timing Read : 0 122256  2655000 
2656000: system.mem_ctrls: Timing Read : 0 122256  2656000 
2656500: system.mem_ctrls: Timing Read : 0 122264  2656500 
2657500: system.mem_ctrls: Timing Read : 0 122264  2657500 
2658000: system.mem_ctrls: Timing Read : 0 122264  2658000 
2658000: system.mem_ctrls: Timing Writ : 1 786152  2658000 
2658500: system.mem_ctrls: Timing Writ : 1 786144  2658500 
2659000: system.mem_ctrls: Timing Read : 0 122272  2659000 
2659500: system.mem_ctrls: Timing Read : 0 122272  2659500 
2661000: system.mem_ctrls: Timing Read : 0 122256  2661000 
2662000: system.mem_ctrls: Timing Read : 0 122256  2662000 
2662500: system.mem_ctrls: Timing Read : 0 122264  2662500 
2663500: system.mem_ctrls: Timing Read : 0 122264  2663500 
2664000: system.mem_ctrls: Timing Read : 0 122264  2664000 
2664000: system.mem_ctrls: Timing Writ : 1 786168  2664000 
2664500: system.mem_ctrls: Timing Writ : 1 786160  2664500 
2665000: system.mem_ctrls: Timing Read : 0 122272  2665000 
2665500: system.mem_ctrls: Timing Read : 0 122272  2665500 
2667000: system.mem_ctrls: Timing Read : 0 122256  2667000 
2668000: system.mem_ctrls: Timing Read : 0 122256  2668000 
2668500: system.mem_ctrls: Timing Read : 0 122264  2668500 
2669500: system.mem_ctrls: Timing Read : 0 122264  2669500 
2670000: system.mem_ctrls: Timing Read : 0 122264  2670000 
2670000: system.mem_ctrls: Timing Writ : 1 786184  2670000 
2670500: system.mem_ctrls: Timing Writ : 1 786176  2670500 
2671000: system.mem_ctrls: Timing Read : 0 122272  2671000 
2671500: system.mem_ctrls: Timing Read : 0 122272  2671500 
2673000: system.mem_ctrls: Timing Read : 0 122256  2673000 
2674000: system.mem_ctrls: Timing Read : 0 122256  2674000 
2674500: system.mem_ctrls: Timing Read : 0 122264  2674500 
2675500: system.mem_ctrls: Timing Read : 0 122264  2675500 
2676000: system.mem_ctrls: Timing Read : 0 122264  2676000 
2676000: system.mem_ctrls: Timing Writ : 1 786200  2676000 
2676500: system.mem_ctrls: Timing Writ : 1 786192  2676500 
2677000: system.mem_ctrls: Timing Read : 0 122272  2677000 
2677500: system.mem_ctrls: Timing Read : 0 122272  2677500 
2679000: system.mem_ctrls: Timing Read : 0 122256  2679000 
2680000: system.mem_ctrls: Timing Read : 0 122256  2680000 
2680500: system.mem_ctrls: Timing Read : 0 122264  2680500 
2681500: system.mem_ctrls: Timing Read : 0 122264  2681500 
2682000: system.mem_ctrls: Timing Read : 0 122264  2682000 
2682000: system.mem_ctrls: Timing Writ : 1 786216  2682000 
2682500: system.mem_ctrls: Timing Writ : 1 786208  2682500 
2683000: system.mem_ctrls: Timing Read : 0 122272  2683000 
2683500: system.mem_ctrls: Timing Read : 0 122272  2683500 
2685000: system.mem_ctrls: Timing Read : 0 122256  2685000 
2686000: system.mem_ctrls: Timing Read : 0 122256  2686000 
2686500: system.mem_ctrls: Timing Read : 0 122264  2686500 
2687500: system.mem_ctrls: Timing Read : 0 122264  2687500 
2688000: system.mem_ctrls: Timing Read : 0 122264  2688000 
2688000: system.mem_ctrls: Timing Writ : 1 786232  2688000 
2688500: system.mem_ctrls: Timing Writ : 1 786224  2688500 
2689000: system.mem_ctrls: Timing Read : 0 122272  2689000 
2689500: system.mem_ctrls: Timing Read : 0 122272  2689500 
2691000: system.mem_ctrls: Timing Read : 0 122256  2691000 
2692000: system.mem_ctrls: Timing Read : 0 122256  2692000 
2692500: system.mem_ctrls: Timing Read : 0 122264  2692500 
2693500: system.mem_ctrls: Timing Read : 0 122264  2693500 
2694000: system.mem_ctrls: Timing Read : 0 122264  2694000 
2694000: system.mem_ctrls: Timing Writ : 1 786248  2694000 
2694500: system.mem_ctrls: Timing Writ : 1 786240  2694500 
2695000: system.mem_ctrls: Timing Read : 0 122272  2695000 
2695500: system.mem_ctrls: Timing Read : 0 122272  2695500 
2697000: system.mem_ctrls: Timing Read : 0 122256  2697000 
2698000: system.mem_ctrls: Timing Read : 0 122256  2698000 
2698500: system.mem_ctrls: Timing Read : 0 122264  2698500 
2699500: system.mem_ctrls: Timing Read : 0 122264  2699500 
2700000: system.mem_ctrls: Timing Read : 0 122264  2700000 
2700000: system.mem_ctrls: Timing Writ : 1 786264  2700000 
2700500: system.mem_ctrls: Timing Writ : 1 786256  2700500 
2701000: system.mem_ctrls: Timing Read : 0 122272  2701000 
2701500: system.mem_ctrls: Timing Read : 0 122272  2701500 
2703000: system.mem_ctrls: Timing Read : 0 122256  2703000 
2704000: system.mem_ctrls: Timing Read : 0 122256  2704000 
2704500: system.mem_ctrls: Timing Read : 0 122264  2704500 
2705500: system.mem_ctrls: Timing Read : 0 122264  2705500 
2706000: system.mem_ctrls: Timing Read : 0 122264  2706000 
2706000: system.mem_ctrls: Timing Writ : 1 786280  2706000 
2706500: system.mem_ctrls: Timing Writ : 1 786272  2706500 
2707000: system.mem_ctrls: Timing Read : 0 122272  2707000 
2707500: system.mem_ctrls: Timing Read : 0 122272  2707500 
2709000: system.mem_ctrls: Timing Read : 0 122256  2709000 
2710000: system.mem_ctrls: Timing Read : 0 122256  2710000 
2710500: system.mem_ctrls: Timing Read : 0 122264  2710500 
2711500: system.mem_ctrls: Timing Read : 0 122264  2711500 
2712000: system.mem_ctrls: Timing Read : 0 122264  2712000 
2712000: system.mem_ctrls: Timing Writ : 1 786296  2712000 
2712500: system.mem_ctrls: Timing Writ : 1 786288  2712500 
2713000: system.mem_ctrls: Timing Read : 0 122272  2713000 
2713500: system.mem_ctrls: Timing Read : 0 122272  2713500 
2715000: system.mem_ctrls: Timing Read : 0 122256  2715000 
2716000: system.mem_ctrls: Timing Read : 0 122256  2716000 
2716500: system.mem_ctrls: Timing Read : 0 122264  2716500 
2717500: system.mem_ctrls: Timing Read : 0 122264  2717500 
2718000: system.mem_ctrls: Timing Read : 0 122264  2718000 
2718000: system.mem_ctrls: Timing Writ : 1 786312  2718000 
2718500: system.mem_ctrls: Timing Writ : 1 786304  2718500 
2719000: system.mem_ctrls: Timing Read : 0 122272  2719000 
2719500: system.mem_ctrls: Timing Read : 0 122272  2719500 
2721000: system.mem_ctrls: Timing Read : 0 122256  2721000 
2722000: system.mem_ctrls: Timing Read : 0 122256  2722000 
2722500: system.mem_ctrls: Timing Read : 0 122264  2722500 
2723500: system.mem_ctrls: Timing Read : 0 122264  2723500 
2724000: system.mem_ctrls: Timing Read : 0 122264  2724000 
2724000: system.mem_ctrls: Timing Writ : 1 786328  2724000 
2724500: system.mem_ctrls: Timing Writ : 1 786320  2724500 
2725000: system.mem_ctrls: Timing Read : 0 122272  2725000 
2725500: system.mem_ctrls: Timing Read : 0 122272  2725500 
2727000: system.mem_ctrls: Timing Read : 0 122256  2727000 
2728000: system.mem_ctrls: Timing Read : 0 122256  2728000 
2728500: system.mem_ctrls: Timing Read : 0 122264  2728500 
2729500: system.mem_ctrls: Timing Read : 0 122264  2729500 
2730000: system.mem_ctrls: Timing Read : 0 122264  2730000 
2730000: system.mem_ctrls: Timing Writ : 1 786344  2730000 
2730500: system.mem_ctrls: Timing Writ : 1 786336  2730500 
2731000: system.mem_ctrls: Timing Read : 0 122272  2731000 
2731500: system.mem_ctrls: Timing Read : 0 122272  2731500 
2733000: system.mem_ctrls: Timing Read : 0 122256  2733000 
2734000: system.mem_ctrls: Timing Read : 0 122256  2734000 
2734500: system.mem_ctrls: Timing Read : 0 122264  2734500 
2735500: system.mem_ctrls: Timing Read : 0 122264  2735500 
2736000: system.mem_ctrls: Timing Read : 0 122264  2736000 
2736000: system.mem_ctrls: Timing Writ : 1 786360  2736000 
2736500: system.mem_ctrls: Timing Writ : 1 786352  2736500 
2737000: system.mem_ctrls: Timing Read : 0 122272  2737000 
2737500: system.mem_ctrls: Timing Read : 0 122272  2737500 
2739000: system.mem_ctrls: Timing Read : 0 122256  2739000 
2740000: system.mem_ctrls: Timing Read : 0 122256  2740000 
2740500: system.mem_ctrls: Timing Read : 0 122264  2740500 
2741500: system.mem_ctrls: Timing Read : 0 122264  2741500 
2742000: system.mem_ctrls: Timing Read : 0 122264  2742000 
2742000: system.mem_ctrls: Timing Writ : 1 786376  2742000 
2742500: system.mem_ctrls: Timing Writ : 1 786368  2742500 
2743000: system.mem_ctrls: Timing Read : 0 122272  2743000 
2743500: system.mem_ctrls: Timing Read : 0 122272  2743500 
2745000: system.mem_ctrls: Timing Read : 0 122256  2745000 
2746000: system.mem_ctrls: Timing Read : 0 122256  2746000 
2746500: system.mem_ctrls: Timing Read : 0 122264  2746500 
2747500: system.mem_ctrls: Timing Read : 0 122264  2747500 
2748000: system.mem_ctrls: Timing Read : 0 122264  2748000 
2748000: system.mem_ctrls: Timing Writ : 1 786392  2748000 
2748500: system.mem_ctrls: Timing Writ : 1 786384  2748500 
2749000: system.mem_ctrls: Timing Read : 0 122272  2749000 
2749500: system.mem_ctrls: Timing Read : 0 122272  2749500 
2751000: system.mem_ctrls: Timing Read : 0 122256  2751000 
2752000: system.mem_ctrls: Timing Read : 0 122256  2752000 
2752500: system.mem_ctrls: Timing Read : 0 122264  2752500 
2753500: system.mem_ctrls: Timing Read : 0 122264  2753500 
2754000: system.mem_ctrls: Timing Read : 0 122264  2754000 
2754000: system.mem_ctrls: Timing Writ : 1 786408  2754000 
2754500: system.mem_ctrls: Timing Writ : 1 786400  2754500 
2755000: system.mem_ctrls: Timing Read : 0 122272  2755000 
2755500: system.mem_ctrls: Timing Read : 0 122272  2755500 
2757000: system.mem_ctrls: Timing Read : 0 122256  2757000 
2758000: system.mem_ctrls: Timing Read : 0 122256  2758000 
2758500: system.mem_ctrls: Timing Read : 0 122264  2758500 
2759500: system.mem_ctrls: Timing Read : 0 122264  2759500 
2760000: system.mem_ctrls: Timing Read : 0 122264  2760000 
2760000: system.mem_ctrls: Timing Writ : 1 786424  2760000 
2760500: system.mem_ctrls: Timing Writ : 1 786416  2760500 
2761000: system.mem_ctrls: Timing Read : 0 122272  2761000 
2761500: system.mem_ctrls: Timing Read : 0 122272  2761500 
2763000: system.mem_ctrls: Timing Read : 0 122272  2763000 
2763500: system.mem_ctrls: Timing Read : 0 122280  2763500 
2764500: system.mem_ctrls: Timing Writ : 1 793816  2764500 
2765000: system.mem_ctrls: Timing Read : 0 122288  2765000 
2765500: system.mem_ctrls: Timing Read : 0 122288  2765500 
2766000: system.mem_ctrls: Timing Read : 0 122296  2766000 
2766500: system.mem_ctrls: Timing Read : 0 122304  2766500 
2767500: system.mem_ctrls: Timing Writ : 1 784296  2767500 
2768000: system.mem_ctrls: Timing Read : 0 122304  2768000 
2768500: system.mem_ctrls: Timing Read : 0 122304  2768500 
2769000: system.mem_ctrls: Timing Read : 0 122312  2769000 
2769500: system.mem_ctrls: Timing Writ : 1 784384  2769500 
2770000: system.mem_ctrls: Timing Read : 0 122312  2770000 
2770500: system.mem_ctrls: Timing Read : 0 122320  2770500 
2771500: system.mem_ctrls: Timing Read : 0 122320  2771500 
2772500: system.mem_ctrls: Timing Writ : 1 801720  2772500 
2774000: system.mem_ctrls: Timing Read : 0 311504  2774000 
2774500: system.mem_ctrls: Timing Read : 0 311504  2774500 
2775000: system.mem_ctrls: Timing Read : 0 311504  2775000 
2775500: system.mem_ctrls: Timing Read : 0 311512  2775500 
2776500: system.mem_ctrls: Timing Read : 0 311512  2776500 
2777000: system.mem_ctrls: Timing Read : 0 311520  2777000 
2777500: system.mem_ctrls: Timing Read : 0 311520  2777500 
2778000: system.mem_ctrls: Timing Read : 0 311528  2778000 
2778500: system.mem_ctrls: Timing Read : 0 311528  2778500 
2778500: system.mem_ctrls: Timing Read : 0 780704  2778500 
2779000: system.mem_ctrls: Timing Read : 0 311536  2779000 
2779000: system.mem_ctrls: Timing Read : 0 780728  2779000 
2779500: system.mem_ctrls: Timing Read : 0 311536  2779500 
2780500: system.mem_ctrls: Timing Read : 0 311544  2780500 
2782000: system.mem_ctrls: Timing Read : 0 311544  2782000 
2782500: system.mem_ctrls: Timing Read : 0 311544  2782500 
2784000: system.mem_ctrls: Timing Read : 0 311544  2784000 
2784500: system.mem_ctrls: Timing Read : 0 311552  2784500 
2784500: system.mem_ctrls: Timing Writ : 1 801728  2784500 
2785000: system.mem_ctrls: Timing Read : 0 311552  2785000 
2785500: system.mem_ctrls: Timing Read : 0 311560  2785500 
2786000: system.mem_ctrls: Timing Read : 0 311560  2786000 
2786500: system.mem_ctrls: Timing Read : 0 311560  2786500 
2787000: system.mem_ctrls: Timing Read : 0 311568  2787000 
2787500: system.mem_ctrls: Timing Read : 0 780736  2787500 
2788500: system.mem_ctrls: Timing Read : 0 311568  2788500 
2789000: system.mem_ctrls: Timing Read : 0 311576  2789000 
2789500: system.mem_ctrls: Timing Read : 0 311576  2789500 
2791000: system.mem_ctrls: Timing Read : 0 311600  2791000 
2791000: system.mem_ctrls: Timing Read : 0 801720  2791000 
2792500: system.mem_ctrls: Timing Read : 0 122328  2792500 
2793500: system.mem_ctrls: Timing Read : 0 122328  2793500 
2794000: system.mem_ctrls: Timing Read : 0 122336  2794000 
2794500: system.mem_ctrls: Timing Read : 0 122336  2794500 
2795000: system.mem_ctrls: Timing Read : 0 122336  2795000 
2795500: system.mem_ctrls: Timing Read : 0 122344  2795500 
2796500: system.mem_ctrls: Timing Writ : 1 801720  2796500 
2798000: system.mem_ctrls: Timing Read : 0 311504  2798000 
2798500: system.mem_ctrls: Timing Read : 0 311504  2798500 
2799000: system.mem_ctrls: Timing Read : 0 311504  2799000 
2799500: system.mem_ctrls: Timing Read : 0 311512  2799500 
2800500: system.mem_ctrls: Timing Read : 0 311512  2800500 
2801000: system.mem_ctrls: Timing Read : 0 311520  2801000 
2801500: system.mem_ctrls: Timing Read : 0 311520  2801500 
2802000: system.mem_ctrls: Timing Read : 0 311528  2802000 
2802500: system.mem_ctrls: Timing Read : 0 311528  2802500 
2802500: system.mem_ctrls: Timing Read : 0 779752  2802500 
2803000: system.mem_ctrls: Timing Read : 0 311536  2803000 
2803000: system.mem_ctrls: Timing Read : 0 779776  2803000 
2803500: system.mem_ctrls: Timing Read : 0 311536  2803500 
2804500: system.mem_ctrls: Timing Read : 0 311544  2804500 
2806000: system.mem_ctrls: Timing Read : 0 311544  2806000 
2806500: system.mem_ctrls: Timing Read : 0 311544  2806500 
2808000: system.mem_ctrls: Timing Read : 0 311608  2808000 
2808000: system.mem_ctrls: Timing Writ : 1 801728  2808000 
2808500: system.mem_ctrls: Timing Read : 0 311608  2808500 
2810000: system.mem_ctrls: Timing Read : 0 311552  2810000 
2810500: system.mem_ctrls: Timing Read : 0 311560  2810500 
2811000: system.mem_ctrls: Timing Read : 0 311560  2811000 
2811500: system.mem_ctrls: Timing Read : 0 311560  2811500 
2812000: system.mem_ctrls: Timing Read : 0 311568  2812000 
2812500: system.mem_ctrls: Timing Read : 0 779784  2812500 
2813500: system.mem_ctrls: Timing Read : 0 311568  2813500 
2814000: system.mem_ctrls: Timing Read : 0 311576  2814000 
2814500: system.mem_ctrls: Timing Read : 0 311576  2814500 
2816000: system.mem_ctrls: Timing Read : 0 311600  2816000 
2816000: system.mem_ctrls: Timing Read : 0 801720  2816000 
2817500: system.mem_ctrls: Timing Read : 0 122344  2817500 
2818000: system.mem_ctrls: Timing Read : 0 122352  2818000 
2819000: system.mem_ctrls: Timing Read : 0 122352  2819000 
2819500: system.mem_ctrls: Timing Read : 0 122352  2819500 
2820000: system.mem_ctrls: Timing Read : 0 122360  2820000 
2820500: system.mem_ctrls: Timing Read : 0 122360  2820500 
2821500: system.mem_ctrls: Timing Writ : 1 801720  2821500 
2823000: system.mem_ctrls: Timing Read : 0 311504  2823000 
2823500: system.mem_ctrls: Timing Read : 0 311504  2823500 
2824000: system.mem_ctrls: Timing Read : 0 311504  2824000 
2824500: system.mem_ctrls: Timing Read : 0 311512  2824500 
2825500: system.mem_ctrls: Timing Read : 0 311512  2825500 
2826000: system.mem_ctrls: Timing Read : 0 311520  2826000 
2826500: system.mem_ctrls: Timing Read : 0 311520  2826500 
2827000: system.mem_ctrls: Timing Read : 0 311528  2827000 
2827500: system.mem_ctrls: Timing Read : 0 311528  2827500 
2827500: system.mem_ctrls: Timing Read : 0 779416  2827500 
2828000: system.mem_ctrls: Timing Read : 0 311536  2828000 
2828000: system.mem_ctrls: Timing Read : 0 779440  2828000 
2828500: system.mem_ctrls: Timing Read : 0 311536  2828500 
2829500: system.mem_ctrls: Timing Read : 0 311544  2829500 
2831000: system.mem_ctrls: Timing Read : 0 311544  2831000 
2831500: system.mem_ctrls: Timing Read : 0 311544  2831500 
2833000: system.mem_ctrls: Timing Read : 0 311544  2833000 
2833500: system.mem_ctrls: Timing Read : 0 311552  2833500 
2833500: system.mem_ctrls: Timing Writ : 1 801728  2833500 
2834000: system.mem_ctrls: Timing Read : 0 311552  2834000 
2834500: system.mem_ctrls: Timing Read : 0 311560  2834500 
2835000: system.mem_ctrls: Timing Read : 0 311560  2835000 
2835500: system.mem_ctrls: Timing Read : 0 311560  2835500 
2836000: system.mem_ctrls: Timing Read : 0 311568  2836000 
2836500: system.mem_ctrls: Timing Read : 0 779448  2836500 
2837500: system.mem_ctrls: Timing Read : 0 311568  2837500 
2838000: system.mem_ctrls: Timing Read : 0 311576  2838000 
2838500: system.mem_ctrls: Timing Read : 0 311576  2838500 
2840000: system.mem_ctrls: Timing Read : 0 311600  2840000 
2840000: system.mem_ctrls: Timing Read : 0 801720  2840000 
2841500: system.mem_ctrls: Timing Read : 0 122368  2841500 
2842500: system.mem_ctrls: Timing Read : 0 122368  2842500 
2843000: system.mem_ctrls: Timing Read : 0 122376  2843000 
2843500: system.mem_ctrls: Timing Read : 0 122376  2843500 
2844000: system.mem_ctrls: Timing Read : 0 122376  2844000 
2844500: system.mem_ctrls: Timing Read : 0 122384  2844500 
2845500: system.mem_ctrls: Timing Writ : 1 801720  2845500 
2847000: system.mem_ctrls: Timing Read : 0 311504  2847000 
2847500: system.mem_ctrls: Timing Read : 0 311504  2847500 
2848000: system.mem_ctrls: Timing Read : 0 311504  2848000 
2848500: system.mem_ctrls: Timing Read : 0 311512  2848500 
2849500: system.mem_ctrls: Timing Read : 0 311512  2849500 
2850000: system.mem_ctrls: Timing Read : 0 311520  2850000 
2850500: system.mem_ctrls: Timing Read : 0 311520  2850500 
2851000: system.mem_ctrls: Timing Read : 0 311528  2851000 
2851500: system.mem_ctrls: Timing Read : 0 311528  2851500 
2851500: system.mem_ctrls: Timing Read : 0 780368  2851500 
2852000: system.mem_ctrls: Timing Read : 0 311536  2852000 
2852000: system.mem_ctrls: Timing Read : 0 780392  2852000 
2852500: system.mem_ctrls: Timing Read : 0 311536  2852500 
2853500: system.mem_ctrls: Timing Read : 0 311544  2853500 
2855000: system.mem_ctrls: Timing Read : 0 311544  2855000 
2855500: system.mem_ctrls: Timing Read : 0 311544  2855500 
2857000: system.mem_ctrls: Timing Read : 0 311608  2857000 
2857000: system.mem_ctrls: Timing Writ : 1 801728  2857000 
2857500: system.mem_ctrls: Timing Read : 0 311608  2857500 
2859000: system.mem_ctrls: Timing Read : 0 311552  2859000 
2859500: system.mem_ctrls: Timing Read : 0 311560  2859500 
2860000: system.mem_ctrls: Timing Read : 0 311560  2860000 
2860500: system.mem_ctrls: Timing Read : 0 311560  2860500 
2861000: system.mem_ctrls: Timing Read : 0 311568  2861000 
2861500: system.mem_ctrls: Timing Read : 0 780400  2861500 
2862500: system.mem_ctrls: Timing Read : 0 311568  2862500 
2863000: system.mem_ctrls: Timing Read : 0 311576  2863000 
2863500: system.mem_ctrls: Timing Read : 0 311576  2863500 
2865000: system.mem_ctrls: Timing Read : 0 311600  2865000 
2865000: system.mem_ctrls: Timing Read : 0 801720  2865000 
2866500: system.mem_ctrls: Timing Read : 0 122384  2866500 
2867000: system.mem_ctrls: Timing Read : 0 122392  2867000 
2868000: system.mem_ctrls: Timing Read : 0 122392  2868000 
2868500: system.mem_ctrls: Timing Read : 0 122392  2868500 
2869000: system.mem_ctrls: Timing Read : 0 122400  2869000 
2869500: system.mem_ctrls: Timing Read : 0 122400  2869500 
2870500: system.mem_ctrls: Timing Writ : 1 801720  2870500 
2872000: system.mem_ctrls: Timing Read : 0 311504  2872000 
2872500: system.mem_ctrls: Timing Read : 0 311504  2872500 
2873000: system.mem_ctrls: Timing Read : 0 311504  2873000 
2873500: system.mem_ctrls: Timing Read : 0 311512  2873500 
2874500: system.mem_ctrls: Timing Read : 0 311512  2874500 
2875000: system.mem_ctrls: Timing Read : 0 311520  2875000 
2875500: system.mem_ctrls: Timing Read : 0 311520  2875500 
2876000: system.mem_ctrls: Timing Read : 0 311528  2876000 
2876500: system.mem_ctrls: Timing Read : 0 311528  2876500 
2876500: system.mem_ctrls: Timing Read : 0 779360  2876500 
2877000: system.mem_ctrls: Timing Read : 0 311536  2877000 
2877000: system.mem_ctrls: Timing Read : 0 779384  2877000 
2877500: system.mem_ctrls: Timing Read : 0 311536  2877500 
2878500: system.mem_ctrls: Timing Read : 0 311544  2878500 
2880000: system.mem_ctrls: Timing Read : 0 311544  2880000 
2880500: system.mem_ctrls: Timing Read : 0 311544  2880500 
2882000: system.mem_ctrls: Timing Read : 0 311608  2882000 
2882000: system.mem_ctrls: Timing Writ : 1 801728  2882000 
2882500: system.mem_ctrls: Timing Read : 0 311608  2882500 
2884000: system.mem_ctrls: Timing Read : 0 311552  2884000 
2884500: system.mem_ctrls: Timing Read : 0 311560  2884500 
2885000: system.mem_ctrls: Timing Read : 0 311560  2885000 
2885500: system.mem_ctrls: Timing Read : 0 311560  2885500 
2886000: system.mem_ctrls: Timing Read : 0 311568  2886000 
2886500: system.mem_ctrls: Timing Read : 0 779392  2886500 
2887500: system.mem_ctrls: Timing Read : 0 311568  2887500 
2888000: system.mem_ctrls: Timing Read : 0 311576  2888000 
2888500: system.mem_ctrls: Timing Read : 0 311576  2888500 
2890000: system.mem_ctrls: Timing Read : 0 311600  2890000 
2890000: system.mem_ctrls: Timing Read : 0 801720  2890000 
2891500: system.mem_ctrls: Timing Read : 0 122408  2891500 
2892500: system.mem_ctrls: Timing Read : 0 122408  2892500 
2893000: system.mem_ctrls: Timing Read : 0 122416  2893000 
2893500: system.mem_ctrls: Timing Read : 0 122416  2893500 
2894000: system.mem_ctrls: Timing Read : 0 122416  2894000 
2894500: system.mem_ctrls: Timing Read : 0 122424  2894500 
2895500: system.mem_ctrls: Timing Writ : 1 801720  2895500 
2897000: system.mem_ctrls: Timing Read : 0 311504  2897000 
2897500: system.mem_ctrls: Timing Read : 0 311504  2897500 
2898000: system.mem_ctrls: Timing Read : 0 311504  2898000 
2898500: system.mem_ctrls: Timing Read : 0 311512  2898500 
2899500: system.mem_ctrls: Timing Read : 0 311512  2899500 
2900000: system.mem_ctrls: Timing Read : 0 311520  2900000 
2900500: system.mem_ctrls: Timing Read : 0 311520  2900500 
2901000: system.mem_ctrls: Timing Read : 0 311528  2901000 
2901500: system.mem_ctrls: Timing Read : 0 311528  2901500 
2901500: system.mem_ctrls: Timing Read : 0 779976  2901500 
2902000: system.mem_ctrls: Timing Read : 0 311536  2902000 
2902000: system.mem_ctrls: Timing Read : 0 780000  2902000 
2902500: system.mem_ctrls: Timing Read : 0 311536  2902500 
2903500: system.mem_ctrls: Timing Read : 0 311544  2903500 
2905000: system.mem_ctrls: Timing Read : 0 311544  2905000 
2905500: system.mem_ctrls: Timing Read : 0 311544  2905500 
2907000: system.mem_ctrls: Timing Read : 0 311544  2907000 
2907500: system.mem_ctrls: Timing Read : 0 311552  2907500 
2907500: system.mem_ctrls: Timing Writ : 1 801728  2907500 
2908000: system.mem_ctrls: Timing Read : 0 311552  2908000 
2908500: system.mem_ctrls: Timing Read : 0 311560  2908500 
2909000: system.mem_ctrls: Timing Read : 0 311560  2909000 
2909500: system.mem_ctrls: Timing Read : 0 311560  2909500 
2910000: system.mem_ctrls: Timing Read : 0 311568  2910000 
2910500: system.mem_ctrls: Timing Read : 0 780008  2910500 
2911500: system.mem_ctrls: Timing Read : 0 311568  2911500 
2912000: system.mem_ctrls: Timing Read : 0 311576  2912000 
2912500: system.mem_ctrls: Timing Read : 0 311576  2912500 
2914000: system.mem_ctrls: Timing Read : 0 311600  2914000 
2914000: system.mem_ctrls: Timing Read : 0 801720  2914000 
2915500: system.mem_ctrls: Timing Read : 0 122424  2915500 
2916000: system.mem_ctrls: Timing Read : 0 122432  2916000 
2917000: system.mem_ctrls: Timing Read : 0 122432  2917000 
2917500: system.mem_ctrls: Timing Read : 0 122432  2917500 
2918000: system.mem_ctrls: Timing Read : 0 122440  2918000 
2918500: system.mem_ctrls: Timing Read : 0 122440  2918500 
2919500: system.mem_ctrls: Timing Writ : 1 801720  2919500 
2921000: system.mem_ctrls: Timing Read : 0 311504  2921000 
2921500: system.mem_ctrls: Timing Read : 0 311504  2921500 
2922000: system.mem_ctrls: Timing Read : 0 311504  2922000 
2922500: system.mem_ctrls: Timing Read : 0 311512  2922500 
2923500: system.mem_ctrls: Timing Read : 0 311512  2923500 
2924000: system.mem_ctrls: Timing Read : 0 311520  2924000 
2924500: system.mem_ctrls: Timing Read : 0 311520  2924500 
2925000: system.mem_ctrls: Timing Read : 0 311528  2925000 
2925500: system.mem_ctrls: Timing Read : 0 311528  2925500 
2925500: system.mem_ctrls: Timing Read : 0 780312  2925500 
2926000: system.mem_ctrls: Timing Read : 0 311536  2926000 
2926000: system.mem_ctrls: Timing Read : 0 780336  2926000 
2926500: system.mem_ctrls: Timing Read : 0 311536  2926500 
2927500: system.mem_ctrls: Timing Read : 0 311544  2927500 
2929000: system.mem_ctrls: Timing Read : 0 311544  2929000 
2929500: system.mem_ctrls: Timing Read : 0 311544  2929500 
2931000: system.mem_ctrls: Timing Read : 0 311608  2931000 
2931000: system.mem_ctrls: Timing Writ : 1 801728  2931000 
2931500: system.mem_ctrls: Timing Read : 0 311608  2931500 
2933000: system.mem_ctrls: Timing Read : 0 311552  2933000 
2933500: system.mem_ctrls: Timing Read : 0 311560  2933500 
2934000: system.mem_ctrls: Timing Read : 0 311560  2934000 
2934500: system.mem_ctrls: Timing Read : 0 311560  2934500 
2935000: system.mem_ctrls: Timing Read : 0 311568  2935000 
2935500: system.mem_ctrls: Timing Read : 0 780344  2935500 
2936500: system.mem_ctrls: Timing Read : 0 311568  2936500 
2937000: system.mem_ctrls: Timing Read : 0 311576  2937000 
2937500: system.mem_ctrls: Timing Read : 0 311576  2937500 
2939000: system.mem_ctrls: Timing Read : 0 311600  2939000 
2939000: system.mem_ctrls: Timing Read : 0 801720  2939000 
2940500: system.mem_ctrls: Timing Read : 0 122448  2940500 
2941500: system.mem_ctrls: Timing Read : 0 122448  2941500 
2942000: system.mem_ctrls: Timing Read : 0 122456  2942000 
2942500: system.mem_ctrls: Timing Read : 0 122456  2942500 
2943000: system.mem_ctrls: Timing Read : 0 122456  2943000 
2943500: system.mem_ctrls: Timing Read : 0 122464  2943500 
2944500: system.mem_ctrls: Timing Writ : 1 801720  2944500 
2946000: system.mem_ctrls: Timing Read : 0 311504  2946000 
2946500: system.mem_ctrls: Timing Read : 0 311504  2946500 
2947000: system.mem_ctrls: Timing Read : 0 311504  2947000 
2947500: system.mem_ctrls: Timing Read : 0 311512  2947500 
2948500: system.mem_ctrls: Timing Read : 0 311512  2948500 
2949000: system.mem_ctrls: Timing Read : 0 311520  2949000 
2949500: system.mem_ctrls: Timing Read : 0 311520  2949500 
2950000: system.mem_ctrls: Timing Read : 0 311528  2950000 
2950500: system.mem_ctrls: Timing Read : 0 311528  2950500 
2950500: system.mem_ctrls: Timing Read : 0 780536  2950500 
2951000: system.mem_ctrls: Timing Read : 0 311536  2951000 
2951000: system.mem_ctrls: Timing Read : 0 780560  2951000 
2951500: system.mem_ctrls: Timing Read : 0 311536  2951500 
2952500: system.mem_ctrls: Timing Read : 0 311544  2952500 
2954000: system.mem_ctrls: Timing Read : 0 311544  2954000 
2954500: system.mem_ctrls: Timing Read : 0 311544  2954500 
2956000: system.mem_ctrls: Timing Read : 0 311608  2956000 
2956000: system.mem_ctrls: Timing Writ : 1 801728  2956000 
2956500: system.mem_ctrls: Timing Read : 0 311608  2956500 
2958000: system.mem_ctrls: Timing Read : 0 311552  2958000 
2958500: system.mem_ctrls: Timing Read : 0 311560  2958500 
2959000: system.mem_ctrls: Timing Read : 0 311560  2959000 
2959500: system.mem_ctrls: Timing Read : 0 311560  2959500 
2960000: system.mem_ctrls: Timing Read : 0 311568  2960000 
2960500: system.mem_ctrls: Timing Read : 0 780568  2960500 
2961500: system.mem_ctrls: Timing Read : 0 311568  2961500 
2962000: system.mem_ctrls: Timing Read : 0 311576  2962000 
2962500: system.mem_ctrls: Timing Read : 0 311576  2962500 
2964000: system.mem_ctrls: Timing Read : 0 311600  2964000 
2964000: system.mem_ctrls: Timing Read : 0 801720  2964000 
2965500: system.mem_ctrls: Timing Read : 0 122464  2965500 
2966000: system.mem_ctrls: Timing Read : 0 122472  2966000 
2967000: system.mem_ctrls: Timing Read : 0 122472  2967000 
2967500: system.mem_ctrls: Timing Read : 0 122472  2967500 
2968000: system.mem_ctrls: Timing Read : 0 122480  2968000 
2968500: system.mem_ctrls: Timing Read : 0 122480  2968500 
2969500: system.mem_ctrls: Timing Writ : 1 801720  2969500 
2971000: system.mem_ctrls: Timing Read : 0 311504  2971000 
2971500: system.mem_ctrls: Timing Read : 0 311504  2971500 
2972000: system.mem_ctrls: Timing Read : 0 311504  2972000 
2972500: system.mem_ctrls: Timing Read : 0 311512  2972500 
2973500: system.mem_ctrls: Timing Read : 0 311512  2973500 
2974000: system.mem_ctrls: Timing Read : 0 311520  2974000 
2974500: system.mem_ctrls: Timing Read : 0 311520  2974500 
2975000: system.mem_ctrls: Timing Read : 0 311528  2975000 
2975500: system.mem_ctrls: Timing Read : 0 311528  2975500 
2975500: system.mem_ctrls: Timing Read : 0 780648  2975500 
2976000: system.mem_ctrls: Timing Read : 0 311536  2976000 
2976000: system.mem_ctrls: Timing Read : 0 780672  2976000 
2976500: system.mem_ctrls: Timing Read : 0 311536  2976500 
2977500: system.mem_ctrls: Timing Read : 0 311544  2977500 
2979000: system.mem_ctrls: Timing Read : 0 311544  2979000 
2979500: system.mem_ctrls: Timing Read : 0 311544  2979500 
2981000: system.mem_ctrls: Timing Read : 0 311608  2981000 
2981000: system.mem_ctrls: Timing Writ : 1 801728  2981000 
2981500: system.mem_ctrls: Timing Read : 0 311608  2981500 
2983000: system.mem_ctrls: Timing Read : 0 311552  2983000 
2983500: system.mem_ctrls: Timing Read : 0 311560  2983500 
2984000: system.mem_ctrls: Timing Read : 0 311560  2984000 
2984500: system.mem_ctrls: Timing Read : 0 311560  2984500 
2985000: system.mem_ctrls: Timing Read : 0 311568  2985000 
2985500: system.mem_ctrls: Timing Read : 0 780680  2985500 
2986500: system.mem_ctrls: Timing Read : 0 311568  2986500 
2987000: system.mem_ctrls: Timing Read : 0 311576  2987000 
2987500: system.mem_ctrls: Timing Read : 0 311576  2987500 
2989000: system.mem_ctrls: Timing Read : 0 311600  2989000 
2989000: system.mem_ctrls: Timing Read : 0 801720  2989000 
2990500: system.mem_ctrls: Timing Read : 0 122488  2990500 
2991500: system.mem_ctrls: Timing Read : 0 122488  2991500 
2992000: system.mem_ctrls: Timing Read : 0 122496  2992000 
2992500: system.mem_ctrls: Timing Read : 0 122496  2992500 
2993000: system.mem_ctrls: Timing Read : 0 122496  2993000 
2993500: system.mem_ctrls: Timing Read : 0 122504  2993500 
2994500: system.mem_ctrls: Timing Writ : 1 801720  2994500 
2996000: system.mem_ctrls: Timing Read : 0 311504  2996000 
2996500: system.mem_ctrls: Timing Read : 0 311504  2996500 
2997000: system.mem_ctrls: Timing Read : 0 311504  2997000 
2997500: system.mem_ctrls: Timing Read : 0 311512  2997500 
2998500: system.mem_ctrls: Timing Read : 0 311512  2998500 
2999000: system.mem_ctrls: Timing Read : 0 311520  2999000 
2999500: system.mem_ctrls: Timing Read : 0 311520  2999500 
3000000: system.mem_ctrls: Timing Read : 0 311528  3000000 
3000500: system.mem_ctrls: Timing Read : 0 311528  3000500 
3000500: system.mem_ctrls: Timing Read : 0 780480  3000500 
3001000: system.mem_ctrls: Timing Read : 0 311536  3001000 
3001000: system.mem_ctrls: Timing Read : 0 780504  3001000 
3001500: system.mem_ctrls: Timing Read : 0 311536  3001500 
3002500: system.mem_ctrls: Timing Read : 0 311544  3002500 
3004000: system.mem_ctrls: Timing Read : 0 311544  3004000 
3004500: system.mem_ctrls: Timing Read : 0 311544  3004500 
3006000: system.mem_ctrls: Timing Read : 0 311608  3006000 
3006000: system.mem_ctrls: Timing Writ : 1 801728  3006000 
3006500: system.mem_ctrls: Timing Read : 0 311608  3006500 
3008000: system.mem_ctrls: Timing Read : 0 311552  3008000 
3008500: system.mem_ctrls: Timing Read : 0 311560  3008500 
3009000: system.mem_ctrls: Timing Read : 0 311560  3009000 
3009500: system.mem_ctrls: Timing Read : 0 311560  3009500 
3010000: system.mem_ctrls: Timing Read : 0 311568  3010000 
3010500: system.mem_ctrls: Timing Read : 0 780512  3010500 
3011500: system.mem_ctrls: Timing Read : 0 311568  3011500 
3012000: system.mem_ctrls: Timing Read : 0 311576  3012000 
3012500: system.mem_ctrls: Timing Read : 0 311576  3012500 
3014000: system.mem_ctrls: Timing Read : 0 311600  3014000 
3014000: system.mem_ctrls: Timing Read : 0 801720  3014000 
3015500: system.mem_ctrls: Timing Read : 0 122504  3015500 
3016000: system.mem_ctrls: Timing Read : 0 122512  3016000 
3017000: system.mem_ctrls: Timing Read : 0 122512  3017000 
3017500: system.mem_ctrls: Timing Read : 0 122512  3017500 
3018000: system.mem_ctrls: Timing Read : 0 122520  3018000 
3018500: system.mem_ctrls: Timing Read : 0 122520  3018500 
3019500: system.mem_ctrls: Timing Writ : 1 801720  3019500 
3021000: system.mem_ctrls: Timing Read : 0 311504  3021000 
3021500: system.mem_ctrls: Timing Read : 0 311504  3021500 
3022000: system.mem_ctrls: Timing Read : 0 311504  3022000 
3022500: system.mem_ctrls: Timing Read : 0 311512  3022500 
3023500: system.mem_ctrls: Timing Read : 0 311512  3023500 
3024000: system.mem_ctrls: Timing Read : 0 311520  3024000 
3024500: system.mem_ctrls: Timing Read : 0 311520  3024500 
3025000: system.mem_ctrls: Timing Read : 0 311528  3025000 
3025500: system.mem_ctrls: Timing Read : 0 311528  3025500 
3025500: system.mem_ctrls: Timing Read : 0 780088  3025500 
3026000: system.mem_ctrls: Timing Read : 0 311536  3026000 
3026000: system.mem_ctrls: Timing Read : 0 780112  3026000 
3026500: system.mem_ctrls: Timing Read : 0 311536  3026500 
3027500: system.mem_ctrls: Timing Read : 0 311544  3027500 
3029000: system.mem_ctrls: Timing Read : 0 311544  3029000 
3029500: system.mem_ctrls: Timing Read : 0 311544  3029500 
3031000: system.mem_ctrls: Timing Read : 0 311608  3031000 
3031000: system.mem_ctrls: Timing Writ : 1 801728  3031000 
3031500: system.mem_ctrls: Timing Read : 0 311608  3031500 
3033000: system.mem_ctrls: Timing Read : 0 311552  3033000 
3033500: system.mem_ctrls: Timing Read : 0 311560  3033500 
3034000: system.mem_ctrls: Timing Read : 0 311560  3034000 
3034500: system.mem_ctrls: Timing Read : 0 311560  3034500 
3035000: system.mem_ctrls: Timing Read : 0 311568  3035000 
3035500: system.mem_ctrls: Timing Read : 0 780120  3035500 
3036500: system.mem_ctrls: Timing Read : 0 311568  3036500 
3037000: system.mem_ctrls: Timing Read : 0 311576  3037000 
3037500: system.mem_ctrls: Timing Read : 0 311576  3037500 
3039000: system.mem_ctrls: Timing Read : 0 311600  3039000 
3039000: system.mem_ctrls: Timing Read : 0 801720  3039000 
3040500: system.mem_ctrls: Timing Read : 0 122528  3040500 
3041500: system.mem_ctrls: Timing Read : 0 122528  3041500 
3042000: system.mem_ctrls: Timing Read : 0 122536  3042000 
3042500: system.mem_ctrls: Timing Read : 0 122536  3042500 
3043000: system.mem_ctrls: Timing Read : 0 122536  3043000 
3043500: system.mem_ctrls: Timing Read : 0 122544  3043500 
3044500: system.mem_ctrls: Timing Writ : 1 801720  3044500 
3046000: system.mem_ctrls: Timing Read : 0 311504  3046000 
3046500: system.mem_ctrls: Timing Read : 0 311504  3046500 
3047000: system.mem_ctrls: Timing Read : 0 311504  3047000 
3047500: system.mem_ctrls: Timing Read : 0 311512  3047500 
3048500: system.mem_ctrls: Timing Read : 0 311512  3048500 
3049000: system.mem_ctrls: Timing Read : 0 311520  3049000 
3049500: system.mem_ctrls: Timing Read : 0 311520  3049500 
3050000: system.mem_ctrls: Timing Read : 0 311528  3050000 
3050500: system.mem_ctrls: Timing Read : 0 311528  3050500 
3050500: system.mem_ctrls: Timing Read : 0 779640  3050500 
3051000: system.mem_ctrls: Timing Read : 0 311536  3051000 
3051000: system.mem_ctrls: Timing Read : 0 779664  3051000 
3051500: system.mem_ctrls: Timing Read : 0 311536  3051500 
3052500: system.mem_ctrls: Timing Read : 0 311544  3052500 
3054000: system.mem_ctrls: Timing Read : 0 311544  3054000 
3054500: system.mem_ctrls: Timing Read : 0 311544  3054500 
3056000: system.mem_ctrls: Timing Read : 0 311608  3056000 
3056000: system.mem_ctrls: Timing Writ : 1 801728  3056000 
3056500: system.mem_ctrls: Timing Read : 0 311608  3056500 
3058000: system.mem_ctrls: Timing Read : 0 311552  3058000 
3058500: system.mem_ctrls: Timing Read : 0 311560  3058500 
3059000: system.mem_ctrls: Timing Read : 0 311560  3059000 
3059500: system.mem_ctrls: Timing Read : 0 311560  3059500 
3060000: system.mem_ctrls: Timing Read : 0 311568  3060000 
3060500: system.mem_ctrls: Timing Read : 0 779672  3060500 
3061500: system.mem_ctrls: Timing Read : 0 311568  3061500 
3062000: system.mem_ctrls: Timing Read : 0 311576  3062000 
3062500: system.mem_ctrls: Timing Read : 0 311576  3062500 
3064000: system.mem_ctrls: Timing Read : 0 311600  3064000 
3064000: system.mem_ctrls: Timing Read : 0 801720  3064000 
3065500: system.mem_ctrls: Timing Read : 0 122544  3065500 
3066000: system.mem_ctrls: Timing Read : 0 122552  3066000 
3067000: system.mem_ctrls: Timing Writ : 1 784100  3067000 
3067500: system.mem_ctrls: Timing Read : 0 122552  3067500 
3068000: system.mem_ctrls: Timing Read : 0 122560  3068000 
3068000: system.mem_ctrls: Timing Read : 0 801736  3068000 
3068500: system.mem_ctrls: Timing Read : 0 122560  3068500 
3069000: system.mem_ctrls: Timing Read : 0 122568  3069000 
3069000: system.mem_ctrls: Timing Read : 0 809128  3069000 
3070000: system.mem_ctrls: Timing Read : 0 122568  3070000 
3071500: system.mem_ctrls: Timing Read : 0 122568  3071500 
3072000: system.mem_ctrls: Timing Read : 0 122576  3072000 
3073000: system.mem_ctrls: Timing Read : 0 122576  3073000 
3073000: system.mem_ctrls: Timing Read : 0 801744  3073000 
3074500: system.mem_ctrls: Timing Read : 0 122576  3074500 
3074500: system.mem_ctrls: Timing Read : 0 801752  3074500 
3076000: system.mem_ctrls: Timing Read : 0 125136  3076000 
3076500: system.mem_ctrls: Timing Read : 0 125144  3076500 
3077000: system.mem_ctrls: Timing Read : 0 784272  3077000 
3077500: system.mem_ctrls: Timing Read : 0 125144  3077500 
3078000: system.mem_ctrls: Timing Read : 0 125144  3078000 
3078500: system.mem_ctrls: Timing Read : 0 125152  3078500 
3080000: system.mem_ctrls: Timing Read : 0 124840  3080000 
3080500: system.mem_ctrls: Timing Read : 0 124848  3080500 
3081000: system.mem_ctrls: Timing Read : 0 124848  3081000 
3082500: system.mem_ctrls: Timing Read : 0 124856  3082500 
3083000: system.mem_ctrls: Timing Read : 0 124856  3083000 
3083500: system.mem_ctrls: Timing Read : 0 124856  3083500 
3084000: system.mem_ctrls: Timing Read : 0 124864  3084000 
3085000: system.mem_ctrls: Timing Read : 0 124864  3085000 
3086500: system.mem_ctrls: Timing Read : 0 124992  3086500 
3087500: system.mem_ctrls: Timing Read : 0 124992  3087500 
3088000: system.mem_ctrls: Timing Read : 0 125000  3088000 
3088500: system.mem_ctrls: Timing Read : 0 125000  3088500 
3089000: system.mem_ctrls: Timing Read : 0 125008  3089000 
3090500: system.mem_ctrls: Timing Read : 0 124864  3090500 
3091000: system.mem_ctrls: Timing Read : 0 124872  3091000 
3091000: system.mem_ctrls: Timing Read : 0 809032  3091000 
3091500: system.mem_ctrls: Timing Read : 0 124872  3091500 
3092000: system.mem_ctrls: Timing Read : 0 124880  3092000 
3093500: system.mem_ctrls: Timing Read : 0 125016  3093500 
3094000: system.mem_ctrls: Timing Read : 0 125024  3094000 
3094500: system.mem_ctrls: Timing Read : 0 809040  3094500 
3095500: system.mem_ctrls: Timing Read : 0 125024  3095500 
3097000: system.mem_ctrls: Timing Read : 0 125024  3097000 
3097500: system.mem_ctrls: Timing Read : 0 125032  3097500 
3098500: system.mem_ctrls: Timing Writ : 1 801752  3098500 
3100000: system.mem_ctrls: Timing Read : 0 120384  3100000 
3100500: system.mem_ctrls: Timing Read : 0 120384  3100500 
3100500: system.mem_ctrls: Timing Writ : 1 801744  3100500 
3101500: system.mem_ctrls: Timing Read : 0 120392  3101500 
3101500: system.mem_ctrls: Timing Read : 0 809048  3101500 
3102000: system.mem_ctrls: Timing Read : 0 120392  3102000 
3102500: system.mem_ctrls: Timing Read : 0 120392  3102500 
3103000: system.mem_ctrls: Timing Read : 0 120400  3103000 
3104500: system.mem_ctrls: Timing Read : 0 120400  3104500 
3105000: system.mem_ctrls: Timing Read : 0 120408  3105000 
3105000: system.mem_ctrls: Timing Read : 0 809112  3105000 
3105500: system.mem_ctrls: Timing Read : 0 120408  3105500 
3106000: system.mem_ctrls: Timing Read : 0 120408  3106000 
3106500: system.mem_ctrls: Timing Read : 0 120416  3106500 
3108000: system.mem_ctrls: Timing Read : 0 120416  3108000 
3108500: system.mem_ctrls: Timing Read : 0 120424  3108500 
3109000: system.mem_ctrls: Timing Read : 0 120424  3109000 
3109000: system.mem_ctrls: Timing Read : 0 784288  3109000 
3110500: system.mem_ctrls: Timing Writ : 1 784288  3110500 
3111500: system.mem_ctrls: Timing Read : 0 120424  3111500 
3112000: system.mem_ctrls: Timing Read : 0 120432  3112000 
3112500: system.mem_ctrls: Timing Read : 0 120432  3112500 
3113000: system.mem_ctrls: Timing Read : 0 120432  3113000 
3113500: system.mem_ctrls: Timing Read : 0 120440  3113500 
3114500: system.mem_ctrls: Timing Writ : 1 801736  3114500 
3116000: system.mem_ctrls: Timing Read : 0 116672  3116000 
3116500: system.mem_ctrls: Timing Read : 0 116672  3116500 
3117000: system.mem_ctrls: Timing Read : 0 116680  3117000 
3118500: system.mem_ctrls: Timing Read : 0 116680  3118500 
3118500: system.mem_ctrls: Timing Writ : 1 801728  3118500 
3119500: system.mem_ctrls: Timing Read : 0 116680  3119500 
3120000: system.mem_ctrls: Timing Read : 0 116680  3120000 
3120500: system.mem_ctrls: Timing Read : 0 116688  3120500 
3120500: system.mem_ctrls: Timing Writ : 1 801720  3120500 
3121500: system.mem_ctrls: Timing Read : 0 116688  3121500 
3121500: system.mem_ctrls: Timing Writ : 1 801712  3121500 
3122500: system.mem_ctrls: Timing Read : 0 116688  3122500 
3122500: system.mem_ctrls: Timing Writ : 1 801704  3122500 
3123500: system.mem_ctrls: Timing Read : 0 116688  3123500 
3123500: system.mem_ctrls: Timing Writ : 1 801696  3123500 
3124500: system.mem_ctrls: Timing Read : 0 116688  3124500 
3125000: system.mem_ctrls: Timing Read : 0 116696  3125000 
3125500: system.mem_ctrls: Timing Read : 0 116696  3125500 
3125500: system.mem_ctrls: Timing Writ : 1 801688  3125500 
3126500: system.mem_ctrls: Timing Read : 0 116696  3126500 
3127000: system.mem_ctrls: Timing Read : 0 116696  3127000 
3127500: system.mem_ctrls: Timing Read : 0 116704  3127500 
3128500: system.mem_ctrls: Timing Read : 0 116704  3128500 
3129500: system.mem_ctrls: Timing Read : 0 116712  3129500 
3131000: system.mem_ctrls: Timing Read : 0 116976  3131000 
3132000: system.mem_ctrls: Timing Read : 0 116976  3132000 
3132500: system.mem_ctrls: Timing Read : 0 116976  3132500 
3133000: system.mem_ctrls: Timing Read : 0 116984  3133000 
3133500: system.mem_ctrls: Timing Read : 0 116984  3133500 
3135000: system.mem_ctrls: Timing Read : 0 116992  3135000 
3135500: system.mem_ctrls: Timing Read : 0 116992  3135500 
3136000: system.mem_ctrls: Timing Read : 0 116992  3136000 
3136500: system.mem_ctrls: Timing Read : 0 117000  3136500 
3137000: system.mem_ctrls: Timing Read : 0 793816  3137000 
3138000: system.mem_ctrls: Timing Read : 0 117000  3138000 
3138500: system.mem_ctrls: Timing Read : 0 117008  3138500 
3140000: system.mem_ctrls: Timing Read : 0 117008  3140000 
3140500: system.mem_ctrls: Timing Read : 0 117016  3140500 
3141500: system.mem_ctrls: Timing Read : 0 117016  3141500 
3143000: system.mem_ctrls: Timing Read : 0 117520  3143000 
3143500: system.mem_ctrls: Timing Read : 0 117520  3143500 
3144000: system.mem_ctrls: Timing Read : 0 117528  3144000 
3144500: system.mem_ctrls: Timing Read : 0 117528  3144500 
3145000: system.mem_ctrls: Timing Read : 0 117536  3145000 
3146500: system.mem_ctrls: Timing Read : 0 116752  3146500 
3147000: system.mem_ctrls: Timing Read : 0 116760  3147000 
3147500: system.mem_ctrls: Timing Read : 0 116760  3147500 
3147500: system.mem_ctrls: Timing Read : 0 785048  3147500 
3148000: system.mem_ctrls: Timing Read : 0 116760  3148000 
3148500: system.mem_ctrls: Timing Read : 0 116768  3148500 
3149000: system.mem_ctrls: Timing Read : 0 116768  3149000 
3149500: system.mem_ctrls: Timing Read : 0 116768  3149500 
3150000: system.mem_ctrls: Timing Read : 0 116776  3150000 
3151500: system.mem_ctrls: Timing Read : 0 117656  3151500 
3152000: system.mem_ctrls: Timing Read : 0 117656  3152000 
3152500: system.mem_ctrls: Timing Read : 0 117656  3152500 
3153000: system.mem_ctrls: Timing Read : 0 117664  3153000 
3153000: system.mem_ctrls: Timing Writ : 1 801592  3153000 
3153500: system.mem_ctrls: Timing Read : 0 117664  3153500 
3154000: system.mem_ctrls: Timing Read : 0 117664  3154000 
3154500: system.mem_ctrls: Timing Read : 0 117672  3154500 
3155000: system.mem_ctrls: Timing Read : 0 117672  3155000 
3155500: system.mem_ctrls: Timing Read : 0 117680  3155500 
3156000: system.mem_ctrls: Timing Writ : 1 801664  3156000 
3156500: system.mem_ctrls: Timing Read : 0 117680  3156500 
3156500: system.mem_ctrls: Timing Writ : 1 801616  3156500 
3157000: system.mem_ctrls: Timing Read : 0 117688  3157000 
3158000: system.mem_ctrls: Timing Read : 0 117688  3158000 
3158000: system.mem_ctrls: Timing Writ : 1 801632  3158000 
3158500: system.mem_ctrls: Timing Read : 0 117696  3158500 
3159500: system.mem_ctrls: Timing Read : 0 117696  3159500 
3159500: system.mem_ctrls: Timing Writ : 1 801668  3159500 
3160000: system.mem_ctrls: Timing Read : 0 117696  3160000 
3160500: system.mem_ctrls: Timing Read : 0 117704  3160500 
3160500: system.mem_ctrls: Timing Writ : 1 801628  3160500 
3161000: system.mem_ctrls: Timing Read : 0 117704  3161000 
3161500: system.mem_ctrls: Timing Read : 0 117712  3161500 
3162000: system.mem_ctrls: Timing Writ : 1 801660  3162000 
3162500: system.mem_ctrls: Timing Read : 0 117712  3162500 
3163000: system.mem_ctrls: Timing Read : 0 117720  3163000 
3163500: system.mem_ctrls: Timing Writ : 1 801656  3163500 
3164000: system.mem_ctrls: Timing Read : 0 117720  3164000 
3164500: system.mem_ctrls: Timing Read : 0 117728  3164500 
3165000: system.mem_ctrls: Timing Writ : 1 801648  3165000 
3165500: system.mem_ctrls: Timing Read : 0 117728  3165500 
3166000: system.mem_ctrls: Timing Read : 0 117736  3166000 
3166500: system.mem_ctrls: Timing Writ : 1 801640  3166500 
3167000: system.mem_ctrls: Timing Read : 0 117736  3167000 
3167500: system.mem_ctrls: Timing Read : 0 117744  3167500 
3168000: system.mem_ctrls: Timing Read : 0 117744  3168000 
3168500: system.mem_ctrls: Timing Read : 0 117744  3168500 
3169000: system.mem_ctrls: Timing Read : 0 117752  3169000 
3169500: system.mem_ctrls: Timing Read : 0 117752  3169500 
3169500: system.mem_ctrls: Timing Writ : 1 801568  3169500 
3170000: system.mem_ctrls: Timing Read : 0 117752  3170000 
3170500: system.mem_ctrls: Timing Read : 0 117760  3170500 
3171000: system.mem_ctrls: Timing Read : 0 117768  3171000 
3171500: system.mem_ctrls: Timing Read : 0 809032  3171500 
3172500: system.mem_ctrls: Timing Read : 0 117768  3172500 
3174000: system.mem_ctrls: Timing Read : 0 117784  3174000 
3174500: system.mem_ctrls: Timing Read : 0 117792  3174500 
3175000: system.mem_ctrls: Timing Writ : 1 801560  3175000 
3175500: system.mem_ctrls: Timing Read : 0 117792  3175500 
3176000: system.mem_ctrls: Timing Read : 0 117800  3176000 
3176000: system.mem_ctrls: Timing Writ : 1 801624  3176000 
3176500: system.mem_ctrls: Timing Read : 0 117800  3176500 
3177000: system.mem_ctrls: Timing Read : 0 117808  3177000 
3177000: system.mem_ctrls: Timing Writ : 1 801584  3177000 
3177500: system.mem_ctrls: Timing Read : 0 117808  3177500 
3177500: system.mem_ctrls: Timing Read : 0 784408  3177500 
3178000: system.mem_ctrls: Timing Read : 0 117808  3178000 
3178500: system.mem_ctrls: Timing Read : 0 117816  3178500 
3179000: system.mem_ctrls: Timing Read : 0 117816  3179000 
3180500: system.mem_ctrls: Timing Read : 0 118640  3180500 
3181500: system.mem_ctrls: Timing Read : 0 118640  3181500 
3182000: system.mem_ctrls: Timing Read : 0 118648  3182000 
3183500: system.mem_ctrls: Timing Read : 0 118680  3183500 
3183500: system.mem_ctrls: Timing Read : 0 801592  3183500 
3184000: system.mem_ctrls: Timing Read : 0 118688  3184000 
3184500: system.mem_ctrls: Timing Read : 0 118688  3184500 
3185000: system.mem_ctrls: Timing Read : 0 118688  3185000 
3185500: system.mem_ctrls: Timing Read : 0 118688  3185500 
3186000: system.mem_ctrls: Timing Read : 0 118696  3186000 
3186500: system.mem_ctrls: Timing Read : 0 118696  3186500 
3187000: system.mem_ctrls: Timing Read : 0 118696  3187000 
3187500: system.mem_ctrls: Timing Read : 0 118704  3187500 
3188000: system.mem_ctrls: Timing Read : 0 118704  3188000 
3188000: system.mem_ctrls: Timing Read : 0 786436  3188000 
3188500: system.mem_ctrls: Timing Read : 0 118712  3188500 
3189000: system.mem_ctrls: Timing Read : 0 118712  3189000 
3189500: system.mem_ctrls: Timing Read : 0 118712  3189500 
3190000: system.mem_ctrls: Timing Read : 0 118720  3190000 
3190500: system.mem_ctrls: Timing Read : 0 118720  3190500 
3192000: system.mem_ctrls: Timing Read : 0 119152  3192000 
3192500: system.mem_ctrls: Timing Read : 0 119152  3192500 
3193500: system.mem_ctrls: Timing Read : 0 119152  3193500 
3195000: system.mem_ctrls: Timing Read : 0 119160  3195000 
3195500: system.mem_ctrls: Timing Read : 0 119160  3195500 
3196000: system.mem_ctrls: Timing Read : 0 119168  3196000 
3196000: system.mem_ctrls: Timing Read : 0 786440  3196000 
3196500: system.mem_ctrls: Timing Read : 0 119168  3196500 
3197000: system.mem_ctrls: Timing Read : 0 119168  3197000 
3197500: system.mem_ctrls: Timing Read : 0 119176  3197500 
3199000: system.mem_ctrls: Timing Read : 0 119176  3199000 
3199500: system.mem_ctrls: Timing Read : 0 119176  3199500 
3200500: system.mem_ctrls: Timing Read : 0 119176  3200500 
3201000: system.mem_ctrls: Timing Read : 0 119184  3201000 
3202500: system.mem_ctrls: Timing Read : 0 119184  3202500 
3203000: system.mem_ctrls: Timing Read : 0 119184  3203000 
3203500: system.mem_ctrls: Timing Read : 0 119192  3203500 
3203500: system.mem_ctrls: Timing Read : 0 786444  3203500 
3204000: system.mem_ctrls: Timing Read : 0 119192  3204000 
3204500: system.mem_ctrls: Timing Read : 0 119192  3204500 
3205000: system.mem_ctrls: Timing Read : 0 119200  3205000 
3206500: system.mem_ctrls: Timing Read : 0 119200  3206500 
3207500: system.mem_ctrls: Timing Read : 0 119200  3207500 
3209000: system.mem_ctrls: Timing Read : 0 119216  3209000 
3209500: system.mem_ctrls: Timing Read : 0 119224  3209500 
3209500: system.mem_ctrls: Timing Read : 0 784384  3209500 
3210000: system.mem_ctrls: Timing Read : 0 119224  3210000 
3210000: system.mem_ctrls: Timing Read : 0 784392  3210000 
3210500: system.mem_ctrls: Timing Read : 0 119224  3210500 
3211000: system.mem_ctrls: Timing Read : 0 119232  3211000 
3212000: system.mem_ctrls: Timing Read : 0 119232  3212000 
3212000: system.mem_ctrls: Timing Read : 0 786472  3212000 
3213000: system.mem_ctrls: Timing Read : 0 119240  3213000 
3214500: system.mem_ctrls: Timing Read : 0 119240  3214500 
3215000: system.mem_ctrls: Timing Read : 0 119248  3215000 
3215500: system.mem_ctrls: Timing Read : 0 119248  3215500 
3216000: system.mem_ctrls: Timing Read : 0 119248  3216000 
3216500: system.mem_ctrls: Timing Read : 0 119256  3216500 
3218000: system.mem_ctrls: Timing Read : 0 119256  3218000 
3218000: system.mem_ctrls: Timing Writ : 1 801576  3218000 
3218500: system.mem_ctrls: Timing Read : 0 119264  3218500 
3218500: system.mem_ctrls: Timing Read : 0 784296  3218500 
3219000: system.mem_ctrls: Timing Read : 0 119264  3219000 
3219500: system.mem_ctrls: Timing Read : 0 119264  3219500 
3220000: system.mem_ctrls: Timing Read : 0 119272  3220000 
3221500: system.mem_ctrls: Timing Read : 0 119936  3221500 
3222000: system.mem_ctrls: Timing Read : 0 119944  3222000 
3222500: system.mem_ctrls: Timing Read : 0 119944  3222500 
3222500: system.mem_ctrls: Timing Read : 0 801584  3222500 
3223000: system.mem_ctrls: Timing Read : 0 119952  3223000 
3224000: system.mem_ctrls: Timing Writ : 1 801544  3224000 
3225500: system.mem_ctrls: Timing Read : 0 114496  3225500 
3225500: system.mem_ctrls: Timing Writ : 1 801536  3225500 
3226500: system.mem_ctrls: Timing Read : 0 114496  3226500 
3226500: system.mem_ctrls: Timing Writ : 1 801528  3226500 
3227500: system.mem_ctrls: Timing Read : 0 114496  3227500 
3227500: system.mem_ctrls: Timing Writ : 1 801520  3227500 
3228500: system.mem_ctrls: Timing Read : 0 114496  3228500 
3228500: system.mem_ctrls: Timing Writ : 1 801512  3228500 
3229500: system.mem_ctrls: Timing Read : 0 114504  3229500 
3229500: system.mem_ctrls: Timing Writ : 1 801504  3229500 
3230500: system.mem_ctrls: Timing Read : 0 114504  3230500 
3231000: system.mem_ctrls: Timing Read : 0 114504  3231000 
3231000: system.mem_ctrls: Timing Writ : 1 801496  3231000 
3232000: system.mem_ctrls: Timing Read : 0 114504  3232000 
3232500: system.mem_ctrls: Timing Read : 0 114512  3232500 
3233500: system.mem_ctrls: Timing Read : 0 114512  3233500 
3234000: system.mem_ctrls: Timing Read : 0 786712  3234000 
3234500: system.mem_ctrls: Timing Read : 0 114520  3234500 
3235000: system.mem_ctrls: Timing Read : 0 114520  3235000 
3235500: system.mem_ctrls: Timing Read : 0 114528  3235500 
3237000: system.mem_ctrls: Timing Read : 0 114528  3237000 
3237500: system.mem_ctrls: Timing Read : 0 784144  3237500 
3238500: system.mem_ctrls: Timing Read : 0 114536  3238500 
3239000: system.mem_ctrls: Timing Read : 0 114536  3239000 
3239500: system.mem_ctrls: Timing Read : 0 114544  3239500 
3241000: system.mem_ctrls: Timing Read : 0 114544  3241000 
3241500: system.mem_ctrls: Timing Writ : 1 801440  3241500 
3242000: system.mem_ctrls: Timing Read : 0 114544  3242000 
3242500: system.mem_ctrls: Timing Read : 0 114552  3242500 
3243000: system.mem_ctrls: Timing Read : 0 114552  3243000 
3243500: system.mem_ctrls: Timing Read : 0 114560  3243500 
3244000: system.mem_ctrls: Timing Read : 0 114560  3244000 
3244500: system.mem_ctrls: Timing Read : 0 114560  3244500 
3245000: system.mem_ctrls: Timing Read : 0 114560  3245000 
3245500: system.mem_ctrls: Timing Read : 0 114568  3245500 
3246000: system.mem_ctrls: Timing Read : 0 114568  3246000 
3246000: system.mem_ctrls: Timing Writ : 1 801456  3246000 
3246500: system.mem_ctrls: Timing Read : 0 114568  3246500 
3247000: system.mem_ctrls: Timing Read : 0 114576  3247000 
3247000: system.mem_ctrls: Timing Read : 0 784384  3247000 
3247500: system.mem_ctrls: Timing Read : 0 114576  3247500 
3247500: system.mem_ctrls: Timing Read : 0 784392  3247500 
3248000: system.mem_ctrls: Timing Read : 0 114576  3248000 
3248500: system.mem_ctrls: Timing Read : 0 114584  3248500 
3249000: system.mem_ctrls: Timing Read : 0 114584  3249000 
3250000: system.mem_ctrls: Timing Read : 0 114584  3250000 
3250500: system.mem_ctrls: Timing Read : 0 114592  3250500 
3251000: system.mem_ctrls: Timing Read : 0 114592  3251000 
3251500: system.mem_ctrls: Timing Read : 0 114592  3251500 
3253000: system.mem_ctrls: Timing Read : 0 114600  3253000 
3253500: system.mem_ctrls: Timing Read : 0 114600  3253500 
3255000: system.mem_ctrls: Timing Read : 0 114632  3255000 
3255500: system.mem_ctrls: Timing Read : 0 114640  3255500 
3256000: system.mem_ctrls: Timing Read : 0 114640  3256000 
3256500: system.mem_ctrls: Timing Read : 0 114648  3256500 
3258000: system.mem_ctrls: Timing Read : 0 114648  3258000 
3259000: system.mem_ctrls: Timing Read : 0 114656  3259000 
3259500: system.mem_ctrls: Timing Read : 0 114656  3259500 
3260000: system.mem_ctrls: Timing Read : 0 114664  3260000 
3261500: system.mem_ctrls: Timing Read : 0 115320  3261500 
3262000: system.mem_ctrls: Timing Read : 0 115320  3262000 
3262500: system.mem_ctrls: Timing Read : 0 115320  3262500 
3263000: system.mem_ctrls: Timing Read : 0 115328  3263000 
3263500: system.mem_ctrls: Timing Read : 0 115328  3263500 
3263500: system.mem_ctrls: Timing Writ : 1 801440  3263500 
3264000: system.mem_ctrls: Timing Read : 0 115328  3264000 
3264500: system.mem_ctrls: Timing Read : 0 115336  3264500 
3265000: system.mem_ctrls: Timing Read : 0 784136  3265000 
3265500: system.mem_ctrls: Timing Read : 0 115336  3265500 
3266000: system.mem_ctrls: Timing Read : 0 115344  3266000 
3266500: system.mem_ctrls: Timing Read : 0 115344  3266500 
3267000: system.mem_ctrls: Timing Read : 0 115352  3267000 
3267000: system.mem_ctrls: Timing Read : 0 784292  3267000 
3268500: system.mem_ctrls: Timing Read : 0 115352  3268500 
3269000: system.mem_ctrls: Timing Read : 0 115360  3269000 
3270500: system.mem_ctrls: Timing Read : 0 115360  3270500 
3271000: system.mem_ctrls: Timing Read : 0 115360  3271000 
3271500: system.mem_ctrls: Timing Read : 0 115368  3271500 
3272000: system.mem_ctrls: Timing Read : 0 115368  3272000 
3272500: system.mem_ctrls: Timing Read : 0 115376  3272500 
3274000: system.mem_ctrls: Timing Read : 0 115376  3274000 
3274000: system.mem_ctrls: Timing Writ : 1 801456  3274000 
3274500: system.mem_ctrls: Timing Read : 0 115376  3274500 
3275000: system.mem_ctrls: Timing Read : 0 115384  3275000 
3275500: system.mem_ctrls: Timing Read : 0 115384  3275500 
3275500: system.mem_ctrls: Timing Writ : 1 801448  3275500 
3276000: system.mem_ctrls: Timing Read : 0 115384  3276000 
3276500: system.mem_ctrls: Timing Read : 0 115392  3276500 
3277000: system.mem_ctrls: Timing Read : 0 786488  3277000 
3277500: system.mem_ctrls: Timing Writ : 1 801432  3277500 
3279000: system.mem_ctrls: Timing Read : 0 136848  3279000 
3279500: system.mem_ctrls: Timing Read : 0 136848  3279500 
3280500: system.mem_ctrls: Timing Read : 0 136856  3280500 
3281500: system.mem_ctrls: Timing Writ : 1 801416  3281500 
3283000: system.mem_ctrls: Timing Read : 0 298880  3283000 
3283500: system.mem_ctrls: Timing Read : 0 298880  3283500 
3283500: system.mem_ctrls: Timing Writ : 1 801408  3283500 
3284500: system.mem_ctrls: Timing Read : 0 298880  3284500 
3284500: system.mem_ctrls: Timing Writ : 1 801400  3284500 
3285500: system.mem_ctrls: Timing Read : 0 298880  3285500 
3286000: system.mem_ctrls: Timing Read : 0 298888  3286000 
3286500: system.mem_ctrls: Timing Read : 0 298888  3286500 
3287500: system.mem_ctrls: Timing Read : 0 298888  3287500 
3288000: system.mem_ctrls: Timing Read : 0 298896  3288000 
3288500: system.mem_ctrls: Timing Read : 0 794424  3288500 
3289000: system.mem_ctrls: Timing Read : 0 298896  3289000 
3289500: system.mem_ctrls: Timing Read : 0 298904  3289500 
3291000: system.mem_ctrls: Timing Read : 0 298904  3291000 
3291500: system.mem_ctrls: Timing Read : 0 788168  3291500 
3292000: system.mem_ctrls: Timing Read : 0 298912  3292000 
3292500: system.mem_ctrls: Timing Read : 0 298912  3292500 
3294000: system.mem_ctrls: Timing Read : 0 298912  3294000 
3294500: system.mem_ctrls: Timing Read : 0 298912  3294500 
3295000: system.mem_ctrls: Timing Read : 0 298920  3295000 
3296500: system.mem_ctrls: Timing Read : 0 298920  3296500 
3298000: system.mem_ctrls: Timing Read : 0 298920  3298000 
3298500: system.mem_ctrls: Timing Read : 0 298920  3298500 
3299000: system.mem_ctrls: Timing Read : 0 298928  3299000 
3299500: system.mem_ctrls: Timing Read : 0 298928  3299500 
3300500: system.mem_ctrls: Timing Read : 0 298928  3300500 
3301000: system.mem_ctrls: Timing Read : 0 298928  3301000 
3302500: system.mem_ctrls: Timing Read : 0 299016  3302500 
3303000: system.mem_ctrls: Timing Read : 0 299016  3303000 
3303500: system.mem_ctrls: Timing Read : 0 299024  3303500 
3304500: system.mem_ctrls: Timing Writ : 1 801384  3304500 
3306000: system.mem_ctrls: Timing Read : 0 464480  3306000 
3306500: system.mem_ctrls: Timing Read : 0 464480  3306500 
3307000: system.mem_ctrls: Timing Read : 0 464488  3307000 
3307500: system.mem_ctrls: Timing Read : 0 464488  3307500 
3308000: system.mem_ctrls: Timing Read : 0 464488  3308000 
3308500: system.mem_ctrls: Timing Read : 0 464496  3308500 
3309500: system.mem_ctrls: Timing Read : 0 464496  3309500 
3311000: system.mem_ctrls: Timing Read : 0 464496  3311000 
3311500: system.mem_ctrls: Timing Read : 0 464504  3311500 
3312000: system.mem_ctrls: Timing Writ : 1 794424  3312000 
3312500: system.mem_ctrls: Timing Read : 0 464504  3312500 
3313000: system.mem_ctrls: Timing Read : 0 464504  3313000 
3314500: system.mem_ctrls: Timing Read : 0 464504  3314500 
3315000: system.mem_ctrls: Timing Read : 0 464512  3315000 
3315500: system.mem_ctrls: Timing Read : 0 464512  3315500 
3315500: system.mem_ctrls: Timing Read : 0 801384  3315500 
3317000: system.mem_ctrls: Timing Read : 0 299024  3317000 
3317500: system.mem_ctrls: Timing Read : 0 299024  3317500 
3319000: system.mem_ctrls: Timing Read : 0 299024  3319000 
3319500: system.mem_ctrls: Timing Read : 0 299032  3319500 
3320500: system.mem_ctrls: Timing Read : 0 299032  3320500 
3321000: system.mem_ctrls: Timing Read : 0 299032  3321000 
3321000: system.mem_ctrls: Timing Read : 0 801400  3321000 
3322500: system.mem_ctrls: Timing Read : 0 299032  3322500 
3322500: system.mem_ctrls: Timing Read : 0 801408  3322500 
3324000: system.mem_ctrls: Timing Read : 0 299032  3324000 
3324000: system.mem_ctrls: Timing Read : 0 801416  3324000 
3325500: system.mem_ctrls: Timing Read : 0 136856  3325500 
3326000: system.mem_ctrls: Timing Read : 0 136864  3326000 
3326500: system.mem_ctrls: Timing Read : 0 136864  3326500 
3327500: system.mem_ctrls: Timing Read : 0 136864  3327500 
3328000: system.mem_ctrls: Timing Read : 0 136872  3328000 
3329000: system.mem_ctrls: Timing Read : 0 136872  3329000 
3330000: system.mem_ctrls: Timing Read : 0 136872  3330000 
3330000: system.mem_ctrls: Timing Read : 0 801432  3330000 
3331500: system.mem_ctrls: Timing Read : 0 115392  3331500 
3332000: system.mem_ctrls: Timing Read : 0 115392  3332000 
3332500: system.mem_ctrls: Timing Read : 0 115400  3332500 
3333000: system.mem_ctrls: Timing Read : 0 115400  3333000 
3333000: system.mem_ctrls: Timing Read : 0 801448  3333000 
3333500: system.mem_ctrls: Timing Read : 0 115408  3333500 
3333500: system.mem_ctrls: Timing Read : 0 801456  3333500 
3334000: system.mem_ctrls: Timing Read : 0 115408  3334000 
3334500: system.mem_ctrls: Timing Read : 0 115416  3334500 
3336000: system.mem_ctrls: Timing Read : 0 115416  3336000 
3336500: system.mem_ctrls: Timing Read : 0 115424  3336500 
3337000: system.mem_ctrls: Timing Read : 0 793744  3337000 
3337500: system.mem_ctrls: Timing Read : 0 115424  3337500 
3338000: system.mem_ctrls: Timing Read : 0 115424  3338000 
3338500: system.mem_ctrls: Timing Read : 0 115432  3338500 
3340000: system.mem_ctrls: Timing Read : 0 115432  3340000 
3340500: system.mem_ctrls: Timing Read : 0 115440  3340500 
3341000: system.mem_ctrls: Timing Read : 0 786472  3341000 
3341500: system.mem_ctrls: Timing Read : 0 115440  3341500 
3342000: system.mem_ctrls: Timing Read : 0 115448  3342000 
3342500: system.mem_ctrls: Timing Read : 0 784200  3342500 
3343000: system.mem_ctrls: Timing Read : 0 115448  3343000 
3343500: system.mem_ctrls: Timing Read : 0 115448  3343500 
3344000: system.mem_ctrls: Timing Read : 0 115456  3344000 
3344500: system.mem_ctrls: Timing Read : 0 115456  3344500 
3345000: system.mem_ctrls: Timing Read : 0 115456  3345000 
3345500: system.mem_ctrls: Timing Read : 0 115464  3345500 
3347000: system.mem_ctrls: Timing Read : 0 115800  3347000 
3347500: system.mem_ctrls: Timing Read : 0 115808  3347500 
3348000: system.mem_ctrls: Timing Writ : 1 784200  3348000 
3348500: system.mem_ctrls: Timing Read : 0 115808  3348500 
3350000: system.mem_ctrls: Timing Read : 0 115464  3350000 
3350500: system.mem_ctrls: Timing Read : 0 115472  3350500 
3351000: system.mem_ctrls: Timing Writ : 1 786472  3351000 
3351500: system.mem_ctrls: Timing Read : 0 115472  3351500 
3352000: system.mem_ctrls: Timing Read : 0 115472  3352000 
3352500: system.mem_ctrls: Timing Read : 0 115480  3352500 
3354000: system.mem_ctrls: Timing Read : 0 116064  3354000 
3354500: system.mem_ctrls: Timing Read : 0 784292  3354500 
3356000: system.mem_ctrls: Timing Read : 0 116064  3356000 
3356500: system.mem_ctrls: Timing Read : 0 116072  3356500 
3358000: system.mem_ctrls: Timing Read : 0 116072  3358000 
3358500: system.mem_ctrls: Timing Read : 0 116080  3358500 
3360000: system.mem_ctrls: Timing Read : 0 116112  3360000 
3360500: system.mem_ctrls: Timing Read : 0 116112  3360500 
3361500: system.mem_ctrls: Timing Read : 0 116112  3361500 
3363000: system.mem_ctrls: Timing Read : 0 116224  3363000 
3363000: system.mem_ctrls: Timing Writ : 1 801448  3363000 
3363500: system.mem_ctrls: Timing Read : 0 116224  3363500 
3364000: system.mem_ctrls: Timing Read : 0 116232  3364000 
3365500: system.mem_ctrls: Timing Read : 0 116136  3365500 
3366000: system.mem_ctrls: Timing Read : 0 116144  3366000 
3366000: system.mem_ctrls: Timing Read : 0 801440  3366000 
3366500: system.mem_ctrls: Timing Read : 0 116144  3366500 
3367000: system.mem_ctrls: Timing Read : 0 116152  3367000 
3367500: system.mem_ctrls: Timing Read : 0 116152  3367500 
3368000: system.mem_ctrls: Timing Read : 0 116152  3368000 
3368500: system.mem_ctrls: Timing Read : 0 116160  3368500 
3369000: system.mem_ctrls: Timing Read : 0 116160  3369000 
3369500: system.mem_ctrls: Timing Read : 0 116160  3369500 
3370000: system.mem_ctrls: Timing Read : 0 116168  3370000 
3370500: system.mem_ctrls: Timing Read : 0 116168  3370500 
3371000: system.mem_ctrls: Timing Read : 0 116168  3371000 
3371500: system.mem_ctrls: Timing Read : 0 116176  3371500 
3373000: system.mem_ctrls: Timing Read : 0 116176  3373000 
3373500: system.mem_ctrls: Timing Read : 0 116184  3373500 
3374000: system.mem_ctrls: Timing Read : 0 786488  3374000 
3374500: system.mem_ctrls: Timing Writ : 1 801432  3374500 
3376000: system.mem_ctrls: Timing Read : 0 136848  3376000 
3376500: system.mem_ctrls: Timing Read : 0 136848  3376500 
3377500: system.mem_ctrls: Timing Read : 0 136856  3377500 
3378500: system.mem_ctrls: Timing Writ : 1 801416  3378500 
3380000: system.mem_ctrls: Timing Read : 0 298880  3380000 
3380500: system.mem_ctrls: Timing Read : 0 298880  3380500 
3380500: system.mem_ctrls: Timing Writ : 1 801408  3380500 
3381500: system.mem_ctrls: Timing Read : 0 298880  3381500 
3381500: system.mem_ctrls: Timing Writ : 1 801400  3381500 
3382500: system.mem_ctrls: Timing Read : 0 298880  3382500 
3383000: system.mem_ctrls: Timing Read : 0 298888  3383000 
3383500: system.mem_ctrls: Timing Read : 0 298888  3383500 
3384500: system.mem_ctrls: Timing Read : 0 298888  3384500 
3385000: system.mem_ctrls: Timing Read : 0 298896  3385000 
3385500: system.mem_ctrls: Timing Read : 0 794424  3385500 
3386000: system.mem_ctrls: Timing Read : 0 298896  3386000 
3386500: system.mem_ctrls: Timing Read : 0 298904  3386500 
3388000: system.mem_ctrls: Timing Read : 0 298904  3388000 
3388500: system.mem_ctrls: Timing Read : 0 788168  3388500 
3389000: system.mem_ctrls: Timing Read : 0 298912  3389000 
3389500: system.mem_ctrls: Timing Read : 0 298912  3389500 
3391000: system.mem_ctrls: Timing Read : 0 298912  3391000 
3391500: system.mem_ctrls: Timing Read : 0 298912  3391500 
3392000: system.mem_ctrls: Timing Read : 0 298920  3392000 
3393500: system.mem_ctrls: Timing Read : 0 298920  3393500 
3395000: system.mem_ctrls: Timing Read : 0 298920  3395000 
3395500: system.mem_ctrls: Timing Read : 0 298920  3395500 
3396000: system.mem_ctrls: Timing Read : 0 298928  3396000 
3396500: system.mem_ctrls: Timing Read : 0 298928  3396500 
3397500: system.mem_ctrls: Timing Read : 0 298928  3397500 
3398000: system.mem_ctrls: Timing Read : 0 298928  3398000 
3399500: system.mem_ctrls: Timing Read : 0 299016  3399500 
3400000: system.mem_ctrls: Timing Read : 0 299016  3400000 
3400500: system.mem_ctrls: Timing Read : 0 299024  3400500 
3401500: system.mem_ctrls: Timing Writ : 1 801384  3401500 
3403000: system.mem_ctrls: Timing Read : 0 464480  3403000 
3403500: system.mem_ctrls: Timing Read : 0 464480  3403500 
3404000: system.mem_ctrls: Timing Read : 0 464488  3404000 
3404500: system.mem_ctrls: Timing Read : 0 464488  3404500 
3405000: system.mem_ctrls: Timing Read : 0 464488  3405000 
3405500: system.mem_ctrls: Timing Read : 0 464496  3405500 
3406500: system.mem_ctrls: Timing Read : 0 464496  3406500 
3408000: system.mem_ctrls: Timing Read : 0 464496  3408000 
3408500: system.mem_ctrls: Timing Read : 0 464504  3408500 
3409000: system.mem_ctrls: Timing Writ : 1 794424  3409000 
3409500: system.mem_ctrls: Timing Read : 0 464504  3409500 
3410000: system.mem_ctrls: Timing Read : 0 464504  3410000 
3411500: system.mem_ctrls: Timing Read : 0 464504  3411500 
3412000: system.mem_ctrls: Timing Read : 0 464512  3412000 
3412500: system.mem_ctrls: Timing Read : 0 464512  3412500 
3412500: system.mem_ctrls: Timing Read : 0 801384  3412500 
3414000: system.mem_ctrls: Timing Read : 0 299024  3414000 
3414500: system.mem_ctrls: Timing Read : 0 299024  3414500 
3416000: system.mem_ctrls: Timing Read : 0 299024  3416000 
3416500: system.mem_ctrls: Timing Read : 0 299032  3416500 
3417500: system.mem_ctrls: Timing Read : 0 299032  3417500 
3418000: system.mem_ctrls: Timing Read : 0 299032  3418000 
3418000: system.mem_ctrls: Timing Read : 0 801400  3418000 
3419500: system.mem_ctrls: Timing Read : 0 299032  3419500 
3419500: system.mem_ctrls: Timing Read : 0 801408  3419500 
3421000: system.mem_ctrls: Timing Read : 0 299032  3421000 
3421000: system.mem_ctrls: Timing Read : 0 801416  3421000 
3422500: system.mem_ctrls: Timing Read : 0 136856  3422500 
3423000: system.mem_ctrls: Timing Read : 0 136864  3423000 
3423500: system.mem_ctrls: Timing Read : 0 136864  3423500 
3424500: system.mem_ctrls: Timing Read : 0 136864  3424500 
3425000: system.mem_ctrls: Timing Read : 0 136872  3425000 
3426000: system.mem_ctrls: Timing Read : 0 136872  3426000 
3427000: system.mem_ctrls: Timing Read : 0 136872  3427000 
3427000: system.mem_ctrls: Timing Read : 0 801432  3427000 
3428500: system.mem_ctrls: Timing Read : 0 116184  3428500 
3429000: system.mem_ctrls: Timing Read : 0 116184  3429000 
3430500: system.mem_ctrls: Timing Read : 0 116184  3430500 
3431000: system.mem_ctrls: Timing Read : 0 116192  3431000 
3431500: system.mem_ctrls: Timing Read : 0 793744  3431500 
3432000: system.mem_ctrls: Timing Read : 0 116192  3432000 
3432500: system.mem_ctrls: Timing Read : 0 116200  3432500 
3433000: system.mem_ctrls: Timing Read : 0 116200  3433000 
3434500: system.mem_ctrls: Timing Read : 0 116200  3434500 
3435000: system.mem_ctrls: Timing Read : 0 116208  3435000 
3435500: system.mem_ctrls: Timing Read : 0 786472  3435500 
3436000: system.mem_ctrls: Timing Read : 0 116208  3436000 
3436000: system.mem_ctrls: Timing Read : 0 801448  3436000 
3436500: system.mem_ctrls: Timing Read : 0 116208  3436500 
3437000: system.mem_ctrls: Timing Read : 0 116216  3437000 
3437500: system.mem_ctrls: Timing Read : 0 116216  3437500 
3439000: system.mem_ctrls: Timing Read : 0 115944  3439000 
3439500: system.mem_ctrls: Timing Read : 0 115944  3439500 
3440000: system.mem_ctrls: Timing Read : 0 115952  3440000 
3440500: system.mem_ctrls: Timing Writ : 1 784384  3440500 
3441000: system.mem_ctrls: Timing Read : 0 115952  3441000 
3441500: system.mem_ctrls: Timing Read : 0 115952  3441500 
3442000: system.mem_ctrls: Timing Read : 0 115960  3442000 
3443000: system.mem_ctrls: Timing Read : 0 115960  3443000 
3443500: system.mem_ctrls: Timing Read : 0 115960  3443500 
3443500: system.mem_ctrls: Timing Writ : 1 815560  3443500 
3444000: system.mem_ctrls: Timing Read : 0 115960  3444000 
3444500: system.mem_ctrls: Timing Read : 0 115968  3444500 
3445000: system.mem_ctrls: Timing Writ : 1 786472  3445000 
3445500: system.mem_ctrls: Timing Read : 0 115968  3445500 
3446000: system.mem_ctrls: Timing Read : 0 115976  3446000 
3446500: system.mem_ctrls: Timing Read : 0 115976  3446500 
3448000: system.mem_ctrls: Timing Read : 0 114792  3448000 
3448000: system.mem_ctrls: Timing Read : 0 786480  3448000 
3449000: system.mem_ctrls: Timing Read : 0 114792  3449000 
3449500: system.mem_ctrls: Timing Read : 0 114800  3449500 
3451000: system.mem_ctrls: Timing Read : 0 114800  3451000 
3451000: system.mem_ctrls: Timing Writ : 1 786480  3451000 
3451500: system.mem_ctrls: Timing Read : 0 114808  3451500 
3451500: system.mem_ctrls: Timing Read : 0 815560  3451500 
3452000: system.mem_ctrls: Timing Read : 0 114808  3452000 
3453000: system.mem_ctrls: Timing Read : 0 114816  3453000 
3453500: system.mem_ctrls: Timing Read : 0 114816  3453500 
3454000: system.mem_ctrls: Timing Read : 0 114824  3454000 
3455500: system.mem_ctrls: Timing Read : 0 114824  3455500 
3456000: system.mem_ctrls: Timing Read : 0 114824  3456000 
3456500: system.mem_ctrls: Timing Read : 0 114832  3456500 
3457500: system.mem_ctrls: Timing Read : 0 114832  3457500 
3458000: system.mem_ctrls: Timing Read : 0 114832  3458000 
3458500: system.mem_ctrls: Timing Read : 0 114840  3458500 
3459000: system.mem_ctrls: Timing Read : 0 114840  3459000 
3460000: system.mem_ctrls: Timing Read : 0 114840  3460000 
3460500: system.mem_ctrls: Timing Read : 0 114848  3460500 
3461000: system.mem_ctrls: Timing Read : 0 114848  3461000 
3461000: system.mem_ctrls: Timing Writ : 1 784384  3461000 
3461500: system.mem_ctrls: Timing Read : 0 114848  3461500 
3462000: system.mem_ctrls: Timing Read : 0 114856  3462000 
3463000: system.mem_ctrls: Timing Read : 0 114856  3463000 
3464000: system.mem_ctrls: Timing Read : 0 114856  3464000 
3464500: system.mem_ctrls: Timing Read : 0 114864  3464500 
3465500: system.mem_ctrls: Timing Read : 0 114864  3465500 
3466500: system.mem_ctrls: Timing Read : 0 114864  3466500 
3467000: system.mem_ctrls: Timing Read : 0 114872  3467000 
3467000: system.mem_ctrls: Timing Writ : 1 815560  3467000 
3467500: system.mem_ctrls: Timing Read : 0 114872  3467500 
3467500: system.mem_ctrls: Timing Writ : 1 816216  3467500 
3468000: system.mem_ctrls: Timing Read : 0 114872  3468000 
3468500: system.mem_ctrls: Timing Read : 0 114880  3468500 
3469500: system.mem_ctrls: Timing Read : 0 114880  3469500 
3470000: system.mem_ctrls: Timing Read : 0 114880  3470000 
3470000: system.mem_ctrls: Timing Read : 0 801496  3470000 
3471500: system.mem_ctrls: Timing Read : 0 114880  3471500 
3471500: system.mem_ctrls: Timing Read : 0 801504  3471500 
3473000: system.mem_ctrls: Timing Read : 0 114880  3473000 
3473000: system.mem_ctrls: Timing Read : 0 801512  3473000 
3474500: system.mem_ctrls: Timing Read : 0 114888  3474500 
3474500: system.mem_ctrls: Timing Read : 0 801520  3474500 
3476000: system.mem_ctrls: Timing Read : 0 114888  3476000 
3476000: system.mem_ctrls: Timing Read : 0 801528  3476000 
3477500: system.mem_ctrls: Timing Read : 0 114888  3477500 
3477500: system.mem_ctrls: Timing Read : 0 801536  3477500 
3479000: system.mem_ctrls: Timing Read : 0 114888  3479000 
3479000: system.mem_ctrls: Timing Read : 0 801544  3479000 
3480500: system.mem_ctrls: Timing Read : 0 119952  3480500 
3481000: system.mem_ctrls: Timing Read : 0 119960  3481000 
3481500: system.mem_ctrls: Timing Read : 0 119960  3481500 
3482000: system.mem_ctrls: Timing Read : 0 119968  3482000 
3483500: system.mem_ctrls: Timing Read : 0 119968  3483500 
3484000: system.mem_ctrls: Timing Read : 0 793812  3484000 
3484500: system.mem_ctrls: Timing Read : 0 119968  3484500 
3485000: system.mem_ctrls: Timing Read : 0 119976  3485000 
3485500: system.mem_ctrls: Timing Read : 0 119976  3485500 
3487000: system.mem_ctrls: Timing Read : 0 117600  3487000 
3487500: system.mem_ctrls: Timing Read : 0 117608  3487500 
3488500: system.mem_ctrls: Timing Read : 0 117608  3488500 
3489000: system.mem_ctrls: Timing Read : 0 117608  3489000 
3489000: system.mem_ctrls: Timing Read : 0 801688  3489000 
3490500: system.mem_ctrls: Timing Read : 0 117608  3490500 
3490500: system.mem_ctrls: Timing Read : 0 801696  3490500 
3492000: system.mem_ctrls: Timing Read : 0 117608  3492000 
3492000: system.mem_ctrls: Timing Read : 0 801704  3492000 
3493500: system.mem_ctrls: Timing Read : 0 117616  3493500 
3493500: system.mem_ctrls: Timing Read : 0 801712  3493500 
3495000: system.mem_ctrls: Timing Read : 0 117616  3495000 
3495000: system.mem_ctrls: Timing Read : 0 801720  3495000 
3496500: system.mem_ctrls: Timing Read : 0 117616  3496500 
3496500: system.mem_ctrls: Timing Read : 0 801728  3496500 
3498000: system.mem_ctrls: Timing Read : 0 117616  3498000 
3498000: system.mem_ctrls: Timing Read : 0 801736  3498000 
3499500: system.mem_ctrls: Timing Read : 0 120440  3499500 
3500000: system.mem_ctrls: Timing Read : 0 120440  3500000 
3500500: system.mem_ctrls: Timing Read : 0 120448  3500500 
3501000: system.mem_ctrls: Timing Read : 0 120448  3501000 
3502500: system.mem_ctrls: Timing Read : 0 120448  3502500 
3503000: system.mem_ctrls: Timing Read : 0 120456  3503000 
3503000: system.mem_ctrls: Timing Read : 0 809112  3503000 
3503500: system.mem_ctrls: Timing Read : 0 120456  3503500 
3504000: system.mem_ctrls: Timing Read : 0 120464  3504000 
3504500: system.mem_ctrls: Timing Read : 0 120464  3504500 
3506000: system.mem_ctrls: Timing Read : 0 120464  3506000 
3506500: system.mem_ctrls: Timing Read : 0 120472  3506500 
3507000: system.mem_ctrls: Timing Read : 0 784288  3507000 
3508000: system.mem_ctrls: Timing Writ : 1 784288  3508000 
3508500: system.mem_ctrls: Timing Read : 0 120472  3508500 
3509000: system.mem_ctrls: Timing Read : 0 120472  3509000 
3510500: system.mem_ctrls: Timing Read : 0 120480  3510500 
3511000: system.mem_ctrls: Timing Read : 0 120488  3511000 
3511000: system.mem_ctrls: Timing Writ : 1 809032  3511000 
3511500: system.mem_ctrls: Timing Read : 0 120488  3511500 
3512000: system.mem_ctrls: Timing Read : 0 120488  3512000 
3512500: system.mem_ctrls: Timing Read : 0 120488  3512500 
3513000: system.mem_ctrls: Timing Read : 0 120496  3513000 
3514000: system.mem_ctrls: Timing Read : 0 120496  3514000 
3514500: system.mem_ctrls: Timing Read : 0 120504  3514500 
3515000: system.mem_ctrls: Timing Writ : 1 815568  3515000 
3515500: system.mem_ctrls: Timing Read : 0 120504  3515500 
3516000: system.mem_ctrls: Timing Read : 0 120512  3516000 
3516500: system.mem_ctrls: Timing Writ : 1 816200  3516500 
3517000: system.mem_ctrls: Timing Read : 0 120512  3517000 
3517500: system.mem_ctrls: Timing Read : 0 120520  3517500 
3518000: system.mem_ctrls: Timing Read : 0 120520  3518000 
3518500: system.mem_ctrls: Timing Read : 0 120528  3518500 
3519000: system.mem_ctrls: Timing Read : 0 120528  3519000 
3522000: system.mem_ctrls: Timing Writ : 1 815576  3522000 
3524000: system.mem_ctrls: Timing Writ : 1 815584  3524000 
3526000: system.mem_ctrls: Timing Writ : 1 815592  3526000 
3528000: system.mem_ctrls: Timing Writ : 1 815600  3528000 
3530000: system.mem_ctrls: Timing Writ : 1 815608  3530000 
3532000: system.mem_ctrls: Timing Writ : 1 815616  3532000 
3534000: system.mem_ctrls: Timing Writ : 1 815624  3534000 
3536000: system.mem_ctrls: Timing Writ : 1 815632  3536000 
3538000: system.mem_ctrls: Timing Writ : 1 815640  3538000 
3540000: system.mem_ctrls: Timing Writ : 1 815648  3540000 
3542000: system.mem_ctrls: Timing Writ : 1 815656  3542000 
3544000: system.mem_ctrls: Timing Writ : 1 815664  3544000 
3546000: system.mem_ctrls: Timing Writ : 1 815672  3546000 
3548000: system.mem_ctrls: Timing Writ : 1 815680  3548000 
3550000: system.mem_ctrls: Timing Writ : 1 815688  3550000 
3552000: system.mem_ctrls: Timing Writ : 1 815696  3552000 
3554000: system.mem_ctrls: Timing Writ : 1 815704  3554000 
3556000: system.mem_ctrls: Timing Writ : 1 815712  3556000 
3558000: system.mem_ctrls: Timing Writ : 1 815720  3558000 
3560000: system.mem_ctrls: Timing Writ : 1 815728  3560000 
3562000: system.mem_ctrls: Timing Writ : 1 815736  3562000 
3564000: system.mem_ctrls: Timing Writ : 1 815744  3564000 
3566000: system.mem_ctrls: Timing Writ : 1 815752  3566000 
3568000: system.mem_ctrls: Timing Writ : 1 815760  3568000 
3570000: system.mem_ctrls: Timing Writ : 1 815768  3570000 
3572000: system.mem_ctrls: Timing Writ : 1 815776  3572000 
3574000: system.mem_ctrls: Timing Writ : 1 815784  3574000 
3576000: system.mem_ctrls: Timing Writ : 1 815792  3576000 
3578000: system.mem_ctrls: Timing Writ : 1 815800  3578000 
3580000: system.mem_ctrls: Timing Writ : 1 815808  3580000 
3582000: system.mem_ctrls: Timing Writ : 1 815816  3582000 
3584000: system.mem_ctrls: Timing Writ : 1 815824  3584000 
3586000: system.mem_ctrls: Timing Writ : 1 815832  3586000 
3588000: system.mem_ctrls: Timing Writ : 1 815840  3588000 
3590000: system.mem_ctrls: Timing Writ : 1 815848  3590000 
3592000: system.mem_ctrls: Timing Writ : 1 815856  3592000 
3594000: system.mem_ctrls: Timing Writ : 1 815864  3594000 
3596000: system.mem_ctrls: Timing Writ : 1 815872  3596000 
3598000: system.mem_ctrls: Timing Writ : 1 815880  3598000 
3600000: system.mem_ctrls: Timing Writ : 1 815888  3600000 
3602000: system.mem_ctrls: Timing Writ : 1 815896  3602000 
3604000: system.mem_ctrls: Timing Writ : 1 815904  3604000 
3606000: system.mem_ctrls: Timing Writ : 1 815912  3606000 
3608000: system.mem_ctrls: Timing Writ : 1 815920  3608000 
3610000: system.mem_ctrls: Timing Writ : 1 815928  3610000 
3612000: system.mem_ctrls: Timing Writ : 1 815936  3612000 
3614000: system.mem_ctrls: Timing Writ : 1 815944  3614000 
3616000: system.mem_ctrls: Timing Writ : 1 815952  3616000 
3618000: system.mem_ctrls: Timing Writ : 1 815960  3618000 
3620000: system.mem_ctrls: Timing Writ : 1 815968  3620000 
3622000: system.mem_ctrls: Timing Writ : 1 815976  3622000 
3624000: system.mem_ctrls: Timing Writ : 1 815984  3624000 
3626000: system.mem_ctrls: Timing Writ : 1 815992  3626000 
3628000: system.mem_ctrls: Timing Writ : 1 816000  3628000 
3630000: system.mem_ctrls: Timing Writ : 1 816008  3630000 
3632000: system.mem_ctrls: Timing Writ : 1 816016  3632000 
3634000: system.mem_ctrls: Timing Writ : 1 816024  3634000 
3636000: system.mem_ctrls: Timing Writ : 1 816032  3636000 
3638000: system.mem_ctrls: Timing Writ : 1 816040  3638000 
3640000: system.mem_ctrls: Timing Writ : 1 816048  3640000 
3642000: system.mem_ctrls: Timing Writ : 1 816056  3642000 
3644000: system.mem_ctrls: Timing Writ : 1 816064  3644000 
3646000: system.mem_ctrls: Timing Writ : 1 816072  3646000 
3648000: system.mem_ctrls: Timing Writ : 1 816080  3648000 
3650000: system.mem_ctrls: Timing Writ : 1 816088  3650000 
3652000: system.mem_ctrls: Timing Writ : 1 816096  3652000 
3654000: system.mem_ctrls: Timing Writ : 1 816104  3654000 
3656000: system.mem_ctrls: Timing Writ : 1 816112  3656000 
3658000: system.mem_ctrls: Timing Writ : 1 816120  3658000 
3660000: system.mem_ctrls: Timing Writ : 1 816128  3660000 
3662000: system.mem_ctrls: Timing Writ : 1 816136  3662000 
3664000: system.mem_ctrls: Timing Writ : 1 816144  3664000 
3666000: system.mem_ctrls: Timing Writ : 1 816152  3666000 
3668000: system.mem_ctrls: Timing Writ : 1 816160  3668000 
3670000: system.mem_ctrls: Timing Writ : 1 816168  3670000 
3672000: system.mem_ctrls: Timing Writ : 1 816176  3672000 
3674000: system.mem_ctrls: Timing Writ : 1 816184  3674000 
3676000: system.mem_ctrls: Timing Writ : 1 816192  3676000 
3678000: system.mem_ctrls: Timing Writ : 1 816200  3678000 
3680500: system.mem_ctrls: Timing Read : 0 120528  3680500 
3680500: system.mem_ctrls: Timing Read : 0 801744  3680500 
3682000: system.mem_ctrls: Timing Read : 0 120528  3682000 
3682000: system.mem_ctrls: Timing Read : 0 801752  3682000 
3683500: system.mem_ctrls: Timing Read : 0 125032  3683500 
3684000: system.mem_ctrls: Timing Read : 0 125040  3684000 
3684500: system.mem_ctrls: Timing Read : 0 784208  3684500 
3685500: system.mem_ctrls: Timing Read : 0 125040  3685500 
3686000: system.mem_ctrls: Timing Read : 0 125048  3686000 
3687500: system.mem_ctrls: Timing Read : 0 124896  3687500 
3688000: system.mem_ctrls: Timing Read : 0 124904  3688000 
3688000: system.mem_ctrls: Timing Read : 0 809112  3688000 
3688500: system.mem_ctrls: Timing Read : 0 124904  3688500 
3689000: system.mem_ctrls: Timing Read : 0 124904  3689000 
3689500: system.mem_ctrls: Timing Read : 0 124912  3689500 
3691000: system.mem_ctrls: Timing Read : 0 124912  3691000 
3691500: system.mem_ctrls: Timing Read : 0 124912  3691500 
3692000: system.mem_ctrls: Timing Read : 0 124920  3692000 
3693000: system.mem_ctrls: Timing Read : 0 124920  3693000 
3693500: system.mem_ctrls: Timing Read : 0 124928  3693500 
3694500: system.mem_ctrls: Timing Writ : 1 801752  3694500 
3696000: system.mem_ctrls: Timing Read : 0 116672  3696000 
3696500: system.mem_ctrls: Timing Read : 0 116672  3696500 
3697000: system.mem_ctrls: Timing Read : 0 116680  3697000 
3698500: system.mem_ctrls: Timing Read : 0 116680  3698500 
3698500: system.mem_ctrls: Timing Writ : 1 801744  3698500 
3699500: system.mem_ctrls: Timing Read : 0 116680  3699500 
3700000: system.mem_ctrls: Timing Read : 0 116680  3700000 
3700500: system.mem_ctrls: Timing Read : 0 116688  3700500 
3700500: system.mem_ctrls: Timing Writ : 1 801736  3700500 
3701500: system.mem_ctrls: Timing Read : 0 116688  3701500 
3701500: system.mem_ctrls: Timing Writ : 1 801728  3701500 
3702500: system.mem_ctrls: Timing Read : 0 116688  3702500 
3702500: system.mem_ctrls: Timing Writ : 1 801720  3702500 
3703500: system.mem_ctrls: Timing Read : 0 116688  3703500 
3703500: system.mem_ctrls: Timing Writ : 1 801712  3703500 
3704500: system.mem_ctrls: Timing Read : 0 116688  3704500 
3705000: system.mem_ctrls: Timing Read : 0 116696  3705000 
3705500: system.mem_ctrls: Timing Read : 0 116696  3705500 
3705500: system.mem_ctrls: Timing Writ : 1 801704  3705500 
3706500: system.mem_ctrls: Timing Read : 0 116696  3706500 
3707000: system.mem_ctrls: Timing Read : 0 116696  3707000 
3707500: system.mem_ctrls: Timing Read : 0 116704  3707500 
3708500: system.mem_ctrls: Timing Read : 0 116704  3708500 
3709500: system.mem_ctrls: Timing Read : 0 116712  3709500 
3711000: system.mem_ctrls: Timing Read : 0 116976  3711000 
3712000: system.mem_ctrls: Timing Read : 0 116976  3712000 
3712500: system.mem_ctrls: Timing Read : 0 116976  3712500 
3713000: system.mem_ctrls: Timing Read : 0 116984  3713000 
3713500: system.mem_ctrls: Timing Read : 0 116984  3713500 
3715000: system.mem_ctrls: Timing Read : 0 116992  3715000 
3715500: system.mem_ctrls: Timing Read : 0 116992  3715500 
3716000: system.mem_ctrls: Timing Read : 0 116992  3716000 
3716500: system.mem_ctrls: Timing Read : 0 117000  3716500 
3717000: system.mem_ctrls: Timing Read : 0 793816  3717000 
3718000: system.mem_ctrls: Timing Read : 0 117000  3718000 
3718500: system.mem_ctrls: Timing Read : 0 117008  3718500 
3720000: system.mem_ctrls: Timing Read : 0 117008  3720000 
3720500: system.mem_ctrls: Timing Read : 0 117016  3720500 
3721500: system.mem_ctrls: Timing Read : 0 117016  3721500 
3723000: system.mem_ctrls: Timing Read : 0 117024  3723000 
3723500: system.mem_ctrls: Timing Read : 0 117024  3723500 
3724000: system.mem_ctrls: Timing Read : 0 117024  3724000 
3724500: system.mem_ctrls: Timing Read : 0 117032  3724500 
3725000: system.mem_ctrls: Timing Read : 0 117032  3725000 
3725500: system.mem_ctrls: Timing Read : 0 117032  3725500 
3726000: system.mem_ctrls: Timing Read : 0 117040  3726000 
3726500: system.mem_ctrls: Timing Read : 0 117040  3726500 
3727000: system.mem_ctrls: Timing Read : 0 117048  3727000 
3727500: system.mem_ctrls: Timing Read : 0 117048  3727500 
3728000: system.mem_ctrls: Timing Read : 0 117048  3728000 
3728500: system.mem_ctrls: Timing Read : 0 117056  3728500 
3729000: system.mem_ctrls: Timing Read : 0 117056  3729000 
3729500: system.mem_ctrls: Timing Read : 0 117056  3729500 
3730000: system.mem_ctrls: Timing Read : 0 117064  3730000 
3730000: system.mem_ctrls: Timing Writ : 1 801656  3730000 
3730500: system.mem_ctrls: Timing Read : 0 117064  3730500 
3731000: system.mem_ctrls: Timing Read : 0 117064  3731000 
3731500: system.mem_ctrls: Timing Read : 0 117072  3731500 
3732500: system.mem_ctrls: Timing Read : 0 117072  3732500 
3733000: system.mem_ctrls: Timing Read : 0 117080  3733000 
3733000: system.mem_ctrls: Timing Writ : 1 801664  3733000 
3733500: system.mem_ctrls: Timing Read : 0 117080  3733500 
3734000: system.mem_ctrls: Timing Read : 0 117080  3734000 
3734500: system.mem_ctrls: Timing Read : 0 117088  3734500 
3735500: system.mem_ctrls: Timing Read : 0 117088  3735500 
3736000: system.mem_ctrls: Timing Read : 0 117088  3736000 
3736500: system.mem_ctrls: Timing Read : 0 117096  3736500 
3737000: system.mem_ctrls: Timing Read : 0 117096  3737000 
3737000: system.mem_ctrls: Timing Writ : 1 801632  3737000 
3737500: system.mem_ctrls: Timing Read : 0 117096  3737500 
3738000: system.mem_ctrls: Timing Read : 0 117104  3738000 
3738000: system.mem_ctrls: Timing Writ : 1 801648  3738000 
3738500: system.mem_ctrls: Timing Read : 0 117104  3738500 
3739000: system.mem_ctrls: Timing Read : 0 117104  3739000 
3739500: system.mem_ctrls: Timing Read : 0 117112  3739500 
3740000: system.mem_ctrls: Timing Read : 0 117112  3740000 
3740500: system.mem_ctrls: Timing Read : 0 117112  3740500 
3741000: system.mem_ctrls: Timing Read : 0 117120  3741000 
3741000: system.mem_ctrls: Timing Writ : 1 801644  3741000 
3741500: system.mem_ctrls: Timing Read : 0 117120  3741500 
3742500: system.mem_ctrls: Timing Read : 0 117120  3742500 
3743000: system.mem_ctrls: Timing Read : 0 117128  3743000 
3743000: system.mem_ctrls: Timing Writ : 1 801672  3743000 
3743500: system.mem_ctrls: Timing Read : 0 117128  3743500 
3743500: system.mem_ctrls: Timing Writ : 1 801676  3743500 
3744000: system.mem_ctrls: Timing Read : 0 117128  3744000 
3744500: system.mem_ctrls: Timing Read : 0 117136  3744500 
3744500: system.mem_ctrls: Timing Writ : 1 801680  3744500 
3745000: system.mem_ctrls: Timing Read : 0 117136  3745000 
3745000: system.mem_ctrls: Timing Writ : 1 801684  3745000 
3745500: system.mem_ctrls: Timing Read : 0 117136  3745500 
3746000: system.mem_ctrls: Timing Read : 0 117144  3746000 
3746000: system.mem_ctrls: Timing Writ : 1 801608  3746000 
3746500: system.mem_ctrls: Timing Read : 0 117144  3746500 
3747500: system.mem_ctrls: Timing Read : 0 117152  3747500 
3749000: system.mem_ctrls: Timing Read : 0 117184  3749000 
3749000: system.mem_ctrls: Timing Read : 0 784296  3749000 
3749500: system.mem_ctrls: Timing Read : 0 117184  3749500 
3750000: system.mem_ctrls: Timing Read : 0 117184  3750000 
3750500: system.mem_ctrls: Timing Read : 0 117192  3750500 
3752000: system.mem_ctrls: Timing Read : 0 117736  3752000 
3752500: system.mem_ctrls: Timing Read : 0 117744  3752500 
3753000: system.mem_ctrls: Timing Read : 0 117744  3753000 
3753500: system.mem_ctrls: Timing Read : 0 117744  3753500 
3754000: system.mem_ctrls: Timing Read : 0 117752  3754000 
3754500: system.mem_ctrls: Timing Read : 0 117752  3754500 
3754500: system.mem_ctrls: Timing Writ : 1 801584  3754500 
3755000: system.mem_ctrls: Timing Read : 0 117752  3755000 
3755500: system.mem_ctrls: Timing Read : 0 117760  3755500 
3756000: system.mem_ctrls: Timing Read : 0 117768  3756000 
3756500: system.mem_ctrls: Timing Read : 0 809032  3756500 
3757500: system.mem_ctrls: Timing Read : 0 117768  3757500 
3759000: system.mem_ctrls: Timing Read : 0 117768  3759000 
3759500: system.mem_ctrls: Timing Read : 0 117776  3759500 
3760000: system.mem_ctrls: Timing Read : 0 784208  3760000 
3761000: system.mem_ctrls: Timing Read : 0 117776  3761000 
3762000: system.mem_ctrls: Timing Read : 0 117776  3762000 
3762500: system.mem_ctrls: Timing Read : 0 117784  3762500 
3762500: system.mem_ctrls: Timing Writ : 1 801584  3762500 
3763000: system.mem_ctrls: Timing Read : 0 117784  3763000 
3763500: system.mem_ctrls: Timing Read : 0 117792  3763500 
3764000: system.mem_ctrls: Timing Writ : 1 801576  3764000 
3764500: system.mem_ctrls: Timing Read : 0 117792  3764500 
3765000: system.mem_ctrls: Timing Read : 0 117800  3765000 
3765000: system.mem_ctrls: Timing Writ : 1 801640  3765000 
3765500: system.mem_ctrls: Timing Read : 0 117800  3765500 
3766000: system.mem_ctrls: Timing Read : 0 117808  3766000 
3766000: system.mem_ctrls: Timing Writ : 1 801600  3766000 
3766500: system.mem_ctrls: Timing Read : 0 117808  3766500 
3766500: system.mem_ctrls: Timing Read : 0 784408  3766500 
3767000: system.mem_ctrls: Timing Read : 0 117808  3767000 
3767500: system.mem_ctrls: Timing Read : 0 117816  3767500 
3768000: system.mem_ctrls: Timing Read : 0 117816  3768000 
3769500: system.mem_ctrls: Timing Read : 0 118640  3769500 
3770500: system.mem_ctrls: Timing Read : 0 118640  3770500 
3771000: system.mem_ctrls: Timing Read : 0 118648  3771000 
3772500: system.mem_ctrls: Timing Read : 0 118648  3772500 
3772500: system.mem_ctrls: Timing Read : 0 801608  3772500 
3773000: system.mem_ctrls: Timing Read : 0 118648  3773000 
3773500: system.mem_ctrls: Timing Read : 0 118656  3773500 
3774000: system.mem_ctrls: Timing Read : 0 118656  3774000 
3774500: system.mem_ctrls: Timing Read : 0 118656  3774500 
3775000: system.mem_ctrls: Timing Read : 0 118664  3775000 
3775000: system.mem_ctrls: Timing Read : 0 785440  3775000 
3775500: system.mem_ctrls: Timing Read : 0 118664  3775500 
3776000: system.mem_ctrls: Timing Read : 0 118664  3776000 
3776500: system.mem_ctrls: Timing Read : 0 118672  3776500 
3778000: system.mem_ctrls: Timing Read : 0 118680  3778000 
3778000: system.mem_ctrls: Timing Read : 0 801608  3778000 
3778500: system.mem_ctrls: Timing Read : 0 118688  3778500 
3779000: system.mem_ctrls: Timing Read : 0 118688  3779000 
3779500: system.mem_ctrls: Timing Read : 0 118688  3779500 
3780000: system.mem_ctrls: Timing Read : 0 118688  3780000 
3780500: system.mem_ctrls: Timing Read : 0 118696  3780500 
3781000: system.mem_ctrls: Timing Read : 0 118696  3781000 
3781500: system.mem_ctrls: Timing Read : 0 118696  3781500 
3782000: system.mem_ctrls: Timing Read : 0 118704  3782000 
3782500: system.mem_ctrls: Timing Read : 0 118704  3782500 
3782500: system.mem_ctrls: Timing Read : 0 786440  3782500 
3783000: system.mem_ctrls: Timing Read : 0 118712  3783000 
3783500: system.mem_ctrls: Timing Read : 0 118712  3783500 
3784000: system.mem_ctrls: Timing Read : 0 118712  3784000 
3784500: system.mem_ctrls: Timing Read : 0 118720  3784500 
3785000: system.mem_ctrls: Timing Read : 0 118720  3785000 
3786500: system.mem_ctrls: Timing Read : 0 119152  3786500 
3787000: system.mem_ctrls: Timing Read : 0 119152  3787000 
3788000: system.mem_ctrls: Timing Read : 0 119152  3788000 
3789500: system.mem_ctrls: Timing Read : 0 119160  3789500 
3790000: system.mem_ctrls: Timing Read : 0 119160  3790000 
3790500: system.mem_ctrls: Timing Read : 0 119168  3790500 
3790500: system.mem_ctrls: Timing Read : 0 786444  3790500 
3791000: system.mem_ctrls: Timing Read : 0 119168  3791000 
3791500: system.mem_ctrls: Timing Read : 0 119168  3791500 
3792000: system.mem_ctrls: Timing Read : 0 119176  3792000 
3793500: system.mem_ctrls: Timing Read : 0 119176  3793500 
3794000: system.mem_ctrls: Timing Read : 0 119176  3794000 
3795000: system.mem_ctrls: Timing Read : 0 119176  3795000 
3795500: system.mem_ctrls: Timing Read : 0 119184  3795500 
3797000: system.mem_ctrls: Timing Read : 0 119216  3797000 
3797500: system.mem_ctrls: Timing Read : 0 119224  3797500 
3797500: system.mem_ctrls: Timing Read : 0 784384  3797500 
3798000: system.mem_ctrls: Timing Read : 0 119224  3798000 
3798000: system.mem_ctrls: Timing Read : 0 816216  3798000 
3798500: system.mem_ctrls: Timing Read : 0 119224  3798500 
3799000: system.mem_ctrls: Timing Read : 0 119232  3799000 
3800000: system.mem_ctrls: Timing Read : 0 119232  3800000 
3800000: system.mem_ctrls: Timing Read : 0 786472  3800000 
3801000: system.mem_ctrls: Timing Read : 0 119240  3801000 
3802500: system.mem_ctrls: Timing Read : 0 119240  3802500 
3803000: system.mem_ctrls: Timing Read : 0 119248  3803000 
3803500: system.mem_ctrls: Timing Read : 0 119248  3803500 
3804000: system.mem_ctrls: Timing Read : 0 119248  3804000 
3804500: system.mem_ctrls: Timing Read : 0 119256  3804500 
3806000: system.mem_ctrls: Timing Read : 0 119856  3806000 
3806500: system.mem_ctrls: Timing Read : 0 119864  3806500 
3807500: system.mem_ctrls: Timing Read : 0 119864  3807500 
3808000: system.mem_ctrls: Timing Read : 0 119872  3808000 
3808500: system.mem_ctrls: Timing Read : 0 119872  3808500 
3809000: system.mem_ctrls: Timing Read : 0 119872  3809000 
3809500: system.mem_ctrls: Timing Read : 0 119880  3809500 
3809500: system.mem_ctrls: Timing Read : 0 801600  3809500 
3810000: system.mem_ctrls: Timing Read : 0 119880  3810000 
3810500: system.mem_ctrls: Timing Read : 0 119880  3810500 
3811000: system.mem_ctrls: Timing Read : 0 119888  3811000 
3811000: system.mem_ctrls: Timing Writ : 1 784384  3811000 
3811500: system.mem_ctrls: Timing Read : 0 119888  3811500 
3812500: system.mem_ctrls: Timing Read : 0 119888  3812500 
3813500: system.mem_ctrls: Timing Read : 0 119896  3813500 
3814500: system.mem_ctrls: Timing Read : 0 119896  3814500 
3815500: system.mem_ctrls: Timing Read : 0 119896  3815500 
3816000: system.mem_ctrls: Timing Read : 0 119904  3816000 
3816500: system.mem_ctrls: Timing Read : 0 119904  3816500 
3817000: system.mem_ctrls: Timing Read : 0 119904  3817000 
3817500: system.mem_ctrls: Timing Read : 0 119912  3817500 
3818500: system.mem_ctrls: Timing Read : 0 119912  3818500 
3818500: system.mem_ctrls: Timing Writ : 1 816216  3818500 
3819000: system.mem_ctrls: Timing Read : 0 119912  3819000 
3819500: system.mem_ctrls: Timing Read : 0 119920  3819500 
3819500: system.mem_ctrls: Timing Writ : 1 817416  3819500 
3820000: system.mem_ctrls: Timing Read : 0 119920  3820000 
3820500: system.mem_ctrls: Timing Read : 0 793812  3820500 
3821000: system.mem_ctrls: Timing Read : 0 119928  3821000 
3821500: system.mem_ctrls: Timing Read : 0 119928  3821500 
3823000: system.mem_ctrls: Timing Read : 0 117600  3823000 
3823500: system.mem_ctrls: Timing Read : 0 117608  3823500 
3824500: system.mem_ctrls: Timing Read : 0 117608  3824500 
3825000: system.mem_ctrls: Timing Read : 0 117608  3825000 
3825000: system.mem_ctrls: Timing Read : 0 801704  3825000 
3826500: system.mem_ctrls: Timing Read : 0 117608  3826500 
3826500: system.mem_ctrls: Timing Read : 0 801712  3826500 
3828000: system.mem_ctrls: Timing Read : 0 117608  3828000 
3828000: system.mem_ctrls: Timing Read : 0 801720  3828000 
3829500: system.mem_ctrls: Timing Read : 0 117616  3829500 
3829500: system.mem_ctrls: Timing Read : 0 801728  3829500 
3831000: system.mem_ctrls: Timing Read : 0 117616  3831000 
3831000: system.mem_ctrls: Timing Read : 0 801736  3831000 
3832500: system.mem_ctrls: Timing Read : 0 117616  3832500 
3832500: system.mem_ctrls: Timing Read : 0 801744  3832500 
3834000: system.mem_ctrls: Timing Read : 0 117616  3834000 
3834000: system.mem_ctrls: Timing Read : 0 801752  3834000 
3835500: system.mem_ctrls: Timing Read : 0 124928  3835500 
3836000: system.mem_ctrls: Timing Read : 0 124928  3836000 
3836500: system.mem_ctrls: Timing Read : 0 124936  3836500 
3838000: system.mem_ctrls: Timing Read : 0 124936  3838000 
3838500: system.mem_ctrls: Timing Read : 0 124944  3838500 
3838500: system.mem_ctrls: Timing Read : 0 816216  3838500 
3839000: system.mem_ctrls: Timing Read : 0 124944  3839000 
3840000: system.mem_ctrls: Timing Read : 0 124944  3840000 
3841500: system.mem_ctrls: Timing Read : 0 124944  3841500 
3842500: system.mem_ctrls: Timing Read : 0 124952  3842500 
3844000: system.mem_ctrls: Timing Read : 0 124976  3844000 
3844000: system.mem_ctrls: Timing Read : 0 801760  3844000 
3845500: system.mem_ctrls: Timing Read : 0 124976  3845500 
3846000: system.mem_ctrls: Timing Read : 0 124984  3846000 
3846000: system.mem_ctrls: Timing Read : 0 801768  3846000 
3847500: system.mem_ctrls: Timing Read : 0 124984  3847500 
3847500: system.mem_ctrls: Timing Read : 0 801776  3847500 
3849000: system.mem_ctrls: Timing Read : 0 124984  3849000 
3849000: system.mem_ctrls: Timing Read : 0 801784  3849000 
3850500: system.mem_ctrls: Timing Read : 0 133128  3850500 
3851000: system.mem_ctrls: Timing Read : 0 133128  3851000 
3851500: system.mem_ctrls: Timing Read : 0 133128  3851500 
3852000: system.mem_ctrls: Timing Read : 0 133136  3852000 
3852500: system.mem_ctrls: Timing Read : 0 133136  3852500 
3853000: system.mem_ctrls: Timing Read : 0 133136  3853000 
3854500: system.mem_ctrls: Timing Read : 0 133136  3854500 
3855000: system.mem_ctrls: Timing Read : 0 133144  3855000 
3856000: system.mem_ctrls: Timing Read : 0 133144  3856000 
3856000: system.mem_ctrls: Timing Read : 0 801800  3856000 
3857500: system.mem_ctrls: Timing Read : 0 133144  3857500 
3857500: system.mem_ctrls: Timing Read : 0 801808  3857500 
3859000: system.mem_ctrls: Timing Read : 0 133144  3859000 
3859000: system.mem_ctrls: Timing Read : 0 801816  3859000 
3860500: system.mem_ctrls: Timing Read : 0 133144  3860500 
3861000: system.mem_ctrls: Timing Read : 0 133152  3861000 
3861000: system.mem_ctrls: Timing Read : 0 801824  3861000 
3862500: system.mem_ctrls: Timing Read : 0 133152  3862500 
3864000: system.mem_ctrls: Timing Read : 0 4368  3864000 
3864500: system.mem_ctrls: Timing Read : 0 4368  3864500 
3865000: system.mem_ctrls: Timing Read : 0 4376  3865000 
3865500: system.mem_ctrls: Timing Read : 0 782480  3865500 
3866500: system.mem_ctrls: Timing Read : 0 288000  3866500 
3867000: system.mem_ctrls: Timing Read : 0 288000  3867000 
3868000: system.mem_ctrls: Timing Read : 0 288008  3868000 
3868500: system.mem_ctrls: Timing Read : 0 288008  3868500 
3869500: system.mem_ctrls: Timing Read : 0 288008  3869500 
3870000: system.mem_ctrls: Timing Read : 0 288016  3870000 
3871000: system.mem_ctrls: Timing Read : 0 288016  3871000 
3872500: system.mem_ctrls: Timing Read : 0 288024  3872500 
3873500: system.mem_ctrls: Timing Read : 0 288024  3873500 
3874000: system.mem_ctrls: Timing Read : 0 288032  3874000 
3875500: system.mem_ctrls: Timing Read : 0 288032  3875500 
3876500: system.mem_ctrls: Timing Read : 0 288032  3876500 
3877000: system.mem_ctrls: Timing Read : 0 288040  3877000 
3878500: system.mem_ctrls: Timing Read : 0 288168  3878500 
3879500: system.mem_ctrls: Timing Read : 0 288176  3879500 
3881000: system.mem_ctrls: Timing Read : 0 288200  3881000 
3881500: system.mem_ctrls: Timing Read : 0 288200  3881500 
3881500: system.mem_ctrls: Timing Writ : 1 816224  3881500 
3882000: system.mem_ctrls: Timing Writ : 1 816232  3882000 
3882500: system.mem_ctrls: Timing Read : 0 288208  3882500 
3883500: system.mem_ctrls: Timing Read : 0 288208  3883500 
3884000: system.mem_ctrls: Timing Read : 0 288216  3884000 
3884000: system.mem_ctrls: Timing Writ : 1 817393  3884000 
3884500: system.mem_ctrls: Timing Writ : 1 817401  3884500 
3884500: system.mem_ctrls: Timing Writ : 1 817408  3884500 
3885000: system.mem_ctrls: Timing Read : 0 288216  3885000 
3885000: system.mem_ctrls: Timing Writ : 1 816240  3885000 
3885500: system.mem_ctrls: Timing Writ : 1 816248  3885500 
3886000: system.mem_ctrls: Timing Read : 0 288216  3886000 
3886500: system.mem_ctrls: Timing Read : 0 288224  3886500 
3886500: system.mem_ctrls: Timing Writ : 1 817377  3886500 
3887000: system.mem_ctrls: Timing Writ : 1 817385  3887000 
3887500: system.mem_ctrls: Timing Read : 0 288224  3887500 
3888000: system.mem_ctrls: Timing Read : 0 288232  3888000 
3888000: system.mem_ctrls: Timing Writ : 1 816256  3888000 
3888500: system.mem_ctrls: Timing Writ : 1 816264  3888500 
3889000: system.mem_ctrls: Timing Read : 0 288232  3889000 
3889000: system.mem_ctrls: Timing Writ : 1 817361  3889000 
3889500: system.mem_ctrls: Timing Writ : 1 817369  3889500 
3890000: system.mem_ctrls: Timing Read : 0 288240  3890000 
3890000: system.mem_ctrls: Timing Writ : 1 816272  3890000 
3890500: system.mem_ctrls: Timing Writ : 1 816280  3890500 
3891000: system.mem_ctrls: Timing Read : 0 288240  3891000 
3891500: system.mem_ctrls: Timing Read : 0 288248  3891500 
3891500: system.mem_ctrls: Timing Writ : 1 817345  3891500 
3892000: system.mem_ctrls: Timing Writ : 1 817353  3892000 
3892500: system.mem_ctrls: Timing Read : 0 288248  3892500 
3893000: system.mem_ctrls: Timing Read : 0 288248  3893000 
3893500: system.mem_ctrls: Timing Read : 0 288256  3893500 
3894500: system.mem_ctrls: Timing Read : 0 288256  3894500 
3895000: system.mem_ctrls: Timing Read : 0 288256  3895000 
3896500: system.mem_ctrls: Timing Read : 0 288256  3896500 
3897000: system.mem_ctrls: Timing Read : 0 288264  3897000 
3897000: system.mem_ctrls: Timing Writ : 1 816256  3897000 
3897500: system.mem_ctrls: Timing Writ : 1 816264  3897500 
3898000: system.mem_ctrls: Timing Read : 0 288264  3898000 
3898000: system.mem_ctrls: Timing Writ : 1 816272  3898000 
3898500: system.mem_ctrls: Timing Writ : 1 816280  3898500 
3899000: system.mem_ctrls: Timing Read : 0 288272  3899000 
3899000: system.mem_ctrls: Timing Writ : 1 816288  3899000 
3899500: system.mem_ctrls: Timing Writ : 1 816296  3899500 
3900000: system.mem_ctrls: Timing Read : 0 288272  3900000 
3900500: system.mem_ctrls: Timing Read : 0 288280  3900500 
3900500: system.mem_ctrls: Timing Writ : 1 816304  3900500 
3901000: system.mem_ctrls: Timing Writ : 1 816312  3901000 
3901500: system.mem_ctrls: Timing Read : 0 288280  3901500 
3902500: system.mem_ctrls: Timing Read : 0 288280  3902500 
3903000: system.mem_ctrls: Timing Read : 0 288288  3903000 
3903500: system.mem_ctrls: Timing Read : 0 288288  3903500 
3905000: system.mem_ctrls: Timing Read : 0 288256  3905000 
3905500: system.mem_ctrls: Timing Read : 0 288264  3905500 
3905500: system.mem_ctrls: Timing Writ : 1 816320  3905500 
3906000: system.mem_ctrls: Timing Writ : 1 816328  3906000 
3906500: system.mem_ctrls: Timing Read : 0 288264  3906500 
3906500: system.mem_ctrls: Timing Writ : 1 816336  3906500 
3907000: system.mem_ctrls: Timing Writ : 1 816344  3907000 
3907500: system.mem_ctrls: Timing Read : 0 288272  3907500 
3907500: system.mem_ctrls: Timing Writ : 1 816352  3907500 
3908000: system.mem_ctrls: Timing Writ : 1 816360  3908000 
3908500: system.mem_ctrls: Timing Read : 0 288272  3908500 
3909000: system.mem_ctrls: Timing Read : 0 288280  3909000 
3909000: system.mem_ctrls: Timing Writ : 1 816368  3909000 
3909500: system.mem_ctrls: Timing Writ : 1 816376  3909500 
3910000: system.mem_ctrls: Timing Read : 0 288280  3910000 
3911000: system.mem_ctrls: Timing Read : 0 288280  3911000 
3911500: system.mem_ctrls: Timing Read : 0 288288  3911500 
3912000: system.mem_ctrls: Timing Read : 0 288288  3912000 
3913500: system.mem_ctrls: Timing Read : 0 288256  3913500 
3914000: system.mem_ctrls: Timing Read : 0 288264  3914000 
3914000: system.mem_ctrls: Timing Writ : 1 816384  3914000 
3914500: system.mem_ctrls: Timing Writ : 1 816392  3914500 
3915000: system.mem_ctrls: Timing Read : 0 288264  3915000 
3915000: system.mem_ctrls: Timing Writ : 1 816400  3915000 
3915500: system.mem_ctrls: Timing Writ : 1 816408  3915500 
3916000: system.mem_ctrls: Timing Read : 0 288272  3916000 
3916000: system.mem_ctrls: Timing Writ : 1 816416  3916000 
3916500: system.mem_ctrls: Timing Writ : 1 816424  3916500 
3917000: system.mem_ctrls: Timing Read : 0 288272  3917000 
3917500: system.mem_ctrls: Timing Read : 0 288280  3917500 
3917500: system.mem_ctrls: Timing Writ : 1 816432  3917500 
3918000: system.mem_ctrls: Timing Writ : 1 816440  3918000 
3918500: system.mem_ctrls: Timing Read : 0 288280  3918500 
3919500: system.mem_ctrls: Timing Read : 0 288280  3919500 
3920000: system.mem_ctrls: Timing Read : 0 288288  3920000 
3920500: system.mem_ctrls: Timing Read : 0 288288  3920500 
3922000: system.mem_ctrls: Timing Read : 0 288256  3922000 
3922500: system.mem_ctrls: Timing Read : 0 288264  3922500 
3922500: system.mem_ctrls: Timing Writ : 1 816448  3922500 
3923000: system.mem_ctrls: Timing Writ : 1 816456  3923000 
3923500: system.mem_ctrls: Timing Read : 0 288264  3923500 
3923500: system.mem_ctrls: Timing Writ : 1 816464  3923500 
3924000: system.mem_ctrls: Timing Writ : 1 816472  3924000 
3924500: system.mem_ctrls: Timing Read : 0 288272  3924500 
3924500: system.mem_ctrls: Timing Writ : 1 816480  3924500 
3925000: system.mem_ctrls: Timing Writ : 1 816488  3925000 
3925500: system.mem_ctrls: Timing Read : 0 288272  3925500 
3926000: system.mem_ctrls: Timing Read : 0 288280  3926000 
3926000: system.mem_ctrls: Timing Writ : 1 816496  3926000 
3926500: system.mem_ctrls: Timing Writ : 1 816504  3926500 
3927000: system.mem_ctrls: Timing Read : 0 288280  3927000 
3928000: system.mem_ctrls: Timing Read : 0 288280  3928000 
3928500: system.mem_ctrls: Timing Read : 0 288288  3928500 
3929000: system.mem_ctrls: Timing Read : 0 288288  3929000 
3930500: system.mem_ctrls: Timing Read : 0 288256  3930500 
3931000: system.mem_ctrls: Timing Read : 0 288264  3931000 
3931000: system.mem_ctrls: Timing Writ : 1 816512  3931000 
3931500: system.mem_ctrls: Timing Writ : 1 816520  3931500 
3932000: system.mem_ctrls: Timing Read : 0 288264  3932000 
3932000: system.mem_ctrls: Timing Writ : 1 816528  3932000 
3932500: system.mem_ctrls: Timing Writ : 1 816536  3932500 
3933000: system.mem_ctrls: Timing Read : 0 288272  3933000 
3933000: system.mem_ctrls: Timing Writ : 1 816544  3933000 
3933500: system.mem_ctrls: Timing Writ : 1 816552  3933500 
3934000: system.mem_ctrls: Timing Read : 0 288272  3934000 
3934500: system.mem_ctrls: Timing Read : 0 288280  3934500 
3934500: system.mem_ctrls: Timing Writ : 1 816560  3934500 
3935000: system.mem_ctrls: Timing Writ : 1 816568  3935000 
3935500: system.mem_ctrls: Timing Read : 0 288280  3935500 
3936500: system.mem_ctrls: Timing Read : 0 288280  3936500 
3937000: system.mem_ctrls: Timing Read : 0 288288  3937000 
3937500: system.mem_ctrls: Timing Read : 0 288288  3937500 
3939000: system.mem_ctrls: Timing Read : 0 288256  3939000 
3939500: system.mem_ctrls: Timing Read : 0 288264  3939500 
3939500: system.mem_ctrls: Timing Writ : 1 816576  3939500 
3940000: system.mem_ctrls: Timing Writ : 1 816584  3940000 
3940500: system.mem_ctrls: Timing Read : 0 288264  3940500 
3940500: system.mem_ctrls: Timing Writ : 1 816592  3940500 
3941000: system.mem_ctrls: Timing Writ : 1 816600  3941000 
3941500: system.mem_ctrls: Timing Read : 0 288272  3941500 
3941500: system.mem_ctrls: Timing Writ : 1 816608  3941500 
3942000: system.mem_ctrls: Timing Writ : 1 816616  3942000 
3942500: system.mem_ctrls: Timing Read : 0 288272  3942500 
3943000: system.mem_ctrls: Timing Read : 0 288280  3943000 
3943000: system.mem_ctrls: Timing Writ : 1 816624  3943000 
3943500: system.mem_ctrls: Timing Writ : 1 816632  3943500 
3944000: system.mem_ctrls: Timing Read : 0 288280  3944000 
3945000: system.mem_ctrls: Timing Read : 0 288280  3945000 
3945500: system.mem_ctrls: Timing Read : 0 288288  3945500 
3946000: system.mem_ctrls: Timing Read : 0 288288  3946000 
3947500: system.mem_ctrls: Timing Read : 0 288256  3947500 
3948000: system.mem_ctrls: Timing Read : 0 288264  3948000 
3948000: system.mem_ctrls: Timing Writ : 1 816640  3948000 
3948500: system.mem_ctrls: Timing Writ : 1 816648  3948500 
3949000: system.mem_ctrls: Timing Read : 0 288264  3949000 
3949000: system.mem_ctrls: Timing Writ : 1 816656  3949000 
3949500: system.mem_ctrls: Timing Writ : 1 816664  3949500 
3950000: system.mem_ctrls: Timing Read : 0 288272  3950000 
3950000: system.mem_ctrls: Timing Writ : 1 816672  3950000 
3950500: system.mem_ctrls: Timing Writ : 1 816680  3950500 
3951000: system.mem_ctrls: Timing Read : 0 288272  3951000 
3951500: system.mem_ctrls: Timing Read : 0 288280  3951500 
3951500: system.mem_ctrls: Timing Writ : 1 816688  3951500 
3952000: system.mem_ctrls: Timing Writ : 1 816696  3952000 
3952500: system.mem_ctrls: Timing Read : 0 288280  3952500 
3953500: system.mem_ctrls: Timing Read : 0 288280  3953500 
3954000: system.mem_ctrls: Timing Read : 0 288288  3954000 
3954500: system.mem_ctrls: Timing Read : 0 288288  3954500 
3956000: system.mem_ctrls: Timing Read : 0 288256  3956000 
3956500: system.mem_ctrls: Timing Read : 0 288264  3956500 
3956500: system.mem_ctrls: Timing Writ : 1 816704  3956500 
3957000: system.mem_ctrls: Timing Writ : 1 816712  3957000 
3957500: system.mem_ctrls: Timing Read : 0 288264  3957500 
3957500: system.mem_ctrls: Timing Writ : 1 816720  3957500 
3958000: system.mem_ctrls: Timing Writ : 1 816728  3958000 
3958500: system.mem_ctrls: Timing Read : 0 288272  3958500 
3958500: system.mem_ctrls: Timing Writ : 1 816736  3958500 
3959000: system.mem_ctrls: Timing Writ : 1 816744  3959000 
3959500: system.mem_ctrls: Timing Read : 0 288272  3959500 
3960000: system.mem_ctrls: Timing Read : 0 288280  3960000 
3960000: system.mem_ctrls: Timing Writ : 1 816752  3960000 
3960500: system.mem_ctrls: Timing Writ : 1 816760  3960500 
3961000: system.mem_ctrls: Timing Read : 0 288280  3961000 
3962000: system.mem_ctrls: Timing Read : 0 288280  3962000 
3962500: system.mem_ctrls: Timing Read : 0 288288  3962500 
3963000: system.mem_ctrls: Timing Read : 0 288288  3963000 
3964500: system.mem_ctrls: Timing Read : 0 288256  3964500 
3965000: system.mem_ctrls: Timing Read : 0 288264  3965000 
3965000: system.mem_ctrls: Timing Writ : 1 816768  3965000 
3965500: system.mem_ctrls: Timing Writ : 1 816776  3965500 
3966000: system.mem_ctrls: Timing Read : 0 288264  3966000 
3966000: system.mem_ctrls: Timing Writ : 1 816784  3966000 
3966500: system.mem_ctrls: Timing Writ : 1 816792  3966500 
3967000: system.mem_ctrls: Timing Read : 0 288272  3967000 
3967000: system.mem_ctrls: Timing Writ : 1 816800  3967000 
3967500: system.mem_ctrls: Timing Writ : 1 816808  3967500 
3968000: system.mem_ctrls: Timing Read : 0 288272  3968000 
3968500: system.mem_ctrls: Timing Read : 0 288280  3968500 
3968500: system.mem_ctrls: Timing Writ : 1 816816  3968500 
3969000: system.mem_ctrls: Timing Writ : 1 816824  3969000 
3969500: system.mem_ctrls: Timing Read : 0 288280  3969500 
3970500: system.mem_ctrls: Timing Read : 0 288280  3970500 
3971000: system.mem_ctrls: Timing Read : 0 288288  3971000 
3971500: system.mem_ctrls: Timing Read : 0 288288  3971500 
3973000: system.mem_ctrls: Timing Read : 0 288256  3973000 
3973500: system.mem_ctrls: Timing Read : 0 288264  3973500 
3973500: system.mem_ctrls: Timing Writ : 1 816832  3973500 
3974000: system.mem_ctrls: Timing Writ : 1 816840  3974000 
3974500: system.mem_ctrls: Timing Read : 0 288264  3974500 
3974500: system.mem_ctrls: Timing Writ : 1 816848  3974500 
3975000: system.mem_ctrls: Timing Writ : 1 816856  3975000 
3975500: system.mem_ctrls: Timing Read : 0 288272  3975500 
3975500: system.mem_ctrls: Timing Writ : 1 816864  3975500 
3976000: system.mem_ctrls: Timing Writ : 1 816872  3976000 
3976500: system.mem_ctrls: Timing Read : 0 288272  3976500 
3977000: system.mem_ctrls: Timing Read : 0 288280  3977000 
3977000: system.mem_ctrls: Timing Writ : 1 816880  3977000 
3977500: system.mem_ctrls: Timing Writ : 1 816888  3977500 
3978000: system.mem_ctrls: Timing Read : 0 288280  3978000 
3979000: system.mem_ctrls: Timing Read : 0 288280  3979000 
3979500: system.mem_ctrls: Timing Read : 0 288288  3979500 
3980000: system.mem_ctrls: Timing Read : 0 288288  3980000 
3981500: system.mem_ctrls: Timing Read : 0 288256  3981500 
3982000: system.mem_ctrls: Timing Read : 0 288264  3982000 
3982000: system.mem_ctrls: Timing Writ : 1 816896  3982000 
3982500: system.mem_ctrls: Timing Writ : 1 816904  3982500 
3983000: system.mem_ctrls: Timing Read : 0 288264  3983000 
3983000: system.mem_ctrls: Timing Writ : 1 816912  3983000 
3983500: system.mem_ctrls: Timing Writ : 1 816920  3983500 
3984000: system.mem_ctrls: Timing Read : 0 288272  3984000 
3984000: system.mem_ctrls: Timing Writ : 1 816928  3984000 
3984500: system.mem_ctrls: Timing Writ : 1 816936  3984500 
3985000: system.mem_ctrls: Timing Read : 0 288272  3985000 
3985500: system.mem_ctrls: Timing Read : 0 288280  3985500 
3985500: system.mem_ctrls: Timing Writ : 1 816944  3985500 
3986000: system.mem_ctrls: Timing Writ : 1 816952  3986000 
3986500: system.mem_ctrls: Timing Read : 0 288280  3986500 
3987500: system.mem_ctrls: Timing Read : 0 288280  3987500 
3988000: system.mem_ctrls: Timing Read : 0 288288  3988000 
3988500: system.mem_ctrls: Timing Read : 0 288288  3988500 
3990000: system.mem_ctrls: Timing Read : 0 288256  3990000 
3990500: system.mem_ctrls: Timing Read : 0 288264  3990500 
3990500: system.mem_ctrls: Timing Writ : 1 816960  3990500 
3991000: system.mem_ctrls: Timing Writ : 1 816968  3991000 
3991500: system.mem_ctrls: Timing Read : 0 288264  3991500 
3991500: system.mem_ctrls: Timing Writ : 1 816976  3991500 
3992000: system.mem_ctrls: Timing Writ : 1 816984  3992000 
3992500: system.mem_ctrls: Timing Read : 0 288272  3992500 
3992500: system.mem_ctrls: Timing Writ : 1 816992  3992500 
3993000: system.mem_ctrls: Timing Writ : 1 817000  3993000 
3993500: system.mem_ctrls: Timing Read : 0 288272  3993500 
3994000: system.mem_ctrls: Timing Read : 0 288280  3994000 
3994000: system.mem_ctrls: Timing Writ : 1 817008  3994000 
3994500: system.mem_ctrls: Timing Writ : 1 817016  3994500 
3995000: system.mem_ctrls: Timing Read : 0 288280  3995000 
3996000: system.mem_ctrls: Timing Read : 0 288280  3996000 
3996500: system.mem_ctrls: Timing Read : 0 288288  3996500 
3997000: system.mem_ctrls: Timing Read : 0 288288  3997000 
3998500: system.mem_ctrls: Timing Read : 0 288256  3998500 
3999000: system.mem_ctrls: Timing Read : 0 288264  3999000 
3999000: system.mem_ctrls: Timing Writ : 1 817024  3999000 
3999500: system.mem_ctrls: Timing Writ : 1 817032  3999500 
4000000: system.mem_ctrls: Timing Read : 0 288264  4000000 
4000000: system.mem_ctrls: Timing Writ : 1 817040  4000000 
4000500: system.mem_ctrls: Timing Writ : 1 817048  4000500 
4001000: system.mem_ctrls: Timing Read : 0 288272  4001000 
4001000: system.mem_ctrls: Timing Writ : 1 817056  4001000 
4001500: system.mem_ctrls: Timing Writ : 1 817064  4001500 
4002000: system.mem_ctrls: Timing Read : 0 288272  4002000 
4002500: system.mem_ctrls: Timing Read : 0 288280  4002500 
4002500: system.mem_ctrls: Timing Writ : 1 817072  4002500 
4003000: system.mem_ctrls: Timing Writ : 1 817080  4003000 
4003500: system.mem_ctrls: Timing Read : 0 288280  4003500 
4004500: system.mem_ctrls: Timing Read : 0 288280  4004500 
4005000: system.mem_ctrls: Timing Read : 0 288288  4005000 
4005500: system.mem_ctrls: Timing Read : 0 288288  4005500 
4007000: system.mem_ctrls: Timing Read : 0 288256  4007000 
4007500: system.mem_ctrls: Timing Read : 0 288264  4007500 
4007500: system.mem_ctrls: Timing Writ : 1 817088  4007500 
4008000: system.mem_ctrls: Timing Writ : 1 817096  4008000 
4008500: system.mem_ctrls: Timing Read : 0 288264  4008500 
4008500: system.mem_ctrls: Timing Writ : 1 817104  4008500 
4009000: system.mem_ctrls: Timing Writ : 1 817112  4009000 
4009500: system.mem_ctrls: Timing Read : 0 288272  4009500 
4009500: system.mem_ctrls: Timing Writ : 1 817120  4009500 
4010000: system.mem_ctrls: Timing Writ : 1 817128  4010000 
4010500: system.mem_ctrls: Timing Read : 0 288272  4010500 
4011000: system.mem_ctrls: Timing Read : 0 288280  4011000 
4011000: system.mem_ctrls: Timing Writ : 1 817136  4011000 
4011500: system.mem_ctrls: Timing Writ : 1 817144  4011500 
4012000: system.mem_ctrls: Timing Read : 0 288280  4012000 
4013000: system.mem_ctrls: Timing Read : 0 288280  4013000 
4013500: system.mem_ctrls: Timing Read : 0 288288  4013500 
4014000: system.mem_ctrls: Timing Read : 0 288288  4014000 
4015500: system.mem_ctrls: Timing Read : 0 288256  4015500 
4016000: system.mem_ctrls: Timing Read : 0 288264  4016000 
4016000: system.mem_ctrls: Timing Writ : 1 817152  4016000 
4016500: system.mem_ctrls: Timing Writ : 1 817160  4016500 
4017000: system.mem_ctrls: Timing Read : 0 288264  4017000 
4017000: system.mem_ctrls: Timing Writ : 1 817168  4017000 
4017500: system.mem_ctrls: Timing Writ : 1 817176  4017500 
4018000: system.mem_ctrls: Timing Read : 0 288272  4018000 
4018000: system.mem_ctrls: Timing Writ : 1 817184  4018000 
4018500: system.mem_ctrls: Timing Writ : 1 817192  4018500 
4019000: system.mem_ctrls: Timing Read : 0 288272  4019000 
4019500: system.mem_ctrls: Timing Read : 0 288280  4019500 
4019500: system.mem_ctrls: Timing Writ : 1 817200  4019500 
4020000: system.mem_ctrls: Timing Writ : 1 817208  4020000 
4020500: system.mem_ctrls: Timing Read : 0 288280  4020500 
4021500: system.mem_ctrls: Timing Read : 0 288280  4021500 
4022000: system.mem_ctrls: Timing Read : 0 288288  4022000 
4022500: system.mem_ctrls: Timing Read : 0 288288  4022500 
4024000: system.mem_ctrls: Timing Read : 0 288256  4024000 
4024500: system.mem_ctrls: Timing Read : 0 288264  4024500 
4024500: system.mem_ctrls: Timing Writ : 1 817216  4024500 
4025000: system.mem_ctrls: Timing Writ : 1 817224  4025000 
4025500: system.mem_ctrls: Timing Read : 0 288264  4025500 
4025500: system.mem_ctrls: Timing Writ : 1 817232  4025500 
4026000: system.mem_ctrls: Timing Writ : 1 817240  4026000 
4026500: system.mem_ctrls: Timing Read : 0 288272  4026500 
4026500: system.mem_ctrls: Timing Writ : 1 817248  4026500 
4027000: system.mem_ctrls: Timing Writ : 1 817256  4027000 
4027500: system.mem_ctrls: Timing Read : 0 288272  4027500 
4028000: system.mem_ctrls: Timing Read : 0 288280  4028000 
4028000: system.mem_ctrls: Timing Writ : 1 817264  4028000 
4028500: system.mem_ctrls: Timing Writ : 1 817272  4028500 
4029000: system.mem_ctrls: Timing Read : 0 288280  4029000 
4030000: system.mem_ctrls: Timing Read : 0 288280  4030000 
4030500: system.mem_ctrls: Timing Read : 0 288288  4030500 
4031000: system.mem_ctrls: Timing Read : 0 288288  4031000 
4032500: system.mem_ctrls: Timing Read : 0 288256  4032500 
4033000: system.mem_ctrls: Timing Read : 0 288264  4033000 
4033000: system.mem_ctrls: Timing Writ : 1 817280  4033000 
4033500: system.mem_ctrls: Timing Writ : 1 817288  4033500 
4034000: system.mem_ctrls: Timing Read : 0 288264  4034000 
4034000: system.mem_ctrls: Timing Writ : 1 817296  4034000 
4034500: system.mem_ctrls: Timing Writ : 1 817304  4034500 
4035000: system.mem_ctrls: Timing Read : 0 288272  4035000 
4035000: system.mem_ctrls: Timing Writ : 1 817312  4035000 
4035500: system.mem_ctrls: Timing Writ : 1 817320  4035500 
4036000: system.mem_ctrls: Timing Read : 0 288272  4036000 
4036500: system.mem_ctrls: Timing Read : 0 288280  4036500 
4036500: system.mem_ctrls: Timing Writ : 1 817328  4036500 
4037000: system.mem_ctrls: Timing Writ : 1 817336  4037000 
4037500: system.mem_ctrls: Timing Read : 0 288280  4037500 
4038500: system.mem_ctrls: Timing Read : 0 288280  4038500 
4039000: system.mem_ctrls: Timing Read : 0 288288  4039000 
4039500: system.mem_ctrls: Timing Read : 0 288288  4039500 
4041000: system.mem_ctrls: Timing Read : 0 288256  4041000 
4041500: system.mem_ctrls: Timing Read : 0 288264  4041500 
4041500: system.mem_ctrls: Timing Writ : 1 817344  4041500 
4042000: system.mem_ctrls: Timing Writ : 1 817352  4042000 
4042500: system.mem_ctrls: Timing Read : 0 288264  4042500 
4042500: system.mem_ctrls: Timing Writ : 1 817360  4042500 
4043000: system.mem_ctrls: Timing Writ : 1 817368  4043000 
4043500: system.mem_ctrls: Timing Read : 0 288272  4043500 
4043500: system.mem_ctrls: Timing Writ : 1 817376  4043500 
4044000: system.mem_ctrls: Timing Writ : 1 817384  4044000 
4044500: system.mem_ctrls: Timing Read : 0 288272  4044500 
4045000: system.mem_ctrls: Timing Read : 0 288280  4045000 
4045000: system.mem_ctrls: Timing Writ : 1 817392  4045000 
4045500: system.mem_ctrls: Timing Writ : 1 817400  4045500 
4046000: system.mem_ctrls: Timing Read : 0 288280  4046000 
4047000: system.mem_ctrls: Timing Read : 0 288280  4047000 
4047500: system.mem_ctrls: Timing Read : 0 288288  4047500 
4048000: system.mem_ctrls: Timing Read : 0 288288  4048000 
4049500: system.mem_ctrls: Timing Read : 0 288288  4049500 
4049500: system.mem_ctrls: Timing Read : 0 801832  4049500 
4051000: system.mem_ctrls: Timing Read : 0 489352  4051000 
4051500: system.mem_ctrls: Timing Read : 0 489360  4051500 
4052000: system.mem_ctrls: Timing Read : 0 489360  4052000 
4052500: system.mem_ctrls: Timing Read : 0 489368  4052500 
4054000: system.mem_ctrls: Timing Read : 0 489368  4054000 
4054000: system.mem_ctrls: Timing Writ : 1 816264  4054000 
4054500: system.mem_ctrls: Timing Read : 0 489368  4054500 
4055000: system.mem_ctrls: Timing Read : 0 489376  4055000 
4055000: system.mem_ctrls: Timing Read : 0 801856  4055000 
4055500: system.mem_ctrls: Timing Read : 0 489376  4055500 
4056000: system.mem_ctrls: Timing Read : 0 489384  4056000 
4056500: system.mem_ctrls: Timing Read : 0 489384  4056500 
4057000: system.mem_ctrls: Timing Read : 0 489384  4057000 
4057500: system.mem_ctrls: Timing Read : 0 489392  4057500 
4057500: system.mem_ctrls: Timing Writ : 1 816944  4057500 
4058000: system.mem_ctrls: Timing Read : 0 489392  4058000 
4058500: system.mem_ctrls: Timing Read : 0 489400  4058500 
4059000: system.mem_ctrls: Timing Read : 0 489400  4059000 
4059500: system.mem_ctrls: Timing Read : 0 489408  4059500 
4060000: system.mem_ctrls: Timing Read : 0 489408  4060000 
4060500: system.mem_ctrls: Timing Read : 0 489416  4060500 
4060500: system.mem_ctrls: Timing Writ : 1 816280  4060500 
4061000: system.mem_ctrls: Timing Read : 0 489416  4061000 
4062000: system.mem_ctrls: Timing Writ : 1 801832  4062000 
4063500: system.mem_ctrls: Timing Read : 0 4192  4063500 
4064000: system.mem_ctrls: Timing Read : 0 4192  4064000 
4064500: system.mem_ctrls: Timing Read : 0 4200  4064500 
4065000: system.mem_ctrls: Timing Read : 0 782392  4065000 
4066000: system.mem_ctrls: Timing Read : 0 178544  4066000 
4066500: system.mem_ctrls: Timing Read : 0 178544  4066500 
4067000: system.mem_ctrls: Timing Read : 0 178544  4067000 
4067500: system.mem_ctrls: Timing Read : 0 178552  4067500 
4068500: system.mem_ctrls: Timing Read : 0 178552  4068500 
4069000: system.mem_ctrls: Timing Read : 0 178560  4069000 
4070000: system.mem_ctrls: Timing Read : 0 178560  4070000 
4071500: system.mem_ctrls: Timing Read : 0 178560  4071500 
4071500: system.mem_ctrls: Timing Read : 0 618580  4071500 
4072500: system.mem_ctrls: Timing Read : 0 178568  4072500 
4073000: system.mem_ctrls: Timing Read : 0 178568  4073000 
4073500: system.mem_ctrls: Timing Read : 0 178568  4073500 
4074000: system.mem_ctrls: Timing Read : 0 178576  4074000 
4074500: system.mem_ctrls: Timing Read : 0 178576  4074500 
4075000: system.mem_ctrls: Timing Read : 0 185808  4075000 
4075000: system.mem_ctrls: Timing Read : 0 699285  4075000 
4075500: system.mem_ctrls: Timing Read : 0 185808  4075500 
4075500: system.mem_ctrls: Timing Writ : 1 817408  4075500 
4076000: system.mem_ctrls: Timing Read : 0 185808  4076000 
4076000: system.mem_ctrls: Timing Read : 0 801832  4076000 
4077500: system.mem_ctrls: Timing Read : 0 489416  4077500 
4078000: system.mem_ctrls: Timing Read : 0 489424  4078000 
4078000: system.mem_ctrls: Timing Read : 0 801848  4078000 
4078500: system.mem_ctrls: Timing Read : 0 489424  4078500 
4079000: system.mem_ctrls: Timing Read : 0 489432  4079000 
4079500: system.mem_ctrls: Timing Writ : 1 817400  4079500 
4080000: system.mem_ctrls: Timing Read : 0 489440  4080000 
4080000: system.mem_ctrls: Timing Writ : 1 817384  4080000 
4080500: system.mem_ctrls: Timing Read : 0 489448  4080500 
4081000: system.mem_ctrls: Timing Read : 0 489448  4081000 
4081000: system.mem_ctrls: Timing Read : 0 699285  4081000 
4082000: system.mem_ctrls: Timing Read : 0 489448  4082000 
4082500: system.mem_ctrls: Timing Read : 0 489456  4082500 
4083500: system.mem_ctrls: Timing Read : 0 489456  4083500 
4084500: system.mem_ctrls: Timing Read : 0 489464  4084500 
4084500: system.mem_ctrls: Timing Writ : 1 816232  4084500 
4085000: system.mem_ctrls: Timing Read : 0 489464  4085000 
4085500: system.mem_ctrls: Timing Read : 0 489472  4085500 
4085500: system.mem_ctrls: Timing Read : 0 817020  4085500 
4086500: system.mem_ctrls: Timing Read : 0 489472  4086500 
4087000: system.mem_ctrls: Timing Read : 0 489480  4087000 
4088000: system.mem_ctrls: Timing Read : 0 489480  4088000 
4088500: system.mem_ctrls: Timing Read : 0 489480  4088500 
4089000: system.mem_ctrls: Timing Read : 0 489488  4089000 
4089000: system.mem_ctrls: Timing Writ : 1 817020  4089000 
4089500: system.mem_ctrls: Timing Read : 0 489488  4089500 
4090000: system.mem_ctrls: Timing Read : 0 489496  4090000 
4090500: system.mem_ctrls: Timing Read : 0 796609  4090500 
4092000: system.mem_ctrls: Timing Read : 0 489496  4092000 
4092500: system.mem_ctrls: Timing Read : 0 489504  4092500 
4094000: system.mem_ctrls: Timing Read : 0 489920  4094000 
4094500: system.mem_ctrls: Timing Read : 0 489928  4094500 
4095000: system.mem_ctrls: Timing Writ : 1 817212  4095000 
4095500: system.mem_ctrls: Timing Read : 0 489928  4095500 
4096000: system.mem_ctrls: Timing Read : 0 489936  4096000 
4097500: system.mem_ctrls: Timing Read : 0 489504  4097500 
4098000: system.mem_ctrls: Timing Read : 0 489504  4098000 
4098500: system.mem_ctrls: Timing Read : 0 489512  4098500 
4099500: system.mem_ctrls: Timing Read : 0 489512  4099500 
4100000: system.mem_ctrls: Timing Read : 0 489520  4100000 
4100000: system.mem_ctrls: Timing Writ : 1 816960  4100000 
4100500: system.mem_ctrls: Timing Read : 0 489520  4100500 
4101000: system.mem_ctrls: Timing Read : 0 489528  4101000 
4101500: system.mem_ctrls: Timing Read : 0 489536  4101500 
4101500: system.mem_ctrls: Timing Writ : 1 816272  4101500 
4102000: system.mem_ctrls: Timing Read : 0 489536  4102000 
4102500: system.mem_ctrls: Timing Read : 0 489544  4102500 
4102500: system.mem_ctrls: Timing Read : 0 786816  4102500 
4103000: system.mem_ctrls: Timing Read : 0 489544  4103000 
4103500: system.mem_ctrls: Timing Read : 0 489552  4103500 
4103500: system.mem_ctrls: Timing Writ : 1 817136  4103500 
4104000: system.mem_ctrls: Timing Read : 0 489552  4104000 
4104500: system.mem_ctrls: Timing Read : 0 489560  4104500 
4105000: system.mem_ctrls: Timing Writ : 1 817128  4105000 
4105500: system.mem_ctrls: Timing Read : 0 489560  4105500 
4106000: system.mem_ctrls: Timing Read : 0 489568  4106000 
4107500: system.mem_ctrls: Timing Read : 0 489568  4107500 
4108000: system.mem_ctrls: Timing Read : 0 489576  4108000 
4108500: system.mem_ctrls: Timing Read : 0 489576  4108500 
4109000: system.mem_ctrls: Timing Read : 0 489584  4109000 
4109000: system.mem_ctrls: Timing Writ : 1 817096  4109000 
4109500: system.mem_ctrls: Timing Read : 0 489584  4109500 
4110000: system.mem_ctrls: Timing Read : 0 489592  4110000 
4111500: system.mem_ctrls: Timing Read : 0 489944  4111500 
4112000: system.mem_ctrls: Timing Read : 0 489944  4112000 
4112500: system.mem_ctrls: Timing Read : 0 489952  4112500 
4113500: system.mem_ctrls: Timing Read : 0 489952  4113500 
4114000: system.mem_ctrls: Timing Read : 0 489952  4114000 
4114500: system.mem_ctrls: Timing Read : 0 489960  4114500 
4116000: system.mem_ctrls: Timing Read : 0 489960  4116000 
4116000: system.mem_ctrls: Timing Read : 0 801864  4116000 
4117500: system.mem_ctrls: Timing Read : 0 489960  4117500 
4118000: system.mem_ctrls: Timing Read : 0 489968  4118000 
4119500: system.mem_ctrls: Timing Read : 0 490024  4119500 
4120000: system.mem_ctrls: Timing Read : 0 490032  4120000 
4121500: system.mem_ctrls: Timing Read : 0 489632  4121500 
4121500: system.mem_ctrls: Timing Writ : 1 817104  4121500 
4122000: system.mem_ctrls: Timing Read : 0 489640  4122000 
4122500: system.mem_ctrls: Timing Read : 0 489648  4122500 
4123000: system.mem_ctrls: Timing Read : 0 489648  4123000 
4123000: system.mem_ctrls: Timing Writ : 1 801856  4123000 
4123500: system.mem_ctrls: Timing Read : 0 489648  4123500 
4124000: system.mem_ctrls: Timing Read : 0 489656  4124000 
4124000: system.mem_ctrls: Timing Writ : 1 817144  4124000 
4124500: system.mem_ctrls: Timing Read : 0 489656  4124500 
4125000: system.mem_ctrls: Timing Read : 0 489664  4125000 
4126500: system.mem_ctrls: Timing Read : 0 489896  4126500 
4127000: system.mem_ctrls: Timing Read : 0 489904  4127000 
4128000: system.mem_ctrls: Timing Read : 0 489904  4128000 
4128500: system.mem_ctrls: Timing Read : 0 489904  4128500 
4128500: system.mem_ctrls: Timing Read : 0 801880  4128500 
4130000: system.mem_ctrls: Timing Read : 0 489904  4130000 
4130000: system.mem_ctrls: Timing Read : 0 801888  4130000 
4131500: system.mem_ctrls: Timing Read : 0 489904  4131500 
4132000: system.mem_ctrls: Timing Read : 0 489912  4132000 
4132000: system.mem_ctrls: Timing Read : 0 801896  4132000 
4133500: system.mem_ctrls: Timing Read : 0 489912  4133500 
4133500: system.mem_ctrls: Timing Read : 0 801904  4133500 
4135000: system.mem_ctrls: Timing Read : 0 489912  4135000 
4135000: system.mem_ctrls: Timing Read : 0 801912  4135000 
4136500: system.mem_ctrls: Timing Read : 0 489912  4136500 
4136500: system.mem_ctrls: Timing Read : 0 801920  4136500 
4138000: system.mem_ctrls: Timing Read : 0 489912  4138000 
4138000: system.mem_ctrls: Timing Read : 0 801928  4138000 
4139500: system.mem_ctrls: Timing Read : 0 312800  4139500 
4140000: system.mem_ctrls: Timing Read : 0 312800  4140000 
4140500: system.mem_ctrls: Timing Read : 0 312808  4140500 
4141000: system.mem_ctrls: Timing Read : 0 312808  4141000 
4142500: system.mem_ctrls: Timing Read : 0 312808  4142500 
4143000: system.mem_ctrls: Timing Read : 0 312816  4143000 
4143500: system.mem_ctrls: Timing Read : 0 796720  4143500 
4144000: system.mem_ctrls: Timing Read : 0 312816  4144000 
4144500: system.mem_ctrls: Timing Read : 0 312824  4144500 
4144500: system.mem_ctrls: Timing Read : 0 802848  4144500 
4145000: system.mem_ctrls: Timing Read : 0 312824  4145000 
4145000: system.mem_ctrls: Timing Read : 0 802872  4145000 
4146000: system.mem_ctrls: Timing Read : 0 312832  4146000 
4146500: system.mem_ctrls: Timing Read : 0 312832  4146500 
4147000: system.mem_ctrls: Timing Read : 0 312840  4147000 
4147000: system.mem_ctrls: Timing Writ : 1 816920  4147000 
4147500: system.mem_ctrls: Timing Read : 0 312840  4147500 
4148000: system.mem_ctrls: Timing Read : 0 312848  4148000 
4148000: system.mem_ctrls: Timing Writ : 1 816904  4148000 
4148500: system.mem_ctrls: Timing Read : 0 312848  4148500 
4149000: system.mem_ctrls: Timing Read : 0 312848  4149000 
4150500: system.mem_ctrls: Timing Read : 0 312848  4150500 
4152000: system.mem_ctrls: Timing Read : 0 312936  4152000 
4152500: system.mem_ctrls: Timing Read : 0 312944  4152500 
4152500: system.mem_ctrls: Timing Writ : 1 817072  4152500 
4153000: system.mem_ctrls: Timing Read : 0 312944  4153000 
4153000: system.mem_ctrls: Timing Read : 0 816224  4153000 
4154000: system.mem_ctrls: Timing Read : 0 312944  4154000 
4154500: system.mem_ctrls: Timing Read : 0 312952  4154500 
4154500: system.mem_ctrls: Timing Read : 0 817080  4154500 
4155500: system.mem_ctrls: Timing Writ : 1 817080  4155500 
4156000: system.mem_ctrls: Timing Read : 0 312952  4156000 
4156500: system.mem_ctrls: Timing Read : 0 312960  4156500 
4157000: system.mem_ctrls: Timing Read : 0 312960  4157000 
4157500: system.mem_ctrls: Timing Read : 0 312968  4157500 
4157500: system.mem_ctrls: Timing Read : 0 817088  4157500 
4158500: system.mem_ctrls: Timing Writ : 1 817088  4158500 
4159000: system.mem_ctrls: Timing Read : 0 312968  4159000 
4159000: system.mem_ctrls: Timing Read : 0 816240  4159000 
4160000: system.mem_ctrls: Timing Read : 0 312968  4160000 
4160500: system.mem_ctrls: Timing Read : 0 312976  4160500 
4160500: system.mem_ctrls: Timing Writ : 1 816224  4160500 
4161000: system.mem_ctrls: Timing Read : 0 312976  4161000 
4161000: system.mem_ctrls: Timing Writ : 1 816240  4161000 
4161500: system.mem_ctrls: Timing Read : 0 312976  4161500 
4162000: system.mem_ctrls: Timing Read : 0 312984  4162000 
4163500: system.mem_ctrls: Timing Read : 0 312984  4163500 
4163500: system.mem_ctrls: Timing Read : 0 802816  4163500 
4164000: system.mem_ctrls: Timing Read : 0 312984  4164000 
4164500: system.mem_ctrls: Timing Read : 0 312992  4164500 
4165000: system.mem_ctrls: Timing Read : 0 312992  4165000 
4165500: system.mem_ctrls: Timing Read : 0 312992  4165500 
4167000: system.mem_ctrls: Timing Read : 0 312992  4167000 
4167500: system.mem_ctrls: Timing Read : 0 313000  4167500 
4168000: system.mem_ctrls: Timing Read : 0 313000  4168000 
4168500: system.mem_ctrls: Timing Read : 0 313008  4168500 
4169000: system.mem_ctrls: Timing Read : 0 313008  4169000 
4169500: system.mem_ctrls: Timing Read : 0 313016  4169500 
4170000: system.mem_ctrls: Timing Read : 0 313016  4170000 
4170500: system.mem_ctrls: Timing Read : 0 313024  4170500 
4171000: system.mem_ctrls: Timing Read : 0 313024  4171000 
4171500: system.mem_ctrls: Timing Read : 0 313032  4171500 
4172000: system.mem_ctrls: Timing Read : 0 313032  4172000 
4172500: system.mem_ctrls: Timing Read : 0 313040  4172500 
4174000: system.mem_ctrls: Timing Read : 0 313080  4174000 
4174500: system.mem_ctrls: Timing Read : 0 313088  4174500 
4175500: system.mem_ctrls: Timing Read : 0 313088  4175500 
4177000: system.mem_ctrls: Timing Read : 0 313048  4177000 
4177500: system.mem_ctrls: Timing Read : 0 313048  4177500 
4178000: system.mem_ctrls: Timing Read : 0 313048  4178000 
4178500: system.mem_ctrls: Timing Read : 0 313056  4178500 
4179500: system.mem_ctrls: Timing Read : 0 313056  4179500 
4181000: system.mem_ctrls: Timing Read : 0 315168  4181000 
4181500: system.mem_ctrls: Timing Read : 0 315168  4181500 
4182000: system.mem_ctrls: Timing Read : 0 315168  4182000 
4182500: system.mem_ctrls: Timing Read : 0 315176  4182500 
4183000: system.mem_ctrls: Timing Read : 0 315176  4183000 
4184000: system.mem_ctrls: Timing Read : 0 315176  4184000 
4184500: system.mem_ctrls: Timing Read : 0 315184  4184500 
4186000: system.mem_ctrls: Timing Read : 0 315440  4186000 
4186500: system.mem_ctrls: Timing Read : 0 315440  4186500 
4187000: system.mem_ctrls: Timing Read : 0 315440  4187000 
4187500: system.mem_ctrls: Timing Read : 0 315448  4187500 
4188500: system.mem_ctrls: Timing Read : 0 315448  4188500 
4190000: system.mem_ctrls: Timing Read : 0 315632  4190000 
4190500: system.mem_ctrls: Timing Read : 0 315632  4190500 
4191000: system.mem_ctrls: Timing Read : 0 315632  4191000 
4191500: system.mem_ctrls: Timing Read : 0 315640  4191500 
4192500: system.mem_ctrls: Timing Read : 0 315640  4192500 
4194000: system.mem_ctrls: Timing Read : 0 313072  4194000 
4194000: system.mem_ctrls: Timing Read : 0 802832  4194000 
4194500: system.mem_ctrls: Timing Read : 0 313072  4194500 
4195000: system.mem_ctrls: Timing Read : 0 313080  4195000 
4196000: system.mem_ctrls: Timing Read : 0 313080  4196000 
4196500: system.mem_ctrls: Timing Read : 0 313080  4196500 
4198000: system.mem_ctrls: Timing Read : 0 313104  4198000 
4198500: system.mem_ctrls: Timing Read : 0 313112  4198500 
4199000: system.mem_ctrls: Timing Read : 0 313112  4199000 
4200500: system.mem_ctrls: Timing Read : 0 313112  4200500 
4201000: system.mem_ctrls: Timing Read : 0 313120  4201000 
4201000: system.mem_ctrls: Timing Read : 0 816320  4201000 
4201500: system.mem_ctrls: Timing Read : 0 313120  4201500 
4202000: system.mem_ctrls: Timing Read : 0 313120  4202000 
4202500: system.mem_ctrls: Timing Read : 0 313128  4202500 
4204000: system.mem_ctrls: Timing Read : 0 315680  4204000 
4204500: system.mem_ctrls: Timing Read : 0 315688  4204500 
4205000: system.mem_ctrls: Timing Read : 0 315688  4205000 
4205500: system.mem_ctrls: Timing Read : 0 315688  4205500 
4206000: system.mem_ctrls: Timing Read : 0 315696  4206000 
4206500: system.mem_ctrls: Timing Read : 0 315696  4206500 
4207000: system.mem_ctrls: Timing Read : 0 315704  4207000 
4207500: system.mem_ctrls: Timing Read : 0 315704  4207500 
4208000: system.mem_ctrls: Timing Read : 0 315712  4208000 
4208500: system.mem_ctrls: Timing Read : 0 315712  4208500 
4209000: system.mem_ctrls: Timing Read : 0 315712  4209000 
4209500: system.mem_ctrls: Timing Read : 0 315720  4209500 
4211000: system.mem_ctrls: Timing Read : 0 313200  4211000 
4211500: system.mem_ctrls: Timing Read : 0 313208  4211500 
4211500: system.mem_ctrls: Timing Read : 0 816312  4211500 
4212000: system.mem_ctrls: Timing Read : 0 313208  4212000 
4212500: system.mem_ctrls: Timing Read : 0 313208  4212500 
4213000: system.mem_ctrls: Timing Read : 0 313216  4213000 
4214500: system.mem_ctrls: Timing Read : 0 315840  4214500 
4215000: system.mem_ctrls: Timing Read : 0 315840  4215000 
4215500: system.mem_ctrls: Timing Read : 0 315840  4215500 
4216000: system.mem_ctrls: Timing Read : 0 315848  4216000 
4216500: system.mem_ctrls: Timing Read : 0 315848  4216500 
4217000: system.mem_ctrls: Timing Read : 0 315848  4217000 
4217500: system.mem_ctrls: Timing Read : 0 315856  4217500 
4218000: system.mem_ctrls: Timing Read : 0 315856  4218000 
4219500: system.mem_ctrls: Timing Read : 0 313248  4219500 
4219500: system.mem_ctrls: Timing Read : 0 816328  4219500 
4220000: system.mem_ctrls: Timing Read : 0 313248  4220000 
4220500: system.mem_ctrls: Timing Read : 0 313256  4220500 
4222000: system.mem_ctrls: Timing Read : 0 315816  4222000 
4222500: system.mem_ctrls: Timing Read : 0 315824  4222500 
4223000: system.mem_ctrls: Timing Read : 0 315824  4223000 
4223500: system.mem_ctrls: Timing Read : 0 315824  4223500 
4224000: system.mem_ctrls: Timing Read : 0 315832  4224000 
4224500: system.mem_ctrls: Timing Read : 0 315832  4224500 
4225000: system.mem_ctrls: Timing Read : 0 315832  4225000 
4225500: system.mem_ctrls: Timing Read : 0 315840  4225500 
4227000: system.mem_ctrls: Timing Read : 0 313288  4227000 
4227500: system.mem_ctrls: Timing Read : 0 313296  4227500 
4227500: system.mem_ctrls: Timing Read : 0 816336  4227500 
4228000: system.mem_ctrls: Timing Read : 0 313296  4228000 
4228500: system.mem_ctrls: Timing Read : 0 313296  4228500 
4229000: system.mem_ctrls: Timing Read : 0 313304  4229000 
4230500: system.mem_ctrls: Timing Read : 0 315800  4230500 
4231000: system.mem_ctrls: Timing Read : 0 315800  4231000 
4231500: system.mem_ctrls: Timing Read : 0 315808  4231500 
4232000: system.mem_ctrls: Timing Read : 0 315808  4232000 
4232500: system.mem_ctrls: Timing Read : 0 315808  4232500 
4233000: system.mem_ctrls: Timing Read : 0 315816  4233000 
4234500: system.mem_ctrls: Timing Read : 0 313336  4234500 
4234500: system.mem_ctrls: Timing Read : 0 816344  4234500 
4235000: system.mem_ctrls: Timing Read : 0 313336  4235000 
4235500: system.mem_ctrls: Timing Read : 0 313344  4235500 
4237000: system.mem_ctrls: Timing Read : 0 315784  4237000 
4237500: system.mem_ctrls: Timing Read : 0 315792  4237500 
4238000: system.mem_ctrls: Timing Read : 0 315792  4238000 
4238500: system.mem_ctrls: Timing Read : 0 315792  4238500 
4239000: system.mem_ctrls: Timing Read : 0 315792  4239000 
4239500: system.mem_ctrls: Timing Read : 0 315800  4239500 
4241000: system.mem_ctrls: Timing Read : 0 313376  4241000 
4241500: system.mem_ctrls: Timing Read : 0 313384  4241500 
4241500: system.mem_ctrls: Timing Read : 0 816472  4241500 
4242000: system.mem_ctrls: Timing Read : 0 313384  4242000 
4242500: system.mem_ctrls: Timing Read : 0 313384  4242500 
4243000: system.mem_ctrls: Timing Read : 0 313392  4243000 
4244500: system.mem_ctrls: Timing Read : 0 315872  4244500 
4245000: system.mem_ctrls: Timing Read : 0 315872  4245000 
4245500: system.mem_ctrls: Timing Read : 0 315872  4245500 
4246000: system.mem_ctrls: Timing Read : 0 315880  4246000 
4247500: system.mem_ctrls: Timing Read : 0 313424  4247500 
4248000: system.mem_ctrls: Timing Read : 0 313432  4248000 
4248000: system.mem_ctrls: Timing Read : 0 816688  4248000 
4248500: system.mem_ctrls: Timing Read : 0 313432  4248500 
4249000: system.mem_ctrls: Timing Read : 0 313440  4249000 
4249500: system.mem_ctrls: Timing Read : 0 313440  4249500 
4251000: system.mem_ctrls: Timing Read : 0 315864  4251000 
4251500: system.mem_ctrls: Timing Read : 0 315864  4251500 
4253000: system.mem_ctrls: Timing Read : 0 313480  4253000 
4253000: system.mem_ctrls: Timing Read : 0 816896  4253000 
4253500: system.mem_ctrls: Timing Read : 0 313488  4253500 
4254000: system.mem_ctrls: Timing Read : 0 313488  4254000 
4255500: system.mem_ctrls: Timing Read : 0 313520  4255500 
4256000: system.mem_ctrls: Timing Read : 0 313528  4256000 
4256000: system.mem_ctrls: Timing Read : 0 816448  4256000 
4256500: system.mem_ctrls: Timing Read : 0 313528  4256500 
4257000: system.mem_ctrls: Timing Read : 0 313528  4257000 
4258500: system.mem_ctrls: Timing Read : 0 313544  4258500 
4259000: system.mem_ctrls: Timing Read : 0 816344  4259000 
4260000: system.mem_ctrls: Timing Read : 0 313552  4260000 
4261500: system.mem_ctrls: Timing Read : 0 313568  4261500 
4262000: system.mem_ctrls: Timing Read : 0 313576  4262000 
4262000: system.mem_ctrls: Timing Read : 0 816528  4262000 
4262500: system.mem_ctrls: Timing Read : 0 313576  4262500 
4263000: system.mem_ctrls: Timing Read : 0 313576  4263000 
4264500: system.mem_ctrls: Timing Read : 0 313624  4264500 
4265000: system.mem_ctrls: Timing Read : 0 313632  4265000 
4265000: system.mem_ctrls: Timing Read : 0 816600  4265000 
4265500: system.mem_ctrls: Timing Read : 0 313632  4265500 
4266000: system.mem_ctrls: Timing Read : 0 313640  4266000 
4267500: system.mem_ctrls: Timing Read : 0 313688  4267500 
4268000: system.mem_ctrls: Timing Read : 0 313696  4268000 
4268500: system.mem_ctrls: Timing Read : 0 816520  4268500 
4269500: system.mem_ctrls: Timing Read : 0 313696  4269500 
4270000: system.mem_ctrls: Timing Read : 0 313704  4270000 
4271500: system.mem_ctrls: Timing Read : 0 313712  4271500 
4272000: system.mem_ctrls: Timing Read : 0 313712  4272000 
4272500: system.mem_ctrls: Timing Read : 0 313720  4272500 
4273500: system.mem_ctrls: Timing Writ : 1 801928  4273500 
4275000: system.mem_ctrls: Timing Read : 0 488896  4275000 
4275500: system.mem_ctrls: Timing Read : 0 488896  4275500 
4276000: system.mem_ctrls: Timing Read : 0 488904  4276000 
4276000: system.mem_ctrls: Timing Read : 0 816896  4276000 
4276500: system.mem_ctrls: Timing Read : 0 488904  4276500 
4277000: system.mem_ctrls: Timing Read : 0 488904  4277000 
4278500: system.mem_ctrls: Timing Read : 0 489000  4278500 
4278500: system.mem_ctrls: Timing Read : 0 816320  4278500 
4279000: system.mem_ctrls: Timing Read : 0 489000  4279000 
4279500: system.mem_ctrls: Timing Read : 0 489000  4279500 
4280000: system.mem_ctrls: Timing Read : 0 489008  4280000 
4281500: system.mem_ctrls: Timing Read : 0 489040  4281500 
4281500: system.mem_ctrls: Timing Read : 0 801928  4281500 
4283000: system.mem_ctrls: Timing Read : 0 313720  4283000 
4283500: system.mem_ctrls: Timing Read : 0 313728  4283500 
4283500: system.mem_ctrls: Timing Read : 0 817144  4283500 
4284000: system.mem_ctrls: Timing Read : 0 313728  4284000 
4284500: system.mem_ctrls: Timing Read : 0 313728  4284500 
4285000: system.mem_ctrls: Timing Read : 0 313736  4285000 
4285500: system.mem_ctrls: Timing Read : 0 817020  4285500 
4286500: system.mem_ctrls: Timing Writ : 1 817020  4286500 
4287000: system.mem_ctrls: Timing Read : 0 313736  4287000 
4287500: system.mem_ctrls: Timing Read : 0 313744  4287500 
4288000: system.mem_ctrls: Timing Writ : 1 817212  4288000 
4288500: system.mem_ctrls: Timing Read : 0 313752  4288500 
4289000: system.mem_ctrls: Timing Writ : 1 816936  4289000 
4289500: system.mem_ctrls: Timing Read : 0 313752  4289500 
4290000: system.mem_ctrls: Timing Read : 0 313760  4290000 
4290000: system.mem_ctrls: Timing Writ : 1 816928  4290000 
4290500: system.mem_ctrls: Timing Read : 0 313760  4290500 
4291000: system.mem_ctrls: Timing Read : 0 313768  4291000 
4291000: system.mem_ctrls: Timing Read : 0 816400  4291000 
4291500: system.mem_ctrls: Timing Read : 0 313768  4291500 
4292000: system.mem_ctrls: Timing Read : 0 313768  4292000 
4293500: system.mem_ctrls: Timing Read : 0 313840  4293500 
4294000: system.mem_ctrls: Timing Read : 0 313840  4294000 
4294500: system.mem_ctrls: Timing Read : 0 313840  4294500 
4295000: system.mem_ctrls: Timing Read : 0 313848  4295000 
4296000: system.mem_ctrls: Timing Writ : 1 801928  4296000 
4297500: system.mem_ctrls: Timing Read : 0 489088  4297500 
4298000: system.mem_ctrls: Timing Read : 0 489088  4298000 
4298000: system.mem_ctrls: Timing Writ : 1 801920  4298000 
4299000: system.mem_ctrls: Timing Read : 0 489088  4299000 
4299500: system.mem_ctrls: Timing Read : 0 489096  4299500 
4299500: system.mem_ctrls: Timing Writ : 1 801912  4299500 
4300500: system.mem_ctrls: Timing Read : 0 489096  4300500 
4301000: system.mem_ctrls: Timing Read : 0 489096  4301000 
4302000: system.mem_ctrls: Timing Read : 0 489104  4302000 
4303000: system.mem_ctrls: Timing Read : 0 782088  4303000 
4304000: system.mem_ctrls: Timing Read : 0 489112  4304000 
4305500: system.mem_ctrls: Timing Read : 0 489120  4305500 
4306000: system.mem_ctrls: Timing Read : 0 489128  4306000 
4306500: system.mem_ctrls: Timing Read : 0 489128  4306500 
4307000: system.mem_ctrls: Timing Read : 0 489136  4307000 
4308000: system.mem_ctrls: Timing Read : 0 489136  4308000 
4308500: system.mem_ctrls: Timing Read : 0 489136  4308500 
4309000: system.mem_ctrls: Timing Read : 0 489144  4309000 
4309000: system.mem_ctrls: Timing Read : 0 786816  4309000 
4309500: system.mem_ctrls: Timing Read : 0 489144  4309500 
4310000: system.mem_ctrls: Timing Read : 0 489144  4310000 
4311500: system.mem_ctrls: Timing Read : 0 489152  4311500 
4312000: system.mem_ctrls: Timing Read : 0 489152  4312000 
4312000: system.mem_ctrls: Timing Read : 0 787000  4312000 
4312500: system.mem_ctrls: Timing Read : 0 489152  4312500 
4313000: system.mem_ctrls: Timing Read : 0 489160  4313000 
4313500: system.mem_ctrls: Timing Read : 0 489160  4313500 
4315000: system.mem_ctrls: Timing Read : 0 489160  4315000 
4315000: system.mem_ctrls: Timing Writ : 1 816256  4315000 
4315500: system.mem_ctrls: Timing Read : 0 489168  4315500 
4315500: system.mem_ctrls: Timing Writ : 1 787000  4315500 
4316000: system.mem_ctrls: Timing Read : 0 489168  4316000 
4316500: system.mem_ctrls: Timing Read : 0 489176  4316500 
4317000: system.mem_ctrls: Timing Read : 0 489176  4317000 
4317500: system.mem_ctrls: Timing Read : 0 489184  4317500 
4318000: system.mem_ctrls: Timing Read : 0 786824  4318000 
4319000: system.mem_ctrls: Timing Writ : 1 786824  4319000 
4319500: system.mem_ctrls: Timing Read : 0 489184  4319500 
4320000: system.mem_ctrls: Timing Read : 0 786720  4320000 
4320500: system.mem_ctrls: Timing Read : 0 489192  4320500 
4320500: system.mem_ctrls: Timing Writ : 1 817368  4320500 
4321000: system.mem_ctrls: Timing Read : 0 489192  4321000 
4321500: system.mem_ctrls: Timing Read : 0 489200  4321500 
4322500: system.mem_ctrls: Timing Read : 0 489200  4322500 
4323000: system.mem_ctrls: Timing Read : 0 489208  4323000 
4324000: system.mem_ctrls: Timing Read : 0 782192  4324000 
4325000: system.mem_ctrls: Timing Read : 0 489208  4325000 
4325500: system.mem_ctrls: Timing Read : 0 489216  4325500 
4326000: system.mem_ctrls: Timing Writ : 1 786720  4326000 
4326500: system.mem_ctrls: Timing Read : 0 489216  4326500 
4328000: system.mem_ctrls: Timing Read : 0 489248  4328000 
4329000: system.mem_ctrls: Timing Read : 0 489248  4329000 
4329000: system.mem_ctrls: Timing Read : 0 801912  4329000 
4330500: system.mem_ctrls: Timing Read : 0 489248  4330500 
4330500: system.mem_ctrls: Timing Read : 0 801920  4330500 
4332000: system.mem_ctrls: Timing Read : 0 489248  4332000 
4332000: system.mem_ctrls: Timing Read : 0 801928  4332000 
4333500: system.mem_ctrls: Timing Read : 0 313848  4333500 
4334000: system.mem_ctrls: Timing Read : 0 313856  4334000 
4334500: system.mem_ctrls: Timing Writ : 1 796672  4334500 
4335000: system.mem_ctrls: Timing Read : 0 313856  4335000 
4335500: system.mem_ctrls: Timing Read : 0 313864  4335500 
4336500: system.mem_ctrls: Timing Writ : 1 786728  4336500 
4337000: system.mem_ctrls: Timing Read : 0 313864  4337000 
4337500: system.mem_ctrls: Timing Read : 0 313872  4337500 
4338000: system.mem_ctrls: Timing Read : 0 313872  4338000 
4338500: system.mem_ctrls: Timing Read : 0 313872  4338500 
4339000: system.mem_ctrls: Timing Read : 0 313880  4339000 
4339500: system.mem_ctrls: Timing Read : 0 313880  4339500 
4340000: system.mem_ctrls: Timing Read : 0 313880  4340000 
4341000: system.mem_ctrls: Timing Read : 0 313888  4341000 
4342000: system.mem_ctrls: Timing Read : 0 313888  4342000 
4342500: system.mem_ctrls: Timing Read : 0 313896  4342500 
4343000: system.mem_ctrls: Timing Read : 0 313904  4343000 
4343500: system.mem_ctrls: Timing Read : 0 313904  4343500 
4344000: system.mem_ctrls: Timing Read : 0 313912  4344000 
4344500: system.mem_ctrls: Timing Writ : 1 801968  4344500 
4345000: system.mem_ctrls: Timing Read : 0 313912  4345000 
4345000: system.mem_ctrls: Timing Writ : 1 801960  4345000 
4345500: system.mem_ctrls: Timing Writ : 1 801952  4345500 
4346000: system.mem_ctrls: Timing Read : 0 313912  4346000 
4346500: system.mem_ctrls: Timing Read : 0 313920  4346500 
4347000: system.mem_ctrls: Timing Read : 0 313920  4347000 
4347500: system.mem_ctrls: Timing Read : 0 313928  4347500 
4348000: system.mem_ctrls: Timing Read : 0 313928  4348000 
4348500: system.mem_ctrls: Timing Read : 0 313928  4348500 
4349000: system.mem_ctrls: Timing Read : 0 313936  4349000 
4349500: system.mem_ctrls: Timing Writ : 1 801956  4349500 
4350000: system.mem_ctrls: Timing Read : 0 313936  4350000 
4350500: system.mem_ctrls: Timing Read : 0 313936  4350500 
4351000: system.mem_ctrls: Timing Read : 0 313944  4351000 
4352000: system.mem_ctrls: Timing Read : 0 313944  4352000 
4352500: system.mem_ctrls: Timing Read : 0 313952  4352500 
4352500: system.mem_ctrls: Timing Writ : 1 801984  4352500 
4353000: system.mem_ctrls: Timing Read : 0 313952  4353000 
4353000: system.mem_ctrls: Timing Writ : 1 801992  4353000 
4353500: system.mem_ctrls: Timing Read : 0 313952  4353500 
4354000: system.mem_ctrls: Timing Read : 0 313960  4354000 
4354500: system.mem_ctrls: Timing Writ : 1 802000  4354500 
4355000: system.mem_ctrls: Timing Read : 0 313968  4355000 
4355000: system.mem_ctrls: Timing Writ : 1 801944  4355000 
4355500: system.mem_ctrls: Timing Read : 0 313968  4355500 
4356000: system.mem_ctrls: Timing Writ : 1 801928  4356000 
4357000: system.mem_ctrls: Timing Read : 0 313968  4357000 
4357500: system.mem_ctrls: Timing Read : 0 313976  4357500 
4358000: system.mem_ctrls: Timing Writ : 1 801920  4358000 
4359000: system.mem_ctrls: Timing Read : 0 313976  4359000 
4360000: system.mem_ctrls: Timing Writ : 1 801912  4360000 
4361500: system.mem_ctrls: Timing Read : 0 486032  4361500 
4362000: system.mem_ctrls: Timing Read : 0 486032  4362000 
4362000: system.mem_ctrls: Timing Writ : 1 801904  4362000 
4363000: system.mem_ctrls: Timing Read : 0 486032  4363000 
4363000: system.mem_ctrls: Timing Writ : 1 801896  4363000 
4364000: system.mem_ctrls: Timing Read : 0 486040  4364000 
4364000: system.mem_ctrls: Timing Writ : 1 801888  4364000 
4365000: system.mem_ctrls: Timing Read : 0 486040  4365000 
4365500: system.mem_ctrls: Timing Read : 0 486040  4365500 
4365500: system.mem_ctrls: Timing Writ : 1 801880  4365500 
4366500: system.mem_ctrls: Timing Read : 0 486040  4366500 
4367000: system.mem_ctrls: Timing Read : 0 486048  4367000 
4367500: system.mem_ctrls: Timing Read : 0 486048  4367500 
4367500: system.mem_ctrls: Timing Writ : 1 801872  4367500 
4368500: system.mem_ctrls: Timing Read : 0 486048  4368500 
4368500: system.mem_ctrls: Timing Writ : 1 801864  4368500 
4369500: system.mem_ctrls: Timing Read : 0 486048  4369500 
4370000: system.mem_ctrls: Timing Read : 0 486056  4370000 
4371000: system.mem_ctrls: Timing Read : 0 486056  4371000 
4371000: system.mem_ctrls: Timing Read : 0 627137  4371000 
4372000: system.mem_ctrls: Timing Read : 0 486056  4372000 
4372500: system.mem_ctrls: Timing Read : 0 486064  4372500 
4372500: system.mem_ctrls: Timing Writ : 1 801736  4372500 
4373000: system.mem_ctrls: Timing Read : 0 486064  4373000 
4373000: system.mem_ctrls: Timing Writ : 1 801752  4373000 
4373500: system.mem_ctrls: Timing Read : 0 486072  4373500 
4373500: system.mem_ctrls: Timing Writ : 1 801728  4373500 
4374000: system.mem_ctrls: Timing Read : 0 486072  4374000 
4374500: system.mem_ctrls: Timing Read : 0 486080  4374500 
4374500: system.mem_ctrls: Timing Writ : 1 801744  4374500 
4375000: system.mem_ctrls: Timing Read : 0 486080  4375000 
4375500: system.mem_ctrls: Timing Read : 0 486080  4375500 
4376000: system.mem_ctrls: Timing Read : 0 486088  4376000 
4377500: system.mem_ctrls: Timing Read : 0 486088  4377500 
4378000: system.mem_ctrls: Timing Read : 0 486088  4378000 
4378500: system.mem_ctrls: Timing Read : 0 486096  4378500 
4379000: system.mem_ctrls: Timing Read : 0 486096  4379000 
4379500: system.mem_ctrls: Timing Read : 0 486104  4379500 
4380000: system.mem_ctrls: Timing Read : 0 486104  4380000 
4381000: system.mem_ctrls: Timing Read : 0 486104  4381000 
4381500: system.mem_ctrls: Timing Read : 0 486112  4381500 
4382500: system.mem_ctrls: Timing Read : 0 486112  4382500 
4383000: system.mem_ctrls: Timing Read : 0 486112  4383000 
4383500: system.mem_ctrls: Timing Read : 0 486120  4383500 
4384000: system.mem_ctrls: Timing Read : 0 486120  4384000 
4384500: system.mem_ctrls: Timing Read : 0 486120  4384500 
4384500: system.mem_ctrls: Timing Read : 0 627138  4384500 
4385500: system.mem_ctrls: Timing Read : 0 486120  4385500 
4386000: system.mem_ctrls: Timing Read : 0 486128  4386000 
4386500: system.mem_ctrls: Timing Read : 0 486128  4386500 
4388000: system.mem_ctrls: Timing Read : 0 486104  4388000 
4388500: system.mem_ctrls: Timing Read : 0 486104  4388500 
4389500: system.mem_ctrls: Timing Read : 0 486104  4389500 
4390000: system.mem_ctrls: Timing Read : 0 486112  4390000 
4391000: system.mem_ctrls: Timing Read : 0 486112  4391000 
4391500: system.mem_ctrls: Timing Read : 0 486112  4391500 
4392000: system.mem_ctrls: Timing Read : 0 486120  4392000 
4392500: system.mem_ctrls: Timing Read : 0 486120  4392500 
4393000: system.mem_ctrls: Timing Read : 0 486120  4393000 
4393000: system.mem_ctrls: Timing Read : 0 627139  4393000 
4394000: system.mem_ctrls: Timing Read : 0 486120  4394000 
4394500: system.mem_ctrls: Timing Read : 0 486128  4394500 
4395000: system.mem_ctrls: Timing Read : 0 486128  4395000 
4396500: system.mem_ctrls: Timing Read : 0 486104  4396500 
4397000: system.mem_ctrls: Timing Read : 0 486104  4397000 
4398000: system.mem_ctrls: Timing Read : 0 486104  4398000 
4398500: system.mem_ctrls: Timing Read : 0 486112  4398500 
4399500: system.mem_ctrls: Timing Read : 0 486112  4399500 
4400000: system.mem_ctrls: Timing Read : 0 486112  4400000 
4400500: system.mem_ctrls: Timing Read : 0 486120  4400500 
4401000: system.mem_ctrls: Timing Read : 0 486120  4401000 
4401500: system.mem_ctrls: Timing Read : 0 486120  4401500 
4401500: system.mem_ctrls: Timing Read : 0 627140  4401500 
4402500: system.mem_ctrls: Timing Read : 0 486120  4402500 
4403000: system.mem_ctrls: Timing Read : 0 486128  4403000 
4403500: system.mem_ctrls: Timing Read : 0 486128  4403500 
4405000: system.mem_ctrls: Timing Read : 0 486104  4405000 
4405500: system.mem_ctrls: Timing Read : 0 486104  4405500 
4406500: system.mem_ctrls: Timing Read : 0 486104  4406500 
4407000: system.mem_ctrls: Timing Read : 0 486112  4407000 
4408000: system.mem_ctrls: Timing Read : 0 486112  4408000 
4408500: system.mem_ctrls: Timing Read : 0 486112  4408500 
4409000: system.mem_ctrls: Timing Read : 0 486120  4409000 
4409500: system.mem_ctrls: Timing Read : 0 486120  4409500 
4410000: system.mem_ctrls: Timing Read : 0 486120  4410000 
4410000: system.mem_ctrls: Timing Read : 0 627141  4410000 
4411000: system.mem_ctrls: Timing Read : 0 486120  4411000 
4411500: system.mem_ctrls: Timing Read : 0 486128  4411500 
4412000: system.mem_ctrls: Timing Read : 0 486128  4412000 
4413500: system.mem_ctrls: Timing Read : 0 486104  4413500 
4414000: system.mem_ctrls: Timing Read : 0 486104  4414000 
4415000: system.mem_ctrls: Timing Read : 0 486104  4415000 
4415500: system.mem_ctrls: Timing Read : 0 486112  4415500 
4416500: system.mem_ctrls: Timing Read : 0 486112  4416500 
4417000: system.mem_ctrls: Timing Read : 0 486112  4417000 
4417500: system.mem_ctrls: Timing Read : 0 486120  4417500 
4418000: system.mem_ctrls: Timing Read : 0 486120  4418000 
4418500: system.mem_ctrls: Timing Read : 0 486120  4418500 
4418500: system.mem_ctrls: Timing Read : 0 627142  4418500 
4419500: system.mem_ctrls: Timing Read : 0 486120  4419500 
4420000: system.mem_ctrls: Timing Read : 0 486128  4420000 
4420500: system.mem_ctrls: Timing Read : 0 486128  4420500 
4422000: system.mem_ctrls: Timing Read : 0 486104  4422000 
4422500: system.mem_ctrls: Timing Read : 0 486104  4422500 
4423500: system.mem_ctrls: Timing Read : 0 486104  4423500 
4424000: system.mem_ctrls: Timing Read : 0 486112  4424000 
4425000: system.mem_ctrls: Timing Read : 0 486112  4425000 
4425500: system.mem_ctrls: Timing Read : 0 486112  4425500 
4426000: system.mem_ctrls: Timing Read : 0 486120  4426000 
4426500: system.mem_ctrls: Timing Read : 0 486120  4426500 
4427000: system.mem_ctrls: Timing Read : 0 486120  4427000 
4427000: system.mem_ctrls: Timing Read : 0 627143  4427000 
4428000: system.mem_ctrls: Timing Read : 0 486120  4428000 
4428500: system.mem_ctrls: Timing Read : 0 486128  4428500 
4429000: system.mem_ctrls: Timing Read : 0 486128  4429000 
4430500: system.mem_ctrls: Timing Read : 0 486104  4430500 
4431000: system.mem_ctrls: Timing Read : 0 486104  4431000 
4432000: system.mem_ctrls: Timing Read : 0 486104  4432000 
4432500: system.mem_ctrls: Timing Read : 0 486112  4432500 
4433500: system.mem_ctrls: Timing Read : 0 486112  4433500 
4434000: system.mem_ctrls: Timing Read : 0 486112  4434000 
4434500: system.mem_ctrls: Timing Read : 0 486120  4434500 
4435000: system.mem_ctrls: Timing Read : 0 486120  4435000 
4435500: system.mem_ctrls: Timing Read : 0 486120  4435500 
4435500: system.mem_ctrls: Timing Read : 0 627144  4435500 
4436500: system.mem_ctrls: Timing Read : 0 486120  4436500 
4437000: system.mem_ctrls: Timing Read : 0 486128  4437000 
4437500: system.mem_ctrls: Timing Read : 0 486128  4437500 
4439000: system.mem_ctrls: Timing Read : 0 486104  4439000 
4439500: system.mem_ctrls: Timing Read : 0 486104  4439500 
4440500: system.mem_ctrls: Timing Read : 0 486104  4440500 
4441000: system.mem_ctrls: Timing Read : 0 486112  4441000 
4442000: system.mem_ctrls: Timing Read : 0 486112  4442000 
4442500: system.mem_ctrls: Timing Read : 0 486112  4442500 
4443000: system.mem_ctrls: Timing Read : 0 486120  4443000 
4443500: system.mem_ctrls: Timing Read : 0 486120  4443500 
4444000: system.mem_ctrls: Timing Read : 0 486120  4444000 
4444000: system.mem_ctrls: Timing Read : 0 627145  4444000 
4445000: system.mem_ctrls: Timing Read : 0 486120  4445000 
4445500: system.mem_ctrls: Timing Read : 0 486128  4445500 
4446000: system.mem_ctrls: Timing Read : 0 486128  4446000 
4447500: system.mem_ctrls: Timing Read : 0 486104  4447500 
4448000: system.mem_ctrls: Timing Read : 0 486104  4448000 
4449000: system.mem_ctrls: Timing Read : 0 486104  4449000 
4449500: system.mem_ctrls: Timing Read : 0 486112  4449500 
4450500: system.mem_ctrls: Timing Read : 0 486112  4450500 
4451000: system.mem_ctrls: Timing Read : 0 486112  4451000 
4451500: system.mem_ctrls: Timing Read : 0 486120  4451500 
4452000: system.mem_ctrls: Timing Read : 0 486120  4452000 
4452500: system.mem_ctrls: Timing Read : 0 486120  4452500 
4452500: system.mem_ctrls: Timing Read : 0 627146  4452500 
4453500: system.mem_ctrls: Timing Read : 0 486120  4453500 
4454000: system.mem_ctrls: Timing Read : 0 486128  4454000 
4454500: system.mem_ctrls: Timing Read : 0 486128  4454500 
4456000: system.mem_ctrls: Timing Read : 0 486104  4456000 
4456500: system.mem_ctrls: Timing Read : 0 486104  4456500 
4457500: system.mem_ctrls: Timing Read : 0 486104  4457500 
4458000: system.mem_ctrls: Timing Read : 0 486112  4458000 
4459000: system.mem_ctrls: Timing Read : 0 486112  4459000 
4459500: system.mem_ctrls: Timing Read : 0 486112  4459500 
4460000: system.mem_ctrls: Timing Read : 0 486120  4460000 
4460500: system.mem_ctrls: Timing Read : 0 486120  4460500 
4461000: system.mem_ctrls: Timing Read : 0 486120  4461000 
4461000: system.mem_ctrls: Timing Read : 0 627147  4461000 
4462000: system.mem_ctrls: Timing Read : 0 486120  4462000 
4462500: system.mem_ctrls: Timing Read : 0 486128  4462500 
4463000: system.mem_ctrls: Timing Read : 0 486128  4463000 
4464500: system.mem_ctrls: Timing Read : 0 486104  4464500 
4465000: system.mem_ctrls: Timing Read : 0 486104  4465000 
4466000: system.mem_ctrls: Timing Read : 0 486104  4466000 
4466500: system.mem_ctrls: Timing Read : 0 486112  4466500 
4467500: system.mem_ctrls: Timing Read : 0 486112  4467500 
4468000: system.mem_ctrls: Timing Read : 0 486112  4468000 
4468500: system.mem_ctrls: Timing Read : 0 486120  4468500 
4469000: system.mem_ctrls: Timing Read : 0 486120  4469000 
4469500: system.mem_ctrls: Timing Read : 0 486120  4469500 
4469500: system.mem_ctrls: Timing Read : 0 627148  4469500 
4470500: system.mem_ctrls: Timing Read : 0 486120  4470500 
4471000: system.mem_ctrls: Timing Read : 0 486128  4471000 
4471500: system.mem_ctrls: Timing Read : 0 486128  4471500 
4473000: system.mem_ctrls: Timing Read : 0 486104  4473000 
4473500: system.mem_ctrls: Timing Read : 0 486104  4473500 
4474500: system.mem_ctrls: Timing Read : 0 486104  4474500 
4475000: system.mem_ctrls: Timing Read : 0 486112  4475000 
4476000: system.mem_ctrls: Timing Read : 0 486112  4476000 
4476500: system.mem_ctrls: Timing Read : 0 486112  4476500 
4477000: system.mem_ctrls: Timing Read : 0 486120  4477000 
4477500: system.mem_ctrls: Timing Read : 0 486120  4477500 
4478000: system.mem_ctrls: Timing Read : 0 486120  4478000 
4478000: system.mem_ctrls: Timing Read : 0 627149  4478000 
4479000: system.mem_ctrls: Timing Read : 0 486120  4479000 
4479500: system.mem_ctrls: Timing Read : 0 486128  4479500 
4480000: system.mem_ctrls: Timing Read : 0 486128  4480000 
4481500: system.mem_ctrls: Timing Read : 0 486104  4481500 
4482000: system.mem_ctrls: Timing Read : 0 486104  4482000 
4483000: system.mem_ctrls: Timing Read : 0 486104  4483000 
4483500: system.mem_ctrls: Timing Read : 0 486112  4483500 
4484500: system.mem_ctrls: Timing Read : 0 486112  4484500 
4485000: system.mem_ctrls: Timing Read : 0 486112  4485000 
4485500: system.mem_ctrls: Timing Read : 0 486120  4485500 
4486000: system.mem_ctrls: Timing Read : 0 486120  4486000 
4486500: system.mem_ctrls: Timing Read : 0 486120  4486500 
4486500: system.mem_ctrls: Timing Read : 0 627150  4486500 
4487500: system.mem_ctrls: Timing Read : 0 486120  4487500 
4488000: system.mem_ctrls: Timing Read : 0 486128  4488000 
4488500: system.mem_ctrls: Timing Read : 0 486128  4488500 
4490000: system.mem_ctrls: Timing Read : 0 486104  4490000 
4490500: system.mem_ctrls: Timing Read : 0 486104  4490500 
4491500: system.mem_ctrls: Timing Read : 0 486104  4491500 
4492000: system.mem_ctrls: Timing Read : 0 486112  4492000 
4493000: system.mem_ctrls: Timing Read : 0 486112  4493000 
4493500: system.mem_ctrls: Timing Read : 0 486112  4493500 
4494000: system.mem_ctrls: Timing Read : 0 486120  4494000 
4494500: system.mem_ctrls: Timing Read : 0 486120  4494500 
4495000: system.mem_ctrls: Timing Read : 0 486120  4495000 
4495000: system.mem_ctrls: Timing Read : 0 627151  4495000 
4496000: system.mem_ctrls: Timing Read : 0 486120  4496000 
4496500: system.mem_ctrls: Timing Read : 0 486128  4496500 
4497000: system.mem_ctrls: Timing Read : 0 486128  4497000 
4498500: system.mem_ctrls: Timing Read : 0 486104  4498500 
4499000: system.mem_ctrls: Timing Read : 0 486104  4499000 
4500000: system.mem_ctrls: Timing Read : 0 486104  4500000 
4500500: system.mem_ctrls: Timing Read : 0 486112  4500500 
4501500: system.mem_ctrls: Timing Read : 0 486112  4501500 
4502000: system.mem_ctrls: Timing Read : 0 486112  4502000 
4502500: system.mem_ctrls: Timing Read : 0 486120  4502500 
4503000: system.mem_ctrls: Timing Read : 0 486120  4503000 
4503500: system.mem_ctrls: Timing Read : 0 486120  4503500 
4503500: system.mem_ctrls: Timing Read : 0 627152  4503500 
4504500: system.mem_ctrls: Timing Read : 0 486120  4504500 
4505000: system.mem_ctrls: Timing Read : 0 486128  4505000 
4505500: system.mem_ctrls: Timing Read : 0 486128  4505500 
4507000: system.mem_ctrls: Timing Read : 0 486104  4507000 
4507500: system.mem_ctrls: Timing Read : 0 486104  4507500 
4508500: system.mem_ctrls: Timing Read : 0 486104  4508500 
4509000: system.mem_ctrls: Timing Read : 0 486112  4509000 
4510000: system.mem_ctrls: Timing Read : 0 486112  4510000 
4510500: system.mem_ctrls: Timing Read : 0 486112  4510500 
4511000: system.mem_ctrls: Timing Read : 0 486120  4511000 
4511500: system.mem_ctrls: Timing Read : 0 486120  4511500 
4512000: system.mem_ctrls: Timing Read : 0 486120  4512000 
4512000: system.mem_ctrls: Timing Read : 0 627153  4512000 
4513000: system.mem_ctrls: Timing Read : 0 486120  4513000 
4513500: system.mem_ctrls: Timing Read : 0 486128  4513500 
4514000: system.mem_ctrls: Timing Read : 0 486128  4514000 
4515500: system.mem_ctrls: Timing Read : 0 486104  4515500 
4516000: system.mem_ctrls: Timing Read : 0 486104  4516000 
4517000: system.mem_ctrls: Timing Read : 0 486104  4517000 
4517500: system.mem_ctrls: Timing Read : 0 486112  4517500 
4518500: system.mem_ctrls: Timing Read : 0 486112  4518500 
4519000: system.mem_ctrls: Timing Read : 0 486112  4519000 
4519500: system.mem_ctrls: Timing Read : 0 486120  4519500 
4520000: system.mem_ctrls: Timing Read : 0 486120  4520000 
4520500: system.mem_ctrls: Timing Read : 0 486120  4520500 
4520500: system.mem_ctrls: Timing Read : 0 627154  4520500 
4521500: system.mem_ctrls: Timing Read : 0 486120  4521500 
4522000: system.mem_ctrls: Timing Read : 0 486128  4522000 
4522500: system.mem_ctrls: Timing Read : 0 486128  4522500 
4524000: system.mem_ctrls: Timing Read : 0 486104  4524000 
4524500: system.mem_ctrls: Timing Read : 0 486104  4524500 
4525500: system.mem_ctrls: Timing Read : 0 486104  4525500 
4526000: system.mem_ctrls: Timing Read : 0 486112  4526000 
4527000: system.mem_ctrls: Timing Read : 0 486112  4527000 
4527500: system.mem_ctrls: Timing Read : 0 486112  4527500 
4528000: system.mem_ctrls: Timing Read : 0 486120  4528000 
4528500: system.mem_ctrls: Timing Read : 0 486120  4528500 
4529000: system.mem_ctrls: Timing Read : 0 486120  4529000 
4529000: system.mem_ctrls: Timing Read : 0 627155  4529000 
4530000: system.mem_ctrls: Timing Read : 0 486120  4530000 
4530500: system.mem_ctrls: Timing Read : 0 486128  4530500 
4531000: system.mem_ctrls: Timing Read : 0 486128  4531000 
4532500: system.mem_ctrls: Timing Read : 0 486104  4532500 
4533000: system.mem_ctrls: Timing Read : 0 486104  4533000 
4534000: system.mem_ctrls: Timing Read : 0 486104  4534000 
4534500: system.mem_ctrls: Timing Read : 0 486112  4534500 
4535500: system.mem_ctrls: Timing Read : 0 486112  4535500 
4536000: system.mem_ctrls: Timing Read : 0 486112  4536000 
4536500: system.mem_ctrls: Timing Read : 0 486120  4536500 
4537000: system.mem_ctrls: Timing Read : 0 486120  4537000 
4537500: system.mem_ctrls: Timing Read : 0 486120  4537500 
4537500: system.mem_ctrls: Timing Read : 0 627156  4537500 
4538500: system.mem_ctrls: Timing Read : 0 486120  4538500 
4539000: system.mem_ctrls: Timing Read : 0 486128  4539000 
4539500: system.mem_ctrls: Timing Read : 0 486128  4539500 
4541000: system.mem_ctrls: Timing Read : 0 486104  4541000 
4541500: system.mem_ctrls: Timing Read : 0 486104  4541500 
4542500: system.mem_ctrls: Timing Read : 0 486104  4542500 
4543000: system.mem_ctrls: Timing Read : 0 486112  4543000 
4544000: system.mem_ctrls: Timing Read : 0 486112  4544000 
4544500: system.mem_ctrls: Timing Read : 0 486112  4544500 
4545000: system.mem_ctrls: Timing Read : 0 486120  4545000 
4545500: system.mem_ctrls: Timing Read : 0 486120  4545500 
4546000: system.mem_ctrls: Timing Read : 0 486120  4546000 
4546000: system.mem_ctrls: Timing Read : 0 627157  4546000 
4547000: system.mem_ctrls: Timing Read : 0 486120  4547000 
4547500: system.mem_ctrls: Timing Read : 0 486128  4547500 
4548000: system.mem_ctrls: Timing Read : 0 486128  4548000 
4549500: system.mem_ctrls: Timing Read : 0 486128  4549500 
4550000: system.mem_ctrls: Timing Read : 0 486128  4550000 
4550500: system.mem_ctrls: Timing Read : 0 486136  4550500 
4551000: system.mem_ctrls: Timing Read : 0 486136  4551000 
4552000: system.mem_ctrls: Timing Read : 0 486136  4552000 
4552500: system.mem_ctrls: Timing Read : 0 486144  4552500 
4553000: system.mem_ctrls: Timing Read : 0 801728  4553000 
4554000: system.mem_ctrls: Timing Read : 0 486144  4554000 
4554000: system.mem_ctrls: Timing Writ : 1 801800  4554000 
4554500: system.mem_ctrls: Timing Read : 0 486152  4554500 
4554500: system.mem_ctrls: Timing Writ : 1 801816  4554500 
4555000: system.mem_ctrls: Timing Writ : 1 801808  4555000 
4555500: system.mem_ctrls: Timing Read : 0 486152  4555500 
4557000: system.mem_ctrls: Timing Read : 0 486152  4557000 
4557500: system.mem_ctrls: Timing Read : 0 486160  4557500 
4557500: system.mem_ctrls: Timing Read : 0 801920  4557500 
4559000: system.mem_ctrls: Timing Read : 0 486160  4559000 
4559500: system.mem_ctrls: Timing Read : 0 486168  4559500 
4561000: system.mem_ctrls: Timing Read : 0 486168  4561000 
4561500: system.mem_ctrls: Timing Read : 0 486176  4561500 
4561500: system.mem_ctrls: Timing Read : 0 801752  4561500 
4562000: system.mem_ctrls: Timing Read : 0 486176  4562000 
4562000: system.mem_ctrls: Timing Read : 0 801944  4562000 
4562500: system.mem_ctrls: Timing Read : 0 486176  4562500 
4563000: system.mem_ctrls: Timing Read : 0 486184  4563000 
4563500: system.mem_ctrls: Timing Read : 0 801928  4563500 
4564500: system.mem_ctrls: Timing Read : 0 486184  4564500 
4565000: system.mem_ctrls: Timing Read : 0 486192  4565000 
4565000: system.mem_ctrls: Timing Read : 0 817144  4565000 
4565500: system.mem_ctrls: Timing Read : 0 486192  4565500 
4567000: system.mem_ctrls: Timing Read : 0 486200  4567000 
4567500: system.mem_ctrls: Timing Read : 0 486200  4567500 
4568000: system.mem_ctrls: Timing Read : 0 486208  4568000 
4569500: system.mem_ctrls: Timing Read : 0 486208  4569500 
4570000: system.mem_ctrls: Timing Read : 0 486216  4570000 
4570500: system.mem_ctrls: Timing Writ : 1 801760  4570500 
4571000: system.mem_ctrls: Timing Read : 0 486216  4571000 
4571500: system.mem_ctrls: Timing Read : 0 486216  4571500 
4572000: system.mem_ctrls: Timing Read : 0 486224  4572000 
4572000: system.mem_ctrls: Timing Read : 0 801760  4572000 
4572500: system.mem_ctrls: Timing Read : 0 486224  4572500 
4573000: system.mem_ctrls: Timing Read : 0 486224  4573000 
4573500: system.mem_ctrls: Timing Read : 0 486232  4573500 
4574000: system.mem_ctrls: Timing Read : 0 486232  4574000 
4575500: system.mem_ctrls: Timing Read : 0 486256  4575500 
4575500: system.mem_ctrls: Timing Read : 0 801736  4575500 
4576000: system.mem_ctrls: Timing Writ : 1 801720  4576000 
4577000: system.mem_ctrls: Timing Read : 0 486256  4577000 
4577500: system.mem_ctrls: Timing Read : 0 486264  4577500 
4577500: system.mem_ctrls: Timing Read : 0 801744  4577500 
4578000: system.mem_ctrls: Timing Read : 0 486264  4578000 
4578500: system.mem_ctrls: Timing Read : 0 486264  4578500 
4579000: system.mem_ctrls: Timing Read : 0 486272  4579000 
4579500: system.mem_ctrls: Timing Read : 0 486272  4579500 
4580000: system.mem_ctrls: Timing Read : 0 486272  4580000 
4580000: system.mem_ctrls: Timing Writ : 1 801712  4580000 
4581000: system.mem_ctrls: Timing Read : 0 486272  4581000 
4581500: system.mem_ctrls: Timing Read : 0 486280  4581500 
4581500: system.mem_ctrls: Timing Read : 0 801928  4581500 
4582000: system.mem_ctrls: Timing Writ : 1 801704  4582000 
4583000: system.mem_ctrls: Timing Read : 0 486280  4583000 
4583500: system.mem_ctrls: Timing Read : 0 486288  4583500 
4583500: system.mem_ctrls: Timing Read : 0 801920  4583500 
4584000: system.mem_ctrls: Timing Read : 0 486288  4584000 
4584000: system.mem_ctrls: Timing Writ : 1 801696  4584000 
4585000: system.mem_ctrls: Timing Read : 0 486288  4585000 
4585500: system.mem_ctrls: Timing Read : 0 486288  4585500 
4586000: system.mem_ctrls: Timing Read : 0 486296  4586000 
4586000: system.mem_ctrls: Timing Read : 0 801728  4586000 
4586500: system.mem_ctrls: Timing Writ : 1 801688  4586500 
4587500: system.mem_ctrls: Timing Read : 0 486296  4587500 
4587500: system.mem_ctrls: Timing Writ : 1 801680  4587500 
4588500: system.mem_ctrls: Timing Read : 0 486296  4588500 
4589000: system.mem_ctrls: Timing Read : 0 486304  4589000 
4590000: system.mem_ctrls: Timing Writ : 1 801672  4590000 
4591500: system.mem_ctrls: Timing Read : 0 482944  4591500 
4591500: system.mem_ctrls: Timing Writ : 1 801664  4591500 
4592500: system.mem_ctrls: Timing Read : 0 482944  4592500 
4592500: system.mem_ctrls: Timing Writ : 1 801656  4592500 
4593500: system.mem_ctrls: Timing Read : 0 482944  4593500 
4594000: system.mem_ctrls: Timing Read : 0 482944  4594000 
4594500: system.mem_ctrls: Timing Read : 0 482952  4594500 
4594500: system.mem_ctrls: Timing Writ : 1 801648  4594500 
4595500: system.mem_ctrls: Timing Read : 0 482952  4595500 
4595500: system.mem_ctrls: Timing Writ : 1 801640  4595500 
4596500: system.mem_ctrls: Timing Read : 0 482952  4596500 
4596500: system.mem_ctrls: Timing Writ : 1 801632  4596500 
4597500: system.mem_ctrls: Timing Read : 0 482952  4597500 
4597500: system.mem_ctrls: Timing Writ : 1 801624  4597500 
4598500: system.mem_ctrls: Timing Read : 0 482952  4598500 
4599000: system.mem_ctrls: Timing Read : 0 482960  4599000 
4600000: system.mem_ctrls: Timing Read : 0 482960  4600000 
4600000: system.mem_ctrls: Timing Read : 0 816936  4600000 
4600500: system.mem_ctrls: Timing Read : 0 482968  4600500 
4600500: system.mem_ctrls: Timing Writ : 1 801504  4600500 
4601000: system.mem_ctrls: Timing Read : 0 482968  4601000 
4601500: system.mem_ctrls: Timing Read : 0 482976  4601500 
4601500: system.mem_ctrls: Timing Read : 0 801680  4601500 
4602000: system.mem_ctrls: Timing Read : 0 482976  4602000 
4602500: system.mem_ctrls: Timing Read : 0 482984  4602500 
4602500: system.mem_ctrls: Timing Writ : 1 801560  4602500 
4603000: system.mem_ctrls: Timing Read : 0 482984  4603000 
4603500: system.mem_ctrls: Timing Read : 0 482992  4603500 
4603500: system.mem_ctrls: Timing Read : 0 801704  4603500 
4604000: system.mem_ctrls: Timing Read : 0 482992  4604000 
4604000: system.mem_ctrls: Timing Writ : 1 801552  4604000 
4604500: system.mem_ctrls: Timing Read : 0 482992  4604500 
4605000: system.mem_ctrls: Timing Read : 0 483000  4605000 
4605000: system.mem_ctrls: Timing Writ : 1 801544  4605000 
4605500: system.mem_ctrls: Timing Read : 0 483000  4605500 
4606000: system.mem_ctrls: Timing Read : 0 483008  4606000 
4606500: system.mem_ctrls: Timing Read : 0 483008  4606500 
4606500: system.mem_ctrls: Timing Writ : 1 801512  4606500 
4607000: system.mem_ctrls: Timing Read : 0 483016  4607000 
4607500: system.mem_ctrls: Timing Read : 0 483016  4607500 
4608000: system.mem_ctrls: Timing Read : 0 483024  4608000 
4608000: system.mem_ctrls: Timing Read : 0 801712  4608000 
4608500: system.mem_ctrls: Timing Read : 0 483024  4608500 
4608500: system.mem_ctrls: Timing Read : 0 816928  4608500 
4609000: system.mem_ctrls: Timing Read : 0 483024  4609000 
4609500: system.mem_ctrls: Timing Read : 0 483032  4609500 
4609500: system.mem_ctrls: Timing Writ : 1 801520  4609500 
4610000: system.mem_ctrls: Timing Read : 0 483032  4610000 
4611000: system.mem_ctrls: Timing Read : 0 483032  4611000 
4611500: system.mem_ctrls: Timing Read : 0 483040  4611500 
4611500: system.mem_ctrls: Timing Writ : 1 801572  4611500 
4612000: system.mem_ctrls: Timing Read : 0 483040  4612000 
4612500: system.mem_ctrls: Timing Read : 0 483040  4612500 
4613000: system.mem_ctrls: Timing Read : 0 483048  4613000 
4614500: system.mem_ctrls: Timing Read : 0 483192  4614500 
4614500: system.mem_ctrls: Timing Read : 0 816264  4614500 
4615000: system.mem_ctrls: Timing Read : 0 483192  4615000 
4615500: system.mem_ctrls: Timing Read : 0 483200  4615500 
4615500: system.mem_ctrls: Timing Read : 0 816264  4615500 
4616000: system.mem_ctrls: Timing Read : 0 483200  4616000 
4616500: system.mem_ctrls: Timing Read : 0 483200  4616500 
4618000: system.mem_ctrls: Timing Read : 0 483200  4618000 
4618500: system.mem_ctrls: Timing Read : 0 483208  4618500 
4619000: system.mem_ctrls: Timing Read : 0 483208  4619000 
4620500: system.mem_ctrls: Timing Read : 0 483216  4620500 
4621000: system.mem_ctrls: Timing Read : 0 483224  4621000 
4621000: system.mem_ctrls: Timing Read : 0 817021  4621000 
4622500: system.mem_ctrls: Timing Read : 0 483224  4622500 
4624000: system.mem_ctrls: Timing Read : 0 483224  4624000 
4624500: system.mem_ctrls: Timing Read : 0 483232  4624500 
4625000: system.mem_ctrls: Timing Read : 0 796608  4625000 
4626500: system.mem_ctrls: Timing Read : 0 483232  4626500 
4627000: system.mem_ctrls: Timing Read : 0 483240  4627000 
4628500: system.mem_ctrls: Timing Read : 0 483056  4628500 
4628500: system.mem_ctrls: Timing Read : 0 816980  4628500 
4629000: system.mem_ctrls: Timing Read : 0 483056  4629000 
4629500: system.mem_ctrls: Timing Read : 0 483064  4629500 
4631000: system.mem_ctrls: Timing Read : 0 483176  4631000 
4632000: system.mem_ctrls: Timing Read : 0 483184  4632000 
4632500: system.mem_ctrls: Timing Read : 0 483184  4632500 
4633000: system.mem_ctrls: Timing Read : 0 483192  4633000 
4634500: system.mem_ctrls: Timing Read : 0 483920  4634500 
4635000: system.mem_ctrls: Timing Read : 0 483920  4635000 
4635500: system.mem_ctrls: Timing Read : 0 483928  4635500 
4636500: system.mem_ctrls: Timing Read : 0 483928  4636500 
4636500: system.mem_ctrls: Timing Read : 0 801624  4636500 
4638000: system.mem_ctrls: Timing Read : 0 483928  4638000 
4638000: system.mem_ctrls: Timing Read : 0 801632  4638000 
4639500: system.mem_ctrls: Timing Read : 0 483928  4639500 
4639500: system.mem_ctrls: Timing Read : 0 801640  4639500 
4641000: system.mem_ctrls: Timing Read : 0 483928  4641000 
4641000: system.mem_ctrls: Timing Read : 0 801648  4641000 
4642500: system.mem_ctrls: Timing Read : 0 483928  4642500 
4643000: system.mem_ctrls: Timing Read : 0 483936  4643000 
4643000: system.mem_ctrls: Timing Read : 0 801656  4643000 
4644500: system.mem_ctrls: Timing Read : 0 483936  4644500 
4644500: system.mem_ctrls: Timing Read : 0 801664  4644500 
4646000: system.mem_ctrls: Timing Read : 0 483936  4646000 
4646000: system.mem_ctrls: Timing Read : 0 801672  4646000 
4647500: system.mem_ctrls: Timing Read : 0 486304  4647500 
4648500: system.mem_ctrls: Timing Read : 0 486304  4648500 
4649000: system.mem_ctrls: Timing Read : 0 486304  4649000 
4649500: system.mem_ctrls: Timing Read : 0 486312  4649500 
4651000: system.mem_ctrls: Timing Read : 0 486240  4651000 
4651000: system.mem_ctrls: Timing Read : 0 817152  4651000 
4651500: system.mem_ctrls: Timing Read : 0 486240  4651500 
4652500: system.mem_ctrls: Timing Read : 0 486248  4652500 
4652500: system.mem_ctrls: Timing Read : 0 801944  4652500 
4653000: system.mem_ctrls: Timing Read : 0 486248  4653000 
4653500: system.mem_ctrls: Timing Read : 0 486248  4653500 
4654000: system.mem_ctrls: Timing Read : 0 486256  4654000 
4654500: system.mem_ctrls: Timing Read : 0 486256  4654500 
4656000: system.mem_ctrls: Timing Read : 0 486312  4656000 
4656500: system.mem_ctrls: Timing Read : 0 486320  4656500 
4657000: system.mem_ctrls: Timing Read : 0 801808  4657000 
4658000: system.mem_ctrls: Timing Read : 0 486320  4658000 
4658500: system.mem_ctrls: Timing Read : 0 486328  4658500 
4660000: system.mem_ctrls: Timing Read : 0 486640  4660000 
4660500: system.mem_ctrls: Timing Read : 0 486640  4660500 
4662000: system.mem_ctrls: Timing Read : 0 486640  4662000 
4662500: system.mem_ctrls: Timing Read : 0 486648  4662500 
4662500: system.mem_ctrls: Timing Read : 0 801956  4662500 
4663500: system.mem_ctrls: Timing Read : 0 486648  4663500 
4664000: system.mem_ctrls: Timing Read : 0 486648  4664000 
4665000: system.mem_ctrls: Timing Read : 0 486648  4665000 
4666500: system.mem_ctrls: Timing Read : 0 486664  4666500 
4667000: system.mem_ctrls: Timing Read : 0 486672  4667000 
4667500: system.mem_ctrls: Timing Writ : 1 801944  4667500 
4668000: system.mem_ctrls: Timing Read : 0 486672  4668000 
4668500: system.mem_ctrls: Timing Read : 0 486680  4668500 
4670000: system.mem_ctrls: Timing Read : 0 486408  4670000 
4670500: system.mem_ctrls: Timing Read : 0 486416  4670500 
4671500: system.mem_ctrls: Timing Read : 0 486416  4671500 
4672000: system.mem_ctrls: Timing Read : 0 486416  4672000 
4672000: system.mem_ctrls: Timing Read : 0 801864  4672000 
4673500: system.mem_ctrls: Timing Read : 0 486416  4673500 
4673500: system.mem_ctrls: Timing Read : 0 801872  4673500 
4675000: system.mem_ctrls: Timing Read : 0 486424  4675000 
4675000: system.mem_ctrls: Timing Read : 0 801880  4675000 
4676500: system.mem_ctrls: Timing Read : 0 486424  4676500 
4676500: system.mem_ctrls: Timing Read : 0 801888  4676500 
4678000: system.mem_ctrls: Timing Read : 0 486424  4678000 
4678000: system.mem_ctrls: Timing Read : 0 801896  4678000 
4679500: system.mem_ctrls: Timing Read : 0 486424  4679500 
4679500: system.mem_ctrls: Timing Read : 0 801904  4679500 
4681000: system.mem_ctrls: Timing Read : 0 486432  4681000 
4681000: system.mem_ctrls: Timing Read : 0 801912  4681000 
4682500: system.mem_ctrls: Timing Read : 0 313976  4682500 
4683000: system.mem_ctrls: Timing Read : 0 313984  4683000 
4683000: system.mem_ctrls: Timing Read : 0 801944  4683000 
4683500: system.mem_ctrls: Timing Read : 0 313984  4683500 
4683500: system.mem_ctrls: Timing Read : 0 801920  4683500 
4685000: system.mem_ctrls: Timing Read : 0 313984  4685000 
4685000: system.mem_ctrls: Timing Read : 0 801928  4685000 
4686500: system.mem_ctrls: Timing Read : 0 313984  4686500 
4687000: system.mem_ctrls: Timing Read : 0 313992  4687000 
4688500: system.mem_ctrls: Timing Read : 0 315776  4688500 
4689000: system.mem_ctrls: Timing Read : 0 796672  4689000 
4689500: system.mem_ctrls: Timing Read : 0 315776  4689500 
4690000: system.mem_ctrls: Timing Read : 0 315784  4690000 
4690500: system.mem_ctrls: Timing Read : 0 315784  4690500 
4692000: system.mem_ctrls: Timing Read : 0 314032  4692000 
4692500: system.mem_ctrls: Timing Writ : 1 780952  4692500 
4693000: system.mem_ctrls: Timing Read : 0 314032  4693000 
4693500: system.mem_ctrls: Timing Read : 0 314040  4693500 
4694000: system.mem_ctrls: Timing Read : 0 314040  4694000 
4695500: system.mem_ctrls: Timing Read : 0 314048  4695500 
4696500: system.mem_ctrls: Timing Read : 0 314048  4696500 
4697000: system.mem_ctrls: Timing Read : 0 314056  4697000 
4697000: system.mem_ctrls: Timing Writ : 1 801984  4697000 
4697500: system.mem_ctrls: Timing Read : 0 314056  4697500 
4698000: system.mem_ctrls: Timing Read : 0 314056  4698000 
4698500: system.mem_ctrls: Timing Read : 0 314056  4698500 
4699000: system.mem_ctrls: Timing Read : 0 314064  4699000 
4699000: system.mem_ctrls: Timing Writ : 1 801960  4699000 
4699500: system.mem_ctrls: Timing Writ : 1 801952  4699500 
4700000: system.mem_ctrls: Timing Read : 0 314064  4700000 
4700500: system.mem_ctrls: Timing Read : 0 314072  4700500 
4701000: system.mem_ctrls: Timing Read : 0 314072  4701000 
4701500: system.mem_ctrls: Timing Read : 0 314080  4701500 
4702000: system.mem_ctrls: Timing Read : 0 314080  4702000 
4702500: system.mem_ctrls: Timing Read : 0 314088  4702500 
4703000: system.mem_ctrls: Timing Read : 0 314096  4703000 
4703500: system.mem_ctrls: Timing Writ : 1 801968  4703500 
4704000: system.mem_ctrls: Timing Read : 0 314096  4704000 
4705000: system.mem_ctrls: Timing Read : 0 314104  4705000 
4705500: system.mem_ctrls: Timing Writ : 1 801956  4705500 
4706000: system.mem_ctrls: Timing Read : 0 314104  4706000 
4706500: system.mem_ctrls: Timing Read : 0 314112  4706500 
4706500: system.mem_ctrls: Timing Writ : 1 801992  4706500 
4707000: system.mem_ctrls: Timing Read : 0 314112  4707000 
4707500: system.mem_ctrls: Timing Read : 0 314120  4707500 
4708000: system.mem_ctrls: Timing Writ : 1 802000  4708000 
4708500: system.mem_ctrls: Timing Read : 0 314120  4708500 
4708500: system.mem_ctrls: Timing Writ : 1 801944  4708500 
4709000: system.mem_ctrls: Timing Read : 0 314128  4709000 
4709500: system.mem_ctrls: Timing Writ : 1 801928  4709500 
4710500: system.mem_ctrls: Timing Read : 0 314128  4710500 
4711000: system.mem_ctrls: Timing Writ : 1 801920  4711000 
4712000: system.mem_ctrls: Timing Read : 0 314128  4712000 
4712500: system.mem_ctrls: Timing Read : 0 314136  4712500 
4713500: system.mem_ctrls: Timing Writ : 1 801912  4713500 
4715000: system.mem_ctrls: Timing Read : 0 486032  4715000 
4715500: system.mem_ctrls: Timing Read : 0 486032  4715500 
4715500: system.mem_ctrls: Timing Writ : 1 801904  4715500 
4716500: system.mem_ctrls: Timing Read : 0 486032  4716500 
4716500: system.mem_ctrls: Timing Writ : 1 801896  4716500 
4717500: system.mem_ctrls: Timing Read : 0 486040  4717500 
4717500: system.mem_ctrls: Timing Writ : 1 801888  4717500 
4718500: system.mem_ctrls: Timing Read : 0 486040  4718500 
4719000: system.mem_ctrls: Timing Read : 0 486040  4719000 
4719000: system.mem_ctrls: Timing Writ : 1 801880  4719000 
4720000: system.mem_ctrls: Timing Read : 0 486040  4720000 
4720500: system.mem_ctrls: Timing Read : 0 486048  4720500 
4721000: system.mem_ctrls: Timing Read : 0 486048  4721000 
4721000: system.mem_ctrls: Timing Writ : 1 801872  4721000 
4722000: system.mem_ctrls: Timing Read : 0 486048  4722000 
4722000: system.mem_ctrls: Timing Writ : 1 801864  4722000 
4723000: system.mem_ctrls: Timing Read : 0 486048  4723000 
4723500: system.mem_ctrls: Timing Read : 0 486056  4723500 
4724500: system.mem_ctrls: Timing Read : 0 486056  4724500 
4724500: system.mem_ctrls: Timing Read : 0 627158  4724500 
4725500: system.mem_ctrls: Timing Read : 0 486056  4725500 
4726000: system.mem_ctrls: Timing Read : 0 486064  4726000 
4726000: system.mem_ctrls: Timing Writ : 1 801736  4726000 
4726500: system.mem_ctrls: Timing Read : 0 486064  4726500 
4726500: system.mem_ctrls: Timing Writ : 1 801752  4726500 
4727000: system.mem_ctrls: Timing Read : 0 486072  4727000 
4727000: system.mem_ctrls: Timing Writ : 1 801728  4727000 
4727500: system.mem_ctrls: Timing Read : 0 486072  4727500 
4728000: system.mem_ctrls: Timing Read : 0 486080  4728000 
4728000: system.mem_ctrls: Timing Writ : 1 801744  4728000 
4728500: system.mem_ctrls: Timing Read : 0 486080  4728500 
4729000: system.mem_ctrls: Timing Read : 0 486080  4729000 
4729500: system.mem_ctrls: Timing Read : 0 486088  4729500 
4731000: system.mem_ctrls: Timing Read : 0 486088  4731000 
4731500: system.mem_ctrls: Timing Read : 0 486088  4731500 
4732000: system.mem_ctrls: Timing Read : 0 486096  4732000 
4732500: system.mem_ctrls: Timing Read : 0 486096  4732500 
4733000: system.mem_ctrls: Timing Read : 0 486104  4733000 
4733500: system.mem_ctrls: Timing Read : 0 486104  4733500 
4734500: system.mem_ctrls: Timing Read : 0 486104  4734500 
4735000: system.mem_ctrls: Timing Read : 0 486112  4735000 
4736000: system.mem_ctrls: Timing Read : 0 486112  4736000 
4736500: system.mem_ctrls: Timing Read : 0 486112  4736500 
4737000: system.mem_ctrls: Timing Read : 0 486120  4737000 
4737500: system.mem_ctrls: Timing Read : 0 486120  4737500 
4738000: system.mem_ctrls: Timing Read : 0 486120  4738000 
4738000: system.mem_ctrls: Timing Read : 0 627159  4738000 
4739000: system.mem_ctrls: Timing Read : 0 486120  4739000 
4739500: system.mem_ctrls: Timing Read : 0 486128  4739500 
4740000: system.mem_ctrls: Timing Read : 0 486128  4740000 
4741500: system.mem_ctrls: Timing Read : 0 486104  4741500 
4742000: system.mem_ctrls: Timing Read : 0 486104  4742000 
4743000: system.mem_ctrls: Timing Read : 0 486104  4743000 
4743500: system.mem_ctrls: Timing Read : 0 486112  4743500 
4744500: system.mem_ctrls: Timing Read : 0 486112  4744500 
4745000: system.mem_ctrls: Timing Read : 0 486112  4745000 
4745500: system.mem_ctrls: Timing Read : 0 486120  4745500 
4746000: system.mem_ctrls: Timing Read : 0 486120  4746000 
4746500: system.mem_ctrls: Timing Read : 0 486120  4746500 
4746500: system.mem_ctrls: Timing Read : 0 627160  4746500 
4747500: system.mem_ctrls: Timing Read : 0 486120  4747500 
4748000: system.mem_ctrls: Timing Read : 0 486128  4748000 
4748500: system.mem_ctrls: Timing Read : 0 486128  4748500 
4750000: system.mem_ctrls: Timing Read : 0 486104  4750000 
4750500: system.mem_ctrls: Timing Read : 0 486104  4750500 
4751500: system.mem_ctrls: Timing Read : 0 486104  4751500 
4752000: system.mem_ctrls: Timing Read : 0 486112  4752000 
4753000: system.mem_ctrls: Timing Read : 0 486112  4753000 
4753500: system.mem_ctrls: Timing Read : 0 486112  4753500 
4754000: system.mem_ctrls: Timing Read : 0 486120  4754000 
4754500: system.mem_ctrls: Timing Read : 0 486120  4754500 
4755000: system.mem_ctrls: Timing Read : 0 486120  4755000 
4755000: system.mem_ctrls: Timing Read : 0 627161  4755000 
4756000: system.mem_ctrls: Timing Read : 0 486120  4756000 
4756500: system.mem_ctrls: Timing Read : 0 486128  4756500 
4757000: system.mem_ctrls: Timing Read : 0 486128  4757000 
4758500: system.mem_ctrls: Timing Read : 0 486104  4758500 
4759000: system.mem_ctrls: Timing Read : 0 486104  4759000 
4760000: system.mem_ctrls: Timing Read : 0 486104  4760000 
4760500: system.mem_ctrls: Timing Read : 0 486112  4760500 
4761500: system.mem_ctrls: Timing Read : 0 486112  4761500 
4762000: system.mem_ctrls: Timing Read : 0 486112  4762000 
4762500: system.mem_ctrls: Timing Read : 0 486120  4762500 
4763000: system.mem_ctrls: Timing Read : 0 486120  4763000 
4763500: system.mem_ctrls: Timing Read : 0 486120  4763500 
4763500: system.mem_ctrls: Timing Read : 0 627162  4763500 
4764500: system.mem_ctrls: Timing Read : 0 486120  4764500 
4765000: system.mem_ctrls: Timing Read : 0 486128  4765000 
4765500: system.mem_ctrls: Timing Read : 0 486128  4765500 
4767000: system.mem_ctrls: Timing Read : 0 486104  4767000 
4767500: system.mem_ctrls: Timing Read : 0 486104  4767500 
4768500: system.mem_ctrls: Timing Read : 0 486104  4768500 
4769000: system.mem_ctrls: Timing Read : 0 486112  4769000 
4770000: system.mem_ctrls: Timing Read : 0 486112  4770000 
4770500: system.mem_ctrls: Timing Read : 0 486112  4770500 
4771000: system.mem_ctrls: Timing Read : 0 486120  4771000 
4771500: system.mem_ctrls: Timing Read : 0 486120  4771500 
4772000: system.mem_ctrls: Timing Read : 0 486120  4772000 
4772000: system.mem_ctrls: Timing Read : 0 627163  4772000 
4773000: system.mem_ctrls: Timing Read : 0 486120  4773000 
4773500: system.mem_ctrls: Timing Read : 0 486128  4773500 
4774000: system.mem_ctrls: Timing Read : 0 486128  4774000 
4775500: system.mem_ctrls: Timing Read : 0 486104  4775500 
4776000: system.mem_ctrls: Timing Read : 0 486104  4776000 
4777000: system.mem_ctrls: Timing Read : 0 486104  4777000 
4777500: system.mem_ctrls: Timing Read : 0 486112  4777500 
4778500: system.mem_ctrls: Timing Read : 0 486112  4778500 
4779000: system.mem_ctrls: Timing Read : 0 486112  4779000 
4779500: system.mem_ctrls: Timing Read : 0 486120  4779500 
4780000: system.mem_ctrls: Timing Read : 0 486120  4780000 
4780500: system.mem_ctrls: Timing Read : 0 486120  4780500 
4780500: system.mem_ctrls: Timing Read : 0 627164  4780500 
4781500: system.mem_ctrls: Timing Read : 0 486120  4781500 
4782000: system.mem_ctrls: Timing Read : 0 486128  4782000 
4782500: system.mem_ctrls: Timing Read : 0 486128  4782500 
4784000: system.mem_ctrls: Timing Read : 0 486104  4784000 
4784500: system.mem_ctrls: Timing Read : 0 486104  4784500 
4785500: system.mem_ctrls: Timing Read : 0 486104  4785500 
4786000: system.mem_ctrls: Timing Read : 0 486112  4786000 
4787000: system.mem_ctrls: Timing Read : 0 486112  4787000 
4787500: system.mem_ctrls: Timing Read : 0 486112  4787500 
4788000: system.mem_ctrls: Timing Read : 0 486120  4788000 
4788500: system.mem_ctrls: Timing Read : 0 486120  4788500 
4789000: system.mem_ctrls: Timing Read : 0 486120  4789000 
4789000: system.mem_ctrls: Timing Read : 0 627165  4789000 
4790000: system.mem_ctrls: Timing Read : 0 486120  4790000 
4790500: system.mem_ctrls: Timing Read : 0 486128  4790500 
4791000: system.mem_ctrls: Timing Read : 0 486128  4791000 
4792500: system.mem_ctrls: Timing Read : 0 486104  4792500 
4793000: system.mem_ctrls: Timing Read : 0 486104  4793000 
4794000: system.mem_ctrls: Timing Read : 0 486104  4794000 
4794500: system.mem_ctrls: Timing Read : 0 486112  4794500 
4795500: system.mem_ctrls: Timing Read : 0 486112  4795500 
4796000: system.mem_ctrls: Timing Read : 0 486112  4796000 
4796500: system.mem_ctrls: Timing Read : 0 486120  4796500 
4797000: system.mem_ctrls: Timing Read : 0 486120  4797000 
4797500: system.mem_ctrls: Timing Read : 0 486120  4797500 
4797500: system.mem_ctrls: Timing Read : 0 627166  4797500 
4798500: system.mem_ctrls: Timing Read : 0 486120  4798500 
4799000: system.mem_ctrls: Timing Read : 0 486128  4799000 
4799500: system.mem_ctrls: Timing Read : 0 486128  4799500 
4801000: system.mem_ctrls: Timing Read : 0 486104  4801000 
4801500: system.mem_ctrls: Timing Read : 0 486104  4801500 
4802500: system.mem_ctrls: Timing Read : 0 486104  4802500 
4803000: system.mem_ctrls: Timing Read : 0 486112  4803000 
4804000: system.mem_ctrls: Timing Read : 0 486112  4804000 
4804500: system.mem_ctrls: Timing Read : 0 486112  4804500 
4805000: system.mem_ctrls: Timing Read : 0 486120  4805000 
4805500: system.mem_ctrls: Timing Read : 0 486120  4805500 
4806000: system.mem_ctrls: Timing Read : 0 486120  4806000 
4806000: system.mem_ctrls: Timing Read : 0 627167  4806000 
4807000: system.mem_ctrls: Timing Read : 0 486120  4807000 
4807500: system.mem_ctrls: Timing Read : 0 486128  4807500 
4808000: system.mem_ctrls: Timing Read : 0 486128  4808000 
4809500: system.mem_ctrls: Timing Read : 0 486104  4809500 
4810000: system.mem_ctrls: Timing Read : 0 486104  4810000 
4811000: system.mem_ctrls: Timing Read : 0 486104  4811000 
4811500: system.mem_ctrls: Timing Read : 0 486112  4811500 
4812500: system.mem_ctrls: Timing Read : 0 486112  4812500 
4813000: system.mem_ctrls: Timing Read : 0 486112  4813000 
4813500: system.mem_ctrls: Timing Read : 0 486120  4813500 
4814000: system.mem_ctrls: Timing Read : 0 486120  4814000 
4814500: system.mem_ctrls: Timing Read : 0 486120  4814500 
4814500: system.mem_ctrls: Timing Read : 0 627168  4814500 
4815500: system.mem_ctrls: Timing Read : 0 486120  4815500 
4816000: system.mem_ctrls: Timing Read : 0 486128  4816000 
4816500: system.mem_ctrls: Timing Read : 0 486128  4816500 
4818000: system.mem_ctrls: Timing Read : 0 486104  4818000 
4818500: system.mem_ctrls: Timing Read : 0 486104  4818500 
4819500: system.mem_ctrls: Timing Read : 0 486104  4819500 
4820000: system.mem_ctrls: Timing Read : 0 486112  4820000 
4821000: system.mem_ctrls: Timing Read : 0 486112  4821000 
4821500: system.mem_ctrls: Timing Read : 0 486112  4821500 
4822000: system.mem_ctrls: Timing Read : 0 486120  4822000 
4822500: system.mem_ctrls: Timing Read : 0 486120  4822500 
4823000: system.mem_ctrls: Timing Read : 0 486120  4823000 
4823000: system.mem_ctrls: Timing Read : 0 627169  4823000 
4824000: system.mem_ctrls: Timing Read : 0 486120  4824000 
4824500: system.mem_ctrls: Timing Read : 0 486128  4824500 
4825000: system.mem_ctrls: Timing Read : 0 486128  4825000 
4826500: system.mem_ctrls: Timing Read : 0 486104  4826500 
4827000: system.mem_ctrls: Timing Read : 0 486104  4827000 
4828000: system.mem_ctrls: Timing Read : 0 486104  4828000 
4828500: system.mem_ctrls: Timing Read : 0 486112  4828500 
4829500: system.mem_ctrls: Timing Read : 0 486112  4829500 
4830000: system.mem_ctrls: Timing Read : 0 486112  4830000 
4830500: system.mem_ctrls: Timing Read : 0 486120  4830500 
4831000: system.mem_ctrls: Timing Read : 0 486120  4831000 
4831500: system.mem_ctrls: Timing Read : 0 486120  4831500 
4831500: system.mem_ctrls: Timing Read : 0 627170  4831500 
4832500: system.mem_ctrls: Timing Read : 0 486120  4832500 
4833000: system.mem_ctrls: Timing Read : 0 486128  4833000 
4833500: system.mem_ctrls: Timing Read : 0 486128  4833500 
4835000: system.mem_ctrls: Timing Read : 0 486104  4835000 
4835500: system.mem_ctrls: Timing Read : 0 486104  4835500 
4836500: system.mem_ctrls: Timing Read : 0 486104  4836500 
4837000: system.mem_ctrls: Timing Read : 0 486112  4837000 
4838000: system.mem_ctrls: Timing Read : 0 486112  4838000 
4838500: system.mem_ctrls: Timing Read : 0 486112  4838500 
4839000: system.mem_ctrls: Timing Read : 0 486120  4839000 
4839500: system.mem_ctrls: Timing Read : 0 486120  4839500 
4840000: system.mem_ctrls: Timing Read : 0 486120  4840000 
4840000: system.mem_ctrls: Timing Read : 0 627171  4840000 
4841000: system.mem_ctrls: Timing Read : 0 486120  4841000 
4841500: system.mem_ctrls: Timing Read : 0 486128  4841500 
4842000: system.mem_ctrls: Timing Read : 0 486128  4842000 
4843500: system.mem_ctrls: Timing Read : 0 486104  4843500 
4844000: system.mem_ctrls: Timing Read : 0 486104  4844000 
4845000: system.mem_ctrls: Timing Read : 0 486104  4845000 
4845500: system.mem_ctrls: Timing Read : 0 486112  4845500 
4846500: system.mem_ctrls: Timing Read : 0 486112  4846500 
4847000: system.mem_ctrls: Timing Read : 0 486112  4847000 
4847500: system.mem_ctrls: Timing Read : 0 486120  4847500 
4848000: system.mem_ctrls: Timing Read : 0 486120  4848000 
4848500: system.mem_ctrls: Timing Read : 0 486120  4848500 
4848500: system.mem_ctrls: Timing Read : 0 627172  4848500 
4849500: system.mem_ctrls: Timing Read : 0 486120  4849500 
4850000: system.mem_ctrls: Timing Read : 0 486128  4850000 
4850500: system.mem_ctrls: Timing Read : 0 486128  4850500 
4852000: system.mem_ctrls: Timing Read : 0 486104  4852000 
4852500: system.mem_ctrls: Timing Read : 0 486104  4852500 
4853500: system.mem_ctrls: Timing Read : 0 486104  4853500 
4854000: system.mem_ctrls: Timing Read : 0 486112  4854000 
4855000: system.mem_ctrls: Timing Read : 0 486112  4855000 
4855500: system.mem_ctrls: Timing Read : 0 486112  4855500 
4856000: system.mem_ctrls: Timing Read : 0 486120  4856000 
4856500: system.mem_ctrls: Timing Read : 0 486120  4856500 
4857000: system.mem_ctrls: Timing Read : 0 486120  4857000 
4857000: system.mem_ctrls: Timing Read : 0 627173  4857000 
4858000: system.mem_ctrls: Timing Read : 0 486120  4858000 
4858500: system.mem_ctrls: Timing Read : 0 486128  4858500 
4859000: system.mem_ctrls: Timing Read : 0 486128  4859000 
4860500: system.mem_ctrls: Timing Read : 0 486104  4860500 
4861000: system.mem_ctrls: Timing Read : 0 486104  4861000 
4862000: system.mem_ctrls: Timing Read : 0 486104  4862000 
4862500: system.mem_ctrls: Timing Read : 0 486112  4862500 
4863500: system.mem_ctrls: Timing Read : 0 486112  4863500 
4864000: system.mem_ctrls: Timing Read : 0 486112  4864000 
4864500: system.mem_ctrls: Timing Read : 0 486120  4864500 
4865000: system.mem_ctrls: Timing Read : 0 486120  4865000 
4865500: system.mem_ctrls: Timing Read : 0 486120  4865500 
4865500: system.mem_ctrls: Timing Read : 0 627174  4865500 
4866500: system.mem_ctrls: Timing Read : 0 486120  4866500 
4867000: system.mem_ctrls: Timing Read : 0 486128  4867000 
4867500: system.mem_ctrls: Timing Read : 0 486128  4867500 
4869000: system.mem_ctrls: Timing Read : 0 486104  4869000 
4869500: system.mem_ctrls: Timing Read : 0 486104  4869500 
4870500: system.mem_ctrls: Timing Read : 0 486104  4870500 
4871000: system.mem_ctrls: Timing Read : 0 486112  4871000 
4872000: system.mem_ctrls: Timing Read : 0 486112  4872000 
4872500: system.mem_ctrls: Timing Read : 0 486112  4872500 
4873000: system.mem_ctrls: Timing Read : 0 486120  4873000 
4873500: system.mem_ctrls: Timing Read : 0 486120  4873500 
4874000: system.mem_ctrls: Timing Read : 0 486120  4874000 
4874000: system.mem_ctrls: Timing Read : 0 627175  4874000 
4875000: system.mem_ctrls: Timing Read : 0 486120  4875000 
4875500: system.mem_ctrls: Timing Read : 0 486128  4875500 
4876000: system.mem_ctrls: Timing Read : 0 486128  4876000 
4877500: system.mem_ctrls: Timing Read : 0 486104  4877500 
4878000: system.mem_ctrls: Timing Read : 0 486104  4878000 
4879000: system.mem_ctrls: Timing Read : 0 486104  4879000 
4879500: system.mem_ctrls: Timing Read : 0 486112  4879500 
4880500: system.mem_ctrls: Timing Read : 0 486112  4880500 
4881000: system.mem_ctrls: Timing Read : 0 486112  4881000 
4881500: system.mem_ctrls: Timing Read : 0 486120  4881500 
4882000: system.mem_ctrls: Timing Read : 0 486120  4882000 
4882500: system.mem_ctrls: Timing Read : 0 486120  4882500 
4882500: system.mem_ctrls: Timing Read : 0 627176  4882500 
4883500: system.mem_ctrls: Timing Read : 0 486120  4883500 
4884000: system.mem_ctrls: Timing Read : 0 486128  4884000 
4884500: system.mem_ctrls: Timing Read : 0 486128  4884500 
4886000: system.mem_ctrls: Timing Read : 0 486104  4886000 
4886500: system.mem_ctrls: Timing Read : 0 486104  4886500 
4887500: system.mem_ctrls: Timing Read : 0 486104  4887500 
4888000: system.mem_ctrls: Timing Read : 0 486112  4888000 
4889000: system.mem_ctrls: Timing Read : 0 486112  4889000 
4889500: system.mem_ctrls: Timing Read : 0 486112  4889500 
4890000: system.mem_ctrls: Timing Read : 0 486120  4890000 
4890500: system.mem_ctrls: Timing Read : 0 486120  4890500 
4891000: system.mem_ctrls: Timing Read : 0 486120  4891000 
4891000: system.mem_ctrls: Timing Read : 0 627177  4891000 
4892000: system.mem_ctrls: Timing Read : 0 486120  4892000 
4892500: system.mem_ctrls: Timing Read : 0 486128  4892500 
4893000: system.mem_ctrls: Timing Read : 0 486128  4893000 
4894500: system.mem_ctrls: Timing Read : 0 486128  4894500 
4895000: system.mem_ctrls: Timing Read : 0 486128  4895000 
4895500: system.mem_ctrls: Timing Read : 0 486136  4895500 
4896000: system.mem_ctrls: Timing Read : 0 486136  4896000 
4897000: system.mem_ctrls: Timing Read : 0 486136  4897000 
4897500: system.mem_ctrls: Timing Read : 0 486144  4897500 
4898000: system.mem_ctrls: Timing Read : 0 801728  4898000 
4899000: system.mem_ctrls: Timing Read : 0 486144  4899000 
4899000: system.mem_ctrls: Timing Writ : 1 801800  4899000 
4899500: system.mem_ctrls: Timing Read : 0 486152  4899500 
4899500: system.mem_ctrls: Timing Writ : 1 801816  4899500 
4900000: system.mem_ctrls: Timing Writ : 1 801808  4900000 
4900500: system.mem_ctrls: Timing Read : 0 486152  4900500 
4902000: system.mem_ctrls: Timing Read : 0 486152  4902000 
4902500: system.mem_ctrls: Timing Read : 0 486160  4902500 
4902500: system.mem_ctrls: Timing Read : 0 801920  4902500 
4904000: system.mem_ctrls: Timing Read : 0 486160  4904000 
4904500: system.mem_ctrls: Timing Read : 0 486168  4904500 
4906000: system.mem_ctrls: Timing Read : 0 486168  4906000 
4906500: system.mem_ctrls: Timing Read : 0 486176  4906500 
4906500: system.mem_ctrls: Timing Read : 0 801752  4906500 
4907000: system.mem_ctrls: Timing Read : 0 486176  4907000 
4907000: system.mem_ctrls: Timing Read : 0 801944  4907000 
4907500: system.mem_ctrls: Timing Read : 0 486176  4907500 
4908000: system.mem_ctrls: Timing Read : 0 486184  4908000 
4908500: system.mem_ctrls: Timing Read : 0 801928  4908500 
4909500: system.mem_ctrls: Timing Read : 0 486184  4909500 
4910000: system.mem_ctrls: Timing Read : 0 486192  4910000 
4910000: system.mem_ctrls: Timing Read : 0 817144  4910000 
4910500: system.mem_ctrls: Timing Read : 0 486192  4910500 
4912000: system.mem_ctrls: Timing Read : 0 486200  4912000 
4912500: system.mem_ctrls: Timing Read : 0 486200  4912500 
4913000: system.mem_ctrls: Timing Read : 0 486208  4913000 
4914500: system.mem_ctrls: Timing Read : 0 486208  4914500 
4915000: system.mem_ctrls: Timing Read : 0 486216  4915000 
4915500: system.mem_ctrls: Timing Writ : 1 801760  4915500 
4916000: system.mem_ctrls: Timing Read : 0 486216  4916000 
4916500: system.mem_ctrls: Timing Read : 0 486216  4916500 
4917000: system.mem_ctrls: Timing Read : 0 486224  4917000 
4917000: system.mem_ctrls: Timing Read : 0 801760  4917000 
4917500: system.mem_ctrls: Timing Read : 0 486224  4917500 
4918000: system.mem_ctrls: Timing Read : 0 486224  4918000 
4918500: system.mem_ctrls: Timing Read : 0 486232  4918500 
4919000: system.mem_ctrls: Timing Read : 0 486232  4919000 
4920500: system.mem_ctrls: Timing Read : 0 486256  4920500 
4920500: system.mem_ctrls: Timing Read : 0 801736  4920500 
4921000: system.mem_ctrls: Timing Writ : 1 801720  4921000 
4922000: system.mem_ctrls: Timing Read : 0 486256  4922000 
4922500: system.mem_ctrls: Timing Read : 0 486264  4922500 
4922500: system.mem_ctrls: Timing Read : 0 801744  4922500 
4923000: system.mem_ctrls: Timing Read : 0 486264  4923000 
4923500: system.mem_ctrls: Timing Read : 0 486264  4923500 
4924000: system.mem_ctrls: Timing Read : 0 486272  4924000 
4924500: system.mem_ctrls: Timing Read : 0 486272  4924500 
4925000: system.mem_ctrls: Timing Read : 0 486272  4925000 
4925000: system.mem_ctrls: Timing Writ : 1 801712  4925000 
4926000: system.mem_ctrls: Timing Read : 0 486272  4926000 
4926500: system.mem_ctrls: Timing Read : 0 486280  4926500 
4926500: system.mem_ctrls: Timing Read : 0 801928  4926500 
4927000: system.mem_ctrls: Timing Writ : 1 801704  4927000 
4928000: system.mem_ctrls: Timing Read : 0 486280  4928000 
4928500: system.mem_ctrls: Timing Read : 0 486288  4928500 
4928500: system.mem_ctrls: Timing Read : 0 801920  4928500 
4929000: system.mem_ctrls: Timing Read : 0 486288  4929000 
4929000: system.mem_ctrls: Timing Writ : 1 801696  4929000 
4930000: system.mem_ctrls: Timing Read : 0 486288  4930000 
4930500: system.mem_ctrls: Timing Read : 0 486288  4930500 
4931000: system.mem_ctrls: Timing Read : 0 486296  4931000 
4931000: system.mem_ctrls: Timing Read : 0 801728  4931000 
4931500: system.mem_ctrls: Timing Writ : 1 801688  4931500 
4932500: system.mem_ctrls: Timing Read : 0 486296  4932500 
4932500: system.mem_ctrls: Timing Writ : 1 801680  4932500 
4933500: system.mem_ctrls: Timing Read : 0 486296  4933500 
4934000: system.mem_ctrls: Timing Read : 0 486304  4934000 
4935000: system.mem_ctrls: Timing Writ : 1 801672  4935000 
4936500: system.mem_ctrls: Timing Read : 0 482944  4936500 
4936500: system.mem_ctrls: Timing Writ : 1 801664  4936500 
4937500: system.mem_ctrls: Timing Read : 0 482944  4937500 
4937500: system.mem_ctrls: Timing Writ : 1 801656  4937500 
4938500: system.mem_ctrls: Timing Read : 0 482944  4938500 
4939000: system.mem_ctrls: Timing Read : 0 482944  4939000 
4939500: system.mem_ctrls: Timing Read : 0 482952  4939500 
4939500: system.mem_ctrls: Timing Writ : 1 801648  4939500 
4940500: system.mem_ctrls: Timing Read : 0 482952  4940500 
4940500: system.mem_ctrls: Timing Writ : 1 801640  4940500 
4941500: system.mem_ctrls: Timing Read : 0 482952  4941500 
4941500: system.mem_ctrls: Timing Writ : 1 801632  4941500 
4942500: system.mem_ctrls: Timing Read : 0 482952  4942500 
4942500: system.mem_ctrls: Timing Writ : 1 801624  4942500 
4943500: system.mem_ctrls: Timing Read : 0 482952  4943500 
4944000: system.mem_ctrls: Timing Read : 0 482960  4944000 
4945000: system.mem_ctrls: Timing Read : 0 482960  4945000 
4945000: system.mem_ctrls: Timing Read : 0 816936  4945000 
4945500: system.mem_ctrls: Timing Read : 0 482968  4945500 
4945500: system.mem_ctrls: Timing Writ : 1 801504  4945500 
4946000: system.mem_ctrls: Timing Read : 0 482968  4946000 
4946500: system.mem_ctrls: Timing Read : 0 482976  4946500 
4946500: system.mem_ctrls: Timing Read : 0 801680  4946500 
4947000: system.mem_ctrls: Timing Read : 0 482976  4947000 
4947500: system.mem_ctrls: Timing Read : 0 482984  4947500 
4947500: system.mem_ctrls: Timing Writ : 1 801560  4947500 
4948000: system.mem_ctrls: Timing Read : 0 482984  4948000 
4948500: system.mem_ctrls: Timing Read : 0 482992  4948500 
4948500: system.mem_ctrls: Timing Read : 0 801704  4948500 
4949000: system.mem_ctrls: Timing Read : 0 482992  4949000 
4949000: system.mem_ctrls: Timing Writ : 1 801552  4949000 
4949500: system.mem_ctrls: Timing Read : 0 482992  4949500 
4950000: system.mem_ctrls: Timing Read : 0 483000  4950000 
4950000: system.mem_ctrls: Timing Writ : 1 801544  4950000 
4950500: system.mem_ctrls: Timing Read : 0 483000  4950500 
4951000: system.mem_ctrls: Timing Read : 0 483008  4951000 
4951500: system.mem_ctrls: Timing Read : 0 483008  4951500 
4951500: system.mem_ctrls: Timing Writ : 1 801512  4951500 
4952000: system.mem_ctrls: Timing Read : 0 483016  4952000 
4952500: system.mem_ctrls: Timing Read : 0 483016  4952500 
4953000: system.mem_ctrls: Timing Read : 0 483024  4953000 
4953000: system.mem_ctrls: Timing Read : 0 801712  4953000 
4953500: system.mem_ctrls: Timing Read : 0 483024  4953500 
4953500: system.mem_ctrls: Timing Read : 0 816928  4953500 
4954000: system.mem_ctrls: Timing Read : 0 483024  4954000 
4954500: system.mem_ctrls: Timing Read : 0 483032  4954500 
4954500: system.mem_ctrls: Timing Writ : 1 801520  4954500 
4955000: system.mem_ctrls: Timing Read : 0 483032  4955000 
4956000: system.mem_ctrls: Timing Read : 0 483032  4956000 
4956500: system.mem_ctrls: Timing Read : 0 483040  4956500 
4956500: system.mem_ctrls: Timing Writ : 1 801572  4956500 
4957000: system.mem_ctrls: Timing Read : 0 483040  4957000 
4957500: system.mem_ctrls: Timing Read : 0 483040  4957500 
4958000: system.mem_ctrls: Timing Read : 0 483048  4958000 
4959500: system.mem_ctrls: Timing Read : 0 483192  4959500 
4959500: system.mem_ctrls: Timing Read : 0 816264  4959500 
4960000: system.mem_ctrls: Timing Read : 0 483192  4960000 
4960500: system.mem_ctrls: Timing Read : 0 483200  4960500 
4960500: system.mem_ctrls: Timing Read : 0 816264  4960500 
4961000: system.mem_ctrls: Timing Read : 0 483200  4961000 
4961500: system.mem_ctrls: Timing Read : 0 483200  4961500 
4963000: system.mem_ctrls: Timing Read : 0 483200  4963000 
4963500: system.mem_ctrls: Timing Read : 0 483208  4963500 
4964000: system.mem_ctrls: Timing Read : 0 483208  4964000 
4965500: system.mem_ctrls: Timing Read : 0 483216  4965500 
4966000: system.mem_ctrls: Timing Read : 0 483224  4966000 
4966000: system.mem_ctrls: Timing Read : 0 817021  4966000 
4967500: system.mem_ctrls: Timing Read : 0 483224  4967500 
4969000: system.mem_ctrls: Timing Read : 0 483224  4969000 
4969500: system.mem_ctrls: Timing Read : 0 483232  4969500 
4970000: system.mem_ctrls: Timing Read : 0 796608  4970000 
4971500: system.mem_ctrls: Timing Read : 0 483232  4971500 
4972000: system.mem_ctrls: Timing Read : 0 483240  4972000 
4973500: system.mem_ctrls: Timing Read : 0 483056  4973500 
4973500: system.mem_ctrls: Timing Read : 0 816980  4973500 
4974000: system.mem_ctrls: Timing Read : 0 483056  4974000 
4974500: system.mem_ctrls: Timing Read : 0 483064  4974500 
4976000: system.mem_ctrls: Timing Read : 0 483176  4976000 
4977000: system.mem_ctrls: Timing Read : 0 483184  4977000 
4977500: system.mem_ctrls: Timing Read : 0 483184  4977500 
4978000: system.mem_ctrls: Timing Read : 0 483192  4978000 
4979500: system.mem_ctrls: Timing Read : 0 483920  4979500 
4980000: system.mem_ctrls: Timing Read : 0 483920  4980000 
4980500: system.mem_ctrls: Timing Read : 0 483928  4980500 
4981500: system.mem_ctrls: Timing Read : 0 483928  4981500 
4981500: system.mem_ctrls: Timing Read : 0 801624  4981500 
4983000: system.mem_ctrls: Timing Read : 0 483928  4983000 
4983000: system.mem_ctrls: Timing Read : 0 801632  4983000 
4984500: system.mem_ctrls: Timing Read : 0 483928  4984500 
4984500: system.mem_ctrls: Timing Read : 0 801640  4984500 
4986000: system.mem_ctrls: Timing Read : 0 483928  4986000 
4986000: system.mem_ctrls: Timing Read : 0 801648  4986000 
4987500: system.mem_ctrls: Timing Read : 0 483928  4987500 
4988000: system.mem_ctrls: Timing Read : 0 483936  4988000 
4988000: system.mem_ctrls: Timing Read : 0 801656  4988000 
4989500: system.mem_ctrls: Timing Read : 0 483936  4989500 
4989500: system.mem_ctrls: Timing Read : 0 801664  4989500 
4991000: system.mem_ctrls: Timing Read : 0 483936  4991000 
4991000: system.mem_ctrls: Timing Read : 0 801672  4991000 
4992500: system.mem_ctrls: Timing Read : 0 486304  4992500 
4993500: system.mem_ctrls: Timing Read : 0 486304  4993500 
4994000: system.mem_ctrls: Timing Read : 0 486304  4994000 
4994500: system.mem_ctrls: Timing Read : 0 486312  4994500 
4996000: system.mem_ctrls: Timing Read : 0 486240  4996000 
4996000: system.mem_ctrls: Timing Read : 0 817152  4996000 
4996500: system.mem_ctrls: Timing Read : 0 486240  4996500 
4997500: system.mem_ctrls: Timing Read : 0 486248  4997500 
4997500: system.mem_ctrls: Timing Read : 0 801944  4997500 
4998000: system.mem_ctrls: Timing Read : 0 486248  4998000 
4998500: system.mem_ctrls: Timing Read : 0 486248  4998500 
4999000: system.mem_ctrls: Timing Read : 0 486256  4999000 
4999500: system.mem_ctrls: Timing Read : 0 486256  4999500 
5001000: system.mem_ctrls: Timing Read : 0 486312  5001000 
5001500: system.mem_ctrls: Timing Read : 0 486320  5001500 
5002000: system.mem_ctrls: Timing Read : 0 801808  5002000 
5003000: system.mem_ctrls: Timing Read : 0 486320  5003000 
5003500: system.mem_ctrls: Timing Read : 0 486328  5003500 
5005000: system.mem_ctrls: Timing Read : 0 486640  5005000 
5005500: system.mem_ctrls: Timing Read : 0 486640  5005500 
5007000: system.mem_ctrls: Timing Read : 0 486640  5007000 
5007500: system.mem_ctrls: Timing Read : 0 486648  5007500 
5007500: system.mem_ctrls: Timing Read : 0 801956  5007500 
5008500: system.mem_ctrls: Timing Read : 0 486648  5008500 
5009000: system.mem_ctrls: Timing Read : 0 486648  5009000 
5010000: system.mem_ctrls: Timing Read : 0 486648  5010000 
5011500: system.mem_ctrls: Timing Read : 0 486664  5011500 
5012000: system.mem_ctrls: Timing Read : 0 486672  5012000 
5012500: system.mem_ctrls: Timing Writ : 1 801944  5012500 
5013000: system.mem_ctrls: Timing Read : 0 486672  5013000 
5013500: system.mem_ctrls: Timing Read : 0 486680  5013500 
5015000: system.mem_ctrls: Timing Read : 0 486408  5015000 
5015500: system.mem_ctrls: Timing Read : 0 486416  5015500 
5016500: system.mem_ctrls: Timing Read : 0 486416  5016500 
5017000: system.mem_ctrls: Timing Read : 0 486416  5017000 
5017000: system.mem_ctrls: Timing Read : 0 801864  5017000 
5018500: system.mem_ctrls: Timing Read : 0 486416  5018500 
5018500: system.mem_ctrls: Timing Read : 0 801872  5018500 
5020000: system.mem_ctrls: Timing Read : 0 486424  5020000 
5020000: system.mem_ctrls: Timing Read : 0 801880  5020000 
5021500: system.mem_ctrls: Timing Read : 0 486424  5021500 
5021500: system.mem_ctrls: Timing Read : 0 801888  5021500 
5023000: system.mem_ctrls: Timing Read : 0 486424  5023000 
5023000: system.mem_ctrls: Timing Read : 0 801896  5023000 
5024500: system.mem_ctrls: Timing Read : 0 486424  5024500 
5024500: system.mem_ctrls: Timing Read : 0 801904  5024500 
5026000: system.mem_ctrls: Timing Read : 0 486432  5026000 
5026000: system.mem_ctrls: Timing Read : 0 801912  5026000 
5027500: system.mem_ctrls: Timing Read : 0 314136  5027500 
5027500: system.mem_ctrls: Timing Read : 0 801944  5027500 
5028000: system.mem_ctrls: Timing Read : 0 314136  5028000 
5028000: system.mem_ctrls: Timing Read : 0 801920  5028000 
5029500: system.mem_ctrls: Timing Read : 0 314144  5029500 
5029500: system.mem_ctrls: Timing Read : 0 801928  5029500 
5031000: system.mem_ctrls: Timing Read : 0 314144  5031000 
5031500: system.mem_ctrls: Timing Read : 0 314144  5031500 
5032000: system.mem_ctrls: Timing Read : 0 314152  5032000 
5033500: system.mem_ctrls: Timing Read : 0 315728  5033500 
5034000: system.mem_ctrls: Timing Read : 0 796672  5034000 
5034500: system.mem_ctrls: Timing Read : 0 315728  5034500 
5035000: system.mem_ctrls: Timing Read : 0 315736  5035000 
5035500: system.mem_ctrls: Timing Read : 0 315736  5035500 
5037000: system.mem_ctrls: Timing Read : 0 314184  5037000 
5037500: system.mem_ctrls: Timing Read : 0 314192  5037500 
5038000: system.mem_ctrls: Timing Writ : 1 780944  5038000 
5038500: system.mem_ctrls: Timing Read : 0 314192  5038500 
5039000: system.mem_ctrls: Timing Read : 0 314192  5039000 
5039500: system.mem_ctrls: Timing Read : 0 314200  5039500 
5041000: system.mem_ctrls: Timing Read : 0 314200  5041000 
5042000: system.mem_ctrls: Timing Read : 0 314208  5042000 
5042000: system.mem_ctrls: Timing Writ : 1 801984  5042000 
5042500: system.mem_ctrls: Timing Read : 0 314208  5042500 
5043000: system.mem_ctrls: Timing Read : 0 314216  5043000 
5043500: system.mem_ctrls: Timing Read : 0 314216  5043500 
5043500: system.mem_ctrls: Timing Writ : 1 801960  5043500 
5044000: system.mem_ctrls: Timing Writ : 1 801952  5044000 
5044500: system.mem_ctrls: Timing Read : 0 314224  5044500 
5045000: system.mem_ctrls: Timing Read : 0 314224  5045000 
5045500: system.mem_ctrls: Timing Read : 0 314232  5045500 
5046000: system.mem_ctrls: Timing Read : 0 314240  5046000 
5046500: system.mem_ctrls: Timing Read : 0 314240  5046500 
5047000: system.mem_ctrls: Timing Read : 0 314240  5047000 
5047500: system.mem_ctrls: Timing Read : 0 314248  5047500 
5048000: system.mem_ctrls: Timing Writ : 1 801968  5048000 
5048500: system.mem_ctrls: Timing Read : 0 314248  5048500 
5049000: system.mem_ctrls: Timing Read : 0 314256  5049000 
5050000: system.mem_ctrls: Timing Read : 0 314256  5050000 
5050500: system.mem_ctrls: Timing Read : 0 314264  5050500 
5051000: system.mem_ctrls: Timing Writ : 1 801956  5051000 
5051500: system.mem_ctrls: Timing Read : 0 314264  5051500 
5051500: system.mem_ctrls: Timing Writ : 1 801992  5051500 
5052000: system.mem_ctrls: Timing Read : 0 314264  5052000 
5052500: system.mem_ctrls: Timing Read : 0 314272  5052500 
5053000: system.mem_ctrls: Timing Writ : 1 802000  5053000 
5053500: system.mem_ctrls: Timing Read : 0 314272  5053500 
5054000: system.mem_ctrls: Timing Read : 0 314280  5054000 
5054000: system.mem_ctrls: Timing Writ : 1 801944  5054000 
5054500: system.mem_ctrls: Timing Read : 0 314280  5054500 
5055000: system.mem_ctrls: Timing Writ : 1 801928  5055000 
5056000: system.mem_ctrls: Timing Read : 0 314280  5056000 
5056500: system.mem_ctrls: Timing Writ : 1 801920  5056500 
5057500: system.mem_ctrls: Timing Read : 0 314288  5057500 
5058500: system.mem_ctrls: Timing Writ : 1 801912  5058500 
5060000: system.mem_ctrls: Timing Read : 0 486032  5060000 
5060500: system.mem_ctrls: Timing Read : 0 486032  5060500 
5060500: system.mem_ctrls: Timing Writ : 1 801904  5060500 
5061500: system.mem_ctrls: Timing Read : 0 486032  5061500 
5061500: system.mem_ctrls: Timing Writ : 1 801896  5061500 
5062500: system.mem_ctrls: Timing Read : 0 486040  5062500 
5062500: system.mem_ctrls: Timing Writ : 1 801888  5062500 
5063500: system.mem_ctrls: Timing Read : 0 486040  5063500 
5064000: system.mem_ctrls: Timing Read : 0 486040  5064000 
5064000: system.mem_ctrls: Timing Writ : 1 801880  5064000 
5065000: system.mem_ctrls: Timing Read : 0 486040  5065000 
5065500: system.mem_ctrls: Timing Read : 0 486048  5065500 
5066000: system.mem_ctrls: Timing Read : 0 486048  5066000 
5066000: system.mem_ctrls: Timing Writ : 1 801872  5066000 
5067000: system.mem_ctrls: Timing Read : 0 486048  5067000 
5067000: system.mem_ctrls: Timing Writ : 1 801864  5067000 
5068000: system.mem_ctrls: Timing Read : 0 486048  5068000 
5068500: system.mem_ctrls: Timing Read : 0 486056  5068500 
5069500: system.mem_ctrls: Timing Read : 0 486056  5069500 
5069500: system.mem_ctrls: Timing Read : 0 627178  5069500 
5070500: system.mem_ctrls: Timing Read : 0 486056  5070500 
5071000: system.mem_ctrls: Timing Read : 0 486064  5071000 
5071000: system.mem_ctrls: Timing Writ : 1 801736  5071000 
5071500: system.mem_ctrls: Timing Read : 0 486064  5071500 
5071500: system.mem_ctrls: Timing Writ : 1 801752  5071500 
5072000: system.mem_ctrls: Timing Read : 0 486072  5072000 
5072000: system.mem_ctrls: Timing Writ : 1 801728  5072000 
5072500: system.mem_ctrls: Timing Read : 0 486072  5072500 
5073000: system.mem_ctrls: Timing Read : 0 486080  5073000 
5073000: system.mem_ctrls: Timing Writ : 1 801744  5073000 
5073500: system.mem_ctrls: Timing Read : 0 486080  5073500 
5074000: system.mem_ctrls: Timing Read : 0 486080  5074000 
5074500: system.mem_ctrls: Timing Read : 0 486088  5074500 
5076000: system.mem_ctrls: Timing Read : 0 486088  5076000 
5076500: system.mem_ctrls: Timing Read : 0 486088  5076500 
5077000: system.mem_ctrls: Timing Read : 0 486096  5077000 
5077500: system.mem_ctrls: Timing Read : 0 486096  5077500 
5078000: system.mem_ctrls: Timing Read : 0 486104  5078000 
5078500: system.mem_ctrls: Timing Read : 0 486104  5078500 
5079500: system.mem_ctrls: Timing Read : 0 486104  5079500 
5080000: system.mem_ctrls: Timing Read : 0 486112  5080000 
5081000: system.mem_ctrls: Timing Read : 0 486112  5081000 
5081500: system.mem_ctrls: Timing Read : 0 486112  5081500 
5082000: system.mem_ctrls: Timing Read : 0 486120  5082000 
5082500: system.mem_ctrls: Timing Read : 0 486120  5082500 
5083000: system.mem_ctrls: Timing Read : 0 486120  5083000 
5083000: system.mem_ctrls: Timing Read : 0 627179  5083000 
5084000: system.mem_ctrls: Timing Read : 0 486120  5084000 
5084500: system.mem_ctrls: Timing Read : 0 486128  5084500 
5085000: system.mem_ctrls: Timing Read : 0 486128  5085000 
5086500: system.mem_ctrls: Timing Read : 0 486104  5086500 
5087000: system.mem_ctrls: Timing Read : 0 486104  5087000 
5088000: system.mem_ctrls: Timing Read : 0 486104  5088000 
5088500: system.mem_ctrls: Timing Read : 0 486112  5088500 
5089500: system.mem_ctrls: Timing Read : 0 486112  5089500 
5090000: system.mem_ctrls: Timing Read : 0 486112  5090000 
5090500: system.mem_ctrls: Timing Read : 0 486120  5090500 
5091000: system.mem_ctrls: Timing Read : 0 486120  5091000 
5091500: system.mem_ctrls: Timing Read : 0 486120  5091500 
5091500: system.mem_ctrls: Timing Read : 0 627180  5091500 
5092500: system.mem_ctrls: Timing Read : 0 486120  5092500 
5093000: system.mem_ctrls: Timing Read : 0 486128  5093000 
5093500: system.mem_ctrls: Timing Read : 0 486128  5093500 
5095000: system.mem_ctrls: Timing Read : 0 486104  5095000 
5095500: system.mem_ctrls: Timing Read : 0 486104  5095500 
5096500: system.mem_ctrls: Timing Read : 0 486104  5096500 
5097000: system.mem_ctrls: Timing Read : 0 486112  5097000 
5098000: system.mem_ctrls: Timing Read : 0 486112  5098000 
5098500: system.mem_ctrls: Timing Read : 0 486112  5098500 
5099000: system.mem_ctrls: Timing Read : 0 486120  5099000 
5099500: system.mem_ctrls: Timing Read : 0 486120  5099500 
5100000: system.mem_ctrls: Timing Read : 0 486120  5100000 
5100000: system.mem_ctrls: Timing Read : 0 627181  5100000 
5101000: system.mem_ctrls: Timing Read : 0 486120  5101000 
5101500: system.mem_ctrls: Timing Read : 0 486128  5101500 
5102000: system.mem_ctrls: Timing Read : 0 486128  5102000 
5103500: system.mem_ctrls: Timing Read : 0 486104  5103500 
5104000: system.mem_ctrls: Timing Read : 0 486104  5104000 
5105000: system.mem_ctrls: Timing Read : 0 486104  5105000 
5105500: system.mem_ctrls: Timing Read : 0 486112  5105500 
5106500: system.mem_ctrls: Timing Read : 0 486112  5106500 
5107000: system.mem_ctrls: Timing Read : 0 486112  5107000 
5107500: system.mem_ctrls: Timing Read : 0 486120  5107500 
5108000: system.mem_ctrls: Timing Read : 0 486120  5108000 
5108500: system.mem_ctrls: Timing Read : 0 486120  5108500 
5108500: system.mem_ctrls: Timing Read : 0 627182  5108500 
5109500: system.mem_ctrls: Timing Read : 0 486120  5109500 
5110000: system.mem_ctrls: Timing Read : 0 486128  5110000 
5110500: system.mem_ctrls: Timing Read : 0 486128  5110500 
5112000: system.mem_ctrls: Timing Read : 0 486104  5112000 
5112500: system.mem_ctrls: Timing Read : 0 486104  5112500 
5113500: system.mem_ctrls: Timing Read : 0 486104  5113500 
5114000: system.mem_ctrls: Timing Read : 0 486112  5114000 
5115000: system.mem_ctrls: Timing Read : 0 486112  5115000 
5115500: system.mem_ctrls: Timing Read : 0 486112  5115500 
5116000: system.mem_ctrls: Timing Read : 0 486120  5116000 
5116500: system.mem_ctrls: Timing Read : 0 486120  5116500 
5117000: system.mem_ctrls: Timing Read : 0 486120  5117000 
5117000: system.mem_ctrls: Timing Read : 0 627183  5117000 
5118000: system.mem_ctrls: Timing Read : 0 486120  5118000 
5118500: system.mem_ctrls: Timing Read : 0 486128  5118500 
5119000: system.mem_ctrls: Timing Read : 0 486128  5119000 
5120500: system.mem_ctrls: Timing Read : 0 486104  5120500 
5121000: system.mem_ctrls: Timing Read : 0 486104  5121000 
5122000: system.mem_ctrls: Timing Read : 0 486104  5122000 
5122500: system.mem_ctrls: Timing Read : 0 486112  5122500 
5123500: system.mem_ctrls: Timing Read : 0 486112  5123500 
5124000: system.mem_ctrls: Timing Read : 0 486112  5124000 
5124500: system.mem_ctrls: Timing Read : 0 486120  5124500 
5125000: system.mem_ctrls: Timing Read : 0 486120  5125000 
5125500: system.mem_ctrls: Timing Read : 0 486120  5125500 
5125500: system.mem_ctrls: Timing Read : 0 627184  5125500 
5126500: system.mem_ctrls: Timing Read : 0 486120  5126500 
5127000: system.mem_ctrls: Timing Read : 0 486128  5127000 
5127500: system.mem_ctrls: Timing Read : 0 486128  5127500 
5129000: system.mem_ctrls: Timing Read : 0 486104  5129000 
5129500: system.mem_ctrls: Timing Read : 0 486104  5129500 
5130500: system.mem_ctrls: Timing Read : 0 486104  5130500 
5131000: system.mem_ctrls: Timing Read : 0 486112  5131000 
5132000: system.mem_ctrls: Timing Read : 0 486112  5132000 
5132500: system.mem_ctrls: Timing Read : 0 486112  5132500 
5133000: system.mem_ctrls: Timing Read : 0 486120  5133000 
5133500: system.mem_ctrls: Timing Read : 0 486120  5133500 
5134000: system.mem_ctrls: Timing Read : 0 486120  5134000 
5134000: system.mem_ctrls: Timing Read : 0 627185  5134000 
5135000: system.mem_ctrls: Timing Read : 0 486120  5135000 
5135500: system.mem_ctrls: Timing Read : 0 486128  5135500 
5136000: system.mem_ctrls: Timing Read : 0 486128  5136000 
5137500: system.mem_ctrls: Timing Read : 0 486104  5137500 
5138000: system.mem_ctrls: Timing Read : 0 486104  5138000 
5139000: system.mem_ctrls: Timing Read : 0 486104  5139000 
5139500: system.mem_ctrls: Timing Read : 0 486112  5139500 
5140500: system.mem_ctrls: Timing Read : 0 486112  5140500 
5141000: system.mem_ctrls: Timing Read : 0 486112  5141000 
5141500: system.mem_ctrls: Timing Read : 0 486120  5141500 
5142000: system.mem_ctrls: Timing Read : 0 486120  5142000 
5142500: system.mem_ctrls: Timing Read : 0 486120  5142500 
5142500: system.mem_ctrls: Timing Read : 0 627186  5142500 
5143500: system.mem_ctrls: Timing Read : 0 486120  5143500 
5144000: system.mem_ctrls: Timing Read : 0 486128  5144000 
5144500: system.mem_ctrls: Timing Read : 0 486128  5144500 
5146000: system.mem_ctrls: Timing Read : 0 486104  5146000 
5146500: system.mem_ctrls: Timing Read : 0 486104  5146500 
5147500: system.mem_ctrls: Timing Read : 0 486104  5147500 
5148000: system.mem_ctrls: Timing Read : 0 486112  5148000 
5149000: system.mem_ctrls: Timing Read : 0 486112  5149000 
5149500: system.mem_ctrls: Timing Read : 0 486112  5149500 
5150000: system.mem_ctrls: Timing Read : 0 486120  5150000 
5150500: system.mem_ctrls: Timing Read : 0 486120  5150500 
5151000: system.mem_ctrls: Timing Read : 0 486120  5151000 
5151000: system.mem_ctrls: Timing Read : 0 627187  5151000 
5152000: system.mem_ctrls: Timing Read : 0 486120  5152000 
5152500: system.mem_ctrls: Timing Read : 0 486128  5152500 
5153000: system.mem_ctrls: Timing Read : 0 486128  5153000 
5154500: system.mem_ctrls: Timing Read : 0 486104  5154500 
5155000: system.mem_ctrls: Timing Read : 0 486104  5155000 
5156000: system.mem_ctrls: Timing Read : 0 486104  5156000 
5156500: system.mem_ctrls: Timing Read : 0 486112  5156500 
5157500: system.mem_ctrls: Timing Read : 0 486112  5157500 
5158000: system.mem_ctrls: Timing Read : 0 486112  5158000 
5158500: system.mem_ctrls: Timing Read : 0 486120  5158500 
5159000: system.mem_ctrls: Timing Read : 0 486120  5159000 
5159500: system.mem_ctrls: Timing Read : 0 486120  5159500 
5159500: system.mem_ctrls: Timing Read : 0 627188  5159500 
5160500: system.mem_ctrls: Timing Read : 0 486120  5160500 
5161000: system.mem_ctrls: Timing Read : 0 486128  5161000 
5161500: system.mem_ctrls: Timing Read : 0 486128  5161500 
5163000: system.mem_ctrls: Timing Read : 0 486104  5163000 
5163500: system.mem_ctrls: Timing Read : 0 486104  5163500 
5164500: system.mem_ctrls: Timing Read : 0 486104  5164500 
5165000: system.mem_ctrls: Timing Read : 0 486112  5165000 
5166000: system.mem_ctrls: Timing Read : 0 486112  5166000 
5166500: system.mem_ctrls: Timing Read : 0 486112  5166500 
5167000: system.mem_ctrls: Timing Read : 0 486120  5167000 
5167500: system.mem_ctrls: Timing Read : 0 486120  5167500 
5168000: system.mem_ctrls: Timing Read : 0 486120  5168000 
5168000: system.mem_ctrls: Timing Read : 0 627189  5168000 
5169000: system.mem_ctrls: Timing Read : 0 486120  5169000 
5169500: system.mem_ctrls: Timing Read : 0 486128  5169500 
5170000: system.mem_ctrls: Timing Read : 0 486128  5170000 
5171500: system.mem_ctrls: Timing Read : 0 486128  5171500 
5172000: system.mem_ctrls: Timing Read : 0 486128  5172000 
5172500: system.mem_ctrls: Timing Read : 0 486136  5172500 
5173000: system.mem_ctrls: Timing Read : 0 486136  5173000 
5174000: system.mem_ctrls: Timing Read : 0 486136  5174000 
5174500: system.mem_ctrls: Timing Read : 0 486144  5174500 
5175000: system.mem_ctrls: Timing Read : 0 801728  5175000 
5176000: system.mem_ctrls: Timing Read : 0 486144  5176000 
5176000: system.mem_ctrls: Timing Writ : 1 801800  5176000 
5176500: system.mem_ctrls: Timing Read : 0 486152  5176500 
5176500: system.mem_ctrls: Timing Writ : 1 801816  5176500 
5177000: system.mem_ctrls: Timing Writ : 1 801808  5177000 
5177500: system.mem_ctrls: Timing Read : 0 486152  5177500 
5179000: system.mem_ctrls: Timing Read : 0 486152  5179000 
5179500: system.mem_ctrls: Timing Read : 0 486160  5179500 
5179500: system.mem_ctrls: Timing Read : 0 801920  5179500 
5181000: system.mem_ctrls: Timing Read : 0 486160  5181000 
5181500: system.mem_ctrls: Timing Read : 0 486168  5181500 
5183000: system.mem_ctrls: Timing Read : 0 486168  5183000 
5183500: system.mem_ctrls: Timing Read : 0 486176  5183500 
5183500: system.mem_ctrls: Timing Read : 0 801752  5183500 
5184000: system.mem_ctrls: Timing Read : 0 486176  5184000 
5184000: system.mem_ctrls: Timing Read : 0 801944  5184000 
5184500: system.mem_ctrls: Timing Read : 0 486176  5184500 
5185000: system.mem_ctrls: Timing Read : 0 486184  5185000 
5185500: system.mem_ctrls: Timing Read : 0 801928  5185500 
5186500: system.mem_ctrls: Timing Read : 0 486184  5186500 
5187000: system.mem_ctrls: Timing Read : 0 486192  5187000 
5187000: system.mem_ctrls: Timing Read : 0 817144  5187000 
5187500: system.mem_ctrls: Timing Read : 0 486192  5187500 
5189000: system.mem_ctrls: Timing Read : 0 486200  5189000 
5189500: system.mem_ctrls: Timing Read : 0 486200  5189500 
5190000: system.mem_ctrls: Timing Read : 0 486208  5190000 
5191500: system.mem_ctrls: Timing Read : 0 486208  5191500 
5192000: system.mem_ctrls: Timing Read : 0 486216  5192000 
5192500: system.mem_ctrls: Timing Writ : 1 801760  5192500 
5193000: system.mem_ctrls: Timing Read : 0 486216  5193000 
5193500: system.mem_ctrls: Timing Read : 0 486216  5193500 
5194000: system.mem_ctrls: Timing Read : 0 486224  5194000 
5194000: system.mem_ctrls: Timing Read : 0 801760  5194000 
5194500: system.mem_ctrls: Timing Read : 0 486224  5194500 
5195000: system.mem_ctrls: Timing Read : 0 486224  5195000 
5195500: system.mem_ctrls: Timing Read : 0 486232  5195500 
5196000: system.mem_ctrls: Timing Read : 0 486232  5196000 
5197500: system.mem_ctrls: Timing Read : 0 486256  5197500 
5197500: system.mem_ctrls: Timing Read : 0 801736  5197500 
5198000: system.mem_ctrls: Timing Writ : 1 801720  5198000 
5199000: system.mem_ctrls: Timing Read : 0 486256  5199000 
5199500: system.mem_ctrls: Timing Read : 0 486264  5199500 
5199500: system.mem_ctrls: Timing Read : 0 801744  5199500 
5200000: system.mem_ctrls: Timing Read : 0 486264  5200000 
5200500: system.mem_ctrls: Timing Read : 0 486264  5200500 
5201000: system.mem_ctrls: Timing Read : 0 486272  5201000 
5201500: system.mem_ctrls: Timing Read : 0 486272  5201500 
5202000: system.mem_ctrls: Timing Read : 0 486272  5202000 
5202000: system.mem_ctrls: Timing Writ : 1 801712  5202000 
5203000: system.mem_ctrls: Timing Read : 0 486272  5203000 
5203500: system.mem_ctrls: Timing Read : 0 486280  5203500 
5203500: system.mem_ctrls: Timing Read : 0 801928  5203500 
5204000: system.mem_ctrls: Timing Writ : 1 801704  5204000 
5205000: system.mem_ctrls: Timing Read : 0 486280  5205000 
5205500: system.mem_ctrls: Timing Read : 0 486288  5205500 
5205500: system.mem_ctrls: Timing Read : 0 801920  5205500 
5206000: system.mem_ctrls: Timing Read : 0 486288  5206000 
5206000: system.mem_ctrls: Timing Writ : 1 801696  5206000 
5207000: system.mem_ctrls: Timing Read : 0 486288  5207000 
5207500: system.mem_ctrls: Timing Read : 0 486288  5207500 
5208000: system.mem_ctrls: Timing Read : 0 486296  5208000 
5208000: system.mem_ctrls: Timing Read : 0 801728  5208000 
5208500: system.mem_ctrls: Timing Writ : 1 801688  5208500 
5209500: system.mem_ctrls: Timing Read : 0 486296  5209500 
5209500: system.mem_ctrls: Timing Writ : 1 801680  5209500 
5210500: system.mem_ctrls: Timing Read : 0 486296  5210500 
5211000: system.mem_ctrls: Timing Read : 0 486304  5211000 
5212000: system.mem_ctrls: Timing Writ : 1 801672  5212000 
5213500: system.mem_ctrls: Timing Read : 0 482944  5213500 
5213500: system.mem_ctrls: Timing Writ : 1 801664  5213500 
5214500: system.mem_ctrls: Timing Read : 0 482944  5214500 
5214500: system.mem_ctrls: Timing Writ : 1 801656  5214500 
5215500: system.mem_ctrls: Timing Read : 0 482944  5215500 
5216000: system.mem_ctrls: Timing Read : 0 482944  5216000 
5216500: system.mem_ctrls: Timing Read : 0 482952  5216500 
5216500: system.mem_ctrls: Timing Writ : 1 801648  5216500 
5217500: system.mem_ctrls: Timing Read : 0 482952  5217500 
5217500: system.mem_ctrls: Timing Writ : 1 801640  5217500 
5218500: system.mem_ctrls: Timing Read : 0 482952  5218500 
5218500: system.mem_ctrls: Timing Writ : 1 801632  5218500 
5219500: system.mem_ctrls: Timing Read : 0 482952  5219500 
5219500: system.mem_ctrls: Timing Writ : 1 801624  5219500 
5220500: system.mem_ctrls: Timing Read : 0 482952  5220500 
5221000: system.mem_ctrls: Timing Read : 0 482960  5221000 
5222000: system.mem_ctrls: Timing Read : 0 482960  5222000 
5222000: system.mem_ctrls: Timing Read : 0 816936  5222000 
5222500: system.mem_ctrls: Timing Read : 0 482968  5222500 
5222500: system.mem_ctrls: Timing Writ : 1 801504  5222500 
5223000: system.mem_ctrls: Timing Read : 0 482968  5223000 
5223500: system.mem_ctrls: Timing Read : 0 482976  5223500 
5223500: system.mem_ctrls: Timing Read : 0 801680  5223500 
5224000: system.mem_ctrls: Timing Read : 0 482976  5224000 
5224500: system.mem_ctrls: Timing Read : 0 482984  5224500 
5224500: system.mem_ctrls: Timing Writ : 1 801560  5224500 
5225000: system.mem_ctrls: Timing Read : 0 482984  5225000 
5225500: system.mem_ctrls: Timing Read : 0 482992  5225500 
5225500: system.mem_ctrls: Timing Read : 0 801704  5225500 
5226000: system.mem_ctrls: Timing Read : 0 482992  5226000 
5226000: system.mem_ctrls: Timing Writ : 1 801552  5226000 
5226500: system.mem_ctrls: Timing Read : 0 482992  5226500 
5227000: system.mem_ctrls: Timing Read : 0 483000  5227000 
5227000: system.mem_ctrls: Timing Writ : 1 801544  5227000 
5227500: system.mem_ctrls: Timing Read : 0 483000  5227500 
5228000: system.mem_ctrls: Timing Read : 0 483008  5228000 
5228500: system.mem_ctrls: Timing Read : 0 483008  5228500 
5228500: system.mem_ctrls: Timing Writ : 1 801512  5228500 
5229000: system.mem_ctrls: Timing Read : 0 483016  5229000 
5229500: system.mem_ctrls: Timing Read : 0 483016  5229500 
5230000: system.mem_ctrls: Timing Read : 0 483024  5230000 
5230000: system.mem_ctrls: Timing Read : 0 801712  5230000 
5230500: system.mem_ctrls: Timing Read : 0 483024  5230500 
5230500: system.mem_ctrls: Timing Read : 0 816928  5230500 
5231000: system.mem_ctrls: Timing Read : 0 483024  5231000 
5231500: system.mem_ctrls: Timing Read : 0 483032  5231500 
5231500: system.mem_ctrls: Timing Writ : 1 801520  5231500 
5232000: system.mem_ctrls: Timing Read : 0 483032  5232000 
5233000: system.mem_ctrls: Timing Read : 0 483032  5233000 
5233500: system.mem_ctrls: Timing Read : 0 483040  5233500 
5233500: system.mem_ctrls: Timing Writ : 1 801572  5233500 
5234000: system.mem_ctrls: Timing Read : 0 483040  5234000 
5234500: system.mem_ctrls: Timing Read : 0 483040  5234500 
5235000: system.mem_ctrls: Timing Read : 0 483048  5235000 
5236500: system.mem_ctrls: Timing Read : 0 483192  5236500 
5236500: system.mem_ctrls: Timing Read : 0 816264  5236500 
5237000: system.mem_ctrls: Timing Read : 0 483192  5237000 
5237500: system.mem_ctrls: Timing Read : 0 483200  5237500 
5237500: system.mem_ctrls: Timing Read : 0 816264  5237500 
5238000: system.mem_ctrls: Timing Read : 0 483200  5238000 
5238500: system.mem_ctrls: Timing Read : 0 483200  5238500 
5240000: system.mem_ctrls: Timing Read : 0 483200  5240000 
5240500: system.mem_ctrls: Timing Read : 0 483208  5240500 
5241000: system.mem_ctrls: Timing Read : 0 483208  5241000 
5242500: system.mem_ctrls: Timing Read : 0 483216  5242500 
5243000: system.mem_ctrls: Timing Read : 0 483224  5243000 
5243000: system.mem_ctrls: Timing Read : 0 817021  5243000 
5244500: system.mem_ctrls: Timing Read : 0 483224  5244500 
5246000: system.mem_ctrls: Timing Read : 0 483224  5246000 
5246500: system.mem_ctrls: Timing Read : 0 483232  5246500 
5247000: system.mem_ctrls: Timing Read : 0 796608  5247000 
5248500: system.mem_ctrls: Timing Read : 0 483232  5248500 
5249000: system.mem_ctrls: Timing Read : 0 483240  5249000 
5250500: system.mem_ctrls: Timing Read : 0 483056  5250500 
5250500: system.mem_ctrls: Timing Read : 0 816980  5250500 
5251000: system.mem_ctrls: Timing Read : 0 483056  5251000 
5251500: system.mem_ctrls: Timing Read : 0 483064  5251500 
5253000: system.mem_ctrls: Timing Read : 0 483176  5253000 
5254000: system.mem_ctrls: Timing Read : 0 483184  5254000 
5254500: system.mem_ctrls: Timing Read : 0 483184  5254500 
5255000: system.mem_ctrls: Timing Read : 0 483192  5255000 
5256500: system.mem_ctrls: Timing Read : 0 483920  5256500 
5257000: system.mem_ctrls: Timing Read : 0 483920  5257000 
5257500: system.mem_ctrls: Timing Read : 0 483928  5257500 
5258500: system.mem_ctrls: Timing Read : 0 483928  5258500 
5258500: system.mem_ctrls: Timing Read : 0 801624  5258500 
5260000: system.mem_ctrls: Timing Read : 0 483928  5260000 
5260000: system.mem_ctrls: Timing Read : 0 801632  5260000 
5261500: system.mem_ctrls: Timing Read : 0 483928  5261500 
5261500: system.mem_ctrls: Timing Read : 0 801640  5261500 
5263000: system.mem_ctrls: Timing Read : 0 483928  5263000 
5263000: system.mem_ctrls: Timing Read : 0 801648  5263000 
5264500: system.mem_ctrls: Timing Read : 0 483928  5264500 
5265000: system.mem_ctrls: Timing Read : 0 483936  5265000 
5265000: system.mem_ctrls: Timing Read : 0 801656  5265000 
5266500: system.mem_ctrls: Timing Read : 0 483936  5266500 
5266500: system.mem_ctrls: Timing Read : 0 801664  5266500 
5268000: system.mem_ctrls: Timing Read : 0 483936  5268000 
5268000: system.mem_ctrls: Timing Read : 0 801672  5268000 
5269500: system.mem_ctrls: Timing Read : 0 486304  5269500 
5270500: system.mem_ctrls: Timing Read : 0 486304  5270500 
5271000: system.mem_ctrls: Timing Read : 0 486304  5271000 
5271500: system.mem_ctrls: Timing Read : 0 486312  5271500 
5273000: system.mem_ctrls: Timing Read : 0 486240  5273000 
5273000: system.mem_ctrls: Timing Read : 0 817152  5273000 
5273500: system.mem_ctrls: Timing Read : 0 486240  5273500 
5274500: system.mem_ctrls: Timing Read : 0 486248  5274500 
5274500: system.mem_ctrls: Timing Read : 0 801944  5274500 
5275000: system.mem_ctrls: Timing Read : 0 486248  5275000 
5275500: system.mem_ctrls: Timing Read : 0 486248  5275500 
5276000: system.mem_ctrls: Timing Read : 0 486256  5276000 
5276500: system.mem_ctrls: Timing Read : 0 486256  5276500 
5278000: system.mem_ctrls: Timing Read : 0 486312  5278000 
5278500: system.mem_ctrls: Timing Read : 0 486320  5278500 
5279000: system.mem_ctrls: Timing Read : 0 801808  5279000 
5280000: system.mem_ctrls: Timing Read : 0 486320  5280000 
5280500: system.mem_ctrls: Timing Read : 0 486328  5280500 
5282000: system.mem_ctrls: Timing Read : 0 486640  5282000 
5282500: system.mem_ctrls: Timing Read : 0 486640  5282500 
5284000: system.mem_ctrls: Timing Read : 0 486640  5284000 
5284500: system.mem_ctrls: Timing Read : 0 486648  5284500 
5284500: system.mem_ctrls: Timing Read : 0 801956  5284500 
5285500: system.mem_ctrls: Timing Read : 0 486648  5285500 
5286000: system.mem_ctrls: Timing Read : 0 486648  5286000 
5287000: system.mem_ctrls: Timing Read : 0 486648  5287000 
5288500: system.mem_ctrls: Timing Read : 0 486664  5288500 
5289000: system.mem_ctrls: Timing Read : 0 486672  5289000 
5289500: system.mem_ctrls: Timing Writ : 1 801944  5289500 
5290000: system.mem_ctrls: Timing Read : 0 486672  5290000 
5290500: system.mem_ctrls: Timing Read : 0 486680  5290500 
5292000: system.mem_ctrls: Timing Read : 0 486408  5292000 
5292500: system.mem_ctrls: Timing Read : 0 486416  5292500 
5293500: system.mem_ctrls: Timing Read : 0 486416  5293500 
5294000: system.mem_ctrls: Timing Read : 0 486416  5294000 
5294000: system.mem_ctrls: Timing Read : 0 801864  5294000 
5295500: system.mem_ctrls: Timing Read : 0 486416  5295500 
5295500: system.mem_ctrls: Timing Read : 0 801872  5295500 
5297000: system.mem_ctrls: Timing Read : 0 486424  5297000 
5297000: system.mem_ctrls: Timing Read : 0 801880  5297000 
5298500: system.mem_ctrls: Timing Read : 0 486424  5298500 
5298500: system.mem_ctrls: Timing Read : 0 801888  5298500 
5300000: system.mem_ctrls: Timing Read : 0 486424  5300000 
5300000: system.mem_ctrls: Timing Read : 0 801896  5300000 
5301500: system.mem_ctrls: Timing Read : 0 486424  5301500 
5301500: system.mem_ctrls: Timing Read : 0 801904  5301500 
5303000: system.mem_ctrls: Timing Read : 0 486432  5303000 
5303000: system.mem_ctrls: Timing Read : 0 801912  5303000 
5304500: system.mem_ctrls: Timing Read : 0 314288  5304500 
5305000: system.mem_ctrls: Timing Read : 0 314296  5305000 
5305000: system.mem_ctrls: Timing Read : 0 801944  5305000 
5305500: system.mem_ctrls: Timing Read : 0 314296  5305500 
5305500: system.mem_ctrls: Timing Read : 0 801920  5305500 
5307000: system.mem_ctrls: Timing Read : 0 314296  5307000 
5307000: system.mem_ctrls: Timing Read : 0 801928  5307000 
5308500: system.mem_ctrls: Timing Read : 0 314296  5308500 
5309000: system.mem_ctrls: Timing Read : 0 314304  5309000 
5309500: system.mem_ctrls: Timing Read : 0 314304  5309500 
5311000: system.mem_ctrls: Timing Read : 0 315744  5311000 
5311500: system.mem_ctrls: Timing Read : 0 796672  5311500 
5312000: system.mem_ctrls: Timing Read : 0 315744  5312000 
5312500: system.mem_ctrls: Timing Read : 0 315752  5312500 
5313000: system.mem_ctrls: Timing Read : 0 315752  5313000 
5314500: system.mem_ctrls: Timing Read : 0 314344  5314500 
5315000: system.mem_ctrls: Timing Writ : 1 780936  5315000 
5315500: system.mem_ctrls: Timing Read : 0 314352  5315500 
5316000: system.mem_ctrls: Timing Read : 0 314352  5316000 
5316500: system.mem_ctrls: Timing Read : 0 314360  5316500 
5318000: system.mem_ctrls: Timing Read : 0 314360  5318000 
5319000: system.mem_ctrls: Timing Read : 0 314360  5319000 
5319500: system.mem_ctrls: Timing Read : 0 314368  5319500 
5319500: system.mem_ctrls: Timing Writ : 1 801984  5319500 
5320000: system.mem_ctrls: Timing Read : 0 314368  5320000 
5320500: system.mem_ctrls: Timing Read : 0 314368  5320500 
5321000: system.mem_ctrls: Timing Read : 0 314376  5321000 
5321000: system.mem_ctrls: Timing Writ : 1 801960  5321000 
5321500: system.mem_ctrls: Timing Writ : 1 801952  5321500 
5322000: system.mem_ctrls: Timing Read : 0 314376  5322000 
5322500: system.mem_ctrls: Timing Read : 0 314384  5322500 
5323500: system.mem_ctrls: Timing Read : 0 314384  5323500 
5324000: system.mem_ctrls: Timing Read : 0 314384  5324000 
5324500: system.mem_ctrls: Timing Read : 0 314392  5324500 
5325000: system.mem_ctrls: Timing Read : 0 314400  5325000 
5325500: system.mem_ctrls: Timing Read : 0 314400  5325500 
5326000: system.mem_ctrls: Timing Read : 0 314408  5326000 
5326500: system.mem_ctrls: Timing Writ : 1 801968  5326500 
5327000: system.mem_ctrls: Timing Read : 0 314408  5327000 
5327500: system.mem_ctrls: Timing Read : 0 314416  5327500 
5328000: system.mem_ctrls: Timing Read : 0 314416  5328000 
5328500: system.mem_ctrls: Timing Writ : 1 801956  5328500 
5329000: system.mem_ctrls: Timing Read : 0 314416  5329000 
5329500: system.mem_ctrls: Timing Read : 0 314424  5329500 
5329500: system.mem_ctrls: Timing Writ : 1 801992  5329500 
5330000: system.mem_ctrls: Timing Read : 0 314424  5330000 
5330500: system.mem_ctrls: Timing Read : 0 314432  5330500 
5331000: system.mem_ctrls: Timing Writ : 1 802000  5331000 
5331500: system.mem_ctrls: Timing Read : 0 314432  5331500 
5332000: system.mem_ctrls: Timing Read : 0 314440  5332000 
5332000: system.mem_ctrls: Timing Writ : 1 801944  5332000 
5332500: system.mem_ctrls: Timing Read : 0 314440  5332500 
5333000: system.mem_ctrls: Timing Writ : 1 801928  5333000 
5334000: system.mem_ctrls: Timing Read : 0 314440  5334000 
5334500: system.mem_ctrls: Timing Writ : 1 801920  5334500 
5335500: system.mem_ctrls: Timing Read : 0 314440  5335500 
5336000: system.mem_ctrls: Timing Read : 0 314448  5336000 
5337000: system.mem_ctrls: Timing Writ : 1 801912  5337000 
5338500: system.mem_ctrls: Timing Read : 0 486032  5338500 
5339000: system.mem_ctrls: Timing Read : 0 486032  5339000 
5339000: system.mem_ctrls: Timing Writ : 1 801904  5339000 
5340000: system.mem_ctrls: Timing Read : 0 486032  5340000 
5340000: system.mem_ctrls: Timing Writ : 1 801896  5340000 
5341000: system.mem_ctrls: Timing Read : 0 486040  5341000 
5341000: system.mem_ctrls: Timing Writ : 1 801888  5341000 
5342000: system.mem_ctrls: Timing Read : 0 486040  5342000 
5342500: system.mem_ctrls: Timing Read : 0 486040  5342500 
5342500: system.mem_ctrls: Timing Writ : 1 801880  5342500 
5343500: system.mem_ctrls: Timing Read : 0 486040  5343500 
5344000: system.mem_ctrls: Timing Read : 0 486048  5344000 
5344500: system.mem_ctrls: Timing Read : 0 486048  5344500 
5344500: system.mem_ctrls: Timing Writ : 1 801872  5344500 
5345500: system.mem_ctrls: Timing Read : 0 486048  5345500 
5345500: system.mem_ctrls: Timing Writ : 1 801864  5345500 
5346500: system.mem_ctrls: Timing Read : 0 486048  5346500 
5347000: system.mem_ctrls: Timing Read : 0 486056  5347000 
5348000: system.mem_ctrls: Timing Read : 0 486056  5348000 
5348000: system.mem_ctrls: Timing Read : 0 627190  5348000 
5349000: system.mem_ctrls: Timing Read : 0 486056  5349000 
5349500: system.mem_ctrls: Timing Read : 0 486064  5349500 
5349500: system.mem_ctrls: Timing Writ : 1 801736  5349500 
5350000: system.mem_ctrls: Timing Read : 0 486064  5350000 
5350000: system.mem_ctrls: Timing Writ : 1 801752  5350000 
5350500: system.mem_ctrls: Timing Read : 0 486072  5350500 
5350500: system.mem_ctrls: Timing Writ : 1 801728  5350500 
5351000: system.mem_ctrls: Timing Read : 0 486072  5351000 
5351500: system.mem_ctrls: Timing Read : 0 486080  5351500 
5351500: system.mem_ctrls: Timing Writ : 1 801744  5351500 
5352000: system.mem_ctrls: Timing Read : 0 486080  5352000 
5352500: system.mem_ctrls: Timing Read : 0 486080  5352500 
5353000: system.mem_ctrls: Timing Read : 0 486088  5353000 
5354500: system.mem_ctrls: Timing Read : 0 486088  5354500 
5355000: system.mem_ctrls: Timing Read : 0 486088  5355000 
5355500: system.mem_ctrls: Timing Read : 0 486096  5355500 
5356000: system.mem_ctrls: Timing Read : 0 486096  5356000 
5356500: system.mem_ctrls: Timing Read : 0 486104  5356500 
5357000: system.mem_ctrls: Timing Read : 0 486104  5357000 
5358000: system.mem_ctrls: Timing Read : 0 486104  5358000 
5358500: system.mem_ctrls: Timing Read : 0 486112  5358500 
5359500: system.mem_ctrls: Timing Read : 0 486112  5359500 
5360000: system.mem_ctrls: Timing Read : 0 486112  5360000 
5360500: system.mem_ctrls: Timing Read : 0 486120  5360500 
5361000: system.mem_ctrls: Timing Read : 0 486120  5361000 
5361500: system.mem_ctrls: Timing Read : 0 486120  5361500 
5361500: system.mem_ctrls: Timing Read : 0 627191  5361500 
5362500: system.mem_ctrls: Timing Read : 0 486120  5362500 
5363000: system.mem_ctrls: Timing Read : 0 486128  5363000 
5363500: system.mem_ctrls: Timing Read : 0 486128  5363500 
5365000: system.mem_ctrls: Timing Read : 0 486104  5365000 
5365500: system.mem_ctrls: Timing Read : 0 486104  5365500 
5366500: system.mem_ctrls: Timing Read : 0 486104  5366500 
5367000: system.mem_ctrls: Timing Read : 0 486112  5367000 
5368000: system.mem_ctrls: Timing Read : 0 486112  5368000 
5368500: system.mem_ctrls: Timing Read : 0 486112  5368500 
5369000: system.mem_ctrls: Timing Read : 0 486120  5369000 
5369500: system.mem_ctrls: Timing Read : 0 486120  5369500 
5370000: system.mem_ctrls: Timing Read : 0 486120  5370000 
5370000: system.mem_ctrls: Timing Read : 0 627192  5370000 
5371000: system.mem_ctrls: Timing Read : 0 486120  5371000 
5371500: system.mem_ctrls: Timing Read : 0 486128  5371500 
5372000: system.mem_ctrls: Timing Read : 0 486128  5372000 
5373500: system.mem_ctrls: Timing Read : 0 486104  5373500 
5374000: system.mem_ctrls: Timing Read : 0 486104  5374000 
5375000: system.mem_ctrls: Timing Read : 0 486104  5375000 
5375500: system.mem_ctrls: Timing Read : 0 486112  5375500 
5376500: system.mem_ctrls: Timing Read : 0 486112  5376500 
5377000: system.mem_ctrls: Timing Read : 0 486112  5377000 
5377500: system.mem_ctrls: Timing Read : 0 486120  5377500 
5378000: system.mem_ctrls: Timing Read : 0 486120  5378000 
5378500: system.mem_ctrls: Timing Read : 0 486120  5378500 
5378500: system.mem_ctrls: Timing Read : 0 627193  5378500 
5379500: system.mem_ctrls: Timing Read : 0 486120  5379500 
5380000: system.mem_ctrls: Timing Read : 0 486128  5380000 
5380500: system.mem_ctrls: Timing Read : 0 486128  5380500 
5382000: system.mem_ctrls: Timing Read : 0 486104  5382000 
5382500: system.mem_ctrls: Timing Read : 0 486104  5382500 
5383500: system.mem_ctrls: Timing Read : 0 486104  5383500 
5384000: system.mem_ctrls: Timing Read : 0 486112  5384000 
5385000: system.mem_ctrls: Timing Read : 0 486112  5385000 
5385500: system.mem_ctrls: Timing Read : 0 486112  5385500 
5386000: system.mem_ctrls: Timing Read : 0 486120  5386000 
5386500: system.mem_ctrls: Timing Read : 0 486120  5386500 
5387000: system.mem_ctrls: Timing Read : 0 486120  5387000 
5387000: system.mem_ctrls: Timing Read : 0 627194  5387000 
5388000: system.mem_ctrls: Timing Read : 0 486120  5388000 
5388500: system.mem_ctrls: Timing Read : 0 486128  5388500 
5389000: system.mem_ctrls: Timing Read : 0 486128  5389000 
5390500: system.mem_ctrls: Timing Read : 0 486104  5390500 
5391000: system.mem_ctrls: Timing Read : 0 486104  5391000 
5392000: system.mem_ctrls: Timing Read : 0 486104  5392000 
5392500: system.mem_ctrls: Timing Read : 0 486112  5392500 
5393500: system.mem_ctrls: Timing Read : 0 486112  5393500 
5394000: system.mem_ctrls: Timing Read : 0 486112  5394000 
5394500: system.mem_ctrls: Timing Read : 0 486120  5394500 
5395000: system.mem_ctrls: Timing Read : 0 486120  5395000 
5395500: system.mem_ctrls: Timing Read : 0 486120  5395500 
5395500: system.mem_ctrls: Timing Read : 0 627195  5395500 
5396500: system.mem_ctrls: Timing Read : 0 486120  5396500 
5397000: system.mem_ctrls: Timing Read : 0 486128  5397000 
5397500: system.mem_ctrls: Timing Read : 0 486128  5397500 
5399000: system.mem_ctrls: Timing Read : 0 486104  5399000 
5399500: system.mem_ctrls: Timing Read : 0 486104  5399500 
5400500: system.mem_ctrls: Timing Read : 0 486104  5400500 
5401000: system.mem_ctrls: Timing Read : 0 486112  5401000 
5402000: system.mem_ctrls: Timing Read : 0 486112  5402000 
5402500: system.mem_ctrls: Timing Read : 0 486112  5402500 
5403000: system.mem_ctrls: Timing Read : 0 486120  5403000 
5403500: system.mem_ctrls: Timing Read : 0 486120  5403500 
5404000: system.mem_ctrls: Timing Read : 0 486120  5404000 
5404000: system.mem_ctrls: Timing Read : 0 627196  5404000 
5405000: system.mem_ctrls: Timing Read : 0 486120  5405000 
5405500: system.mem_ctrls: Timing Read : 0 486128  5405500 
5406000: system.mem_ctrls: Timing Read : 0 486128  5406000 
5407500: system.mem_ctrls: Timing Read : 0 486104  5407500 
5408000: system.mem_ctrls: Timing Read : 0 486104  5408000 
5409000: system.mem_ctrls: Timing Read : 0 486104  5409000 
5409500: system.mem_ctrls: Timing Read : 0 486112  5409500 
5410500: system.mem_ctrls: Timing Read : 0 486112  5410500 
5411000: system.mem_ctrls: Timing Read : 0 486112  5411000 
5411500: system.mem_ctrls: Timing Read : 0 486120  5411500 
5412000: system.mem_ctrls: Timing Read : 0 486120  5412000 
5412500: system.mem_ctrls: Timing Read : 0 486120  5412500 
5412500: system.mem_ctrls: Timing Read : 0 627197  5412500 
5413500: system.mem_ctrls: Timing Read : 0 486120  5413500 
5414000: system.mem_ctrls: Timing Read : 0 486128  5414000 
5414500: system.mem_ctrls: Timing Read : 0 486128  5414500 
5416000: system.mem_ctrls: Timing Read : 0 486104  5416000 
5416500: system.mem_ctrls: Timing Read : 0 486104  5416500 
5417500: system.mem_ctrls: Timing Read : 0 486104  5417500 
5418000: system.mem_ctrls: Timing Read : 0 486112  5418000 
5419000: system.mem_ctrls: Timing Read : 0 486112  5419000 
5419500: system.mem_ctrls: Timing Read : 0 486112  5419500 
5420000: system.mem_ctrls: Timing Read : 0 486120  5420000 
5420500: system.mem_ctrls: Timing Read : 0 486120  5420500 
5421000: system.mem_ctrls: Timing Read : 0 486120  5421000 
5421000: system.mem_ctrls: Timing Read : 0 627198  5421000 
5422000: system.mem_ctrls: Timing Read : 0 486120  5422000 
5422500: system.mem_ctrls: Timing Read : 0 486128  5422500 
5423000: system.mem_ctrls: Timing Read : 0 486128  5423000 
5424500: system.mem_ctrls: Timing Read : 0 486104  5424500 
5425000: system.mem_ctrls: Timing Read : 0 486104  5425000 
5426000: system.mem_ctrls: Timing Read : 0 486104  5426000 
5426500: system.mem_ctrls: Timing Read : 0 486112  5426500 
5427500: system.mem_ctrls: Timing Read : 0 486112  5427500 
5428000: system.mem_ctrls: Timing Read : 0 486112  5428000 
5428500: system.mem_ctrls: Timing Read : 0 486120  5428500 
5429000: system.mem_ctrls: Timing Read : 0 486120  5429000 
5429500: system.mem_ctrls: Timing Read : 0 486120  5429500 
5429500: system.mem_ctrls: Timing Read : 0 627199  5429500 
5430500: system.mem_ctrls: Timing Read : 0 486120  5430500 
5431000: system.mem_ctrls: Timing Read : 0 486128  5431000 
5431500: system.mem_ctrls: Timing Read : 0 486128  5431500 
5433000: system.mem_ctrls: Timing Read : 0 486104  5433000 
5433500: system.mem_ctrls: Timing Read : 0 486104  5433500 
5434500: system.mem_ctrls: Timing Read : 0 486104  5434500 
5435000: system.mem_ctrls: Timing Read : 0 486112  5435000 
5436000: system.mem_ctrls: Timing Read : 0 486112  5436000 
5436500: system.mem_ctrls: Timing Read : 0 486112  5436500 
5437000: system.mem_ctrls: Timing Read : 0 486120  5437000 
5437500: system.mem_ctrls: Timing Read : 0 486120  5437500 
5438000: system.mem_ctrls: Timing Read : 0 486120  5438000 
5438000: system.mem_ctrls: Timing Read : 0 627200  5438000 
5439000: system.mem_ctrls: Timing Read : 0 486120  5439000 
5439500: system.mem_ctrls: Timing Read : 0 486128  5439500 
5440000: system.mem_ctrls: Timing Read : 0 486128  5440000 
5441500: system.mem_ctrls: Timing Read : 0 486104  5441500 
5442000: system.mem_ctrls: Timing Read : 0 486104  5442000 
5443000: system.mem_ctrls: Timing Read : 0 486104  5443000 
5443500: system.mem_ctrls: Timing Read : 0 486112  5443500 
5444500: system.mem_ctrls: Timing Read : 0 486112  5444500 
5445000: system.mem_ctrls: Timing Read : 0 486112  5445000 
5445500: system.mem_ctrls: Timing Read : 0 486120  5445500 
5446000: system.mem_ctrls: Timing Read : 0 486120  5446000 
5446500: system.mem_ctrls: Timing Read : 0 486120  5446500 
5446500: system.mem_ctrls: Timing Read : 0 627201  5446500 
5447500: system.mem_ctrls: Timing Read : 0 486120  5447500 
5448000: system.mem_ctrls: Timing Read : 0 486128  5448000 
5448500: system.mem_ctrls: Timing Read : 0 486128  5448500 
5450000: system.mem_ctrls: Timing Read : 0 486104  5450000 
5450500: system.mem_ctrls: Timing Read : 0 486104  5450500 
5451500: system.mem_ctrls: Timing Read : 0 486104  5451500 
5452000: system.mem_ctrls: Timing Read : 0 486112  5452000 
5453000: system.mem_ctrls: Timing Read : 0 486112  5453000 
5453500: system.mem_ctrls: Timing Read : 0 486112  5453500 
5454000: system.mem_ctrls: Timing Read : 0 486120  5454000 
5454500: system.mem_ctrls: Timing Read : 0 486120  5454500 
5455000: system.mem_ctrls: Timing Read : 0 486120  5455000 
5455000: system.mem_ctrls: Timing Read : 0 627202  5455000 
5456000: system.mem_ctrls: Timing Read : 0 486120  5456000 
5456500: system.mem_ctrls: Timing Read : 0 486128  5456500 
5457000: system.mem_ctrls: Timing Read : 0 486128  5457000 
5458500: system.mem_ctrls: Timing Read : 0 486104  5458500 
5459000: system.mem_ctrls: Timing Read : 0 486104  5459000 
5460000: system.mem_ctrls: Timing Read : 0 486104  5460000 
5460500: system.mem_ctrls: Timing Read : 0 486112  5460500 
5461500: system.mem_ctrls: Timing Read : 0 486112  5461500 
5462000: system.mem_ctrls: Timing Read : 0 486112  5462000 
5462500: system.mem_ctrls: Timing Read : 0 486120  5462500 
5463000: system.mem_ctrls: Timing Read : 0 486120  5463000 
5463500: system.mem_ctrls: Timing Read : 0 486120  5463500 
5463500: system.mem_ctrls: Timing Read : 0 627203  5463500 
5464500: system.mem_ctrls: Timing Read : 0 486120  5464500 
5465000: system.mem_ctrls: Timing Read : 0 486128  5465000 
5465500: system.mem_ctrls: Timing Read : 0 486128  5465500 
5467000: system.mem_ctrls: Timing Read : 0 486128  5467000 
5467500: system.mem_ctrls: Timing Read : 0 486128  5467500 
5468000: system.mem_ctrls: Timing Read : 0 486136  5468000 
5468500: system.mem_ctrls: Timing Read : 0 486136  5468500 
5469500: system.mem_ctrls: Timing Read : 0 486136  5469500 
5470000: system.mem_ctrls: Timing Read : 0 486144  5470000 
5470500: system.mem_ctrls: Timing Read : 0 801728  5470500 
5471500: system.mem_ctrls: Timing Read : 0 486144  5471500 
5471500: system.mem_ctrls: Timing Writ : 1 801800  5471500 
5472000: system.mem_ctrls: Timing Read : 0 486152  5472000 
5472000: system.mem_ctrls: Timing Writ : 1 801816  5472000 
5472500: system.mem_ctrls: Timing Writ : 1 801808  5472500 
5473000: system.mem_ctrls: Timing Read : 0 486152  5473000 
5474500: system.mem_ctrls: Timing Read : 0 486152  5474500 
5475000: system.mem_ctrls: Timing Read : 0 486160  5475000 
5475000: system.mem_ctrls: Timing Read : 0 801920  5475000 
5476500: system.mem_ctrls: Timing Read : 0 486160  5476500 
5477000: system.mem_ctrls: Timing Read : 0 486168  5477000 
5478500: system.mem_ctrls: Timing Read : 0 486168  5478500 
5479000: system.mem_ctrls: Timing Read : 0 486176  5479000 
5479000: system.mem_ctrls: Timing Read : 0 801752  5479000 
5479500: system.mem_ctrls: Timing Read : 0 486176  5479500 
5479500: system.mem_ctrls: Timing Read : 0 801944  5479500 
5480000: system.mem_ctrls: Timing Read : 0 486176  5480000 
5480500: system.mem_ctrls: Timing Read : 0 486184  5480500 
5481000: system.mem_ctrls: Timing Read : 0 801928  5481000 
5482000: system.mem_ctrls: Timing Read : 0 486184  5482000 
5482500: system.mem_ctrls: Timing Read : 0 486192  5482500 
5482500: system.mem_ctrls: Timing Read : 0 817144  5482500 
5483000: system.mem_ctrls: Timing Read : 0 486192  5483000 
5484500: system.mem_ctrls: Timing Read : 0 486200  5484500 
5485000: system.mem_ctrls: Timing Read : 0 486200  5485000 
5485500: system.mem_ctrls: Timing Read : 0 486208  5485500 
5487000: system.mem_ctrls: Timing Read : 0 486208  5487000 
5487500: system.mem_ctrls: Timing Read : 0 486216  5487500 
5488000: system.mem_ctrls: Timing Writ : 1 801760  5488000 
5488500: system.mem_ctrls: Timing Read : 0 486216  5488500 
5489000: system.mem_ctrls: Timing Read : 0 486216  5489000 
5489500: system.mem_ctrls: Timing Read : 0 486224  5489500 
5489500: system.mem_ctrls: Timing Read : 0 801760  5489500 
5490000: system.mem_ctrls: Timing Read : 0 486224  5490000 
5490500: system.mem_ctrls: Timing Read : 0 486224  5490500 
5491000: system.mem_ctrls: Timing Read : 0 486232  5491000 
5491500: system.mem_ctrls: Timing Read : 0 486232  5491500 
5493000: system.mem_ctrls: Timing Read : 0 486256  5493000 
5493000: system.mem_ctrls: Timing Read : 0 801736  5493000 
5493500: system.mem_ctrls: Timing Writ : 1 801720  5493500 
5494500: system.mem_ctrls: Timing Read : 0 486256  5494500 
5495000: system.mem_ctrls: Timing Read : 0 486264  5495000 
5495000: system.mem_ctrls: Timing Read : 0 801744  5495000 
5495500: system.mem_ctrls: Timing Read : 0 486264  5495500 
5496000: system.mem_ctrls: Timing Read : 0 486264  5496000 
5496500: system.mem_ctrls: Timing Read : 0 486272  5496500 
5497000: system.mem_ctrls: Timing Read : 0 486272  5497000 
5497500: system.mem_ctrls: Timing Read : 0 486272  5497500 
5497500: system.mem_ctrls: Timing Writ : 1 801712  5497500 
5498500: system.mem_ctrls: Timing Read : 0 486272  5498500 
5499000: system.mem_ctrls: Timing Read : 0 486280  5499000 
5499000: system.mem_ctrls: Timing Read : 0 801928  5499000 
5499500: system.mem_ctrls: Timing Writ : 1 801704  5499500 
5500500: system.mem_ctrls: Timing Read : 0 486280  5500500 
5501000: system.mem_ctrls: Timing Read : 0 486288  5501000 
5501000: system.mem_ctrls: Timing Read : 0 801920  5501000 
5501500: system.mem_ctrls: Timing Read : 0 486288  5501500 
5501500: system.mem_ctrls: Timing Writ : 1 801696  5501500 
5502500: system.mem_ctrls: Timing Read : 0 486288  5502500 
5503000: system.mem_ctrls: Timing Read : 0 486288  5503000 
5503500: system.mem_ctrls: Timing Read : 0 486296  5503500 
5503500: system.mem_ctrls: Timing Read : 0 801728  5503500 
5504000: system.mem_ctrls: Timing Writ : 1 801688  5504000 
5505000: system.mem_ctrls: Timing Read : 0 486296  5505000 
5505000: system.mem_ctrls: Timing Writ : 1 801680  5505000 
5506000: system.mem_ctrls: Timing Read : 0 486296  5506000 
5506500: system.mem_ctrls: Timing Read : 0 486304  5506500 
5507500: system.mem_ctrls: Timing Writ : 1 801672  5507500 
5509000: system.mem_ctrls: Timing Read : 0 482944  5509000 
5509000: system.mem_ctrls: Timing Writ : 1 801664  5509000 
5510000: system.mem_ctrls: Timing Read : 0 482944  5510000 
5510000: system.mem_ctrls: Timing Writ : 1 801656  5510000 
5511000: system.mem_ctrls: Timing Read : 0 482944  5511000 
5511500: system.mem_ctrls: Timing Read : 0 482944  5511500 
5512000: system.mem_ctrls: Timing Read : 0 482952  5512000 
5512000: system.mem_ctrls: Timing Writ : 1 801648  5512000 
5513000: system.mem_ctrls: Timing Read : 0 482952  5513000 
5513000: system.mem_ctrls: Timing Writ : 1 801640  5513000 
5514000: system.mem_ctrls: Timing Read : 0 482952  5514000 
5514000: system.mem_ctrls: Timing Writ : 1 801632  5514000 
5515000: system.mem_ctrls: Timing Read : 0 482952  5515000 
5515000: system.mem_ctrls: Timing Writ : 1 801624  5515000 
5516000: system.mem_ctrls: Timing Read : 0 482952  5516000 
5516500: system.mem_ctrls: Timing Read : 0 482960  5516500 
5517500: system.mem_ctrls: Timing Read : 0 482960  5517500 
5517500: system.mem_ctrls: Timing Read : 0 816936  5517500 
5518000: system.mem_ctrls: Timing Read : 0 482968  5518000 
5518000: system.mem_ctrls: Timing Writ : 1 801504  5518000 
5518500: system.mem_ctrls: Timing Read : 0 482968  5518500 
5519000: system.mem_ctrls: Timing Read : 0 482976  5519000 
5519000: system.mem_ctrls: Timing Read : 0 801680  5519000 
5519500: system.mem_ctrls: Timing Read : 0 482976  5519500 
5520000: system.mem_ctrls: Timing Read : 0 482984  5520000 
5520000: system.mem_ctrls: Timing Writ : 1 801560  5520000 
5520500: system.mem_ctrls: Timing Read : 0 482984  5520500 
5521000: system.mem_ctrls: Timing Read : 0 482992  5521000 
5521000: system.mem_ctrls: Timing Read : 0 801704  5521000 
5521500: system.mem_ctrls: Timing Read : 0 482992  5521500 
5521500: system.mem_ctrls: Timing Writ : 1 801552  5521500 
5522000: system.mem_ctrls: Timing Read : 0 482992  5522000 
5522500: system.mem_ctrls: Timing Read : 0 483000  5522500 
5522500: system.mem_ctrls: Timing Writ : 1 801544  5522500 
5523000: system.mem_ctrls: Timing Read : 0 483000  5523000 
5523500: system.mem_ctrls: Timing Read : 0 483008  5523500 
5524000: system.mem_ctrls: Timing Read : 0 483008  5524000 
5524000: system.mem_ctrls: Timing Writ : 1 801512  5524000 
5524500: system.mem_ctrls: Timing Read : 0 483016  5524500 
5525000: system.mem_ctrls: Timing Read : 0 483016  5525000 
5525500: system.mem_ctrls: Timing Read : 0 483024  5525500 
5525500: system.mem_ctrls: Timing Read : 0 801712  5525500 
5526000: system.mem_ctrls: Timing Read : 0 483024  5526000 
5526000: system.mem_ctrls: Timing Read : 0 816928  5526000 
5526500: system.mem_ctrls: Timing Read : 0 483024  5526500 
5527000: system.mem_ctrls: Timing Read : 0 483032  5527000 
5527000: system.mem_ctrls: Timing Writ : 1 801520  5527000 
5527500: system.mem_ctrls: Timing Read : 0 483032  5527500 
5528500: system.mem_ctrls: Timing Read : 0 483032  5528500 
5529000: system.mem_ctrls: Timing Read : 0 483040  5529000 
5529000: system.mem_ctrls: Timing Writ : 1 801572  5529000 
5529500: system.mem_ctrls: Timing Read : 0 483040  5529500 
5530000: system.mem_ctrls: Timing Read : 0 483040  5530000 
5530500: system.mem_ctrls: Timing Read : 0 483048  5530500 
5532000: system.mem_ctrls: Timing Read : 0 483192  5532000 
5532000: system.mem_ctrls: Timing Read : 0 816264  5532000 
5532500: system.mem_ctrls: Timing Read : 0 483192  5532500 
5533000: system.mem_ctrls: Timing Read : 0 483200  5533000 
5533000: system.mem_ctrls: Timing Read : 0 816264  5533000 
5533500: system.mem_ctrls: Timing Read : 0 483200  5533500 
5534000: system.mem_ctrls: Timing Read : 0 483200  5534000 
5535500: system.mem_ctrls: Timing Read : 0 483200  5535500 
5536000: system.mem_ctrls: Timing Read : 0 483208  5536000 
5536500: system.mem_ctrls: Timing Read : 0 483208  5536500 
5538000: system.mem_ctrls: Timing Read : 0 483216  5538000 
5538500: system.mem_ctrls: Timing Read : 0 483224  5538500 
5538500: system.mem_ctrls: Timing Read : 0 817021  5538500 
5540000: system.mem_ctrls: Timing Read : 0 483224  5540000 
5541500: system.mem_ctrls: Timing Read : 0 483224  5541500 
5542000: system.mem_ctrls: Timing Read : 0 483232  5542000 
5542500: system.mem_ctrls: Timing Read : 0 796608  5542500 
5544000: system.mem_ctrls: Timing Read : 0 483232  5544000 
5544500: system.mem_ctrls: Timing Read : 0 483240  5544500 
5546000: system.mem_ctrls: Timing Read : 0 483056  5546000 
5546000: system.mem_ctrls: Timing Read : 0 816980  5546000 
5546500: system.mem_ctrls: Timing Read : 0 483056  5546500 
5547000: system.mem_ctrls: Timing Read : 0 483064  5547000 
5548500: system.mem_ctrls: Timing Read : 0 483176  5548500 
5549500: system.mem_ctrls: Timing Read : 0 483184  5549500 
5550000: system.mem_ctrls: Timing Read : 0 483184  5550000 
5550500: system.mem_ctrls: Timing Read : 0 483192  5550500 
5552000: system.mem_ctrls: Timing Read : 0 483920  5552000 
5552500: system.mem_ctrls: Timing Read : 0 483920  5552500 
5553000: system.mem_ctrls: Timing Read : 0 483928  5553000 
5554000: system.mem_ctrls: Timing Read : 0 483928  5554000 
5554000: system.mem_ctrls: Timing Read : 0 801624  5554000 
5555500: system.mem_ctrls: Timing Read : 0 483928  5555500 
5555500: system.mem_ctrls: Timing Read : 0 801632  5555500 
5557000: system.mem_ctrls: Timing Read : 0 483928  5557000 
5557000: system.mem_ctrls: Timing Read : 0 801640  5557000 
5558500: system.mem_ctrls: Timing Read : 0 483928  5558500 
5558500: system.mem_ctrls: Timing Read : 0 801648  5558500 
5560000: system.mem_ctrls: Timing Read : 0 483928  5560000 
5560500: system.mem_ctrls: Timing Read : 0 483936  5560500 
5560500: system.mem_ctrls: Timing Read : 0 801656  5560500 
5562000: system.mem_ctrls: Timing Read : 0 483936  5562000 
5562000: system.mem_ctrls: Timing Read : 0 801664  5562000 
5563500: system.mem_ctrls: Timing Read : 0 483936  5563500 
5563500: system.mem_ctrls: Timing Read : 0 801672  5563500 
5565000: system.mem_ctrls: Timing Read : 0 486304  5565000 
5566000: system.mem_ctrls: Timing Read : 0 486304  5566000 
5566500: system.mem_ctrls: Timing Read : 0 486304  5566500 
5567000: system.mem_ctrls: Timing Read : 0 486312  5567000 
5568500: system.mem_ctrls: Timing Read : 0 486240  5568500 
5568500: system.mem_ctrls: Timing Read : 0 817152  5568500 
5569000: system.mem_ctrls: Timing Read : 0 486240  5569000 
5570000: system.mem_ctrls: Timing Read : 0 486248  5570000 
5570000: system.mem_ctrls: Timing Read : 0 801944  5570000 
5570500: system.mem_ctrls: Timing Read : 0 486248  5570500 
5571000: system.mem_ctrls: Timing Read : 0 486248  5571000 
5571500: system.mem_ctrls: Timing Read : 0 486256  5571500 
5572000: system.mem_ctrls: Timing Read : 0 486256  5572000 
5573500: system.mem_ctrls: Timing Read : 0 486312  5573500 
5574000: system.mem_ctrls: Timing Read : 0 486320  5574000 
5574500: system.mem_ctrls: Timing Read : 0 801808  5574500 
5575500: system.mem_ctrls: Timing Read : 0 486320  5575500 
5576000: system.mem_ctrls: Timing Read : 0 486328  5576000 
5577500: system.mem_ctrls: Timing Read : 0 486640  5577500 
5578000: system.mem_ctrls: Timing Read : 0 486640  5578000 
5579500: system.mem_ctrls: Timing Read : 0 486640  5579500 
5580000: system.mem_ctrls: Timing Read : 0 486648  5580000 
5580000: system.mem_ctrls: Timing Read : 0 801956  5580000 
5581000: system.mem_ctrls: Timing Read : 0 486648  5581000 
5581500: system.mem_ctrls: Timing Read : 0 486648  5581500 
5582500: system.mem_ctrls: Timing Read : 0 486648  5582500 
5584000: system.mem_ctrls: Timing Read : 0 486664  5584000 
5584500: system.mem_ctrls: Timing Read : 0 486672  5584500 
5585000: system.mem_ctrls: Timing Writ : 1 801944  5585000 
5585500: system.mem_ctrls: Timing Read : 0 486672  5585500 
5586000: system.mem_ctrls: Timing Read : 0 486680  5586000 
5587500: system.mem_ctrls: Timing Read : 0 486408  5587500 
5588000: system.mem_ctrls: Timing Read : 0 486416  5588000 
5589000: system.mem_ctrls: Timing Read : 0 486416  5589000 
5589500: system.mem_ctrls: Timing Read : 0 486416  5589500 
5589500: system.mem_ctrls: Timing Read : 0 801864  5589500 
5591000: system.mem_ctrls: Timing Read : 0 486416  5591000 
5591000: system.mem_ctrls: Timing Read : 0 801872  5591000 
5592500: system.mem_ctrls: Timing Read : 0 486424  5592500 
5592500: system.mem_ctrls: Timing Read : 0 801880  5592500 
5594000: system.mem_ctrls: Timing Read : 0 486424  5594000 
5594000: system.mem_ctrls: Timing Read : 0 801888  5594000 
5595500: system.mem_ctrls: Timing Read : 0 486424  5595500 
5595500: system.mem_ctrls: Timing Read : 0 801896  5595500 
5597000: system.mem_ctrls: Timing Read : 0 486424  5597000 
5597000: system.mem_ctrls: Timing Read : 0 801904  5597000 
5598500: system.mem_ctrls: Timing Read : 0 486432  5598500 
5598500: system.mem_ctrls: Timing Read : 0 801912  5598500 
5600000: system.mem_ctrls: Timing Read : 0 314448  5600000 
5600000: system.mem_ctrls: Timing Read : 0 801944  5600000 
5600500: system.mem_ctrls: Timing Read : 0 314448  5600500 
5600500: system.mem_ctrls: Timing Read : 0 801920  5600500 
5602000: system.mem_ctrls: Timing Read : 0 314456  5602000 
5602000: system.mem_ctrls: Timing Read : 0 801928  5602000 
5603500: system.mem_ctrls: Timing Read : 0 314456  5603500 
5604000: system.mem_ctrls: Timing Read : 0 314456  5604000 
5604500: system.mem_ctrls: Timing Read : 0 314464  5604500 
5606000: system.mem_ctrls: Timing Read : 0 315760  5606000 
5606500: system.mem_ctrls: Timing Read : 0 796672  5606500 
5607000: system.mem_ctrls: Timing Read : 0 315760  5607000 
5607500: system.mem_ctrls: Timing Read : 0 315768  5607500 
5608000: system.mem_ctrls: Timing Read : 0 315768  5608000 
5609500: system.mem_ctrls: Timing Read : 0 314496  5609500 
5610000: system.mem_ctrls: Timing Read : 0 314504  5610000 
5610500: system.mem_ctrls: Timing Writ : 1 780928  5610500 
5611000: system.mem_ctrls: Timing Read : 0 314504  5611000 
5611500: system.mem_ctrls: Timing Read : 0 314504  5611500 
5612000: system.mem_ctrls: Timing Read : 0 314512  5612000 
5613500: system.mem_ctrls: Timing Read : 0 314512  5613500 
5614000: system.mem_ctrls: Timing Read : 0 314520  5614000 
5615000: system.mem_ctrls: Timing Read : 0 314520  5615000 
5615000: system.mem_ctrls: Timing Writ : 1 801984  5615000 
5615500: system.mem_ctrls: Timing Read : 0 314520  5615500 
5616000: system.mem_ctrls: Timing Read : 0 314528  5616000 
5616500: system.mem_ctrls: Timing Read : 0 314528  5616500 
5617000: system.mem_ctrls: Timing Read : 0 314528  5617000 
5617500: system.mem_ctrls: Timing Read : 0 314536  5617500 
5617500: system.mem_ctrls: Timing Writ : 1 801960  5617500 
5618000: system.mem_ctrls: Timing Writ : 1 801952  5618000 
5618500: system.mem_ctrls: Timing Read : 0 314536  5618500 
5619000: system.mem_ctrls: Timing Read : 0 314544  5619000 
5619500: system.mem_ctrls: Timing Read : 0 314552  5619500 
5620000: system.mem_ctrls: Timing Read : 0 314552  5620000 
5620500: system.mem_ctrls: Timing Read : 0 314552  5620500 
5621000: system.mem_ctrls: Timing Read : 0 314560  5621000 
5621500: system.mem_ctrls: Timing Writ : 1 801968  5621500 
5622000: system.mem_ctrls: Timing Read : 0 314560  5622000 
5622500: system.mem_ctrls: Timing Read : 0 314568  5622500 
5623500: system.mem_ctrls: Timing Read : 0 314568  5623500 
5624000: system.mem_ctrls: Timing Read : 0 314576  5624000 
5624500: system.mem_ctrls: Timing Writ : 1 801956  5624500 
5625000: system.mem_ctrls: Timing Read : 0 314576  5625000 
5625000: system.mem_ctrls: Timing Writ : 1 801992  5625000 
5625500: system.mem_ctrls: Timing Read : 0 314576  5625500 
5626000: system.mem_ctrls: Timing Read : 0 314584  5626000 
5626500: system.mem_ctrls: Timing Writ : 1 802000  5626500 
5627000: system.mem_ctrls: Timing Read : 0 314592  5627000 
5627000: system.mem_ctrls: Timing Writ : 1 801944  5627000 
5627500: system.mem_ctrls: Timing Read : 0 314592  5627500 
5628000: system.mem_ctrls: Timing Writ : 1 801928  5628000 
5629000: system.mem_ctrls: Timing Read : 0 314592  5629000 
5629500: system.mem_ctrls: Timing Read : 0 314600  5629500 
5630000: system.mem_ctrls: Timing Writ : 1 801920  5630000 
5631000: system.mem_ctrls: Timing Read : 0 314600  5631000 
5632000: system.mem_ctrls: Timing Writ : 1 801912  5632000 
5633500: system.mem_ctrls: Timing Read : 0 486032  5633500 
5634000: system.mem_ctrls: Timing Read : 0 486032  5634000 
5634000: system.mem_ctrls: Timing Writ : 1 801904  5634000 
5635000: system.mem_ctrls: Timing Read : 0 486032  5635000 
5635000: system.mem_ctrls: Timing Writ : 1 801896  5635000 
5636000: system.mem_ctrls: Timing Read : 0 486040  5636000 
5636000: system.mem_ctrls: Timing Writ : 1 801888  5636000 
5637000: system.mem_ctrls: Timing Read : 0 486040  5637000 
5637500: system.mem_ctrls: Timing Read : 0 486040  5637500 
5637500: system.mem_ctrls: Timing Writ : 1 801880  5637500 
5638500: system.mem_ctrls: Timing Read : 0 486040  5638500 
5639000: system.mem_ctrls: Timing Read : 0 486048  5639000 
5639500: system.mem_ctrls: Timing Read : 0 486048  5639500 
5639500: system.mem_ctrls: Timing Writ : 1 801872  5639500 
5640500: system.mem_ctrls: Timing Read : 0 486048  5640500 
5640500: system.mem_ctrls: Timing Writ : 1 801864  5640500 
5641500: system.mem_ctrls: Timing Read : 0 486048  5641500 
5642000: system.mem_ctrls: Timing Read : 0 486056  5642000 
5643000: system.mem_ctrls: Timing Read : 0 486056  5643000 
5643000: system.mem_ctrls: Timing Read : 0 627204  5643000 
5644000: system.mem_ctrls: Timing Read : 0 486056  5644000 
5644500: system.mem_ctrls: Timing Read : 0 486064  5644500 
5644500: system.mem_ctrls: Timing Writ : 1 801736  5644500 
5645000: system.mem_ctrls: Timing Read : 0 486064  5645000 
5645000: system.mem_ctrls: Timing Writ : 1 801752  5645000 
5645500: system.mem_ctrls: Timing Read : 0 486072  5645500 
5645500: system.mem_ctrls: Timing Writ : 1 801728  5645500 
5646000: system.mem_ctrls: Timing Read : 0 486072  5646000 
5646500: system.mem_ctrls: Timing Read : 0 486080  5646500 
5646500: system.mem_ctrls: Timing Writ : 1 801744  5646500 
5647000: system.mem_ctrls: Timing Read : 0 486080  5647000 
5647500: system.mem_ctrls: Timing Read : 0 486080  5647500 
5648000: system.mem_ctrls: Timing Read : 0 486088  5648000 
5649500: system.mem_ctrls: Timing Read : 0 486088  5649500 
5650000: system.mem_ctrls: Timing Read : 0 486088  5650000 
5650500: system.mem_ctrls: Timing Read : 0 486096  5650500 
5651000: system.mem_ctrls: Timing Read : 0 486096  5651000 
5651500: system.mem_ctrls: Timing Read : 0 486104  5651500 
5652000: system.mem_ctrls: Timing Read : 0 486104  5652000 
5653000: system.mem_ctrls: Timing Read : 0 486104  5653000 
5653500: system.mem_ctrls: Timing Read : 0 486112  5653500 
5654500: system.mem_ctrls: Timing Read : 0 486112  5654500 
5655000: system.mem_ctrls: Timing Read : 0 486112  5655000 
5655500: system.mem_ctrls: Timing Read : 0 486120  5655500 
5656000: system.mem_ctrls: Timing Read : 0 486120  5656000 
5656500: system.mem_ctrls: Timing Read : 0 486120  5656500 
5656500: system.mem_ctrls: Timing Read : 0 627205  5656500 
5657500: system.mem_ctrls: Timing Read : 0 486120  5657500 
5658000: system.mem_ctrls: Timing Read : 0 486128  5658000 
5658500: system.mem_ctrls: Timing Read : 0 486128  5658500 
5660000: system.mem_ctrls: Timing Read : 0 486104  5660000 
5660500: system.mem_ctrls: Timing Read : 0 486104  5660500 
5661500: system.mem_ctrls: Timing Read : 0 486104  5661500 
5662000: system.mem_ctrls: Timing Read : 0 486112  5662000 
5663000: system.mem_ctrls: Timing Read : 0 486112  5663000 
5663500: system.mem_ctrls: Timing Read : 0 486112  5663500 
5664000: system.mem_ctrls: Timing Read : 0 486120  5664000 
5664500: system.mem_ctrls: Timing Read : 0 486120  5664500 
5665000: system.mem_ctrls: Timing Read : 0 486120  5665000 
5665000: system.mem_ctrls: Timing Read : 0 627206  5665000 
5666000: system.mem_ctrls: Timing Read : 0 486120  5666000 
5666500: system.mem_ctrls: Timing Read : 0 486128  5666500 
5667000: system.mem_ctrls: Timing Read : 0 486128  5667000 
5668500: system.mem_ctrls: Timing Read : 0 486104  5668500 
5669000: system.mem_ctrls: Timing Read : 0 486104  5669000 
5670000: system.mem_ctrls: Timing Read : 0 486104  5670000 
5670500: system.mem_ctrls: Timing Read : 0 486112  5670500 
5671500: system.mem_ctrls: Timing Read : 0 486112  5671500 
5672000: system.mem_ctrls: Timing Read : 0 486112  5672000 
5672500: system.mem_ctrls: Timing Read : 0 486120  5672500 
5673000: system.mem_ctrls: Timing Read : 0 486120  5673000 
5673500: system.mem_ctrls: Timing Read : 0 486120  5673500 
5673500: system.mem_ctrls: Timing Read : 0 627207  5673500 
5674500: system.mem_ctrls: Timing Read : 0 486120  5674500 
5675000: system.mem_ctrls: Timing Read : 0 486128  5675000 
5675500: system.mem_ctrls: Timing Read : 0 486128  5675500 
5677000: system.mem_ctrls: Timing Read : 0 486104  5677000 
5677500: system.mem_ctrls: Timing Read : 0 486104  5677500 
5678500: system.mem_ctrls: Timing Read : 0 486104  5678500 
5679000: system.mem_ctrls: Timing Read : 0 486112  5679000 
5680000: system.mem_ctrls: Timing Read : 0 486112  5680000 
5680500: system.mem_ctrls: Timing Read : 0 486112  5680500 
5681000: system.mem_ctrls: Timing Read : 0 486120  5681000 
5681500: system.mem_ctrls: Timing Read : 0 486120  5681500 
5682000: system.mem_ctrls: Timing Read : 0 486120  5682000 
5682000: system.mem_ctrls: Timing Read : 0 627208  5682000 
5683000: system.mem_ctrls: Timing Read : 0 486120  5683000 
5683500: system.mem_ctrls: Timing Read : 0 486128  5683500 
5684000: system.mem_ctrls: Timing Read : 0 486128  5684000 
5685500: system.mem_ctrls: Timing Read : 0 486104  5685500 
5686000: system.mem_ctrls: Timing Read : 0 486104  5686000 
5687000: system.mem_ctrls: Timing Read : 0 486104  5687000 
5687500: system.mem_ctrls: Timing Read : 0 486112  5687500 
5688500: system.mem_ctrls: Timing Read : 0 486112  5688500 
5689000: system.mem_ctrls: Timing Read : 0 486112  5689000 
5689500: system.mem_ctrls: Timing Read : 0 486120  5689500 
5690000: system.mem_ctrls: Timing Read : 0 486120  5690000 
5690500: system.mem_ctrls: Timing Read : 0 486120  5690500 
5690500: system.mem_ctrls: Timing Read : 0 627209  5690500 
5691500: system.mem_ctrls: Timing Read : 0 486120  5691500 
5692000: system.mem_ctrls: Timing Read : 0 486128  5692000 
5692500: system.mem_ctrls: Timing Read : 0 486128  5692500 
5694000: system.mem_ctrls: Timing Read : 0 486104  5694000 
5694500: system.mem_ctrls: Timing Read : 0 486104  5694500 
5695500: system.mem_ctrls: Timing Read : 0 486104  5695500 
5696000: system.mem_ctrls: Timing Read : 0 486112  5696000 
5697000: system.mem_ctrls: Timing Read : 0 486112  5697000 
5697500: system.mem_ctrls: Timing Read : 0 486112  5697500 
5698000: system.mem_ctrls: Timing Read : 0 486120  5698000 
5698500: system.mem_ctrls: Timing Read : 0 486120  5698500 
5699000: system.mem_ctrls: Timing Read : 0 486120  5699000 
5699000: system.mem_ctrls: Timing Read : 0 627210  5699000 
5700000: system.mem_ctrls: Timing Read : 0 486120  5700000 
5700500: system.mem_ctrls: Timing Read : 0 486128  5700500 
5701000: system.mem_ctrls: Timing Read : 0 486128  5701000 
5702500: system.mem_ctrls: Timing Read : 0 486104  5702500 
5703000: system.mem_ctrls: Timing Read : 0 486104  5703000 
5704000: system.mem_ctrls: Timing Read : 0 486104  5704000 
5704500: system.mem_ctrls: Timing Read : 0 486112  5704500 
5705500: system.mem_ctrls: Timing Read : 0 486112  5705500 
5706000: system.mem_ctrls: Timing Read : 0 486112  5706000 
5706500: system.mem_ctrls: Timing Read : 0 486120  5706500 
5707000: system.mem_ctrls: Timing Read : 0 486120  5707000 
5707500: system.mem_ctrls: Timing Read : 0 486120  5707500 
5707500: system.mem_ctrls: Timing Read : 0 627211  5707500 
5708500: system.mem_ctrls: Timing Read : 0 486120  5708500 
5709000: system.mem_ctrls: Timing Read : 0 486128  5709000 
5709500: system.mem_ctrls: Timing Read : 0 486128  5709500 
5711000: system.mem_ctrls: Timing Read : 0 486104  5711000 
5711500: system.mem_ctrls: Timing Read : 0 486104  5711500 
5712500: system.mem_ctrls: Timing Read : 0 486104  5712500 
5713000: system.mem_ctrls: Timing Read : 0 486112  5713000 
5714000: system.mem_ctrls: Timing Read : 0 486112  5714000 
5714500: system.mem_ctrls: Timing Read : 0 486112  5714500 
5715000: system.mem_ctrls: Timing Read : 0 486120  5715000 
5715500: system.mem_ctrls: Timing Read : 0 486120  5715500 
5716000: system.mem_ctrls: Timing Read : 0 486120  5716000 
5716000: system.mem_ctrls: Timing Read : 0 627212  5716000 
5717000: system.mem_ctrls: Timing Read : 0 486120  5717000 
5717500: system.mem_ctrls: Timing Read : 0 486128  5717500 
5718000: system.mem_ctrls: Timing Read : 0 486128  5718000 
5719500: system.mem_ctrls: Timing Read : 0 486104  5719500 
5720000: system.mem_ctrls: Timing Read : 0 486104  5720000 
5721000: system.mem_ctrls: Timing Read : 0 486104  5721000 
5721500: system.mem_ctrls: Timing Read : 0 486112  5721500 
5722500: system.mem_ctrls: Timing Read : 0 486112  5722500 
5723000: system.mem_ctrls: Timing Read : 0 486112  5723000 
5723500: system.mem_ctrls: Timing Read : 0 486120  5723500 
5724000: system.mem_ctrls: Timing Read : 0 486120  5724000 
5724500: system.mem_ctrls: Timing Read : 0 486120  5724500 
5724500: system.mem_ctrls: Timing Read : 0 627213  5724500 
5725500: system.mem_ctrls: Timing Read : 0 486120  5725500 
5726000: system.mem_ctrls: Timing Read : 0 486128  5726000 
5726500: system.mem_ctrls: Timing Read : 0 486128  5726500 
5728000: system.mem_ctrls: Timing Read : 0 486104  5728000 
5728500: system.mem_ctrls: Timing Read : 0 486104  5728500 
5729500: system.mem_ctrls: Timing Read : 0 486104  5729500 
5730000: system.mem_ctrls: Timing Read : 0 486112  5730000 
5731000: system.mem_ctrls: Timing Read : 0 486112  5731000 
5731500: system.mem_ctrls: Timing Read : 0 486112  5731500 
5732000: system.mem_ctrls: Timing Read : 0 486120  5732000 
5732500: system.mem_ctrls: Timing Read : 0 486120  5732500 
5733000: system.mem_ctrls: Timing Read : 0 486120  5733000 
5733000: system.mem_ctrls: Timing Read : 0 627214  5733000 
5734000: system.mem_ctrls: Timing Read : 0 486120  5734000 
5734500: system.mem_ctrls: Timing Read : 0 486128  5734500 
5735000: system.mem_ctrls: Timing Read : 0 486128  5735000 
5736500: system.mem_ctrls: Timing Read : 0 486104  5736500 
5737000: system.mem_ctrls: Timing Read : 0 486104  5737000 
5738000: system.mem_ctrls: Timing Read : 0 486104  5738000 
5738500: system.mem_ctrls: Timing Read : 0 486112  5738500 
5739500: system.mem_ctrls: Timing Read : 0 486112  5739500 
5740000: system.mem_ctrls: Timing Read : 0 486112  5740000 
5740500: system.mem_ctrls: Timing Read : 0 486120  5740500 
5741000: system.mem_ctrls: Timing Read : 0 486120  5741000 
5741500: system.mem_ctrls: Timing Read : 0 486120  5741500 
5741500: system.mem_ctrls: Timing Read : 0 627215  5741500 
5742500: system.mem_ctrls: Timing Read : 0 486120  5742500 
5743000: system.mem_ctrls: Timing Read : 0 486128  5743000 
5743500: system.mem_ctrls: Timing Read : 0 486128  5743500 
5745000: system.mem_ctrls: Timing Read : 0 486104  5745000 
5745500: system.mem_ctrls: Timing Read : 0 486104  5745500 
5746500: system.mem_ctrls: Timing Read : 0 486104  5746500 
5747000: system.mem_ctrls: Timing Read : 0 486112  5747000 
5748000: system.mem_ctrls: Timing Read : 0 486112  5748000 
5748500: system.mem_ctrls: Timing Read : 0 486112  5748500 
5749000: system.mem_ctrls: Timing Read : 0 486120  5749000 
5749500: system.mem_ctrls: Timing Read : 0 486120  5749500 
5750000: system.mem_ctrls: Timing Read : 0 486120  5750000 
5750000: system.mem_ctrls: Timing Read : 0 627216  5750000 
5751000: system.mem_ctrls: Timing Read : 0 486120  5751000 
5751500: system.mem_ctrls: Timing Read : 0 486128  5751500 
5752000: system.mem_ctrls: Timing Read : 0 486128  5752000 
5753500: system.mem_ctrls: Timing Read : 0 486104  5753500 
5754000: system.mem_ctrls: Timing Read : 0 486104  5754000 
5755000: system.mem_ctrls: Timing Read : 0 486104  5755000 
5755500: system.mem_ctrls: Timing Read : 0 486112  5755500 
5756500: system.mem_ctrls: Timing Read : 0 486112  5756500 
5757000: system.mem_ctrls: Timing Read : 0 486112  5757000 
5757500: system.mem_ctrls: Timing Read : 0 486120  5757500 
5758000: system.mem_ctrls: Timing Read : 0 486120  5758000 
5758500: system.mem_ctrls: Timing Read : 0 486120  5758500 
5758500: system.mem_ctrls: Timing Read : 0 627217  5758500 
5759500: system.mem_ctrls: Timing Read : 0 486120  5759500 
5760000: system.mem_ctrls: Timing Read : 0 486128  5760000 
5760500: system.mem_ctrls: Timing Read : 0 486128  5760500 
5762000: system.mem_ctrls: Timing Read : 0 486104  5762000 
5762500: system.mem_ctrls: Timing Read : 0 486104  5762500 
5763500: system.mem_ctrls: Timing Read : 0 486104  5763500 
5764000: system.mem_ctrls: Timing Read : 0 486112  5764000 
5765000: system.mem_ctrls: Timing Read : 0 486112  5765000 
5765500: system.mem_ctrls: Timing Read : 0 486112  5765500 
5766000: system.mem_ctrls: Timing Read : 0 486120  5766000 
5766500: system.mem_ctrls: Timing Read : 0 486120  5766500 
5767000: system.mem_ctrls: Timing Read : 0 486120  5767000 
5767000: system.mem_ctrls: Timing Read : 0 627218  5767000 
5768000: system.mem_ctrls: Timing Read : 0 486120  5768000 
5768500: system.mem_ctrls: Timing Read : 0 486128  5768500 
5769000: system.mem_ctrls: Timing Read : 0 486128  5769000 
5770500: system.mem_ctrls: Timing Read : 0 486104  5770500 
5771000: system.mem_ctrls: Timing Read : 0 486104  5771000 
5772000: system.mem_ctrls: Timing Read : 0 486104  5772000 
5772500: system.mem_ctrls: Timing Read : 0 486112  5772500 
5773500: system.mem_ctrls: Timing Read : 0 486112  5773500 
5774000: system.mem_ctrls: Timing Read : 0 486112  5774000 
5774500: system.mem_ctrls: Timing Read : 0 486120  5774500 
5775000: system.mem_ctrls: Timing Read : 0 486120  5775000 
5775500: system.mem_ctrls: Timing Read : 0 486120  5775500 
5775500: system.mem_ctrls: Timing Read : 0 627219  5775500 
5776500: system.mem_ctrls: Timing Read : 0 486120  5776500 
5777000: system.mem_ctrls: Timing Read : 0 486128  5777000 
5777500: system.mem_ctrls: Timing Read : 0 486128  5777500 
5779000: system.mem_ctrls: Timing Read : 0 486104  5779000 
5779500: system.mem_ctrls: Timing Read : 0 486104  5779500 
5780500: system.mem_ctrls: Timing Read : 0 486104  5780500 
5781000: system.mem_ctrls: Timing Read : 0 486112  5781000 
5782000: system.mem_ctrls: Timing Read : 0 486112  5782000 
5782500: system.mem_ctrls: Timing Read : 0 486112  5782500 
5783000: system.mem_ctrls: Timing Read : 0 486120  5783000 
5783500: system.mem_ctrls: Timing Read : 0 486120  5783500 
5784000: system.mem_ctrls: Timing Read : 0 486120  5784000 
5784000: system.mem_ctrls: Timing Read : 0 627220  5784000 
5785000: system.mem_ctrls: Timing Read : 0 486120  5785000 
5785500: system.mem_ctrls: Timing Read : 0 486128  5785500 
5786000: system.mem_ctrls: Timing Read : 0 486128  5786000 
5787500: system.mem_ctrls: Timing Read : 0 486104  5787500 
5788000: system.mem_ctrls: Timing Read : 0 486104  5788000 
5789000: system.mem_ctrls: Timing Read : 0 486104  5789000 
5789500: system.mem_ctrls: Timing Read : 0 486112  5789500 
5790500: system.mem_ctrls: Timing Read : 0 486112  5790500 
5791000: system.mem_ctrls: Timing Read : 0 486112  5791000 
5791500: system.mem_ctrls: Timing Read : 0 486120  5791500 
5792000: system.mem_ctrls: Timing Read : 0 486120  5792000 
5792500: system.mem_ctrls: Timing Read : 0 486120  5792500 
5792500: system.mem_ctrls: Timing Read : 0 627221  5792500 
5793500: system.mem_ctrls: Timing Read : 0 486120  5793500 
5794000: system.mem_ctrls: Timing Read : 0 486128  5794000 
5794500: system.mem_ctrls: Timing Read : 0 486128  5794500 
5796000: system.mem_ctrls: Timing Read : 0 486104  5796000 
5796500: system.mem_ctrls: Timing Read : 0 486104  5796500 
5797500: system.mem_ctrls: Timing Read : 0 486104  5797500 
5798000: system.mem_ctrls: Timing Read : 0 486112  5798000 
5799000: system.mem_ctrls: Timing Read : 0 486112  5799000 
5799500: system.mem_ctrls: Timing Read : 0 486112  5799500 
5800000: system.mem_ctrls: Timing Read : 0 486120  5800000 
5800500: system.mem_ctrls: Timing Read : 0 486120  5800500 
5801000: system.mem_ctrls: Timing Read : 0 486120  5801000 
5801000: system.mem_ctrls: Timing Read : 0 627222  5801000 
5802000: system.mem_ctrls: Timing Read : 0 486120  5802000 
5802500: system.mem_ctrls: Timing Read : 0 486128  5802500 
5803000: system.mem_ctrls: Timing Read : 0 486128  5803000 
5804500: system.mem_ctrls: Timing Read : 0 486104  5804500 
5805000: system.mem_ctrls: Timing Read : 0 486104  5805000 
5806000: system.mem_ctrls: Timing Read : 0 486104  5806000 
5806500: system.mem_ctrls: Timing Read : 0 486112  5806500 
5807500: system.mem_ctrls: Timing Read : 0 486112  5807500 
5808000: system.mem_ctrls: Timing Read : 0 486112  5808000 
5808500: system.mem_ctrls: Timing Read : 0 486120  5808500 
5809000: system.mem_ctrls: Timing Read : 0 486120  5809000 
5809500: system.mem_ctrls: Timing Read : 0 486120  5809500 
5809500: system.mem_ctrls: Timing Read : 0 627223  5809500 
5810500: system.mem_ctrls: Timing Read : 0 486120  5810500 
5811000: system.mem_ctrls: Timing Read : 0 486128  5811000 
5811500: system.mem_ctrls: Timing Read : 0 486128  5811500 
5813000: system.mem_ctrls: Timing Read : 0 486128  5813000 
5813500: system.mem_ctrls: Timing Read : 0 486128  5813500 
5814000: system.mem_ctrls: Timing Read : 0 486136  5814000 
5814500: system.mem_ctrls: Timing Read : 0 486136  5814500 
5815500: system.mem_ctrls: Timing Read : 0 486136  5815500 
5816000: system.mem_ctrls: Timing Read : 0 486144  5816000 
5816500: system.mem_ctrls: Timing Read : 0 801728  5816500 
5817500: system.mem_ctrls: Timing Read : 0 486144  5817500 
5817500: system.mem_ctrls: Timing Writ : 1 801800  5817500 
5818000: system.mem_ctrls: Timing Read : 0 486152  5818000 
5818000: system.mem_ctrls: Timing Writ : 1 801816  5818000 
5818500: system.mem_ctrls: Timing Writ : 1 801808  5818500 
5819000: system.mem_ctrls: Timing Read : 0 486152  5819000 
5820500: system.mem_ctrls: Timing Read : 0 486152  5820500 
5821000: system.mem_ctrls: Timing Read : 0 486160  5821000 
5821000: system.mem_ctrls: Timing Read : 0 801920  5821000 
5822500: system.mem_ctrls: Timing Read : 0 486160  5822500 
5823000: system.mem_ctrls: Timing Read : 0 486168  5823000 
5824500: system.mem_ctrls: Timing Read : 0 486168  5824500 
5825000: system.mem_ctrls: Timing Read : 0 486176  5825000 
5825000: system.mem_ctrls: Timing Read : 0 801752  5825000 
5825500: system.mem_ctrls: Timing Read : 0 486176  5825500 
5825500: system.mem_ctrls: Timing Read : 0 801944  5825500 
5826000: system.mem_ctrls: Timing Read : 0 486176  5826000 
5826500: system.mem_ctrls: Timing Read : 0 486184  5826500 
5827000: system.mem_ctrls: Timing Read : 0 801928  5827000 
5828000: system.mem_ctrls: Timing Read : 0 486184  5828000 
5828500: system.mem_ctrls: Timing Read : 0 486192  5828500 
5828500: system.mem_ctrls: Timing Read : 0 817144  5828500 
5829000: system.mem_ctrls: Timing Read : 0 486192  5829000 
5830500: system.mem_ctrls: Timing Read : 0 486200  5830500 
5831000: system.mem_ctrls: Timing Read : 0 486200  5831000 
5831500: system.mem_ctrls: Timing Read : 0 486208  5831500 
5833000: system.mem_ctrls: Timing Read : 0 486208  5833000 
5833500: system.mem_ctrls: Timing Read : 0 486216  5833500 
5834000: system.mem_ctrls: Timing Writ : 1 801760  5834000 
5834500: system.mem_ctrls: Timing Read : 0 486216  5834500 
5835000: system.mem_ctrls: Timing Read : 0 486216  5835000 
5835500: system.mem_ctrls: Timing Read : 0 486224  5835500 
5835500: system.mem_ctrls: Timing Read : 0 801760  5835500 
5836000: system.mem_ctrls: Timing Read : 0 486224  5836000 
5836500: system.mem_ctrls: Timing Read : 0 486224  5836500 
5837000: system.mem_ctrls: Timing Read : 0 486232  5837000 
5837500: system.mem_ctrls: Timing Read : 0 486232  5837500 
5839000: system.mem_ctrls: Timing Read : 0 486256  5839000 
5839000: system.mem_ctrls: Timing Read : 0 801736  5839000 
5839500: system.mem_ctrls: Timing Writ : 1 801720  5839500 
5840500: system.mem_ctrls: Timing Read : 0 486256  5840500 
5841000: system.mem_ctrls: Timing Read : 0 486264  5841000 
5841000: system.mem_ctrls: Timing Read : 0 801744  5841000 
5841500: system.mem_ctrls: Timing Read : 0 486264  5841500 
5842000: system.mem_ctrls: Timing Read : 0 486264  5842000 
5842500: system.mem_ctrls: Timing Read : 0 486272  5842500 
5843000: system.mem_ctrls: Timing Read : 0 486272  5843000 
5843500: system.mem_ctrls: Timing Read : 0 486272  5843500 
5843500: system.mem_ctrls: Timing Writ : 1 801712  5843500 
5844500: system.mem_ctrls: Timing Read : 0 486272  5844500 
5845000: system.mem_ctrls: Timing Read : 0 486280  5845000 
5845000: system.mem_ctrls: Timing Read : 0 801928  5845000 
5845500: system.mem_ctrls: Timing Writ : 1 801704  5845500 
5846500: system.mem_ctrls: Timing Read : 0 486280  5846500 
5847000: system.mem_ctrls: Timing Read : 0 486288  5847000 
5847000: system.mem_ctrls: Timing Read : 0 801920  5847000 
5847500: system.mem_ctrls: Timing Read : 0 486288  5847500 
5847500: system.mem_ctrls: Timing Writ : 1 801696  5847500 
5848500: system.mem_ctrls: Timing Read : 0 486288  5848500 
5849000: system.mem_ctrls: Timing Read : 0 486288  5849000 
5849500: system.mem_ctrls: Timing Read : 0 486296  5849500 
5849500: system.mem_ctrls: Timing Read : 0 801728  5849500 
5850000: system.mem_ctrls: Timing Writ : 1 801688  5850000 
5851000: system.mem_ctrls: Timing Read : 0 486296  5851000 
5851000: system.mem_ctrls: Timing Writ : 1 801680  5851000 
5852000: system.mem_ctrls: Timing Read : 0 486296  5852000 
5852500: system.mem_ctrls: Timing Read : 0 486304  5852500 
5853500: system.mem_ctrls: Timing Writ : 1 801672  5853500 
5855000: system.mem_ctrls: Timing Read : 0 482944  5855000 
5855000: system.mem_ctrls: Timing Writ : 1 801664  5855000 
5856000: system.mem_ctrls: Timing Read : 0 482944  5856000 
5856000: system.mem_ctrls: Timing Writ : 1 801656  5856000 
5857000: system.mem_ctrls: Timing Read : 0 482944  5857000 
5857500: system.mem_ctrls: Timing Read : 0 482944  5857500 
5858000: system.mem_ctrls: Timing Read : 0 482952  5858000 
5858000: system.mem_ctrls: Timing Writ : 1 801648  5858000 
5859000: system.mem_ctrls: Timing Read : 0 482952  5859000 
5859000: system.mem_ctrls: Timing Writ : 1 801640  5859000 
5860000: system.mem_ctrls: Timing Read : 0 482952  5860000 
5860000: system.mem_ctrls: Timing Writ : 1 801632  5860000 
5861000: system.mem_ctrls: Timing Read : 0 482952  5861000 
5861000: system.mem_ctrls: Timing Writ : 1 801624  5861000 
5862000: system.mem_ctrls: Timing Read : 0 482952  5862000 
5862500: system.mem_ctrls: Timing Read : 0 482960  5862500 
5863500: system.mem_ctrls: Timing Read : 0 482960  5863500 
5863500: system.mem_ctrls: Timing Read : 0 816936  5863500 
5864000: system.mem_ctrls: Timing Read : 0 482968  5864000 
5864000: system.mem_ctrls: Timing Writ : 1 801504  5864000 
5864500: system.mem_ctrls: Timing Read : 0 482968  5864500 
5865000: system.mem_ctrls: Timing Read : 0 482976  5865000 
5865000: system.mem_ctrls: Timing Read : 0 801680  5865000 
5865500: system.mem_ctrls: Timing Read : 0 482976  5865500 
5866000: system.mem_ctrls: Timing Read : 0 482984  5866000 
5866000: system.mem_ctrls: Timing Writ : 1 801560  5866000 
5866500: system.mem_ctrls: Timing Read : 0 482984  5866500 
5867000: system.mem_ctrls: Timing Read : 0 482992  5867000 
5867000: system.mem_ctrls: Timing Read : 0 801704  5867000 
5867500: system.mem_ctrls: Timing Read : 0 482992  5867500 
5867500: system.mem_ctrls: Timing Writ : 1 801552  5867500 
5868000: system.mem_ctrls: Timing Read : 0 482992  5868000 
5868500: system.mem_ctrls: Timing Read : 0 483000  5868500 
5868500: system.mem_ctrls: Timing Writ : 1 801544  5868500 
5869000: system.mem_ctrls: Timing Read : 0 483000  5869000 
5869500: system.mem_ctrls: Timing Read : 0 483008  5869500 
5870000: system.mem_ctrls: Timing Read : 0 483008  5870000 
5870000: system.mem_ctrls: Timing Writ : 1 801512  5870000 
5870500: system.mem_ctrls: Timing Read : 0 483016  5870500 
5871000: system.mem_ctrls: Timing Read : 0 483016  5871000 
5871500: system.mem_ctrls: Timing Read : 0 483024  5871500 
5871500: system.mem_ctrls: Timing Read : 0 801712  5871500 
5872000: system.mem_ctrls: Timing Read : 0 483024  5872000 
5872000: system.mem_ctrls: Timing Read : 0 816928  5872000 
5872500: system.mem_ctrls: Timing Read : 0 483024  5872500 
5873000: system.mem_ctrls: Timing Read : 0 483032  5873000 
5873000: system.mem_ctrls: Timing Writ : 1 801520  5873000 
5873500: system.mem_ctrls: Timing Read : 0 483032  5873500 
5874500: system.mem_ctrls: Timing Read : 0 483032  5874500 
5875000: system.mem_ctrls: Timing Read : 0 483040  5875000 
5875000: system.mem_ctrls: Timing Writ : 1 801572  5875000 
5875500: system.mem_ctrls: Timing Read : 0 483040  5875500 
5876000: system.mem_ctrls: Timing Read : 0 483040  5876000 
5876500: system.mem_ctrls: Timing Read : 0 483048  5876500 
5878000: system.mem_ctrls: Timing Read : 0 483192  5878000 
5878000: system.mem_ctrls: Timing Read : 0 816264  5878000 
5878500: system.mem_ctrls: Timing Read : 0 483192  5878500 
5879000: system.mem_ctrls: Timing Read : 0 483200  5879000 
5879000: system.mem_ctrls: Timing Read : 0 816264  5879000 
5879500: system.mem_ctrls: Timing Read : 0 483200  5879500 
5880000: system.mem_ctrls: Timing Read : 0 483200  5880000 
5881500: system.mem_ctrls: Timing Read : 0 483200  5881500 
5882000: system.mem_ctrls: Timing Read : 0 483208  5882000 
5882500: system.mem_ctrls: Timing Read : 0 483208  5882500 
5884000: system.mem_ctrls: Timing Read : 0 483216  5884000 
5884500: system.mem_ctrls: Timing Read : 0 483224  5884500 
5884500: system.mem_ctrls: Timing Read : 0 817021  5884500 
5886000: system.mem_ctrls: Timing Read : 0 483224  5886000 
5887500: system.mem_ctrls: Timing Read : 0 483224  5887500 
5888000: system.mem_ctrls: Timing Read : 0 483232  5888000 
5888500: system.mem_ctrls: Timing Read : 0 796608  5888500 
5890000: system.mem_ctrls: Timing Read : 0 483232  5890000 
5890500: system.mem_ctrls: Timing Read : 0 483240  5890500 
5892000: system.mem_ctrls: Timing Read : 0 483056  5892000 
5892000: system.mem_ctrls: Timing Read : 0 816980  5892000 
5892500: system.mem_ctrls: Timing Read : 0 483056  5892500 
5893000: system.mem_ctrls: Timing Read : 0 483064  5893000 
5894500: system.mem_ctrls: Timing Read : 0 483176  5894500 
5895500: system.mem_ctrls: Timing Read : 0 483184  5895500 
5896000: system.mem_ctrls: Timing Read : 0 483184  5896000 
5896500: system.mem_ctrls: Timing Read : 0 483192  5896500 
5898000: system.mem_ctrls: Timing Read : 0 483920  5898000 
5898500: system.mem_ctrls: Timing Read : 0 483920  5898500 
5899000: system.mem_ctrls: Timing Read : 0 483928  5899000 
5900000: system.mem_ctrls: Timing Read : 0 483928  5900000 
5900000: system.mem_ctrls: Timing Read : 0 801624  5900000 
5901500: system.mem_ctrls: Timing Read : 0 483928  5901500 
5901500: system.mem_ctrls: Timing Read : 0 801632  5901500 
5903000: system.mem_ctrls: Timing Read : 0 483928  5903000 
5903000: system.mem_ctrls: Timing Read : 0 801640  5903000 
5904500: system.mem_ctrls: Timing Read : 0 483928  5904500 
5904500: system.mem_ctrls: Timing Read : 0 801648  5904500 
5906000: system.mem_ctrls: Timing Read : 0 483928  5906000 
5906500: system.mem_ctrls: Timing Read : 0 483936  5906500 
5906500: system.mem_ctrls: Timing Read : 0 801656  5906500 
5908000: system.mem_ctrls: Timing Read : 0 483936  5908000 
5908000: system.mem_ctrls: Timing Read : 0 801664  5908000 
5909500: system.mem_ctrls: Timing Read : 0 483936  5909500 
5909500: system.mem_ctrls: Timing Read : 0 801672  5909500 
5911000: system.mem_ctrls: Timing Read : 0 486304  5911000 
5912000: system.mem_ctrls: Timing Read : 0 486304  5912000 
5912500: system.mem_ctrls: Timing Read : 0 486304  5912500 
5913000: system.mem_ctrls: Timing Read : 0 486312  5913000 
5914500: system.mem_ctrls: Timing Read : 0 486240  5914500 
5914500: system.mem_ctrls: Timing Read : 0 817152  5914500 
5915000: system.mem_ctrls: Timing Read : 0 486240  5915000 
5916000: system.mem_ctrls: Timing Read : 0 486248  5916000 
5916000: system.mem_ctrls: Timing Read : 0 801944  5916000 
5916500: system.mem_ctrls: Timing Read : 0 486248  5916500 
5917000: system.mem_ctrls: Timing Read : 0 486248  5917000 
5917500: system.mem_ctrls: Timing Read : 0 486256  5917500 
5918000: system.mem_ctrls: Timing Read : 0 486256  5918000 
5919500: system.mem_ctrls: Timing Read : 0 486312  5919500 
5920000: system.mem_ctrls: Timing Read : 0 486320  5920000 
5920500: system.mem_ctrls: Timing Read : 0 801808  5920500 
5921500: system.mem_ctrls: Timing Read : 0 486320  5921500 
5922000: system.mem_ctrls: Timing Read : 0 486328  5922000 
5923500: system.mem_ctrls: Timing Read : 0 486640  5923500 
5924000: system.mem_ctrls: Timing Read : 0 486640  5924000 
5925500: system.mem_ctrls: Timing Read : 0 486640  5925500 
5926000: system.mem_ctrls: Timing Read : 0 486648  5926000 
5926000: system.mem_ctrls: Timing Read : 0 801956  5926000 
5927000: system.mem_ctrls: Timing Read : 0 486648  5927000 
5927500: system.mem_ctrls: Timing Read : 0 486648  5927500 
5928500: system.mem_ctrls: Timing Read : 0 486648  5928500 
5930000: system.mem_ctrls: Timing Read : 0 486664  5930000 
5930500: system.mem_ctrls: Timing Read : 0 486672  5930500 
5931000: system.mem_ctrls: Timing Writ : 1 801944  5931000 
5931500: system.mem_ctrls: Timing Read : 0 486672  5931500 
5932000: system.mem_ctrls: Timing Read : 0 486680  5932000 
5933500: system.mem_ctrls: Timing Read : 0 486408  5933500 
5934000: system.mem_ctrls: Timing Read : 0 486416  5934000 
5935000: system.mem_ctrls: Timing Read : 0 486416  5935000 
5935500: system.mem_ctrls: Timing Read : 0 486416  5935500 
5935500: system.mem_ctrls: Timing Read : 0 801864  5935500 
5937000: system.mem_ctrls: Timing Read : 0 486416  5937000 
5937000: system.mem_ctrls: Timing Read : 0 801872  5937000 
5938500: system.mem_ctrls: Timing Read : 0 486424  5938500 
5938500: system.mem_ctrls: Timing Read : 0 801880  5938500 
5940000: system.mem_ctrls: Timing Read : 0 486424  5940000 
5940000: system.mem_ctrls: Timing Read : 0 801888  5940000 
5941500: system.mem_ctrls: Timing Read : 0 486424  5941500 
5941500: system.mem_ctrls: Timing Read : 0 801896  5941500 
5943000: system.mem_ctrls: Timing Read : 0 486424  5943000 
5943000: system.mem_ctrls: Timing Read : 0 801904  5943000 
5944500: system.mem_ctrls: Timing Read : 0 486432  5944500 
5944500: system.mem_ctrls: Timing Read : 0 801912  5944500 
5946000: system.mem_ctrls: Timing Read : 0 314600  5946000 
5946500: system.mem_ctrls: Timing Read : 0 314608  5946500 
5946500: system.mem_ctrls: Timing Read : 0 801944  5946500 
5947000: system.mem_ctrls: Timing Read : 0 314608  5947000 
5947000: system.mem_ctrls: Timing Read : 0 801920  5947000 
5948500: system.mem_ctrls: Timing Read : 0 314608  5948500 
5948500: system.mem_ctrls: Timing Read : 0 801928  5948500 
5950000: system.mem_ctrls: Timing Read : 0 314608  5950000 
5950500: system.mem_ctrls: Timing Read : 0 314616  5950500 
5952000: system.mem_ctrls: Timing Read : 0 315528  5952000 
5952500: system.mem_ctrls: Timing Read : 0 315528  5952500 
5953000: system.mem_ctrls: Timing Read : 0 315536  5953000 
5954500: system.mem_ctrls: Timing Read : 0 314648  5954500 
5955500: system.mem_ctrls: Timing Read : 0 314656  5955500 
5956000: system.mem_ctrls: Timing Writ : 1 780920  5956000 
5956500: system.mem_ctrls: Timing Read : 0 314656  5956500 
5957000: system.mem_ctrls: Timing Read : 0 314664  5957000 
5958000: system.mem_ctrls: Timing Writ : 1 801928  5958000 
5959500: system.mem_ctrls: Timing Read : 0 64224  5959500 
5960000: system.mem_ctrls: Timing Read : 0 64224  5960000 
5960000: system.mem_ctrls: Timing Writ : 1 801920  5960000 
5961000: system.mem_ctrls: Timing Read : 0 64224  5961000 
5961000: system.mem_ctrls: Timing Writ : 1 801912  5961000 
5962000: system.mem_ctrls: Timing Read : 0 64232  5962000 
5962000: system.mem_ctrls: Timing Writ : 1 801904  5962000 
5963000: system.mem_ctrls: Timing Read : 0 64232  5963000 
5963000: system.mem_ctrls: Timing Writ : 1 801896  5963000 
5964000: system.mem_ctrls: Timing Read : 0 64232  5964000 
5964000: system.mem_ctrls: Timing Writ : 1 801888  5964000 
5965000: system.mem_ctrls: Timing Read : 0 64232  5965000 
5965000: system.mem_ctrls: Timing Writ : 1 801880  5965000 
5966000: system.mem_ctrls: Timing Read : 0 64232  5966000 
5966500: system.mem_ctrls: Timing Read : 0 64240  5966500 
5967500: system.mem_ctrls: Timing Read : 0 64240  5967500 
5968000: system.mem_ctrls: Timing Read : 0 64248  5968000 
5968500: system.mem_ctrls: Timing Read : 0 793832  5968500 
5969000: system.mem_ctrls: Timing Read : 0 64248  5969000 
5969500: system.mem_ctrls: Timing Read : 0 64248  5969500 
5970000: system.mem_ctrls: Timing Read : 0 64256  5970000 
5971500: system.mem_ctrls: Timing Read : 0 64256  5971500 
5971500: system.mem_ctrls: Timing Read : 0 627224  5971500 
5972500: system.mem_ctrls: Timing Read : 0 64256  5972500 
5973000: system.mem_ctrls: Timing Read : 0 64264  5973000 
5973500: system.mem_ctrls: Timing Read : 0 64264  5973500 
5975000: system.mem_ctrls: Timing Read : 0 64272  5975000 
5975500: system.mem_ctrls: Timing Read : 0 627225  5975500 
5976500: system.mem_ctrls: Timing Read : 0 64272  5976500 
5976500: system.mem_ctrls: Timing Read : 0 802408  5976500 
5977000: system.mem_ctrls: Timing Read : 0 64272  5977000 
5977500: system.mem_ctrls: Timing Read : 0 64280  5977500 
5979000: system.mem_ctrls: Timing Read : 0 64344  5979000 
5980000: system.mem_ctrls: Timing Writ : 1 801864  5980000 
5981500: system.mem_ctrls: Timing Read : 0 4480  5981500 
5982000: system.mem_ctrls: Timing Read : 0 4480  5982000 
5982500: system.mem_ctrls: Timing Read : 0 4488  5982500 
5983000: system.mem_ctrls: Timing Read : 0 782536  5983000 
5984000: system.mem_ctrls: Timing Read : 0 256704  5984000 
5984500: system.mem_ctrls: Timing Read : 0 256704  5984500 
5985500: system.mem_ctrls: Timing Read : 0 256712  5985500 
5986500: system.mem_ctrls: Timing Read : 0 256712  5986500 
5987500: system.mem_ctrls: Timing Read : 0 256720  5987500 
5988500: system.mem_ctrls: Timing Read : 0 256720  5988500 
5989000: system.mem_ctrls: Timing Read : 0 256720  5989000 
5989500: system.mem_ctrls: Timing Read : 0 256728  5989500 
5990000: system.mem_ctrls: Timing Read : 0 256728  5990000 
5990500: system.mem_ctrls: Timing Read : 0 256736  5990500 
5991500: system.mem_ctrls: Timing Read : 0 256736  5991500 
5992500: system.mem_ctrls: Timing Read : 0 256744  5992500 
5994000: system.mem_ctrls: Timing Read : 0 256744  5994000 
5994000: system.mem_ctrls: Timing Read : 0 627224  5994000 
5994500: system.mem_ctrls: Timing Read : 0 627232  5994500 
5995000: system.mem_ctrls: Timing Read : 0 256744  5995000 
5995500: system.mem_ctrls: Timing Read : 0 256752  5995500 
5996500: system.mem_ctrls: Timing Read : 0 256752  5996500 
5998000: system.mem_ctrls: Timing Read : 0 256752  5998000 
5998500: system.mem_ctrls: Timing Read : 0 256760  5998500 
6000000: system.mem_ctrls: Timing Read : 0 256760  6000000 
6015000: system.mem_ctrls: Timing Read : 0 256760  6015000 
6015000: system.mem_ctrls: Timing Read : 0 801864  6015000 
6016500: system.mem_ctrls: Timing Read : 0 64344  6016500 
6017000: system.mem_ctrls: Timing Read : 0 64352  6017000 
6018000: system.mem_ctrls: Timing Read : 0 64352  6018000 
6018000: system.mem_ctrls: Timing Read : 0 627224  6018000 
6019000: system.mem_ctrls: Timing Read : 0 64352  6019000 
6019500: system.mem_ctrls: Timing Read : 0 64360  6019500 
6020000: system.mem_ctrls: Timing Read : 0 64360  6020000 
6020500: system.mem_ctrls: Timing Read : 0 64360  6020500 
6021000: system.mem_ctrls: Timing Read : 0 64368  6021000 
6022500: system.mem_ctrls: Timing Read : 0 64368  6022500 
6024000: system.mem_ctrls: Timing Read : 0 64320  6024000 
6025000: system.mem_ctrls: Timing Read : 0 64320  6025000 
6025500: system.mem_ctrls: Timing Read : 0 64320  6025500 
6025500: system.mem_ctrls: Timing Read : 0 801880  6025500 
6027000: system.mem_ctrls: Timing Read : 0 64328  6027000 
6027000: system.mem_ctrls: Timing Read : 0 801888  6027000 
6028500: system.mem_ctrls: Timing Read : 0 64328  6028500 
6028500: system.mem_ctrls: Timing Read : 0 801896  6028500 
6030000: system.mem_ctrls: Timing Read : 0 64328  6030000 
6030000: system.mem_ctrls: Timing Read : 0 801904  6030000 
6031500: system.mem_ctrls: Timing Read : 0 64328  6031500 
6031500: system.mem_ctrls: Timing Read : 0 801912  6031500 
6033000: system.mem_ctrls: Timing Read : 0 64328  6033000 
6033500: system.mem_ctrls: Timing Read : 0 64336  6033500 
6033500: system.mem_ctrls: Timing Read : 0 801920  6033500 
6035000: system.mem_ctrls: Timing Read : 0 64336  6035000 
6035000: system.mem_ctrls: Timing Read : 0 801928  6035000 
6036500: system.mem_ctrls: Timing Read : 0 314664  6036500 
6037000: system.mem_ctrls: Timing Read : 0 314664  6037000 
6037500: system.mem_ctrls: Timing Read : 0 314672  6037500 
6038500: system.mem_ctrls: Timing Writ : 1 801928  6038500 
6040000: system.mem_ctrls: Timing Read : 0 478864  6040000 
6040500: system.mem_ctrls: Timing Read : 0 478864  6040500 
6040500: system.mem_ctrls: Timing Writ : 1 801920  6040500 
6041500: system.mem_ctrls: Timing Read : 0 478864  6041500 
6042000: system.mem_ctrls: Timing Read : 0 478872  6042000 
6043000: system.mem_ctrls: Timing Read : 0 478872  6043000 
6043500: system.mem_ctrls: Timing Read : 0 478880  6043500 
6044500: system.mem_ctrls: Timing Read : 0 478880  6044500 
6045000: system.mem_ctrls: Timing Read : 0 478880  6045000 
6045000: system.mem_ctrls: Timing Writ : 1 801912  6045000 
6046000: system.mem_ctrls: Timing Read : 0 478888  6046000 
6046000: system.mem_ctrls: Timing Writ : 1 801904  6046000 
6047000: system.mem_ctrls: Timing Read : 0 478888  6047000 
6047000: system.mem_ctrls: Timing Writ : 1 801896  6047000 
6048000: system.mem_ctrls: Timing Read : 0 478888  6048000 
6048000: system.mem_ctrls: Timing Writ : 1 801888  6048000 
6049000: system.mem_ctrls: Timing Read : 0 478888  6049000 
6049000: system.mem_ctrls: Timing Writ : 1 801880  6049000 
6050000: system.mem_ctrls: Timing Read : 0 478888  6050000 
6050500: system.mem_ctrls: Timing Read : 0 478896  6050500 
6051500: system.mem_ctrls: Timing Read : 0 478896  6051500 
6051500: system.mem_ctrls: Timing Writ : 1 801840  6051500 
6052000: system.mem_ctrls: Timing Read : 0 478896  6052000 
6052500: system.mem_ctrls: Timing Read : 0 478904  6052500 
6053000: system.mem_ctrls: Timing Read : 0 796600  6053000 
6053500: system.mem_ctrls: Timing Read : 0 478904  6053500 
6054000: system.mem_ctrls: Timing Read : 0 478912  6054000 
6054500: system.mem_ctrls: Timing Read : 0 796648  6054500 
6055000: system.mem_ctrls: Timing Read : 0 478912  6055000 
6055500: system.mem_ctrls: Timing Read : 0 478920  6055500 
6056500: system.mem_ctrls: Timing Writ : 1 801832  6056500 
6058000: system.mem_ctrls: Timing Read : 0 497376  6058000 
6058500: system.mem_ctrls: Timing Read : 0 497376  6058500 
6058500: system.mem_ctrls: Timing Writ : 1 801824  6058500 
6059500: system.mem_ctrls: Timing Read : 0 497376  6059500 
6060000: system.mem_ctrls: Timing Read : 0 497384  6060000 
6060000: system.mem_ctrls: Timing Writ : 1 801816  6060000 
6061000: system.mem_ctrls: Timing Read : 0 497384  6061000 
6061500: system.mem_ctrls: Timing Read : 0 497384  6061500 
6061500: system.mem_ctrls: Timing Writ : 1 801808  6061500 
6062500: system.mem_ctrls: Timing Read : 0 497384  6062500 
6063000: system.mem_ctrls: Timing Read : 0 497392  6063000 
6063500: system.mem_ctrls: Timing Read : 0 497392  6063500 
6063500: system.mem_ctrls: Timing Writ : 1 801800  6063500 
6064500: system.mem_ctrls: Timing Read : 0 497392  6064500 
6064500: system.mem_ctrls: Timing Writ : 1 801792  6064500 
6065500: system.mem_ctrls: Timing Read : 0 497392  6065500 
6065500: system.mem_ctrls: Timing Writ : 1 801784  6065500 
6066500: system.mem_ctrls: Timing Read : 0 497400  6066500 
6067500: system.mem_ctrls: Timing Read : 0 497400  6067500 
6068000: system.mem_ctrls: Timing Read : 0 497408  6068000 
6068000: system.mem_ctrls: Timing Writ : 1 801728  6068000 
6068500: system.mem_ctrls: Timing Read : 0 497408  6068500 
6069000: system.mem_ctrls: Timing Read : 0 497416  6069000 
6069000: system.mem_ctrls: Timing Writ : 1 801720  6069000 
6069500: system.mem_ctrls: Timing Read : 0 497416  6069500 
6070000: system.mem_ctrls: Timing Read : 0 497416  6070000 
6070500: system.mem_ctrls: Timing Read : 0 497424  6070500 
6070500: system.mem_ctrls: Timing Writ : 1 801736  6070500 
6071000: system.mem_ctrls: Timing Read : 0 497424  6071000 
6071500: system.mem_ctrls: Timing Read : 0 497424  6071500 
6072000: system.mem_ctrls: Timing Read : 0 497432  6072000 
6072000: system.mem_ctrls: Timing Writ : 1 801696  6072000 
6072500: system.mem_ctrls: Timing Read : 0 497432  6072500 
6072500: system.mem_ctrls: Timing Writ : 1 801712  6072500 
6073000: system.mem_ctrls: Timing Read : 0 497432  6073000 
6073500: system.mem_ctrls: Timing Read : 0 497440  6073500 
6074500: system.mem_ctrls: Timing Writ : 1 801640  6074500 
6076000: system.mem_ctrls: Timing Read : 0 311504  6076000 
6076500: system.mem_ctrls: Timing Read : 0 311504  6076500 
6077000: system.mem_ctrls: Timing Read : 0 311504  6077000 
6077500: system.mem_ctrls: Timing Read : 0 311512  6077500 
6078500: system.mem_ctrls: Timing Read : 0 311512  6078500 
6079000: system.mem_ctrls: Timing Read : 0 311520  6079000 
6079500: system.mem_ctrls: Timing Read : 0 311520  6079500 
6080000: system.mem_ctrls: Timing Read : 0 311528  6080000 
6080500: system.mem_ctrls: Timing Read : 0 311528  6080500 
6080500: system.mem_ctrls: Timing Read : 0 779920  6080500 
6081000: system.mem_ctrls: Timing Read : 0 311536  6081000 
6081000: system.mem_ctrls: Timing Read : 0 779944  6081000 
6081500: system.mem_ctrls: Timing Read : 0 311536  6081500 
6082500: system.mem_ctrls: Timing Read : 0 311544  6082500 
6084000: system.mem_ctrls: Timing Read : 0 311544  6084000 
6084500: system.mem_ctrls: Timing Read : 0 311544  6084500 
6086000: system.mem_ctrls: Timing Read : 0 311608  6086000 
6086000: system.mem_ctrls: Timing Writ : 1 801768  6086000 
6086500: system.mem_ctrls: Timing Read : 0 311608  6086500 
6088000: system.mem_ctrls: Timing Read : 0 311552  6088000 
6088500: system.mem_ctrls: Timing Read : 0 311560  6088500 
6089000: system.mem_ctrls: Timing Read : 0 311560  6089000 
6089500: system.mem_ctrls: Timing Read : 0 311560  6089500 
6090000: system.mem_ctrls: Timing Read : 0 311568  6090000 
6090500: system.mem_ctrls: Timing Read : 0 779952  6090500 
6091500: system.mem_ctrls: Timing Read : 0 311568  6091500 
6092000: system.mem_ctrls: Timing Read : 0 311576  6092000 
6092500: system.mem_ctrls: Timing Read : 0 311576  6092500 
6094000: system.mem_ctrls: Timing Read : 0 311600  6094000 
6094000: system.mem_ctrls: Timing Read : 0 801640  6094000 
6095500: system.mem_ctrls: Timing Read : 0 497440  6095500 
6095500: system.mem_ctrls: Timing Read : 0 801768  6095500 
6096000: system.mem_ctrls: Timing Read : 0 497440  6096000 
6096500: system.mem_ctrls: Timing Read : 0 497448  6096500 
6097000: system.mem_ctrls: Timing Read : 0 793864  6097000 
6097500: system.mem_ctrls: Timing Read : 0 497448  6097500 
6098000: system.mem_ctrls: Timing Read : 0 497448  6098000 
6098500: system.mem_ctrls: Timing Read : 0 497456  6098500 
6099000: system.mem_ctrls: Timing Read : 0 497456  6099000 
6099000: system.mem_ctrls: Timing Writ : 1 801744  6099000 
6099500: system.mem_ctrls: Timing Read : 0 497456  6099500 
6100000: system.mem_ctrls: Timing Read : 0 497464  6100000 
6101000: system.mem_ctrls: Timing Read : 0 497464  6101000 
6101500: system.mem_ctrls: Timing Read : 0 497464  6101500 
6101500: system.mem_ctrls: Timing Writ : 1 801704  6101500 
6102000: system.mem_ctrls: Timing Read : 0 497472  6102000 
6102500: system.mem_ctrls: Timing Read : 0 497472  6102500 
6103000: system.mem_ctrls: Timing Read : 0 497480  6103000 
6104500: system.mem_ctrls: Timing Read : 0 497480  6104500 
6105000: system.mem_ctrls: Timing Read : 0 497480  6105000 
6105500: system.mem_ctrls: Timing Read : 0 497488  6105500 
6106000: system.mem_ctrls: Timing Read : 0 497488  6106000 
6106500: system.mem_ctrls: Timing Read : 0 497496  6106500 
6108000: system.mem_ctrls: Timing Read : 0 497504  6108000 
6109000: system.mem_ctrls: Timing Read : 0 497512  6109000 
6109500: system.mem_ctrls: Timing Read : 0 497512  6109500 
6110000: system.mem_ctrls: Timing Read : 0 497512  6110000 
6110500: system.mem_ctrls: Timing Read : 0 497520  6110500 
6111000: system.mem_ctrls: Timing Read : 0 497520  6111000 
6111500: system.mem_ctrls: Timing Read : 0 497520  6111500 
6113000: system.mem_ctrls: Timing Read : 0 497488  6113000 
6113500: system.mem_ctrls: Timing Read : 0 497488  6113500 
6114000: system.mem_ctrls: Timing Read : 0 497496  6114000 
6115500: system.mem_ctrls: Timing Read : 0 497496  6115500 
6116000: system.mem_ctrls: Timing Read : 0 497496  6116000 
6116500: system.mem_ctrls: Timing Read : 0 497504  6116500 
6117000: system.mem_ctrls: Timing Read : 0 497504  6117000 
6117500: system.mem_ctrls: Timing Read : 0 497504  6117500 
6118500: system.mem_ctrls: Timing Read : 0 497512  6118500 
6119000: system.mem_ctrls: Timing Read : 0 497512  6119000 
6119500: system.mem_ctrls: Timing Read : 0 497512  6119500 
6120000: system.mem_ctrls: Timing Read : 0 497520  6120000 
6120500: system.mem_ctrls: Timing Read : 0 497520  6120500 
6121000: system.mem_ctrls: Timing Read : 0 497520  6121000 
6122500: system.mem_ctrls: Timing Read : 0 497520  6122500 
6123000: system.mem_ctrls: Timing Read : 0 497528  6123000 
6123500: system.mem_ctrls: Timing Read : 0 796672  6123500 
6124000: system.mem_ctrls: Timing Read : 0 497528  6124000 
6124500: system.mem_ctrls: Timing Read : 0 497536  6124500 
6126000: system.mem_ctrls: Timing Read : 0 497536  6126000 
6126500: system.mem_ctrls: Timing Read : 0 497544  6126500 
6126500: system.mem_ctrls: Timing Read : 0 816920  6126500 
6127500: system.mem_ctrls: Timing Read : 0 497544  6127500 
6128000: system.mem_ctrls: Timing Read : 0 497552  6128000 
6128000: system.mem_ctrls: Timing Read : 0 816904  6128000 
6128500: system.mem_ctrls: Timing Read : 0 497552  6128500 
6129000: system.mem_ctrls: Timing Read : 0 497560  6129000 
6130500: system.mem_ctrls: Timing Read : 0 499072  6130500 
6131000: system.mem_ctrls: Timing Read : 0 499080  6131000 
6131500: system.mem_ctrls: Timing Read : 0 499080  6131500 
6132000: system.mem_ctrls: Timing Read : 0 499080  6132000 
6132500: system.mem_ctrls: Timing Read : 0 499088  6132500 
6133000: system.mem_ctrls: Timing Read : 0 499088  6133000 
6134000: system.mem_ctrls: Timing Read : 0 499088  6134000 
6134500: system.mem_ctrls: Timing Read : 0 499096  6134500 
6135500: system.mem_ctrls: Timing Read : 0 499096  6135500 
6136000: system.mem_ctrls: Timing Read : 0 499104  6136000 
6136500: system.mem_ctrls: Timing Read : 0 499104  6136500 
6137000: system.mem_ctrls: Timing Read : 0 499104  6137000 
6137500: system.mem_ctrls: Timing Read : 0 499112  6137500 
6139000: system.mem_ctrls: Timing Read : 0 499128  6139000 
6139500: system.mem_ctrls: Timing Read : 0 499136  6139500 
6140500: system.mem_ctrls: Timing Read : 0 499136  6140500 
6141000: system.mem_ctrls: Timing Read : 0 499136  6141000 
6141500: system.mem_ctrls: Timing Read : 0 499144  6141500 
6142000: system.mem_ctrls: Timing Read : 0 499144  6142000 
6143500: system.mem_ctrls: Timing Read : 0 499144  6143500 
6144000: system.mem_ctrls: Timing Read : 0 499152  6144000 
6144500: system.mem_ctrls: Timing Read : 0 801640  6144500 
6145500: system.mem_ctrls: Timing Writ : 1 801640  6145500 
6146000: system.mem_ctrls: Timing Read : 0 499152  6146000 
6146500: system.mem_ctrls: Timing Read : 0 499152  6146500 
6147000: system.mem_ctrls: Timing Read : 0 499160  6147000 
6147500: system.mem_ctrls: Timing Read : 0 499160  6147500 
6148000: system.mem_ctrls: Timing Read : 0 499160  6148000 
6148500: system.mem_ctrls: Timing Read : 0 499168  6148500 
6149500: system.mem_ctrls: Timing Read : 0 499168  6149500 
6150000: system.mem_ctrls: Timing Read : 0 499168  6150000 
6150500: system.mem_ctrls: Timing Read : 0 499176  6150500 
6151000: system.mem_ctrls: Timing Read : 0 499176  6151000 
6152500: system.mem_ctrls: Timing Read : 0 499176  6152500 
6153000: system.mem_ctrls: Timing Read : 0 499184  6153000 
6153500: system.mem_ctrls: Timing Read : 0 499184  6153500 
6153500: system.mem_ctrls: Timing Writ : 1 801704  6153500 
6154000: system.mem_ctrls: Timing Read : 0 499184  6154000 
6154500: system.mem_ctrls: Timing Read : 0 499192  6154500 
6155000: system.mem_ctrls: Timing Read : 0 499192  6155000 
6155500: system.mem_ctrls: Timing Read : 0 499192  6155500 
6156000: system.mem_ctrls: Timing Read : 0 499200  6156000 
6156500: system.mem_ctrls: Timing Read : 0 499200  6156500 
6157000: system.mem_ctrls: Timing Read : 0 499200  6157000 
6157500: system.mem_ctrls: Timing Read : 0 499208  6157500 
6158000: system.mem_ctrls: Timing Read : 0 499208  6158000 
6158500: system.mem_ctrls: Timing Read : 0 499216  6158500 
6159000: system.mem_ctrls: Timing Read : 0 499216  6159000 
6159500: system.mem_ctrls: Timing Read : 0 499216  6159500 
6160000: system.mem_ctrls: Timing Read : 0 499224  6160000 
6160500: system.mem_ctrls: Timing Read : 0 499224  6160500 
6161000: system.mem_ctrls: Timing Read : 0 499224  6161000 
6161500: system.mem_ctrls: Timing Read : 0 499232  6161500 
6163000: system.mem_ctrls: Timing Read : 0 499400  6163000 
6164000: system.mem_ctrls: Timing Read : 0 499400  6164000 
6164500: system.mem_ctrls: Timing Read : 0 499408  6164500 
6166000: system.mem_ctrls: Timing Read : 0 499216  6166000 
6166500: system.mem_ctrls: Timing Read : 0 499216  6166500 
6167000: system.mem_ctrls: Timing Read : 0 499216  6167000 
6167500: system.mem_ctrls: Timing Read : 0 499224  6167500 
6168000: system.mem_ctrls: Timing Read : 0 499224  6168000 
6168500: system.mem_ctrls: Timing Read : 0 499224  6168500 
6169000: system.mem_ctrls: Timing Read : 0 499232  6169000 
6170500: system.mem_ctrls: Timing Read : 0 499232  6170500 
6171000: system.mem_ctrls: Timing Read : 0 499240  6171000 
6171000: system.mem_ctrls: Timing Writ : 1 801744  6171000 
6171500: system.mem_ctrls: Timing Read : 0 499240  6171500 
6172000: system.mem_ctrls: Timing Read : 0 499248  6172000 
6173000: system.mem_ctrls: Timing Read : 0 499248  6173000 
6173500: system.mem_ctrls: Timing Read : 0 499256  6173500 
6173500: system.mem_ctrls: Timing Writ : 1 801752  6173500 
6174000: system.mem_ctrls: Timing Read : 0 499256  6174000 
6174500: system.mem_ctrls: Timing Read : 0 499256  6174500 
6175000: system.mem_ctrls: Timing Read : 0 499264  6175000 
6175000: system.mem_ctrls: Timing Writ : 1 801584  6175000 
6175500: system.mem_ctrls: Timing Read : 0 499264  6175500 
6176500: system.mem_ctrls: Timing Writ : 1 801576  6176500 
6178000: system.mem_ctrls: Timing Read : 0 4480  6178000 
6178500: system.mem_ctrls: Timing Read : 0 4480  6178500 
6179000: system.mem_ctrls: Timing Read : 0 4488  6179000 
6179500: system.mem_ctrls: Timing Read : 0 782536  6179500 
6180500: system.mem_ctrls: Timing Read : 0 256704  6180500 
6181000: system.mem_ctrls: Timing Read : 0 256704  6181000 
6182000: system.mem_ctrls: Timing Read : 0 256712  6182000 
6183000: system.mem_ctrls: Timing Read : 0 256712  6183000 
6184000: system.mem_ctrls: Timing Read : 0 256720  6184000 
6185000: system.mem_ctrls: Timing Read : 0 256720  6185000 
6185500: system.mem_ctrls: Timing Read : 0 256720  6185500 
6186000: system.mem_ctrls: Timing Read : 0 256728  6186000 
6186500: system.mem_ctrls: Timing Read : 0 256728  6186500 
6187000: system.mem_ctrls: Timing Read : 0 256736  6187000 
6188000: system.mem_ctrls: Timing Read : 0 256736  6188000 
6189000: system.mem_ctrls: Timing Read : 0 256744  6189000 
6190500: system.mem_ctrls: Timing Read : 0 256744  6190500 
6190500: system.mem_ctrls: Timing Read : 0 627033  6190500 
6191000: system.mem_ctrls: Timing Read : 0 627041  6191000 
6191500: system.mem_ctrls: Timing Read : 0 256744  6191500 
6192000: system.mem_ctrls: Timing Read : 0 256752  6192000 
6193000: system.mem_ctrls: Timing Read : 0 256752  6193000 
6194500: system.mem_ctrls: Timing Read : 0 256752  6194500 
6195000: system.mem_ctrls: Timing Read : 0 256760  6195000 
6196500: system.mem_ctrls: Timing Read : 0 256760  6196500 
6211500: system.mem_ctrls: Timing Read : 0 256760  6211500 
6211500: system.mem_ctrls: Timing Read : 0 801576  6211500 
6213000: system.mem_ctrls: Timing Read : 0 499264  6213000 
6213500: system.mem_ctrls: Timing Read : 0 499272  6213500 
6214000: system.mem_ctrls: Timing Read : 0 499272  6214000 
6214500: system.mem_ctrls: Timing Read : 0 499272  6214500 
6215000: system.mem_ctrls: Timing Read : 0 499280  6215000 
6215500: system.mem_ctrls: Timing Read : 0 499280  6215500 
6216000: system.mem_ctrls: Timing Read : 0 499280  6216000 
6216500: system.mem_ctrls: Timing Read : 0 499288  6216500 
6216500: system.mem_ctrls: Timing Read : 0 801752  6216500 
6217000: system.mem_ctrls: Timing Read : 0 499288  6217000 
6218000: system.mem_ctrls: Timing Read : 0 499288  6218000 
6218500: system.mem_ctrls: Timing Read : 0 499296  6218500 
6218500: system.mem_ctrls: Timing Writ : 1 801592  6218500 
6219000: system.mem_ctrls: Timing Read : 0 499296  6219000 
6219500: system.mem_ctrls: Timing Read : 0 499296  6219500 
6220000: system.mem_ctrls: Timing Read : 0 499304  6220000 
6220000: system.mem_ctrls: Timing Read : 0 801744  6220000 
6220500: system.mem_ctrls: Timing Read : 0 499304  6220500 
6221000: system.mem_ctrls: Timing Read : 0 499312  6221000 
6221500: system.mem_ctrls: Timing Read : 0 499312  6221500 
6223000: system.mem_ctrls: Timing Read : 0 499440  6223000 
6223000: system.mem_ctrls: Timing Read : 0 801704  6223000 
6223500: system.mem_ctrls: Timing Read : 0 499440  6223500 
6224000: system.mem_ctrls: Timing Read : 0 499448  6224000 
6224500: system.mem_ctrls: Timing Read : 0 499448  6224500 
6226000: system.mem_ctrls: Timing Read : 0 498056  6226000 
6226000: system.mem_ctrls: Timing Read : 0 801728  6226000 
6226500: system.mem_ctrls: Timing Read : 0 498056  6226500 
6227000: system.mem_ctrls: Timing Read : 0 498064  6227000 
6227500: system.mem_ctrls: Timing Read : 0 498064  6227500 
6229000: system.mem_ctrls: Timing Read : 0 498064  6229000 
6229000: system.mem_ctrls: Timing Writ : 1 801600  6229000 
6229500: system.mem_ctrls: Timing Read : 0 498064  6229500 
6230000: system.mem_ctrls: Timing Read : 0 498072  6230000 
6230000: system.mem_ctrls: Timing Read : 0 801720  6230000 
6230500: system.mem_ctrls: Timing Read : 0 498072  6230500 
6230500: system.mem_ctrls: Timing Writ : 1 801608  6230500 
6231000: system.mem_ctrls: Timing Read : 0 498072  6231000 
6231500: system.mem_ctrls: Timing Read : 0 498080  6231500 
6232000: system.mem_ctrls: Timing Read : 0 498080  6232000 
6233000: system.mem_ctrls: Timing Read : 0 498080  6233000 
6233500: system.mem_ctrls: Timing Read : 0 498088  6233500 
6234000: system.mem_ctrls: Timing Read : 0 498088  6234000 
6234500: system.mem_ctrls: Timing Read : 0 498088  6234500 
6235000: system.mem_ctrls: Timing Read : 0 498096  6235000 
6236000: system.mem_ctrls: Timing Read : 0 498096  6236000 
6236500: system.mem_ctrls: Timing Read : 0 498104  6236500 
6237000: system.mem_ctrls: Timing Writ : 1 801624  6237000 
6237500: system.mem_ctrls: Timing Read : 0 498104  6237500 
6237500: system.mem_ctrls: Timing Writ : 1 801616  6237500 
6238000: system.mem_ctrls: Timing Read : 0 498104  6238000 
6238500: system.mem_ctrls: Timing Read : 0 498112  6238500 
6239000: system.mem_ctrls: Timing Read : 0 498112  6239000 
6240500: system.mem_ctrls: Timing Read : 0 498112  6240500 
6241000: system.mem_ctrls: Timing Read : 0 498120  6241000 
6241000: system.mem_ctrls: Timing Read : 0 801592  6241000 
6241500: system.mem_ctrls: Timing Read : 0 498120  6241500 
6241500: system.mem_ctrls: Timing Writ : 1 801752  6241500 
6242000: system.mem_ctrls: Timing Read : 0 498120  6242000 
6242500: system.mem_ctrls: Timing Read : 0 498128  6242500 
6243500: system.mem_ctrls: Timing Read : 0 498128  6243500 
6244000: system.mem_ctrls: Timing Read : 0 498136  6244000 
6245500: system.mem_ctrls: Timing Read : 0 498136  6245500 
6246000: system.mem_ctrls: Timing Read : 0 498136  6246000 
6246500: system.mem_ctrls: Timing Read : 0 498136  6246500 
6247000: system.mem_ctrls: Timing Read : 0 498144  6247000 
6247500: system.mem_ctrls: Timing Read : 0 498144  6247500 
6248000: system.mem_ctrls: Timing Read : 0 498152  6248000 
6248000: system.mem_ctrls: Timing Writ : 1 801672  6248000 
6248500: system.mem_ctrls: Timing Read : 0 498152  6248500 
6249000: system.mem_ctrls: Timing Read : 0 498160  6249000 
6249000: system.mem_ctrls: Timing Read : 0 801624  6249000 
6249500: system.mem_ctrls: Timing Read : 0 498160  6249500 
6249500: system.mem_ctrls: Timing Writ : 1 801744  6249500 
6250000: system.mem_ctrls: Timing Read : 0 498160  6250000 
6250500: system.mem_ctrls: Timing Read : 0 498168  6250500 
6251000: system.mem_ctrls: Timing Read : 0 498168  6251000 
6252000: system.mem_ctrls: Timing Read : 0 498176  6252000 
6253500: system.mem_ctrls: Timing Read : 0 498176  6253500 
6254000: system.mem_ctrls: Timing Read : 0 498184  6254000 
6254500: system.mem_ctrls: Timing Read : 0 498184  6254500 
6255000: system.mem_ctrls: Timing Read : 0 498184  6255000 
6255500: system.mem_ctrls: Timing Read : 0 498192  6255500 
6256500: system.mem_ctrls: Timing Read : 0 498192  6256500 
6257000: system.mem_ctrls: Timing Read : 0 498200  6257000 
6258500: system.mem_ctrls: Timing Read : 0 499656  6258500 
6259000: system.mem_ctrls: Timing Read : 0 499664  6259000 
6259500: system.mem_ctrls: Timing Read : 0 499664  6259500 
6260000: system.mem_ctrls: Timing Read : 0 499672  6260000 
6261500: system.mem_ctrls: Timing Read : 0 498296  6261500 
6262000: system.mem_ctrls: Timing Read : 0 498296  6262000 
6262500: system.mem_ctrls: Timing Read : 0 498304  6262500 
6262500: system.mem_ctrls: Timing Read : 0 801608  6262500 
6263000: system.mem_ctrls: Timing Read : 0 498304  6263000 
6263500: system.mem_ctrls: Timing Read : 0 498304  6263500 
6264000: system.mem_ctrls: Timing Read : 0 498312  6264000 
6264500: system.mem_ctrls: Timing Read : 0 498312  6264500 
6265000: system.mem_ctrls: Timing Read : 0 498312  6265000 
6265500: system.mem_ctrls: Timing Read : 0 498320  6265500 
6267000: system.mem_ctrls: Timing Read : 0 499616  6267000 
6268000: system.mem_ctrls: Timing Read : 0 499624  6268000 
6269500: system.mem_ctrls: Timing Read : 0 499624  6269500 
6270000: system.mem_ctrls: Timing Read : 0 499632  6270000 
6270500: system.mem_ctrls: Timing Read : 0 499632  6270500 
6272000: system.mem_ctrls: Timing Read : 0 498424  6272000 
6272500: system.mem_ctrls: Timing Read : 0 498424  6272500 
6273000: system.mem_ctrls: Timing Read : 0 498432  6273000 
6273500: system.mem_ctrls: Timing Read : 0 498432  6273500 
6274000: system.mem_ctrls: Timing Read : 0 498440  6274000 
6274000: system.mem_ctrls: Timing Writ : 1 801720  6274000 
6274500: system.mem_ctrls: Timing Read : 0 498440  6274500 
6275000: system.mem_ctrls: Timing Read : 0 498440  6275000 
6275500: system.mem_ctrls: Timing Read : 0 498448  6275500 
6275500: system.mem_ctrls: Timing Writ : 1 801728  6275500 
6276000: system.mem_ctrls: Timing Read : 0 498448  6276000 
6276500: system.mem_ctrls: Timing Read : 0 498448  6276500 
6276500: system.mem_ctrls: Timing Read : 0 801736  6276500 
6277000: system.mem_ctrls: Timing Read : 0 498456  6277000 
6277000: system.mem_ctrls: Timing Writ : 1 801684  6277000 
6277500: system.mem_ctrls: Timing Read : 0 498456  6277500 
6278000: system.mem_ctrls: Timing Read : 0 498464  6278000 
6278500: system.mem_ctrls: Timing Read : 0 498464  6278500 
6278500: system.mem_ctrls: Timing Writ : 1 782024  6278500 
6279000: system.mem_ctrls: Timing Read : 0 498464  6279000 
6279500: system.mem_ctrls: Timing Read : 0 498464  6279500 
6280000: system.mem_ctrls: Timing Read : 0 498472  6280000 
6280500: system.mem_ctrls: Timing Read : 0 498472  6280500 
6281000: system.mem_ctrls: Timing Read : 0 498480  6281000 
6281000: system.mem_ctrls: Timing Writ : 1 801688  6281000 
6281500: system.mem_ctrls: Timing Read : 0 498480  6281500 
6282000: system.mem_ctrls: Timing Read : 0 498480  6282000 
6282500: system.mem_ctrls: Timing Read : 0 498488  6282500 
6283500: system.mem_ctrls: Timing Writ : 1 801576  6283500 
6285000: system.mem_ctrls: Timing Read : 0 126272  6285000 
6285500: system.mem_ctrls: Timing Read : 0 126272  6285500 
6285500: system.mem_ctrls: Timing Writ : 1 801568  6285500 
6286500: system.mem_ctrls: Timing Read : 0 126272  6286500 
6287000: system.mem_ctrls: Timing Read : 0 126280  6287000 
6287500: system.mem_ctrls: Timing Read : 0 784272  6287500 
6288000: system.mem_ctrls: Timing Read : 0 126280  6288000 
6288000: system.mem_ctrls: Timing Writ : 1 801560  6288000 
6289000: system.mem_ctrls: Timing Read : 0 126280  6289000 
6289500: system.mem_ctrls: Timing Read : 0 126288  6289500 
6290000: system.mem_ctrls: Timing Read : 0 126288  6290000 
6290000: system.mem_ctrls: Timing Writ : 1 801552  6290000 
6291000: system.mem_ctrls: Timing Read : 0 126288  6291000 
6291500: system.mem_ctrls: Timing Read : 0 126288  6291500 
6292000: system.mem_ctrls: Timing Read : 0 126296  6292000 
6293500: system.mem_ctrls: Timing Read : 0 126296  6293500 
6294000: system.mem_ctrls: Timing Read : 0 126296  6294000 
6294500: system.mem_ctrls: Timing Read : 0 126304  6294500 
6296000: system.mem_ctrls: Timing Read : 0 126304  6296000 
6296500: system.mem_ctrls: Timing Read : 0 126312  6296500 
6297000: system.mem_ctrls: Timing Read : 0 126312  6297000 
6298000: system.mem_ctrls: Timing Read : 0 126312  6298000 
6298500: system.mem_ctrls: Timing Read : 0 126320  6298500 
6300000: system.mem_ctrls: Timing Read : 0 126448  6300000 
6301000: system.mem_ctrls: Timing Read : 0 126448  6301000 
6301500: system.mem_ctrls: Timing Read : 0 126456  6301500 
6302000: system.mem_ctrls: Timing Read : 0 126456  6302000 
6302500: system.mem_ctrls: Timing Read : 0 126464  6302500 
6304000: system.mem_ctrls: Timing Read : 0 126320  6304000 
6304500: system.mem_ctrls: Timing Read : 0 126328  6304500 
6304500: system.mem_ctrls: Timing Read : 0 809032  6304500 
6305000: system.mem_ctrls: Timing Read : 0 126328  6305000 
6305500: system.mem_ctrls: Timing Read : 0 126336  6305500 
6307000: system.mem_ctrls: Timing Read : 0 126336  6307000 
6307500: system.mem_ctrls: Timing Read : 0 126344  6307500 
6308000: system.mem_ctrls: Timing Read : 0 784208  6308000 
6309000: system.mem_ctrls: Timing Read : 0 126344  6309000 
6309500: system.mem_ctrls: Timing Read : 0 126352  6309500 
6311000: system.mem_ctrls: Timing Read : 0 126528  6311000 
6311500: system.mem_ctrls: Timing Read : 0 126528  6311500 
6311500: system.mem_ctrls: Timing Read : 0 815584  6311500 
6312500: system.mem_ctrls: Timing Read : 0 126528  6312500 
6313000: system.mem_ctrls: Timing Read : 0 126536  6313000 
6313500: system.mem_ctrls: Timing Read : 0 126536  6313500 
6315000: system.mem_ctrls: Timing Read : 0 126352  6315000 
6315500: system.mem_ctrls: Timing Read : 0 126360  6315500 
6315500: system.mem_ctrls: Timing Read : 0 809112  6315500 
6316000: system.mem_ctrls: Timing Read : 0 126360  6316000 
6316500: system.mem_ctrls: Timing Read : 0 126360  6316500 
6317000: system.mem_ctrls: Timing Read : 0 126368  6317000 
6318500: system.mem_ctrls: Timing Read : 0 126368  6318500 
6319000: system.mem_ctrls: Timing Read : 0 126368  6319000 
6319500: system.mem_ctrls: Timing Read : 0 126376  6319500 
6320500: system.mem_ctrls: Timing Read : 0 126376  6320500 
6321000: system.mem_ctrls: Timing Read : 0 126384  6321000 
6322000: system.mem_ctrls: Timing Writ : 1 801544  6322000 
6323500: system.mem_ctrls: Timing Read : 0 116672  6323500 
6324000: system.mem_ctrls: Timing Read : 0 116672  6324000 
6324500: system.mem_ctrls: Timing Read : 0 116680  6324500 
6326000: system.mem_ctrls: Timing Read : 0 116680  6326000 
6326000: system.mem_ctrls: Timing Writ : 1 801536  6326000 
6327000: system.mem_ctrls: Timing Read : 0 116680  6327000 
6327500: system.mem_ctrls: Timing Read : 0 116680  6327500 
6328000: system.mem_ctrls: Timing Read : 0 116688  6328000 
6328000: system.mem_ctrls: Timing Writ : 1 801528  6328000 
6329000: system.mem_ctrls: Timing Read : 0 116688  6329000 
6329000: system.mem_ctrls: Timing Writ : 1 801520  6329000 
6330000: system.mem_ctrls: Timing Read : 0 116688  6330000 
6330000: system.mem_ctrls: Timing Writ : 1 801512  6330000 
6331000: system.mem_ctrls: Timing Read : 0 116688  6331000 
6331000: system.mem_ctrls: Timing Writ : 1 801504  6331000 
6332000: system.mem_ctrls: Timing Read : 0 116688  6332000 
6332500: system.mem_ctrls: Timing Read : 0 116696  6332500 
6333000: system.mem_ctrls: Timing Read : 0 116696  6333000 
6333000: system.mem_ctrls: Timing Writ : 1 801496  6333000 
6334000: system.mem_ctrls: Timing Read : 0 116696  6334000 
6334500: system.mem_ctrls: Timing Read : 0 116696  6334500 
6335000: system.mem_ctrls: Timing Read : 0 116704  6335000 
6336000: system.mem_ctrls: Timing Read : 0 116704  6336000 
6337000: system.mem_ctrls: Timing Read : 0 116712  6337000 
6338500: system.mem_ctrls: Timing Read : 0 116976  6338500 
6339500: system.mem_ctrls: Timing Read : 0 116976  6339500 
6340000: system.mem_ctrls: Timing Read : 0 116976  6340000 
6340500: system.mem_ctrls: Timing Read : 0 116984  6340500 
6341000: system.mem_ctrls: Timing Read : 0 116984  6341000 
6342500: system.mem_ctrls: Timing Read : 0 116992  6342500 
6343000: system.mem_ctrls: Timing Read : 0 116992  6343000 
6343500: system.mem_ctrls: Timing Read : 0 116992  6343500 
6344000: system.mem_ctrls: Timing Read : 0 117000  6344000 
6344500: system.mem_ctrls: Timing Read : 0 793816  6344500 
6345500: system.mem_ctrls: Timing Read : 0 117000  6345500 
6346000: system.mem_ctrls: Timing Read : 0 117008  6346000 
6347500: system.mem_ctrls: Timing Read : 0 117008  6347500 
6348000: system.mem_ctrls: Timing Read : 0 117016  6348000 
6349000: system.mem_ctrls: Timing Read : 0 117016  6349000 
6350500: system.mem_ctrls: Timing Read : 0 117520  6350500 
6351000: system.mem_ctrls: Timing Read : 0 117520  6351000 
6351500: system.mem_ctrls: Timing Read : 0 117528  6351500 
6352000: system.mem_ctrls: Timing Read : 0 117528  6352000 
6352500: system.mem_ctrls: Timing Read : 0 117536  6352500 
6354000: system.mem_ctrls: Timing Read : 0 116752  6354000 
6354500: system.mem_ctrls: Timing Read : 0 116760  6354500 
6355000: system.mem_ctrls: Timing Read : 0 116760  6355000 
6355000: system.mem_ctrls: Timing Read : 0 784552  6355000 
6355500: system.mem_ctrls: Timing Read : 0 116760  6355500 
6356000: system.mem_ctrls: Timing Read : 0 116768  6356000 
6356500: system.mem_ctrls: Timing Read : 0 116768  6356500 
6357000: system.mem_ctrls: Timing Read : 0 116768  6357000 
6357500: system.mem_ctrls: Timing Read : 0 116776  6357500 
6359000: system.mem_ctrls: Timing Read : 0 117656  6359000 
6359500: system.mem_ctrls: Timing Read : 0 117656  6359500 
6360000: system.mem_ctrls: Timing Read : 0 117656  6360000 
6360500: system.mem_ctrls: Timing Read : 0 117664  6360500 
6360500: system.mem_ctrls: Timing Writ : 1 801400  6360500 
6361000: system.mem_ctrls: Timing Read : 0 117664  6361000 
6361500: system.mem_ctrls: Timing Read : 0 117664  6361500 
6362000: system.mem_ctrls: Timing Read : 0 117672  6362000 
6362500: system.mem_ctrls: Timing Read : 0 117672  6362500 
6363000: system.mem_ctrls: Timing Read : 0 117680  6363000 
6363500: system.mem_ctrls: Timing Writ : 1 801472  6363500 
6364000: system.mem_ctrls: Timing Read : 0 117680  6364000 
6364000: system.mem_ctrls: Timing Writ : 1 801424  6364000 
6364500: system.mem_ctrls: Timing Read : 0 117688  6364500 
6365500: system.mem_ctrls: Timing Read : 0 117688  6365500 
6365500: system.mem_ctrls: Timing Writ : 1 801440  6365500 
6366000: system.mem_ctrls: Timing Read : 0 117696  6366000 
6367000: system.mem_ctrls: Timing Read : 0 117696  6367000 
6367000: system.mem_ctrls: Timing Writ : 1 801476  6367000 
6367500: system.mem_ctrls: Timing Read : 0 117696  6367500 
6368000: system.mem_ctrls: Timing Read : 0 117704  6368000 
6368000: system.mem_ctrls: Timing Writ : 1 801436  6368000 
6368500: system.mem_ctrls: Timing Read : 0 117704  6368500 
6369000: system.mem_ctrls: Timing Read : 0 117712  6369000 
6369500: system.mem_ctrls: Timing Writ : 1 801468  6369500 
6370000: system.mem_ctrls: Timing Read : 0 117712  6370000 
6370500: system.mem_ctrls: Timing Read : 0 117720  6370500 
6371000: system.mem_ctrls: Timing Writ : 1 801464  6371000 
6371500: system.mem_ctrls: Timing Read : 0 117720  6371500 
6372000: system.mem_ctrls: Timing Read : 0 117728  6372000 
6372500: system.mem_ctrls: Timing Writ : 1 801456  6372500 
6373000: system.mem_ctrls: Timing Read : 0 117728  6373000 
6373500: system.mem_ctrls: Timing Read : 0 117736  6373500 
6374000: system.mem_ctrls: Timing Writ : 1 801448  6374000 
6374500: system.mem_ctrls: Timing Read : 0 117736  6374500 
6375000: system.mem_ctrls: Timing Read : 0 117744  6375000 
6375500: system.mem_ctrls: Timing Read : 0 117744  6375500 
6376000: system.mem_ctrls: Timing Read : 0 117744  6376000 
6376500: system.mem_ctrls: Timing Read : 0 117752  6376500 
6377000: system.mem_ctrls: Timing Read : 0 117752  6377000 
6377000: system.mem_ctrls: Timing Writ : 1 801376  6377000 
6377500: system.mem_ctrls: Timing Read : 0 117752  6377500 
6378000: system.mem_ctrls: Timing Read : 0 117760  6378000 
6378500: system.mem_ctrls: Timing Read : 0 117768  6378500 
6379000: system.mem_ctrls: Timing Read : 0 809032  6379000 
6380000: system.mem_ctrls: Timing Read : 0 117768  6380000 
6381500: system.mem_ctrls: Timing Read : 0 117768  6381500 
6382000: system.mem_ctrls: Timing Read : 0 117776  6382000 
6382500: system.mem_ctrls: Timing Read : 0 784208  6382500 
6383500: system.mem_ctrls: Timing Read : 0 117776  6383500 
6384500: system.mem_ctrls: Timing Read : 0 117776  6384500 
6385000: system.mem_ctrls: Timing Read : 0 117784  6385000 
6385000: system.mem_ctrls: Timing Writ : 1 801376  6385000 
6385500: system.mem_ctrls: Timing Read : 0 117784  6385500 
6386000: system.mem_ctrls: Timing Read : 0 117792  6386000 
6386500: system.mem_ctrls: Timing Writ : 1 801368  6386500 
6387000: system.mem_ctrls: Timing Read : 0 117792  6387000 
6387500: system.mem_ctrls: Timing Read : 0 117800  6387500 
6387500: system.mem_ctrls: Timing Writ : 1 801432  6387500 
6388000: system.mem_ctrls: Timing Read : 0 117800  6388000 
6388500: system.mem_ctrls: Timing Read : 0 117808  6388500 
6388500: system.mem_ctrls: Timing Writ : 1 801392  6388500 
6389000: system.mem_ctrls: Timing Read : 0 117808  6389000 
6389000: system.mem_ctrls: Timing Read : 0 784408  6389000 
6389500: system.mem_ctrls: Timing Read : 0 117808  6389500 
6390000: system.mem_ctrls: Timing Read : 0 117816  6390000 
6390500: system.mem_ctrls: Timing Read : 0 117816  6390500 
6392000: system.mem_ctrls: Timing Read : 0 118640  6392000 
6393000: system.mem_ctrls: Timing Read : 0 118640  6393000 
6393500: system.mem_ctrls: Timing Read : 0 118648  6393500 
6395000: system.mem_ctrls: Timing Read : 0 118680  6395000 
6395000: system.mem_ctrls: Timing Read : 0 801400  6395000 
6395500: system.mem_ctrls: Timing Read : 0 118688  6395500 
6396000: system.mem_ctrls: Timing Read : 0 118688  6396000 
6396500: system.mem_ctrls: Timing Read : 0 118688  6396500 
6397000: system.mem_ctrls: Timing Read : 0 118688  6397000 
6397500: system.mem_ctrls: Timing Read : 0 118696  6397500 
6398000: system.mem_ctrls: Timing Read : 0 118696  6398000 
6398500: system.mem_ctrls: Timing Read : 0 118696  6398500 
6399000: system.mem_ctrls: Timing Read : 0 118704  6399000 
6399500: system.mem_ctrls: Timing Read : 0 118704  6399500 
6399500: system.mem_ctrls: Timing Read : 0 786432  6399500 
6400000: system.mem_ctrls: Timing Read : 0 118712  6400000 
6400500: system.mem_ctrls: Timing Read : 0 118712  6400500 
6401000: system.mem_ctrls: Timing Read : 0 118712  6401000 
6401500: system.mem_ctrls: Timing Read : 0 118720  6401500 
6402000: system.mem_ctrls: Timing Read : 0 118720  6402000 
6403500: system.mem_ctrls: Timing Read : 0 119152  6403500 
6404000: system.mem_ctrls: Timing Read : 0 119152  6404000 
6405000: system.mem_ctrls: Timing Read : 0 119152  6405000 
6406500: system.mem_ctrls: Timing Read : 0 119160  6406500 
6407000: system.mem_ctrls: Timing Read : 0 119160  6407000 
6407500: system.mem_ctrls: Timing Read : 0 119168  6407500 
6407500: system.mem_ctrls: Timing Read : 0 786436  6407500 
6408000: system.mem_ctrls: Timing Read : 0 119168  6408000 
6408500: system.mem_ctrls: Timing Read : 0 119168  6408500 
6409000: system.mem_ctrls: Timing Read : 0 119176  6409000 
6410500: system.mem_ctrls: Timing Read : 0 119176  6410500 
6411000: system.mem_ctrls: Timing Read : 0 119176  6411000 
6412000: system.mem_ctrls: Timing Read : 0 119176  6412000 
6412500: system.mem_ctrls: Timing Read : 0 119184  6412500 
6414000: system.mem_ctrls: Timing Read : 0 119184  6414000 
6414500: system.mem_ctrls: Timing Read : 0 119184  6414500 
6415000: system.mem_ctrls: Timing Read : 0 119192  6415000 
6415000: system.mem_ctrls: Timing Read : 0 786440  6415000 
6415500: system.mem_ctrls: Timing Read : 0 119192  6415500 
6416000: system.mem_ctrls: Timing Read : 0 119192  6416000 
6416500: system.mem_ctrls: Timing Read : 0 119200  6416500 
6418000: system.mem_ctrls: Timing Read : 0 119200  6418000 
6419000: system.mem_ctrls: Timing Read : 0 119200  6419000 
6420500: system.mem_ctrls: Timing Read : 0 119200  6420500 
6421000: system.mem_ctrls: Timing Read : 0 119208  6421000 
6421000: system.mem_ctrls: Timing Read : 0 786444  6421000 
6421500: system.mem_ctrls: Timing Read : 0 119208  6421500 
6422000: system.mem_ctrls: Timing Read : 0 119208  6422000 
6422500: system.mem_ctrls: Timing Read : 0 119216  6422500 
6424000: system.mem_ctrls: Timing Read : 0 119216  6424000 
6424500: system.mem_ctrls: Timing Read : 0 119224  6424500 
6424500: system.mem_ctrls: Timing Read : 0 784384  6424500 
6425000: system.mem_ctrls: Timing Read : 0 119224  6425000 
6425000: system.mem_ctrls: Timing Read : 0 817416  6425000 
6425500: system.mem_ctrls: Timing Read : 0 119224  6425500 
6426000: system.mem_ctrls: Timing Read : 0 119232  6426000 
6427000: system.mem_ctrls: Timing Read : 0 119232  6427000 
6427000: system.mem_ctrls: Timing Read : 0 786472  6427000 
6428000: system.mem_ctrls: Timing Read : 0 119240  6428000 
6429500: system.mem_ctrls: Timing Read : 0 119240  6429500 
6430000: system.mem_ctrls: Timing Read : 0 119248  6430000 
6430500: system.mem_ctrls: Timing Read : 0 119248  6430500 
6431000: system.mem_ctrls: Timing Read : 0 119248  6431000 
6431500: system.mem_ctrls: Timing Read : 0 119256  6431500 
6433000: system.mem_ctrls: Timing Read : 0 119856  6433000 
6433500: system.mem_ctrls: Timing Read : 0 119864  6433500 
6434500: system.mem_ctrls: Timing Read : 0 119864  6434500 
6435000: system.mem_ctrls: Timing Read : 0 119872  6435000 
6435500: system.mem_ctrls: Timing Read : 0 119872  6435500 
6436000: system.mem_ctrls: Timing Read : 0 119872  6436000 
6436500: system.mem_ctrls: Timing Read : 0 119880  6436500 
6436500: system.mem_ctrls: Timing Read : 0 801392  6436500 
6437000: system.mem_ctrls: Timing Read : 0 119880  6437000 
6437500: system.mem_ctrls: Timing Read : 0 119880  6437500 
6438000: system.mem_ctrls: Timing Read : 0 119888  6438000 
6438000: system.mem_ctrls: Timing Writ : 1 784384  6438000 
6438500: system.mem_ctrls: Timing Read : 0 119888  6438500 
6439500: system.mem_ctrls: Timing Read : 0 119888  6439500 
6440500: system.mem_ctrls: Timing Read : 0 119896  6440500 
6441500: system.mem_ctrls: Timing Read : 0 119896  6441500 
6442500: system.mem_ctrls: Timing Read : 0 119896  6442500 
6443000: system.mem_ctrls: Timing Read : 0 119904  6443000 
6443500: system.mem_ctrls: Timing Read : 0 119904  6443500 
6444000: system.mem_ctrls: Timing Read : 0 119904  6444000 
6444500: system.mem_ctrls: Timing Read : 0 119912  6444500 
6445500: system.mem_ctrls: Timing Read : 0 119912  6445500 
6445500: system.mem_ctrls: Timing Writ : 1 817416  6445500 
6446000: system.mem_ctrls: Timing Read : 0 119912  6446000 
6446500: system.mem_ctrls: Timing Read : 0 119920  6446500 
6446500: system.mem_ctrls: Timing Writ : 1 817576  6446500 
6447000: system.mem_ctrls: Timing Read : 0 119920  6447000 
6447500: system.mem_ctrls: Timing Read : 0 793812  6447500 
6448000: system.mem_ctrls: Timing Read : 0 119928  6448000 
6448500: system.mem_ctrls: Timing Read : 0 119928  6448500 
6450000: system.mem_ctrls: Timing Read : 0 117600  6450000 
6450500: system.mem_ctrls: Timing Read : 0 117608  6450500 
6451500: system.mem_ctrls: Timing Read : 0 117608  6451500 
6452000: system.mem_ctrls: Timing Read : 0 117608  6452000 
6452000: system.mem_ctrls: Timing Read : 0 801496  6452000 
6453500: system.mem_ctrls: Timing Read : 0 117608  6453500 
6453500: system.mem_ctrls: Timing Read : 0 801504  6453500 
6455000: system.mem_ctrls: Timing Read : 0 117608  6455000 
6455000: system.mem_ctrls: Timing Read : 0 801512  6455000 
6456500: system.mem_ctrls: Timing Read : 0 117616  6456500 
6456500: system.mem_ctrls: Timing Read : 0 801520  6456500 
6458000: system.mem_ctrls: Timing Read : 0 117616  6458000 
6458000: system.mem_ctrls: Timing Read : 0 801528  6458000 
6459500: system.mem_ctrls: Timing Read : 0 117616  6459500 
6459500: system.mem_ctrls: Timing Read : 0 801536  6459500 
6461000: system.mem_ctrls: Timing Read : 0 117616  6461000 
6461000: system.mem_ctrls: Timing Read : 0 801544  6461000 
6462500: system.mem_ctrls: Timing Read : 0 126384  6462500 
6463000: system.mem_ctrls: Timing Read : 0 126384  6463000 
6463500: system.mem_ctrls: Timing Read : 0 126392  6463500 
6465000: system.mem_ctrls: Timing Read : 0 126392  6465000 
6465500: system.mem_ctrls: Timing Read : 0 126400  6465500 
6465500: system.mem_ctrls: Timing Read : 0 817416  6465500 
6466000: system.mem_ctrls: Timing Read : 0 126400  6466000 
6467000: system.mem_ctrls: Timing Read : 0 126400  6467000 
6468500: system.mem_ctrls: Timing Read : 0 126400  6468500 
6469500: system.mem_ctrls: Timing Read : 0 126408  6469500 
6471000: system.mem_ctrls: Timing Read : 0 126432  6471000 
6471000: system.mem_ctrls: Timing Read : 0 801552  6471000 
6472500: system.mem_ctrls: Timing Read : 0 126432  6472500 
6473000: system.mem_ctrls: Timing Read : 0 126440  6473000 
6473000: system.mem_ctrls: Timing Read : 0 801560  6473000 
6474500: system.mem_ctrls: Timing Read : 0 126440  6474500 
6474500: system.mem_ctrls: Timing Read : 0 801568  6474500 
6476000: system.mem_ctrls: Timing Read : 0 126440  6476000 
6476000: system.mem_ctrls: Timing Read : 0 801576  6476000 
6477500: system.mem_ctrls: Timing Read : 0 498488  6477500 
6477500: system.mem_ctrls: Timing Read : 0 801728  6477500 
6478000: system.mem_ctrls: Timing Read : 0 498488  6478000 
6478500: system.mem_ctrls: Timing Read : 0 498496  6478500 
6478500: system.mem_ctrls: Timing Read : 0 801720  6478500 
6479000: system.mem_ctrls: Timing Read : 0 498496  6479000 
6479500: system.mem_ctrls: Timing Read : 0 498504  6479500 
6480000: system.mem_ctrls: Timing Read : 0 498504  6480000 
6480500: system.mem_ctrls: Timing Read : 0 498504  6480500 
6481000: system.mem_ctrls: Timing Read : 0 498504  6481000 
6481500: system.mem_ctrls: Timing Read : 0 498512  6481500 
6483000: system.mem_ctrls: Timing Read : 0 498512  6483000 
6483500: system.mem_ctrls: Timing Read : 0 498520  6483500 
6484000: system.mem_ctrls: Timing Read : 0 498520  6484000 
6484500: system.mem_ctrls: Timing Read : 0 498520  6484500 
6485000: system.mem_ctrls: Timing Read : 0 498528  6485000 
6485000: system.mem_ctrls: Timing Writ : 1 801704  6485000 
6485500: system.mem_ctrls: Timing Read : 0 498528  6485500 
6486000: system.mem_ctrls: Timing Read : 0 498528  6486000 
6486500: system.mem_ctrls: Timing Read : 0 498536  6486500 
6487000: system.mem_ctrls: Timing Read : 0 498536  6487000 
6487500: system.mem_ctrls: Timing Read : 0 498536  6487500 
6487500: system.mem_ctrls: Timing Writ : 1 817424  6487500 
6488000: system.mem_ctrls: Timing Read : 0 498536  6488000 
6488500: system.mem_ctrls: Timing Read : 0 498544  6488500 
6489000: system.mem_ctrls: Timing Read : 0 498544  6489000 
6489000: system.mem_ctrls: Timing Writ : 1 817440  6489000 
6489500: system.mem_ctrls: Timing Read : 0 498544  6489500 
6490000: system.mem_ctrls: Timing Read : 0 498552  6490000 
6490000: system.mem_ctrls: Timing Writ : 1 801720  6490000 
6490500: system.mem_ctrls: Timing Read : 0 498552  6490500 
6490500: system.mem_ctrls: Timing Writ : 1 801696  6490500 
6491000: system.mem_ctrls: Timing Read : 0 498552  6491000 
6491500: system.mem_ctrls: Timing Read : 0 498560  6491500 
6492500: system.mem_ctrls: Timing Read : 0 498560  6492500 
6494000: system.mem_ctrls: Timing Read : 0 498560  6494000 
6494500: system.mem_ctrls: Timing Read : 0 498568  6494500 
6494500: system.mem_ctrls: Timing Read : 0 801616  6494500 
6495000: system.mem_ctrls: Timing Read : 0 498568  6495000 
6495500: system.mem_ctrls: Timing Read : 0 498568  6495500 
6496000: system.mem_ctrls: Timing Read : 0 498576  6496000 
6496000: system.mem_ctrls: Timing Read : 0 801720  6496000 
6497000: system.mem_ctrls: Timing Read : 0 498576  6497000 
6497500: system.mem_ctrls: Timing Read : 0 498584  6497500 
6497500: system.mem_ctrls: Timing Writ : 1 801656  6497500 
6498000: system.mem_ctrls: Timing Read : 0 498584  6498000 
6498000: system.mem_ctrls: Timing Writ : 1 801728  6498000 
6498500: system.mem_ctrls: Timing Read : 0 498584  6498500 
6499000: system.mem_ctrls: Timing Read : 0 498592  6499000 
6499500: system.mem_ctrls: Timing Read : 0 498592  6499500 
6499500: system.mem_ctrls: Timing Writ : 1 801736  6499500 
6500000: system.mem_ctrls: Timing Read : 0 498600  6500000 
6500000: system.mem_ctrls: Timing Read : 0 801584  6500000 
6500500: system.mem_ctrls: Timing Read : 0 498600  6500500 
6501000: system.mem_ctrls: Timing Read : 0 498608  6501000 
6501000: system.mem_ctrls: Timing Writ : 1 801664  6501000 
6501500: system.mem_ctrls: Timing Read : 0 498608  6501500 
6502000: system.mem_ctrls: Timing Read : 0 498608  6502000 
6502500: system.mem_ctrls: Timing Read : 0 498616  6502500 
6503000: system.mem_ctrls: Timing Read : 0 498624  6503000 
6503000: system.mem_ctrls: Timing Read : 0 801744  6503000 
6503500: system.mem_ctrls: Timing Read : 0 498624  6503500 
6503500: system.mem_ctrls: Timing Read : 0 801736  6503500 
6504000: system.mem_ctrls: Timing Read : 0 498632  6504000 
6505000: system.mem_ctrls: Timing Read : 0 498632  6505000 
6505500: system.mem_ctrls: Timing Read : 0 498640  6505500 
6506500: system.mem_ctrls: Timing Writ : 1 801576  6506500 
6508000: system.mem_ctrls: Timing Read : 0 4432  6508000 
6508500: system.mem_ctrls: Timing Read : 0 4432  6508500 
6509000: system.mem_ctrls: Timing Read : 0 4440  6509000 
6509500: system.mem_ctrls: Timing Read : 0 782512  6509500 
6510500: system.mem_ctrls: Timing Read : 0 178512  6510500 
6511000: system.mem_ctrls: Timing Read : 0 178512  6511000 
6511500: system.mem_ctrls: Timing Read : 0 178512  6511500 
6512000: system.mem_ctrls: Timing Read : 0 178520  6512000 
6512500: system.mem_ctrls: Timing Read : 0 178520  6512500 
6514000: system.mem_ctrls: Timing Read : 0 178544  6514000 
6514500: system.mem_ctrls: Timing Read : 0 178552  6514500 
6515500: system.mem_ctrls: Timing Read : 0 178552  6515500 
6516000: system.mem_ctrls: Timing Read : 0 178560  6516000 
6517000: system.mem_ctrls: Timing Read : 0 178560  6517000 
6518500: system.mem_ctrls: Timing Read : 0 178560  6518500 
6518500: system.mem_ctrls: Timing Read : 0 618588  6518500 
6519500: system.mem_ctrls: Timing Read : 0 178568  6519500 
6520000: system.mem_ctrls: Timing Read : 0 178568  6520000 
6520500: system.mem_ctrls: Timing Read : 0 178568  6520500 
6521000: system.mem_ctrls: Timing Read : 0 178576  6521000 
6521500: system.mem_ctrls: Timing Read : 0 178576  6521500 
6522000: system.mem_ctrls: Timing Read : 0 186768  6522000 
6522000: system.mem_ctrls: Timing Read : 0 697402  6522000 
6522500: system.mem_ctrls: Timing Read : 0 186768  6522500 
6522500: system.mem_ctrls: Timing Read : 0 697403  6522500 
6523000: system.mem_ctrls: Timing Read : 0 186776  6523000 
6523000: system.mem_ctrls: Timing Writ : 1 817552  6523000 
6523500: system.mem_ctrls: Timing Read : 0 186776  6523500 
6523500: system.mem_ctrls: Timing Writ : 1 817553  6523500 
6524000: system.mem_ctrls: Timing Read : 0 186784  6524000 
6524000: system.mem_ctrls: Timing Read : 0 801576  6524000 
6525500: system.mem_ctrls: Timing Read : 0 498640  6525500 
6525500: system.mem_ctrls: Timing Read : 0 801728  6525500 
6526000: system.mem_ctrls: Timing Read : 0 498640  6526000 
6526500: system.mem_ctrls: Timing Read : 0 498648  6526500 
6527000: system.mem_ctrls: Timing Writ : 1 817555  6527000 
6527500: system.mem_ctrls: Timing Read : 0 498648  6527500 
6528500: system.mem_ctrls: Timing Read : 0 498648  6528500 
6529000: system.mem_ctrls: Timing Read : 0 498656  6529000 
6530500: system.mem_ctrls: Timing Read : 0 498664  6530500 
6531000: system.mem_ctrls: Timing Read : 0 498672  6531000 
6531500: system.mem_ctrls: Timing Read : 0 498672  6531500 
6532000: system.mem_ctrls: Timing Read : 0 498672  6532000 
6532500: system.mem_ctrls: Timing Read : 0 498672  6532500 
6533000: system.mem_ctrls: Timing Read : 0 498680  6533000 
6533500: system.mem_ctrls: Timing Read : 0 498680  6533500 
6535000: system.mem_ctrls: Timing Read : 0 498680  6535000 
6535500: system.mem_ctrls: Timing Read : 0 498688  6535500 
6536000: system.mem_ctrls: Timing Read : 0 498688  6536000 
6536500: system.mem_ctrls: Timing Read : 0 498696  6536500 
6536500: system.mem_ctrls: Timing Read : 0 801608  6536500 
6537000: system.mem_ctrls: Timing Read : 0 498696  6537000 
6537000: system.mem_ctrls: Timing Read : 0 801600  6537000 
6537500: system.mem_ctrls: Timing Read : 0 498696  6537500 
6538000: system.mem_ctrls: Timing Read : 0 498704  6538000 
6539000: system.mem_ctrls: Timing Writ : 1 801576  6539000 
6540500: system.mem_ctrls: Timing Read : 0 4432  6540500 
6541000: system.mem_ctrls: Timing Read : 0 4432  6541000 
6541500: system.mem_ctrls: Timing Read : 0 4440  6541500 
6542000: system.mem_ctrls: Timing Read : 0 782512  6542000 
6543000: system.mem_ctrls: Timing Read : 0 178512  6543000 
6543500: system.mem_ctrls: Timing Read : 0 178512  6543500 
6544000: system.mem_ctrls: Timing Read : 0 178512  6544000 
6544500: system.mem_ctrls: Timing Read : 0 178520  6544500 
6545000: system.mem_ctrls: Timing Read : 0 178520  6545000 
6546500: system.mem_ctrls: Timing Read : 0 178544  6546500 
6547000: system.mem_ctrls: Timing Read : 0 178552  6547000 
6548000: system.mem_ctrls: Timing Read : 0 178552  6548000 
6548500: system.mem_ctrls: Timing Read : 0 178560  6548500 
6549500: system.mem_ctrls: Timing Read : 0 178560  6549500 
6551000: system.mem_ctrls: Timing Read : 0 178560  6551000 
6551000: system.mem_ctrls: Timing Read : 0 618576  6551000 
6552000: system.mem_ctrls: Timing Read : 0 178568  6552000 
6552500: system.mem_ctrls: Timing Read : 0 178568  6552500 
6553000: system.mem_ctrls: Timing Read : 0 178568  6553000 
6553500: system.mem_ctrls: Timing Read : 0 178576  6553500 
6554000: system.mem_ctrls: Timing Read : 0 178576  6554000 
6554500: system.mem_ctrls: Timing Read : 0 185352  6554500 
6554500: system.mem_ctrls: Timing Read : 0 801576  6554500 
6556000: system.mem_ctrls: Timing Read : 0 498704  6556000 
6556500: system.mem_ctrls: Timing Writ : 1 817556  6556500 
6557000: system.mem_ctrls: Timing Read : 0 498704  6557000 
6557500: system.mem_ctrls: Timing Read : 0 498712  6557500 
6558000: system.mem_ctrls: Timing Read : 0 498712  6558000 
6559000: system.mem_ctrls: Timing Read : 0 498712  6559000 
6560500: system.mem_ctrls: Timing Read : 0 498712  6560500 
6561000: system.mem_ctrls: Timing Read : 0 498720  6561000 
6561000: system.mem_ctrls: Timing Read : 0 801752  6561000 
6561500: system.mem_ctrls: Timing Read : 0 498720  6561500 
6562000: system.mem_ctrls: Timing Read : 0 498720  6562000 
6562500: system.mem_ctrls: Timing Read : 0 498728  6562500 
6563500: system.mem_ctrls: Timing Writ : 1 801576  6563500 
6565000: system.mem_ctrls: Timing Read : 0 4432  6565000 
6565500: system.mem_ctrls: Timing Read : 0 4432  6565500 
6566000: system.mem_ctrls: Timing Read : 0 4440  6566000 
6566500: system.mem_ctrls: Timing Read : 0 782512  6566500 
6567500: system.mem_ctrls: Timing Read : 0 178512  6567500 
6568000: system.mem_ctrls: Timing Read : 0 178512  6568000 
6568500: system.mem_ctrls: Timing Read : 0 178512  6568500 
6569000: system.mem_ctrls: Timing Read : 0 178520  6569000 
6569500: system.mem_ctrls: Timing Read : 0 178520  6569500 
6571000: system.mem_ctrls: Timing Read : 0 178544  6571000 
6571500: system.mem_ctrls: Timing Read : 0 178552  6571500 
6572500: system.mem_ctrls: Timing Read : 0 178552  6572500 
6573000: system.mem_ctrls: Timing Read : 0 178560  6573000 
6574000: system.mem_ctrls: Timing Read : 0 178560  6574000 
6575500: system.mem_ctrls: Timing Read : 0 178560  6575500 
6575500: system.mem_ctrls: Timing Read : 0 618600  6575500 
6576500: system.mem_ctrls: Timing Read : 0 178568  6576500 
6577000: system.mem_ctrls: Timing Read : 0 178568  6577000 
6577500: system.mem_ctrls: Timing Read : 0 178568  6577500 
6578000: system.mem_ctrls: Timing Read : 0 178576  6578000 
6578500: system.mem_ctrls: Timing Read : 0 178576  6578500 
6579000: system.mem_ctrls: Timing Read : 0 188272  6579000 
6579000: system.mem_ctrls: Timing Read : 0 627033  6579000 
6579500: system.mem_ctrls: Timing Read : 0 188272  6579500 
6579500: system.mem_ctrls: Timing Read : 0 627035  6579500 
6580000: system.mem_ctrls: Timing Read : 0 188272  6580000 
6580500: system.mem_ctrls: Timing Read : 0 188280  6580500 
6580500: system.mem_ctrls: Timing Writ : 1 817557  6580500 
6581000: system.mem_ctrls: Timing Read : 0 188280  6581000 
6581000: system.mem_ctrls: Timing Writ : 1 817559  6581000 
6581500: system.mem_ctrls: Timing Read : 0 188280  6581500 
6581500: system.mem_ctrls: Timing Read : 0 801576  6581500 
6583000: system.mem_ctrls: Timing Read : 0 498728  6583000 
6583500: system.mem_ctrls: Timing Writ : 1 817563  6583500 
6584000: system.mem_ctrls: Timing Read : 0 498728  6584000 
6584500: system.mem_ctrls: Timing Read : 0 498736  6584500 
6585000: system.mem_ctrls: Timing Read : 0 498736  6585000 
6585500: system.mem_ctrls: Timing Read : 0 498736  6585500 
6587000: system.mem_ctrls: Timing Read : 0 498624  6587000 
6587000: system.mem_ctrls: Timing Read : 0 801744  6587000 
6587500: system.mem_ctrls: Timing Read : 0 498624  6587500 
6587500: system.mem_ctrls: Timing Read : 0 801736  6587500 
6588000: system.mem_ctrls: Timing Read : 0 498632  6588000 
6589000: system.mem_ctrls: Timing Read : 0 498632  6589000 
6589500: system.mem_ctrls: Timing Read : 0 498640  6589500 
6590500: system.mem_ctrls: Timing Writ : 1 801576  6590500 
6592000: system.mem_ctrls: Timing Read : 0 4432  6592000 
6592500: system.mem_ctrls: Timing Read : 0 4432  6592500 
6593000: system.mem_ctrls: Timing Read : 0 4440  6593000 
6593500: system.mem_ctrls: Timing Read : 0 782512  6593500 
6594500: system.mem_ctrls: Timing Read : 0 178512  6594500 
6595000: system.mem_ctrls: Timing Read : 0 178512  6595000 
6595500: system.mem_ctrls: Timing Read : 0 178512  6595500 
6596000: system.mem_ctrls: Timing Read : 0 178520  6596000 
6596500: system.mem_ctrls: Timing Read : 0 178520  6596500 
6598000: system.mem_ctrls: Timing Read : 0 178544  6598000 
6598500: system.mem_ctrls: Timing Read : 0 178552  6598500 
6599500: system.mem_ctrls: Timing Read : 0 178552  6599500 
6600000: system.mem_ctrls: Timing Read : 0 178560  6600000 
6601000: system.mem_ctrls: Timing Read : 0 178560  6601000 
6602500: system.mem_ctrls: Timing Read : 0 178560  6602500 
6602500: system.mem_ctrls: Timing Read : 0 618588  6602500 
6603500: system.mem_ctrls: Timing Read : 0 178568  6603500 
6604000: system.mem_ctrls: Timing Read : 0 178568  6604000 
6604500: system.mem_ctrls: Timing Read : 0 178568  6604500 
6605000: system.mem_ctrls: Timing Read : 0 178576  6605000 
6605500: system.mem_ctrls: Timing Read : 0 178576  6605500 
6606000: system.mem_ctrls: Timing Read : 0 186768  6606000 
6606000: system.mem_ctrls: Timing Read : 0 697402  6606000 
6606500: system.mem_ctrls: Timing Read : 0 186768  6606500 
6606500: system.mem_ctrls: Timing Read : 0 697403  6606500 
6607000: system.mem_ctrls: Timing Read : 0 186776  6607000 
6607000: system.mem_ctrls: Timing Writ : 1 817564  6607000 
6607500: system.mem_ctrls: Timing Read : 0 186776  6607500 
6607500: system.mem_ctrls: Timing Writ : 1 817565  6607500 
6608000: system.mem_ctrls: Timing Read : 0 186784  6608000 
6608000: system.mem_ctrls: Timing Read : 0 801576  6608000 
6609500: system.mem_ctrls: Timing Read : 0 498640  6609500 
6609500: system.mem_ctrls: Timing Read : 0 801728  6609500 
6610000: system.mem_ctrls: Timing Read : 0 498640  6610000 
6610500: system.mem_ctrls: Timing Read : 0 498648  6610500 
6611000: system.mem_ctrls: Timing Writ : 1 817567  6611000 
6611500: system.mem_ctrls: Timing Read : 0 498648  6611500 
6612500: system.mem_ctrls: Timing Read : 0 498648  6612500 
6613000: system.mem_ctrls: Timing Read : 0 498656  6613000 
6614500: system.mem_ctrls: Timing Read : 0 498664  6614500 
6615000: system.mem_ctrls: Timing Read : 0 498672  6615000 
6615500: system.mem_ctrls: Timing Read : 0 498672  6615500 
6616000: system.mem_ctrls: Timing Read : 0 498672  6616000 
6616500: system.mem_ctrls: Timing Read : 0 498672  6616500 
6617000: system.mem_ctrls: Timing Read : 0 498680  6617000 
6617500: system.mem_ctrls: Timing Read : 0 498680  6617500 
6619000: system.mem_ctrls: Timing Read : 0 498664  6619000 
6620000: system.mem_ctrls: Timing Read : 0 498664  6620000 
6621500: system.mem_ctrls: Timing Read : 0 498712  6621500 
6622000: system.mem_ctrls: Timing Read : 0 498720  6622000 
6622000: system.mem_ctrls: Timing Read : 0 801752  6622000 
6622500: system.mem_ctrls: Timing Read : 0 498720  6622500 
6623000: system.mem_ctrls: Timing Read : 0 498720  6623000 
6623500: system.mem_ctrls: Timing Read : 0 498728  6623500 
6624500: system.mem_ctrls: Timing Writ : 1 801576  6624500 
6626000: system.mem_ctrls: Timing Read : 0 4432  6626000 
6626500: system.mem_ctrls: Timing Read : 0 4432  6626500 
6627000: system.mem_ctrls: Timing Read : 0 4440  6627000 
6627500: system.mem_ctrls: Timing Read : 0 782512  6627500 
6628500: system.mem_ctrls: Timing Read : 0 178512  6628500 
6629000: system.mem_ctrls: Timing Read : 0 178512  6629000 
6629500: system.mem_ctrls: Timing Read : 0 178512  6629500 
6630000: system.mem_ctrls: Timing Read : 0 178520  6630000 
6630500: system.mem_ctrls: Timing Read : 0 178520  6630500 
6632000: system.mem_ctrls: Timing Read : 0 178544  6632000 
6632500: system.mem_ctrls: Timing Read : 0 178552  6632500 
6633500: system.mem_ctrls: Timing Read : 0 178552  6633500 
6634000: system.mem_ctrls: Timing Read : 0 178560  6634000 
6635000: system.mem_ctrls: Timing Read : 0 178560  6635000 
6636500: system.mem_ctrls: Timing Read : 0 178560  6636500 
6636500: system.mem_ctrls: Timing Read : 0 618600  6636500 
6637500: system.mem_ctrls: Timing Read : 0 178568  6637500 
6638000: system.mem_ctrls: Timing Read : 0 178568  6638000 
6638500: system.mem_ctrls: Timing Read : 0 178568  6638500 
6639000: system.mem_ctrls: Timing Read : 0 178576  6639000 
6639500: system.mem_ctrls: Timing Read : 0 178576  6639500 
6640000: system.mem_ctrls: Timing Read : 0 188272  6640000 
6640000: system.mem_ctrls: Timing Read : 0 627033  6640000 
6640500: system.mem_ctrls: Timing Read : 0 188272  6640500 
6640500: system.mem_ctrls: Timing Read : 0 627035  6640500 
6641000: system.mem_ctrls: Timing Read : 0 188272  6641000 
6641500: system.mem_ctrls: Timing Read : 0 188280  6641500 
6641500: system.mem_ctrls: Timing Writ : 1 817568  6641500 
6642000: system.mem_ctrls: Timing Read : 0 188280  6642000 
6642000: system.mem_ctrls: Timing Writ : 1 817570  6642000 
6642500: system.mem_ctrls: Timing Read : 0 188280  6642500 
6642500: system.mem_ctrls: Timing Read : 0 801576  6642500 
6644000: system.mem_ctrls: Timing Read : 0 498728  6644000 
6644500: system.mem_ctrls: Timing Writ : 1 817574  6644500 
6645000: system.mem_ctrls: Timing Read : 0 498728  6645000 
6645500: system.mem_ctrls: Timing Read : 0 498736  6645500 
6646000: system.mem_ctrls: Timing Read : 0 498736  6646000 
6646500: system.mem_ctrls: Timing Read : 0 498736  6646500 
6648000: system.mem_ctrls: Timing Read : 0 498736  6648000 
6648500: system.mem_ctrls: Timing Read : 0 498744  6648500 
6648500: system.mem_ctrls: Timing Read : 0 801664  6648500 
6649000: system.mem_ctrls: Timing Read : 0 498744  6649000 
6649500: system.mem_ctrls: Timing Read : 0 498752  6649500 
6649500: system.mem_ctrls: Timing Read : 0 801656  6649500 
6650000: system.mem_ctrls: Timing Read : 0 498752  6650000 
6650500: system.mem_ctrls: Timing Read : 0 498760  6650500 
6650500: system.mem_ctrls: Timing Read : 0 801696  6650500 
6651000: system.mem_ctrls: Timing Read : 0 498760  6651000 
6651500: system.mem_ctrls: Timing Read : 0 498760  6651500 
6652000: system.mem_ctrls: Timing Read : 0 498768  6652000 
6652500: system.mem_ctrls: Timing Read : 0 498768  6652500 
6653500: system.mem_ctrls: Timing Read : 0 498768  6653500 
6654000: system.mem_ctrls: Timing Read : 0 498776  6654000 
6654500: system.mem_ctrls: Timing Read : 0 498776  6654500 
6655000: system.mem_ctrls: Timing Read : 0 498784  6655000 
6655500: system.mem_ctrls: Timing Writ : 1 817432  6655500 
6656000: system.mem_ctrls: Timing Read : 0 498784  6656000 
6656500: system.mem_ctrls: Timing Read : 0 498784  6656500 
6657000: system.mem_ctrls: Timing Read : 0 498792  6657000 
6658500: system.mem_ctrls: Timing Read : 0 498768  6658500 
6659000: system.mem_ctrls: Timing Read : 0 498768  6659000 
6660000: system.mem_ctrls: Timing Read : 0 498768  6660000 
6660500: system.mem_ctrls: Timing Read : 0 498776  6660500 
6661000: system.mem_ctrls: Timing Read : 0 498776  6661000 
6661500: system.mem_ctrls: Timing Read : 0 498784  6661500 
6662000: system.mem_ctrls: Timing Writ : 1 817448  6662000 
6662500: system.mem_ctrls: Timing Read : 0 498784  6662500 
6663000: system.mem_ctrls: Timing Read : 0 498784  6663000 
6663500: system.mem_ctrls: Timing Read : 0 498792  6663500 
6665000: system.mem_ctrls: Timing Read : 0 498768  6665000 
6665500: system.mem_ctrls: Timing Read : 0 498768  6665500 
6666500: system.mem_ctrls: Timing Read : 0 498768  6666500 
6667000: system.mem_ctrls: Timing Read : 0 498776  6667000 
6667500: system.mem_ctrls: Timing Read : 0 498776  6667500 
6668000: system.mem_ctrls: Timing Read : 0 498784  6668000 
6668500: system.mem_ctrls: Timing Writ : 1 817464  6668500 
6669000: system.mem_ctrls: Timing Read : 0 498784  6669000 
6669500: system.mem_ctrls: Timing Read : 0 498784  6669500 
6670000: system.mem_ctrls: Timing Read : 0 498792  6670000 
6671500: system.mem_ctrls: Timing Read : 0 498768  6671500 
6672000: system.mem_ctrls: Timing Read : 0 498768  6672000 
6673000: system.mem_ctrls: Timing Read : 0 498768  6673000 
6673500: system.mem_ctrls: Timing Read : 0 498776  6673500 
6674000: system.mem_ctrls: Timing Read : 0 498776  6674000 
6674500: system.mem_ctrls: Timing Read : 0 498784  6674500 
6675000: system.mem_ctrls: Timing Writ : 1 817480  6675000 
6675500: system.mem_ctrls: Timing Read : 0 498784  6675500 
6676000: system.mem_ctrls: Timing Read : 0 498784  6676000 
6676500: system.mem_ctrls: Timing Read : 0 498792  6676500 
6678000: system.mem_ctrls: Timing Read : 0 498768  6678000 
6678500: system.mem_ctrls: Timing Read : 0 498768  6678500 
6679500: system.mem_ctrls: Timing Read : 0 498768  6679500 
6680000: system.mem_ctrls: Timing Read : 0 498776  6680000 
6680500: system.mem_ctrls: Timing Read : 0 498776  6680500 
6681000: system.mem_ctrls: Timing Read : 0 498784  6681000 
6681500: system.mem_ctrls: Timing Writ : 1 817496  6681500 
6682000: system.mem_ctrls: Timing Read : 0 498784  6682000 
6682500: system.mem_ctrls: Timing Read : 0 498784  6682500 
6683000: system.mem_ctrls: Timing Read : 0 498792  6683000 
6684500: system.mem_ctrls: Timing Read : 0 498768  6684500 
6685000: system.mem_ctrls: Timing Read : 0 498768  6685000 
6686000: system.mem_ctrls: Timing Read : 0 498768  6686000 
6686500: system.mem_ctrls: Timing Read : 0 498776  6686500 
6687000: system.mem_ctrls: Timing Read : 0 498776  6687000 
6687500: system.mem_ctrls: Timing Read : 0 498784  6687500 
6688000: system.mem_ctrls: Timing Writ : 1 817512  6688000 
6688500: system.mem_ctrls: Timing Read : 0 498784  6688500 
6689000: system.mem_ctrls: Timing Read : 0 498784  6689000 
6689500: system.mem_ctrls: Timing Read : 0 498792  6689500 
6691000: system.mem_ctrls: Timing Read : 0 498768  6691000 
6691500: system.mem_ctrls: Timing Read : 0 498768  6691500 
6692500: system.mem_ctrls: Timing Read : 0 498768  6692500 
6693000: system.mem_ctrls: Timing Read : 0 498776  6693000 
6693500: system.mem_ctrls: Timing Read : 0 498776  6693500 
6694000: system.mem_ctrls: Timing Read : 0 498784  6694000 
6694500: system.mem_ctrls: Timing Writ : 1 817528  6694500 
6695000: system.mem_ctrls: Timing Read : 0 498784  6695000 
6695500: system.mem_ctrls: Timing Read : 0 498784  6695500 
6696000: system.mem_ctrls: Timing Read : 0 498792  6696000 
6697500: system.mem_ctrls: Timing Read : 0 498768  6697500 
6698000: system.mem_ctrls: Timing Read : 0 498768  6698000 
6699000: system.mem_ctrls: Timing Read : 0 498768  6699000 
6699500: system.mem_ctrls: Timing Read : 0 498776  6699500 
6700000: system.mem_ctrls: Timing Read : 0 498776  6700000 
6700500: system.mem_ctrls: Timing Read : 0 498784  6700500 
6701000: system.mem_ctrls: Timing Writ : 1 817544  6701000 
6701500: system.mem_ctrls: Timing Read : 0 498784  6701500 
6702000: system.mem_ctrls: Timing Read : 0 498784  6702000 
6702500: system.mem_ctrls: Timing Read : 0 498792  6702500 
6704000: system.mem_ctrls: Timing Read : 0 498792  6704000 
6704000: system.mem_ctrls: Timing Read : 0 801688  6704000 
6704500: system.mem_ctrls: Timing Read : 0 498800  6704500 
6705000: system.mem_ctrls: Timing Read : 0 498800  6705000 
6706500: system.mem_ctrls: Timing Read : 0 498800  6706500 
6707000: system.mem_ctrls: Timing Read : 0 498808  6707000 
6707000: system.mem_ctrls: Timing Read : 0 801672  6707000 
6708000: system.mem_ctrls: Timing Read : 0 498808  6708000 
6708500: system.mem_ctrls: Timing Read : 0 498816  6708500 
6709000: system.mem_ctrls: Timing Read : 0 498816  6709000 
6709500: system.mem_ctrls: Timing Read : 0 498816  6709500 
6710000: system.mem_ctrls: Timing Read : 0 498824  6710000 
6711000: system.mem_ctrls: Timing Read : 0 498824  6711000 
6711500: system.mem_ctrls: Timing Read : 0 498824  6711500 
6712000: system.mem_ctrls: Timing Read : 0 498832  6712000 
6712500: system.mem_ctrls: Timing Read : 0 498832  6712500 
6713000: system.mem_ctrls: Timing Read : 0 498832  6713000 
6713500: system.mem_ctrls: Timing Read : 0 498832  6713500 
6714000: system.mem_ctrls: Timing Read : 0 498840  6714000 
6714500: system.mem_ctrls: Timing Read : 0 498840  6714500 
6715500: system.mem_ctrls: Timing Read : 0 498840  6715500 
6716000: system.mem_ctrls: Timing Read : 0 498848  6716000 
6717000: system.mem_ctrls: Timing Read : 0 498848  6717000 
6717500: system.mem_ctrls: Timing Read : 0 498848  6717500 
6719000: system.mem_ctrls: Timing Read : 0 498848  6719000 
6719500: system.mem_ctrls: Timing Read : 0 498856  6719500 
6719500: system.mem_ctrls: Timing Read : 0 817432  6719500 
6720000: system.mem_ctrls: Timing Read : 0 498856  6720000 
6720000: system.mem_ctrls: Timing Read : 0 801624  6720000 
6720500: system.mem_ctrls: Timing Read : 0 498856  6720500 
6721000: system.mem_ctrls: Timing Read : 0 498864  6721000 
6722000: system.mem_ctrls: Timing Read : 0 498864  6722000 
6723000: system.mem_ctrls: Timing Read : 0 498864  6723000 
6723500: system.mem_ctrls: Timing Read : 0 498872  6723500 
6724000: system.mem_ctrls: Timing Read : 0 498872  6724000 
6724000: system.mem_ctrls: Timing Writ : 1 817432  6724000 
6724500: system.mem_ctrls: Timing Read : 0 498872  6724500 
6725000: system.mem_ctrls: Timing Read : 0 498880  6725000 
6725500: system.mem_ctrls: Timing Read : 0 498880  6725500 
6727000: system.mem_ctrls: Timing Read : 0 498848  6727000 
6727500: system.mem_ctrls: Timing Read : 0 498856  6727500 
6727500: system.mem_ctrls: Timing Read : 0 817448  6727500 
6728000: system.mem_ctrls: Timing Read : 0 498856  6728000 
6728000: system.mem_ctrls: Timing Read : 0 801624  6728000 
6728500: system.mem_ctrls: Timing Read : 0 498856  6728500 
6729000: system.mem_ctrls: Timing Read : 0 498864  6729000 
6730000: system.mem_ctrls: Timing Read : 0 498864  6730000 
6731000: system.mem_ctrls: Timing Read : 0 498864  6731000 
6731500: system.mem_ctrls: Timing Read : 0 498872  6731500 
6732000: system.mem_ctrls: Timing Read : 0 498872  6732000 
6732000: system.mem_ctrls: Timing Writ : 1 817448  6732000 
6732500: system.mem_ctrls: Timing Read : 0 498872  6732500 
6733000: system.mem_ctrls: Timing Read : 0 498880  6733000 
6733500: system.mem_ctrls: Timing Read : 0 498880  6733500 
6735000: system.mem_ctrls: Timing Read : 0 498848  6735000 
6735500: system.mem_ctrls: Timing Read : 0 498856  6735500 
6735500: system.mem_ctrls: Timing Read : 0 817464  6735500 
6736000: system.mem_ctrls: Timing Read : 0 498856  6736000 
6736000: system.mem_ctrls: Timing Read : 0 801624  6736000 
6736500: system.mem_ctrls: Timing Read : 0 498856  6736500 
6737000: system.mem_ctrls: Timing Read : 0 498864  6737000 
6738000: system.mem_ctrls: Timing Read : 0 498864  6738000 
6739000: system.mem_ctrls: Timing Read : 0 498864  6739000 
6739500: system.mem_ctrls: Timing Read : 0 498872  6739500 
6740000: system.mem_ctrls: Timing Read : 0 498872  6740000 
6740000: system.mem_ctrls: Timing Writ : 1 817464  6740000 
6740500: system.mem_ctrls: Timing Read : 0 498872  6740500 
6741000: system.mem_ctrls: Timing Read : 0 498880  6741000 
6741500: system.mem_ctrls: Timing Read : 0 498880  6741500 
6743000: system.mem_ctrls: Timing Read : 0 498848  6743000 
6743500: system.mem_ctrls: Timing Read : 0 498856  6743500 
6743500: system.mem_ctrls: Timing Read : 0 817480  6743500 
6744000: system.mem_ctrls: Timing Read : 0 498856  6744000 
6744000: system.mem_ctrls: Timing Read : 0 801624  6744000 
6744500: system.mem_ctrls: Timing Read : 0 498856  6744500 
6745000: system.mem_ctrls: Timing Read : 0 498864  6745000 
6746000: system.mem_ctrls: Timing Read : 0 498864  6746000 
6747000: system.mem_ctrls: Timing Read : 0 498864  6747000 
6747500: system.mem_ctrls: Timing Read : 0 498872  6747500 
6748000: system.mem_ctrls: Timing Read : 0 498872  6748000 
6748000: system.mem_ctrls: Timing Writ : 1 817480  6748000 
6748500: system.mem_ctrls: Timing Read : 0 498872  6748500 
6749000: system.mem_ctrls: Timing Read : 0 498880  6749000 
6749500: system.mem_ctrls: Timing Read : 0 498880  6749500 
6751000: system.mem_ctrls: Timing Read : 0 498880  6751000 
6751500: system.mem_ctrls: Timing Read : 0 498880  6751500 
6752000: system.mem_ctrls: Timing Read : 0 498888  6752000 
6753500: system.mem_ctrls: Timing Read : 0 498840  6753500 
6754500: system.mem_ctrls: Timing Read : 0 498840  6754500 
6755000: system.mem_ctrls: Timing Read : 0 498848  6755000 
6756000: system.mem_ctrls: Timing Read : 0 498848  6756000 
6756500: system.mem_ctrls: Timing Read : 0 498848  6756500 
6758000: system.mem_ctrls: Timing Read : 0 498880  6758000 
6758500: system.mem_ctrls: Timing Read : 0 498880  6758500 
6759000: system.mem_ctrls: Timing Read : 0 498888  6759000 
6760500: system.mem_ctrls: Timing Read : 0 498840  6760500 
6761500: system.mem_ctrls: Timing Read : 0 498840  6761500 
6762000: system.mem_ctrls: Timing Read : 0 498848  6762000 
6763000: system.mem_ctrls: Timing Read : 0 498848  6763000 
6763500: system.mem_ctrls: Timing Read : 0 498848  6763500 
6765000: system.mem_ctrls: Timing Read : 0 498880  6765000 
6765500: system.mem_ctrls: Timing Read : 0 498880  6765500 
6766000: system.mem_ctrls: Timing Read : 0 498888  6766000 
6767500: system.mem_ctrls: Timing Read : 0 498840  6767500 
6768500: system.mem_ctrls: Timing Read : 0 498840  6768500 
6769000: system.mem_ctrls: Timing Read : 0 498848  6769000 
6770000: system.mem_ctrls: Timing Read : 0 498848  6770000 
6770500: system.mem_ctrls: Timing Read : 0 498848  6770500 
6772000: system.mem_ctrls: Timing Read : 0 498880  6772000 
6772500: system.mem_ctrls: Timing Read : 0 498880  6772500 
6773000: system.mem_ctrls: Timing Read : 0 498888  6773000 
6774500: system.mem_ctrls: Timing Read : 0 498888  6774500 
6775500: system.mem_ctrls: Timing Read : 0 498888  6775500 
6776000: system.mem_ctrls: Timing Read : 0 498896  6776000 
6777500: system.mem_ctrls: Timing Read : 0 498824  6777500 
6778500: system.mem_ctrls: Timing Read : 0 498824  6778500 
6779000: system.mem_ctrls: Timing Read : 0 498824  6779000 
6779500: system.mem_ctrls: Timing Read : 0 498832  6779500 
6780000: system.mem_ctrls: Timing Read : 0 498832  6780000 
6780500: system.mem_ctrls: Timing Read : 0 498832  6780500 
6781000: system.mem_ctrls: Timing Read : 0 498832  6781000 
6781500: system.mem_ctrls: Timing Read : 0 498840  6781500 
6782000: system.mem_ctrls: Timing Read : 0 498840  6782000 
6783000: system.mem_ctrls: Timing Read : 0 498840  6783000 
6783500: system.mem_ctrls: Timing Read : 0 498848  6783500 
6784500: system.mem_ctrls: Timing Read : 0 498848  6784500 
6785000: system.mem_ctrls: Timing Read : 0 498848  6785000 
6786500: system.mem_ctrls: Timing Read : 0 498848  6786500 
6787000: system.mem_ctrls: Timing Read : 0 498856  6787000 
6787000: system.mem_ctrls: Timing Read : 0 817432  6787000 
6787500: system.mem_ctrls: Timing Read : 0 498856  6787500 
6787500: system.mem_ctrls: Timing Read : 0 801608  6787500 
6788000: system.mem_ctrls: Timing Read : 0 498856  6788000 
6788500: system.mem_ctrls: Timing Read : 0 498864  6788500 
6789500: system.mem_ctrls: Timing Read : 0 498864  6789500 
6790500: system.mem_ctrls: Timing Read : 0 498864  6790500 
6791000: system.mem_ctrls: Timing Read : 0 498872  6791000 
6791500: system.mem_ctrls: Timing Read : 0 498872  6791500 
6791500: system.mem_ctrls: Timing Writ : 1 817432  6791500 
6792000: system.mem_ctrls: Timing Read : 0 498872  6792000 
6792500: system.mem_ctrls: Timing Read : 0 498880  6792500 
6793000: system.mem_ctrls: Timing Read : 0 498880  6793000 
6794500: system.mem_ctrls: Timing Read : 0 498848  6794500 
6795000: system.mem_ctrls: Timing Read : 0 498856  6795000 
6795000: system.mem_ctrls: Timing Read : 0 817448  6795000 
6795500: system.mem_ctrls: Timing Read : 0 498856  6795500 
6795500: system.mem_ctrls: Timing Read : 0 801608  6795500 
6796000: system.mem_ctrls: Timing Read : 0 498856  6796000 
6796500: system.mem_ctrls: Timing Read : 0 498864  6796500 
6797500: system.mem_ctrls: Timing Read : 0 498864  6797500 
6798500: system.mem_ctrls: Timing Read : 0 498864  6798500 
6799000: system.mem_ctrls: Timing Read : 0 498872  6799000 
6799500: system.mem_ctrls: Timing Read : 0 498872  6799500 
6799500: system.mem_ctrls: Timing Writ : 1 817448  6799500 
6800000: system.mem_ctrls: Timing Read : 0 498872  6800000 
6800500: system.mem_ctrls: Timing Read : 0 498880  6800500 
6801000: system.mem_ctrls: Timing Read : 0 498880  6801000 
6802500: system.mem_ctrls: Timing Read : 0 498880  6802500 
6803000: system.mem_ctrls: Timing Read : 0 498880  6803000 
6803500: system.mem_ctrls: Timing Read : 0 498888  6803500 
6805000: system.mem_ctrls: Timing Read : 0 498840  6805000 
6806000: system.mem_ctrls: Timing Read : 0 498840  6806000 
6806500: system.mem_ctrls: Timing Read : 0 498848  6806500 
6807500: system.mem_ctrls: Timing Read : 0 498848  6807500 
6808000: system.mem_ctrls: Timing Read : 0 498848  6808000 
6809500: system.mem_ctrls: Timing Read : 0 498880  6809500 
6810000: system.mem_ctrls: Timing Read : 0 498880  6810000 
6810500: system.mem_ctrls: Timing Read : 0 498888  6810500 
6812000: system.mem_ctrls: Timing Read : 0 498840  6812000 
6813000: system.mem_ctrls: Timing Read : 0 498840  6813000 
6813500: system.mem_ctrls: Timing Read : 0 498848  6813500 
6814500: system.mem_ctrls: Timing Read : 0 498848  6814500 
6815000: system.mem_ctrls: Timing Read : 0 498848  6815000 
6816500: system.mem_ctrls: Timing Read : 0 498848  6816500 
6817000: system.mem_ctrls: Timing Read : 0 498856  6817000 
6817000: system.mem_ctrls: Timing Read : 0 817496  6817000 
6817500: system.mem_ctrls: Timing Read : 0 498856  6817500 
6817500: system.mem_ctrls: Timing Read : 0 801608  6817500 
6818000: system.mem_ctrls: Timing Read : 0 498856  6818000 
6818500: system.mem_ctrls: Timing Read : 0 498864  6818500 
6819500: system.mem_ctrls: Timing Read : 0 498864  6819500 
6820500: system.mem_ctrls: Timing Read : 0 498864  6820500 
6821000: system.mem_ctrls: Timing Read : 0 498872  6821000 
6821500: system.mem_ctrls: Timing Read : 0 498872  6821500 
6821500: system.mem_ctrls: Timing Writ : 1 817496  6821500 
6822000: system.mem_ctrls: Timing Read : 0 498872  6822000 
6822500: system.mem_ctrls: Timing Read : 0 498880  6822500 
6823000: system.mem_ctrls: Timing Read : 0 498880  6823000 
6824500: system.mem_ctrls: Timing Read : 0 498848  6824500 
6825000: system.mem_ctrls: Timing Read : 0 498856  6825000 
6825000: system.mem_ctrls: Timing Read : 0 817512  6825000 
6825500: system.mem_ctrls: Timing Read : 0 498856  6825500 
6825500: system.mem_ctrls: Timing Read : 0 801608  6825500 
6826000: system.mem_ctrls: Timing Read : 0 498856  6826000 
6826500: system.mem_ctrls: Timing Read : 0 498864  6826500 
6827500: system.mem_ctrls: Timing Read : 0 498864  6827500 
6828500: system.mem_ctrls: Timing Read : 0 498864  6828500 
6829000: system.mem_ctrls: Timing Read : 0 498872  6829000 
6829500: system.mem_ctrls: Timing Read : 0 498872  6829500 
6829500: system.mem_ctrls: Timing Writ : 1 817512  6829500 
6830000: system.mem_ctrls: Timing Read : 0 498872  6830000 
6830500: system.mem_ctrls: Timing Read : 0 498880  6830500 
6831000: system.mem_ctrls: Timing Read : 0 498880  6831000 
6832500: system.mem_ctrls: Timing Read : 0 498880  6832500 
6833000: system.mem_ctrls: Timing Read : 0 498880  6833000 
6833500: system.mem_ctrls: Timing Read : 0 498888  6833500 
6835000: system.mem_ctrls: Timing Read : 0 498840  6835000 
6836000: system.mem_ctrls: Timing Read : 0 498840  6836000 
6836500: system.mem_ctrls: Timing Read : 0 498848  6836500 
6837500: system.mem_ctrls: Timing Read : 0 498848  6837500 
6838000: system.mem_ctrls: Timing Read : 0 498848  6838000 
6839500: system.mem_ctrls: Timing Read : 0 498880  6839500 
6840000: system.mem_ctrls: Timing Read : 0 498880  6840000 
6840500: system.mem_ctrls: Timing Read : 0 498888  6840500 
6842000: system.mem_ctrls: Timing Read : 0 498888  6842000 
6843000: system.mem_ctrls: Timing Read : 0 498888  6843000 
6843500: system.mem_ctrls: Timing Read : 0 498896  6843500 
6845000: system.mem_ctrls: Timing Read : 0 498824  6845000 
6846000: system.mem_ctrls: Timing Read : 0 498824  6846000 
6846500: system.mem_ctrls: Timing Read : 0 498824  6846500 
6847000: system.mem_ctrls: Timing Read : 0 498832  6847000 
6847500: system.mem_ctrls: Timing Read : 0 498832  6847500 
6848000: system.mem_ctrls: Timing Read : 0 498832  6848000 
6848500: system.mem_ctrls: Timing Read : 0 498832  6848500 
6849000: system.mem_ctrls: Timing Read : 0 498840  6849000 
6849500: system.mem_ctrls: Timing Read : 0 498840  6849500 
6850500: system.mem_ctrls: Timing Read : 0 498840  6850500 
6851000: system.mem_ctrls: Timing Read : 0 498848  6851000 
6852000: system.mem_ctrls: Timing Read : 0 498848  6852000 
6852500: system.mem_ctrls: Timing Read : 0 498848  6852500 
6854000: system.mem_ctrls: Timing Read : 0 498848  6854000 
6854500: system.mem_ctrls: Timing Read : 0 498856  6854500 
6854500: system.mem_ctrls: Timing Read : 0 817432  6854500 
6855000: system.mem_ctrls: Timing Read : 0 498856  6855000 
6855000: system.mem_ctrls: Timing Read : 0 801592  6855000 
6855500: system.mem_ctrls: Timing Read : 0 498856  6855500 
6856000: system.mem_ctrls: Timing Read : 0 498864  6856000 
6857000: system.mem_ctrls: Timing Read : 0 498864  6857000 
6858000: system.mem_ctrls: Timing Read : 0 498864  6858000 
6858500: system.mem_ctrls: Timing Read : 0 498872  6858500 
6859000: system.mem_ctrls: Timing Read : 0 498872  6859000 
6859000: system.mem_ctrls: Timing Writ : 1 817432  6859000 
6859500: system.mem_ctrls: Timing Read : 0 498872  6859500 
6860000: system.mem_ctrls: Timing Read : 0 498880  6860000 
6860500: system.mem_ctrls: Timing Read : 0 498880  6860500 
6862000: system.mem_ctrls: Timing Read : 0 498880  6862000 
6862500: system.mem_ctrls: Timing Read : 0 498880  6862500 
6863000: system.mem_ctrls: Timing Read : 0 498888  6863000 
6864500: system.mem_ctrls: Timing Read : 0 498840  6864500 
6865500: system.mem_ctrls: Timing Read : 0 498840  6865500 
6866000: system.mem_ctrls: Timing Read : 0 498848  6866000 
6867000: system.mem_ctrls: Timing Read : 0 498848  6867000 
6867500: system.mem_ctrls: Timing Read : 0 498848  6867500 
6869000: system.mem_ctrls: Timing Read : 0 498848  6869000 
6869500: system.mem_ctrls: Timing Read : 0 498856  6869500 
6869500: system.mem_ctrls: Timing Read : 0 817464  6869500 
6870000: system.mem_ctrls: Timing Read : 0 498856  6870000 
6870000: system.mem_ctrls: Timing Read : 0 801592  6870000 
6870500: system.mem_ctrls: Timing Read : 0 498856  6870500 
6871000: system.mem_ctrls: Timing Read : 0 498864  6871000 
6872000: system.mem_ctrls: Timing Read : 0 498864  6872000 
6873000: system.mem_ctrls: Timing Read : 0 498864  6873000 
6873500: system.mem_ctrls: Timing Read : 0 498872  6873500 
6874000: system.mem_ctrls: Timing Read : 0 498872  6874000 
6874000: system.mem_ctrls: Timing Writ : 1 817464  6874000 
6874500: system.mem_ctrls: Timing Read : 0 498872  6874500 
6875000: system.mem_ctrls: Timing Read : 0 498880  6875000 
6875500: system.mem_ctrls: Timing Read : 0 498880  6875500 
6877000: system.mem_ctrls: Timing Read : 0 498880  6877000 
6877500: system.mem_ctrls: Timing Read : 0 498880  6877500 
6878000: system.mem_ctrls: Timing Read : 0 498888  6878000 
6879500: system.mem_ctrls: Timing Read : 0 498840  6879500 
6880500: system.mem_ctrls: Timing Read : 0 498840  6880500 
6881000: system.mem_ctrls: Timing Read : 0 498848  6881000 
6882000: system.mem_ctrls: Timing Read : 0 498848  6882000 
6882500: system.mem_ctrls: Timing Read : 0 498848  6882500 
6884000: system.mem_ctrls: Timing Read : 0 498848  6884000 
6884500: system.mem_ctrls: Timing Read : 0 498856  6884500 
6884500: system.mem_ctrls: Timing Read : 0 817496  6884500 
6885000: system.mem_ctrls: Timing Read : 0 498856  6885000 
6885000: system.mem_ctrls: Timing Read : 0 801592  6885000 
6885500: system.mem_ctrls: Timing Read : 0 498856  6885500 
6886000: system.mem_ctrls: Timing Read : 0 498864  6886000 
6887000: system.mem_ctrls: Timing Read : 0 498864  6887000 
6888000: system.mem_ctrls: Timing Read : 0 498864  6888000 
6888500: system.mem_ctrls: Timing Read : 0 498872  6888500 
6889000: system.mem_ctrls: Timing Read : 0 498872  6889000 
6889000: system.mem_ctrls: Timing Writ : 1 817496  6889000 
6889500: system.mem_ctrls: Timing Read : 0 498872  6889500 
6890000: system.mem_ctrls: Timing Read : 0 498880  6890000 
6890500: system.mem_ctrls: Timing Read : 0 498880  6890500 
6892000: system.mem_ctrls: Timing Read : 0 498880  6892000 
6892500: system.mem_ctrls: Timing Read : 0 498880  6892500 
6893000: system.mem_ctrls: Timing Read : 0 498888  6893000 
6894500: system.mem_ctrls: Timing Read : 0 498840  6894500 
6895500: system.mem_ctrls: Timing Read : 0 498840  6895500 
6896000: system.mem_ctrls: Timing Read : 0 498848  6896000 
6897000: system.mem_ctrls: Timing Read : 0 498848  6897000 
6897500: system.mem_ctrls: Timing Read : 0 498848  6897500 
6899000: system.mem_ctrls: Timing Read : 0 498848  6899000 
6899500: system.mem_ctrls: Timing Read : 0 498856  6899500 
6899500: system.mem_ctrls: Timing Read : 0 817528  6899500 
6900000: system.mem_ctrls: Timing Read : 0 498856  6900000 
6900000: system.mem_ctrls: Timing Read : 0 801592  6900000 
6900500: system.mem_ctrls: Timing Read : 0 498856  6900500 
6901000: system.mem_ctrls: Timing Read : 0 498864  6901000 
6902000: system.mem_ctrls: Timing Read : 0 498864  6902000 
6903000: system.mem_ctrls: Timing Read : 0 498864  6903000 
6903500: system.mem_ctrls: Timing Read : 0 498872  6903500 
6904000: system.mem_ctrls: Timing Read : 0 498872  6904000 
6904000: system.mem_ctrls: Timing Writ : 1 817528  6904000 
6904500: system.mem_ctrls: Timing Read : 0 498872  6904500 
6905000: system.mem_ctrls: Timing Read : 0 498880  6905000 
6905500: system.mem_ctrls: Timing Read : 0 498880  6905500 
6907000: system.mem_ctrls: Timing Read : 0 498880  6907000 
6907500: system.mem_ctrls: Timing Read : 0 498880  6907500 
6908000: system.mem_ctrls: Timing Read : 0 498888  6908000 
6909500: system.mem_ctrls: Timing Read : 0 498888  6909500 
6910500: system.mem_ctrls: Timing Read : 0 498888  6910500 
6911000: system.mem_ctrls: Timing Read : 0 498896  6911000 
6912500: system.mem_ctrls: Timing Read : 0 498896  6912500 
6913000: system.mem_ctrls: Timing Read : 0 498904  6913000 
6913000: system.mem_ctrls: Timing Read : 0 801684  6913000 
6913500: system.mem_ctrls: Timing Read : 0 498904  6913500 
6913500: system.mem_ctrls: Timing Read : 0 801704  6913500 
6914500: system.mem_ctrls: Timing Read : 0 498904  6914500 
6915000: system.mem_ctrls: Timing Read : 0 498912  6915000 
6915500: system.mem_ctrls: Timing Read : 0 498912  6915500 
6916000: system.mem_ctrls: Timing Read : 0 498912  6916000 
6916500: system.mem_ctrls: Timing Read : 0 498920  6916500 
6917500: system.mem_ctrls: Timing Read : 0 498920  6917500 
6918000: system.mem_ctrls: Timing Read : 0 498920  6918000 
6918500: system.mem_ctrls: Timing Read : 0 498928  6918500 
6919000: system.mem_ctrls: Timing Read : 0 498928  6919000 
6919500: system.mem_ctrls: Timing Read : 0 498928  6919500 
6921000: system.mem_ctrls: Timing Read : 0 498936  6921000 
6921500: system.mem_ctrls: Timing Read : 0 498936  6921500 
6922000: system.mem_ctrls: Timing Read : 0 498936  6922000 
6922500: system.mem_ctrls: Timing Read : 0 498944  6922500 
6923500: system.mem_ctrls: Timing Read : 0 498944  6923500 
6924500: system.mem_ctrls: Timing Read : 0 498944  6924500 
6925000: system.mem_ctrls: Timing Read : 0 498952  6925000 
6926500: system.mem_ctrls: Timing Read : 0 498952  6926500 
6927000: system.mem_ctrls: Timing Read : 0 498960  6927000 
6927000: system.mem_ctrls: Timing Read : 0 817432  6927000 
6927500: system.mem_ctrls: Timing Read : 0 498960  6927500 
6927500: system.mem_ctrls: Timing Read : 0 817424  6927500 
6928500: system.mem_ctrls: Timing Read : 0 498960  6928500 
6929000: system.mem_ctrls: Timing Read : 0 498968  6929000 
6930000: system.mem_ctrls: Timing Read : 0 498968  6930000 
6930000: system.mem_ctrls: Timing Writ : 1 817456  6930000 
6930500: system.mem_ctrls: Timing Read : 0 498968  6930500 
6931000: system.mem_ctrls: Timing Read : 0 498976  6931000 
6932500: system.mem_ctrls: Timing Read : 0 498944  6932500 
6933500: system.mem_ctrls: Timing Read : 0 498944  6933500 
6934500: system.mem_ctrls: Timing Read : 0 498944  6934500 
6935000: system.mem_ctrls: Timing Read : 0 498952  6935000 
6936500: system.mem_ctrls: Timing Read : 0 499416  6936500 
6936500: system.mem_ctrls: Timing Read : 0 817456  6936500 
6937000: system.mem_ctrls: Timing Read : 0 499416  6937000 
6938000: system.mem_ctrls: Timing Read : 0 499424  6938000 
6938000: system.mem_ctrls: Timing Writ : 1 817472  6938000 
6938500: system.mem_ctrls: Timing Read : 0 499424  6938500 
6939000: system.mem_ctrls: Timing Read : 0 499424  6939000 
6939500: system.mem_ctrls: Timing Read : 0 499432  6939500 
6941000: system.mem_ctrls: Timing Read : 0 499432  6941000 
6941500: system.mem_ctrls: Timing Read : 0 499440  6941500 
6943000: system.mem_ctrls: Timing Read : 0 498976  6943000 
6943500: system.mem_ctrls: Timing Read : 0 498976  6943500 
6944000: system.mem_ctrls: Timing Read : 0 498984  6944000 
6944500: system.mem_ctrls: Timing Read : 0 498984  6944500 
6945000: system.mem_ctrls: Timing Read : 0 498984  6945000 
6945000: system.mem_ctrls: Timing Read : 0 801720  6945000 
6945500: system.mem_ctrls: Timing Read : 0 498984  6945500 
6946000: system.mem_ctrls: Timing Read : 0 498992  6946000 
6946000: system.mem_ctrls: Timing Read : 0 801744  6946000 
6946500: system.mem_ctrls: Timing Read : 0 498992  6946500 
6947000: system.mem_ctrls: Timing Read : 0 498992  6947000 
6947500: system.mem_ctrls: Timing Read : 0 499000  6947500 
6948500: system.mem_ctrls: Timing Read : 0 499000  6948500 
6949000: system.mem_ctrls: Timing Read : 0 499000  6949000 
6949500: system.mem_ctrls: Timing Read : 0 499008  6949500 
6949500: system.mem_ctrls: Timing Read : 0 817424  6949500 
6950000: system.mem_ctrls: Timing Read : 0 499008  6950000 
6951000: system.mem_ctrls: Timing Read : 0 499016  6951000 
6951500: system.mem_ctrls: Timing Read : 0 499016  6951500 
6951500: system.mem_ctrls: Timing Writ : 1 817488  6951500 
6952000: system.mem_ctrls: Timing Read : 0 499016  6952000 
6952500: system.mem_ctrls: Timing Read : 0 499024  6952500 
6953500: system.mem_ctrls: Timing Read : 0 499024  6953500 
6955000: system.mem_ctrls: Timing Read : 0 499008  6955000 
6955000: system.mem_ctrls: Timing Read : 0 817440  6955000 
6955500: system.mem_ctrls: Timing Read : 0 499008  6955500 
6956500: system.mem_ctrls: Timing Read : 0 499016  6956500 
6957000: system.mem_ctrls: Timing Read : 0 499016  6957000 
6957000: system.mem_ctrls: Timing Writ : 1 817504  6957000 
6957500: system.mem_ctrls: Timing Read : 0 499016  6957500 
6958000: system.mem_ctrls: Timing Read : 0 499024  6958000 
6959000: system.mem_ctrls: Timing Read : 0 499024  6959000 
6960500: system.mem_ctrls: Timing Read : 0 499008  6960500 
6960500: system.mem_ctrls: Timing Read : 0 817456  6960500 
6961000: system.mem_ctrls: Timing Read : 0 499008  6961000 
6962000: system.mem_ctrls: Timing Read : 0 499016  6962000 
6962500: system.mem_ctrls: Timing Read : 0 499016  6962500 
6962500: system.mem_ctrls: Timing Writ : 1 817520  6962500 
6963000: system.mem_ctrls: Timing Read : 0 499016  6963000 
6963500: system.mem_ctrls: Timing Read : 0 499024  6963500 
6964500: system.mem_ctrls: Timing Read : 0 499024  6964500 
6966000: system.mem_ctrls: Timing Read : 0 499008  6966000 
6966000: system.mem_ctrls: Timing Read : 0 817472  6966000 
6966500: system.mem_ctrls: Timing Read : 0 499008  6966500 
6967500: system.mem_ctrls: Timing Read : 0 499016  6967500 
6968000: system.mem_ctrls: Timing Read : 0 499016  6968000 
6968000: system.mem_ctrls: Timing Writ : 1 817536  6968000 
6968500: system.mem_ctrls: Timing Read : 0 499016  6968500 
6969000: system.mem_ctrls: Timing Read : 0 499024  6969000 
6970000: system.mem_ctrls: Timing Read : 0 499024  6970000 
6971500: system.mem_ctrls: Timing Read : 0 499024  6971500 
6972000: system.mem_ctrls: Timing Read : 0 499032  6972000 
6972000: system.mem_ctrls: Timing Read : 0 817432  6972000 
6972500: system.mem_ctrls: Timing Read : 0 499032  6972500 
6972500: system.mem_ctrls: Timing Read : 0 801712  6972500 
6973000: system.mem_ctrls: Timing Read : 0 499032  6973000 
6973000: system.mem_ctrls: Timing Writ : 1 782016  6973000 
6973500: system.mem_ctrls: Timing Read : 0 499040  6973500 
6974000: system.mem_ctrls: Timing Read : 0 499040  6974000 
6974500: system.mem_ctrls: Timing Read : 0 499040  6974500 
6974500: system.mem_ctrls: Timing Read : 0 801784  6974500 
6976000: system.mem_ctrls: Timing Read : 0 499048  6976000 
6976000: system.mem_ctrls: Timing Read : 0 801792  6976000 
6977500: system.mem_ctrls: Timing Read : 0 499048  6977500 
6977500: system.mem_ctrls: Timing Read : 0 801800  6977500 
6979000: system.mem_ctrls: Timing Read : 0 499048  6979000 
6979000: system.mem_ctrls: Timing Read : 0 801808  6979000 
6980500: system.mem_ctrls: Timing Read : 0 499048  6980500 
6980500: system.mem_ctrls: Timing Read : 0 801816  6980500 
6982000: system.mem_ctrls: Timing Read : 0 499056  6982000 
6982000: system.mem_ctrls: Timing Read : 0 801824  6982000 
6983500: system.mem_ctrls: Timing Read : 0 499056  6983500 
6983500: system.mem_ctrls: Timing Read : 0 801832  6983500 
6985000: system.mem_ctrls: Timing Read : 0 478920  6985000 
6985500: system.mem_ctrls: Timing Read : 0 478920  6985500 
6986000: system.mem_ctrls: Timing Read : 0 478928  6986000 
6986500: system.mem_ctrls: Timing Writ : 1 782032  6986500 
6987000: system.mem_ctrls: Timing Read : 0 478928  6987000 
6987500: system.mem_ctrls: Timing Read : 0 478936  6987500 
6988500: system.mem_ctrls: Timing Writ : 1 801832  6988500 
6990000: system.mem_ctrls: Timing Read : 0 126272  6990000 
6990500: system.mem_ctrls: Timing Read : 0 126272  6990500 
6990500: system.mem_ctrls: Timing Writ : 1 801824  6990500 
6991500: system.mem_ctrls: Timing Read : 0 126272  6991500 
6992000: system.mem_ctrls: Timing Read : 0 126280  6992000 
6992500: system.mem_ctrls: Timing Read : 0 784272  6992500 
6993000: system.mem_ctrls: Timing Read : 0 126280  6993000 
6993000: system.mem_ctrls: Timing Writ : 1 801816  6993000 
6994000: system.mem_ctrls: Timing Read : 0 126280  6994000 
6994500: system.mem_ctrls: Timing Read : 0 126288  6994500 
6995000: system.mem_ctrls: Timing Read : 0 126288  6995000 
6995000: system.mem_ctrls: Timing Writ : 1 801808  6995000 
6996000: system.mem_ctrls: Timing Read : 0 126288  6996000 
6996500: system.mem_ctrls: Timing Read : 0 126288  6996500 
6997000: system.mem_ctrls: Timing Read : 0 126296  6997000 
6998500: system.mem_ctrls: Timing Read : 0 126296  6998500 
6999000: system.mem_ctrls: Timing Read : 0 126296  6999000 
6999500: system.mem_ctrls: Timing Read : 0 126304  6999500 
7001000: system.mem_ctrls: Timing Read : 0 126304  7001000 
7001500: system.mem_ctrls: Timing Read : 0 126312  7001500 
7002000: system.mem_ctrls: Timing Read : 0 126312  7002000 
7003000: system.mem_ctrls: Timing Read : 0 126312  7003000 
7003500: system.mem_ctrls: Timing Read : 0 126320  7003500 
7005000: system.mem_ctrls: Timing Read : 0 126448  7005000 
7006000: system.mem_ctrls: Timing Read : 0 126448  7006000 
7006500: system.mem_ctrls: Timing Read : 0 126456  7006500 
7007000: system.mem_ctrls: Timing Read : 0 126456  7007000 
7007500: system.mem_ctrls: Timing Read : 0 126464  7007500 
7009000: system.mem_ctrls: Timing Read : 0 126320  7009000 
7009500: system.mem_ctrls: Timing Read : 0 126328  7009500 
7009500: system.mem_ctrls: Timing Read : 0 809032  7009500 
7010000: system.mem_ctrls: Timing Read : 0 126328  7010000 
7010500: system.mem_ctrls: Timing Read : 0 126336  7010500 
7012000: system.mem_ctrls: Timing Read : 0 126336  7012000 
7012500: system.mem_ctrls: Timing Read : 0 126344  7012500 
7013000: system.mem_ctrls: Timing Read : 0 784208  7013000 
7014000: system.mem_ctrls: Timing Read : 0 126344  7014000 
7014500: system.mem_ctrls: Timing Read : 0 126352  7014500 
7016000: system.mem_ctrls: Timing Read : 0 126528  7016000 
7016500: system.mem_ctrls: Timing Read : 0 126528  7016500 
7016500: system.mem_ctrls: Timing Read : 0 815570  7016500 
7017500: system.mem_ctrls: Timing Read : 0 126528  7017500 
7018000: system.mem_ctrls: Timing Read : 0 126536  7018000 
7018500: system.mem_ctrls: Timing Read : 0 126536  7018500 
7020000: system.mem_ctrls: Timing Read : 0 126352  7020000 
7020500: system.mem_ctrls: Timing Read : 0 126360  7020500 
7020500: system.mem_ctrls: Timing Read : 0 809112  7020500 
7021000: system.mem_ctrls: Timing Read : 0 126360  7021000 
7021500: system.mem_ctrls: Timing Read : 0 126360  7021500 
7022000: system.mem_ctrls: Timing Read : 0 126368  7022000 
7023500: system.mem_ctrls: Timing Read : 0 126368  7023500 
7024000: system.mem_ctrls: Timing Read : 0 126368  7024000 
7024500: system.mem_ctrls: Timing Read : 0 126376  7024500 
7025500: system.mem_ctrls: Timing Read : 0 126376  7025500 
7026000: system.mem_ctrls: Timing Read : 0 126384  7026000 
7027000: system.mem_ctrls: Timing Writ : 1 801800  7027000 
7028500: system.mem_ctrls: Timing Read : 0 116672  7028500 
7029000: system.mem_ctrls: Timing Read : 0 116672  7029000 
7029500: system.mem_ctrls: Timing Read : 0 116680  7029500 
7031000: system.mem_ctrls: Timing Read : 0 116680  7031000 
7031000: system.mem_ctrls: Timing Writ : 1 801792  7031000 
7032000: system.mem_ctrls: Timing Read : 0 116680  7032000 
7032500: system.mem_ctrls: Timing Read : 0 116680  7032500 
7033000: system.mem_ctrls: Timing Read : 0 116688  7033000 
7033000: system.mem_ctrls: Timing Writ : 1 801784  7033000 
7034000: system.mem_ctrls: Timing Read : 0 116688  7034000 
7034000: system.mem_ctrls: Timing Writ : 1 801776  7034000 
7035000: system.mem_ctrls: Timing Read : 0 116688  7035000 
7035000: system.mem_ctrls: Timing Writ : 1 801768  7035000 
7036000: system.mem_ctrls: Timing Read : 0 116688  7036000 
7036000: system.mem_ctrls: Timing Writ : 1 801760  7036000 
7037000: system.mem_ctrls: Timing Read : 0 116688  7037000 
7037500: system.mem_ctrls: Timing Read : 0 116696  7037500 
7038000: system.mem_ctrls: Timing Read : 0 116696  7038000 
7038000: system.mem_ctrls: Timing Writ : 1 801752  7038000 
7039000: system.mem_ctrls: Timing Read : 0 116696  7039000 
7039500: system.mem_ctrls: Timing Read : 0 116696  7039500 
7040000: system.mem_ctrls: Timing Read : 0 116704  7040000 
7041000: system.mem_ctrls: Timing Read : 0 116704  7041000 
7042000: system.mem_ctrls: Timing Read : 0 116712  7042000 
7043500: system.mem_ctrls: Timing Read : 0 116976  7043500 
7044500: system.mem_ctrls: Timing Read : 0 116976  7044500 
7045000: system.mem_ctrls: Timing Read : 0 116976  7045000 
7045500: system.mem_ctrls: Timing Read : 0 116984  7045500 
7046000: system.mem_ctrls: Timing Read : 0 116984  7046000 
7047500: system.mem_ctrls: Timing Read : 0 116992  7047500 
7048000: system.mem_ctrls: Timing Read : 0 116992  7048000 
7048500: system.mem_ctrls: Timing Read : 0 116992  7048500 
7049000: system.mem_ctrls: Timing Read : 0 117000  7049000 
7049500: system.mem_ctrls: Timing Read : 0 793816  7049500 
7050500: system.mem_ctrls: Timing Read : 0 117000  7050500 
7051000: system.mem_ctrls: Timing Read : 0 117008  7051000 
7052500: system.mem_ctrls: Timing Read : 0 117632  7052500 
7053000: system.mem_ctrls: Timing Read : 0 117632  7053000 
7053500: system.mem_ctrls: Timing Read : 0 117640  7053500 
7054000: system.mem_ctrls: Timing Read : 0 117640  7054000 
7054500: system.mem_ctrls: Timing Read : 0 117648  7054500 
7056000: system.mem_ctrls: Timing Read : 0 117232  7056000 
7056500: system.mem_ctrls: Timing Read : 0 117232  7056500 
7057000: system.mem_ctrls: Timing Read : 0 117240  7057000 
7057000: system.mem_ctrls: Timing Read : 0 784312  7057000 
7057500: system.mem_ctrls: Timing Read : 0 117240  7057500 
7058000: system.mem_ctrls: Timing Read : 0 117240  7058000 
7058500: system.mem_ctrls: Timing Read : 0 117248  7058500 
7060000: system.mem_ctrls: Timing Read : 0 117520  7060000 
7060500: system.mem_ctrls: Timing Read : 0 117520  7060500 
7061000: system.mem_ctrls: Timing Read : 0 117528  7061000 
7061500: system.mem_ctrls: Timing Read : 0 117528  7061500 
7062000: system.mem_ctrls: Timing Read : 0 117536  7062000 
7063500: system.mem_ctrls: Timing Read : 0 116752  7063500 
7064000: system.mem_ctrls: Timing Read : 0 116760  7064000 
7064500: system.mem_ctrls: Timing Read : 0 116760  7064500 
7064500: system.mem_ctrls: Timing Read : 0 784440  7064500 
7065000: system.mem_ctrls: Timing Read : 0 116760  7065000 
7065500: system.mem_ctrls: Timing Read : 0 116768  7065500 
7066000: system.mem_ctrls: Timing Read : 0 116768  7066000 
7066500: system.mem_ctrls: Timing Read : 0 116768  7066500 
7067000: system.mem_ctrls: Timing Read : 0 116776  7067000 
7068500: system.mem_ctrls: Timing Read : 0 117656  7068500 
7069000: system.mem_ctrls: Timing Read : 0 117656  7069000 
7069500: system.mem_ctrls: Timing Read : 0 117656  7069500 
7070000: system.mem_ctrls: Timing Read : 0 117664  7070000 
7070000: system.mem_ctrls: Timing Writ : 1 801656  7070000 
7070500: system.mem_ctrls: Timing Read : 0 117664  7070500 
7071000: system.mem_ctrls: Timing Read : 0 117664  7071000 
7071500: system.mem_ctrls: Timing Read : 0 117672  7071500 
7072000: system.mem_ctrls: Timing Read : 0 117672  7072000 
7072500: system.mem_ctrls: Timing Read : 0 117680  7072500 
7073000: system.mem_ctrls: Timing Writ : 1 801728  7073000 
7073500: system.mem_ctrls: Timing Read : 0 117680  7073500 
7073500: system.mem_ctrls: Timing Writ : 1 801680  7073500 
7074000: system.mem_ctrls: Timing Read : 0 117688  7074000 
7075000: system.mem_ctrls: Timing Read : 0 117688  7075000 
7075000: system.mem_ctrls: Timing Writ : 1 801696  7075000 
7075500: system.mem_ctrls: Timing Read : 0 117696  7075500 
7076500: system.mem_ctrls: Timing Read : 0 117696  7076500 
7076500: system.mem_ctrls: Timing Writ : 1 801732  7076500 
7077000: system.mem_ctrls: Timing Read : 0 117696  7077000 
7077500: system.mem_ctrls: Timing Read : 0 117704  7077500 
7077500: system.mem_ctrls: Timing Writ : 1 801692  7077500 
7078000: system.mem_ctrls: Timing Read : 0 117704  7078000 
7078500: system.mem_ctrls: Timing Read : 0 117712  7078500 
7079000: system.mem_ctrls: Timing Writ : 1 801724  7079000 
7079500: system.mem_ctrls: Timing Read : 0 117712  7079500 
7080000: system.mem_ctrls: Timing Read : 0 117720  7080000 
7080500: system.mem_ctrls: Timing Writ : 1 801720  7080500 
7081000: system.mem_ctrls: Timing Read : 0 117720  7081000 
7081500: system.mem_ctrls: Timing Read : 0 117728  7081500 
7082000: system.mem_ctrls: Timing Writ : 1 801712  7082000 
7082500: system.mem_ctrls: Timing Read : 0 117728  7082500 
7083000: system.mem_ctrls: Timing Read : 0 117736  7083000 
7083500: system.mem_ctrls: Timing Writ : 1 801704  7083500 
7084000: system.mem_ctrls: Timing Read : 0 117736  7084000 
7084500: system.mem_ctrls: Timing Read : 0 117744  7084500 
7085000: system.mem_ctrls: Timing Read : 0 117744  7085000 
7085500: system.mem_ctrls: Timing Read : 0 117744  7085500 
7086000: system.mem_ctrls: Timing Read : 0 117752  7086000 
7086500: system.mem_ctrls: Timing Read : 0 117752  7086500 
7086500: system.mem_ctrls: Timing Writ : 1 801632  7086500 
7087000: system.mem_ctrls: Timing Read : 0 117752  7087000 
7087500: system.mem_ctrls: Timing Read : 0 117760  7087500 
7088000: system.mem_ctrls: Timing Read : 0 117768  7088000 
7088500: system.mem_ctrls: Timing Read : 0 809032  7088500 
7089500: system.mem_ctrls: Timing Read : 0 117768  7089500 
7091000: system.mem_ctrls: Timing Read : 0 117768  7091000 
7091500: system.mem_ctrls: Timing Read : 0 117776  7091500 
7092000: system.mem_ctrls: Timing Read : 0 784208  7092000 
7093000: system.mem_ctrls: Timing Read : 0 117776  7093000 
7094000: system.mem_ctrls: Timing Read : 0 117776  7094000 
7094500: system.mem_ctrls: Timing Read : 0 117784  7094500 
7094500: system.mem_ctrls: Timing Writ : 1 801632  7094500 
7095000: system.mem_ctrls: Timing Read : 0 117784  7095000 
7095500: system.mem_ctrls: Timing Read : 0 117792  7095500 
7096000: system.mem_ctrls: Timing Writ : 1 801624  7096000 
7096500: system.mem_ctrls: Timing Read : 0 117792  7096500 
7097000: system.mem_ctrls: Timing Read : 0 117800  7097000 
7097000: system.mem_ctrls: Timing Writ : 1 801688  7097000 
7097500: system.mem_ctrls: Timing Read : 0 117800  7097500 
7098000: system.mem_ctrls: Timing Read : 0 117808  7098000 
7098000: system.mem_ctrls: Timing Writ : 1 801648  7098000 
7098500: system.mem_ctrls: Timing Read : 0 117808  7098500 
7098500: system.mem_ctrls: Timing Read : 0 784408  7098500 
7099000: system.mem_ctrls: Timing Read : 0 117808  7099000 
7099500: system.mem_ctrls: Timing Read : 0 117816  7099500 
7100000: system.mem_ctrls: Timing Read : 0 117816  7100000 
7101500: system.mem_ctrls: Timing Read : 0 118640  7101500 
7102500: system.mem_ctrls: Timing Read : 0 118640  7102500 
7103000: system.mem_ctrls: Timing Read : 0 118648  7103000 
7104500: system.mem_ctrls: Timing Read : 0 118680  7104500 
7104500: system.mem_ctrls: Timing Read : 0 801656  7104500 
7105000: system.mem_ctrls: Timing Read : 0 118688  7105000 
7105500: system.mem_ctrls: Timing Read : 0 118688  7105500 
7106000: system.mem_ctrls: Timing Read : 0 118688  7106000 
7106500: system.mem_ctrls: Timing Read : 0 118688  7106500 
7107000: system.mem_ctrls: Timing Read : 0 118696  7107000 
7107500: system.mem_ctrls: Timing Read : 0 118696  7107500 
7108000: system.mem_ctrls: Timing Read : 0 118696  7108000 
7108500: system.mem_ctrls: Timing Read : 0 118704  7108500 
7109000: system.mem_ctrls: Timing Read : 0 118704  7109000 
7109000: system.mem_ctrls: Timing Read : 0 786432  7109000 
7109500: system.mem_ctrls: Timing Read : 0 118712  7109500 
7110000: system.mem_ctrls: Timing Read : 0 118712  7110000 
7110500: system.mem_ctrls: Timing Read : 0 118712  7110500 
7111000: system.mem_ctrls: Timing Read : 0 118720  7111000 
7111500: system.mem_ctrls: Timing Read : 0 118720  7111500 
7113000: system.mem_ctrls: Timing Read : 0 119152  7113000 
7113500: system.mem_ctrls: Timing Read : 0 119152  7113500 
7114500: system.mem_ctrls: Timing Read : 0 119152  7114500 
7116000: system.mem_ctrls: Timing Read : 0 119160  7116000 
7116500: system.mem_ctrls: Timing Read : 0 119160  7116500 
7117000: system.mem_ctrls: Timing Read : 0 119168  7117000 
7117000: system.mem_ctrls: Timing Read : 0 786436  7117000 
7117500: system.mem_ctrls: Timing Read : 0 119168  7117500 
7118000: system.mem_ctrls: Timing Read : 0 119168  7118000 
7118500: system.mem_ctrls: Timing Read : 0 119176  7118500 
7120000: system.mem_ctrls: Timing Read : 0 119176  7120000 
7120500: system.mem_ctrls: Timing Read : 0 119176  7120500 
7121500: system.mem_ctrls: Timing Read : 0 119176  7121500 
7122000: system.mem_ctrls: Timing Read : 0 119184  7122000 
7123500: system.mem_ctrls: Timing Read : 0 119184  7123500 
7124000: system.mem_ctrls: Timing Read : 0 119184  7124000 
7124500: system.mem_ctrls: Timing Read : 0 119192  7124500 
7124500: system.mem_ctrls: Timing Read : 0 786440  7124500 
7125000: system.mem_ctrls: Timing Read : 0 119192  7125000 
7125500: system.mem_ctrls: Timing Read : 0 119192  7125500 
7126000: system.mem_ctrls: Timing Read : 0 119200  7126000 
7127500: system.mem_ctrls: Timing Read : 0 119200  7127500 
7128500: system.mem_ctrls: Timing Read : 0 119200  7128500 
7130000: system.mem_ctrls: Timing Read : 0 119200  7130000 
7130500: system.mem_ctrls: Timing Read : 0 119208  7130500 
7130500: system.mem_ctrls: Timing Read : 0 786444  7130500 
7131000: system.mem_ctrls: Timing Read : 0 119208  7131000 
7131500: system.mem_ctrls: Timing Read : 0 119208  7131500 
7132000: system.mem_ctrls: Timing Read : 0 119216  7132000 
7133500: system.mem_ctrls: Timing Read : 0 119216  7133500 
7134000: system.mem_ctrls: Timing Read : 0 119224  7134000 
7134000: system.mem_ctrls: Timing Read : 0 784384  7134000 
7134500: system.mem_ctrls: Timing Read : 0 119224  7134500 
7134500: system.mem_ctrls: Timing Read : 0 817576  7134500 
7135000: system.mem_ctrls: Timing Read : 0 119224  7135000 
7135500: system.mem_ctrls: Timing Read : 0 119232  7135500 
7136500: system.mem_ctrls: Timing Read : 0 119232  7136500 
7136500: system.mem_ctrls: Timing Read : 0 786472  7136500 
7137500: system.mem_ctrls: Timing Read : 0 119240  7137500 
7139000: system.mem_ctrls: Timing Read : 0 119240  7139000 
7139500: system.mem_ctrls: Timing Read : 0 119248  7139500 
7140000: system.mem_ctrls: Timing Read : 0 119248  7140000 
7140500: system.mem_ctrls: Timing Read : 0 119248  7140500 
7141000: system.mem_ctrls: Timing Read : 0 119256  7141000 
7142500: system.mem_ctrls: Timing Read : 0 119856  7142500 
7143000: system.mem_ctrls: Timing Read : 0 119864  7143000 
7144000: system.mem_ctrls: Timing Read : 0 119864  7144000 
7144500: system.mem_ctrls: Timing Read : 0 119872  7144500 
7145000: system.mem_ctrls: Timing Read : 0 119872  7145000 
7145500: system.mem_ctrls: Timing Read : 0 119872  7145500 
7146000: system.mem_ctrls: Timing Read : 0 119880  7146000 
7146000: system.mem_ctrls: Timing Read : 0 801648  7146000 
7146500: system.mem_ctrls: Timing Read : 0 119880  7146500 
7147000: system.mem_ctrls: Timing Read : 0 119880  7147000 
7147500: system.mem_ctrls: Timing Read : 0 119888  7147500 
7147500: system.mem_ctrls: Timing Writ : 1 784384  7147500 
7148000: system.mem_ctrls: Timing Read : 0 119888  7148000 
7149000: system.mem_ctrls: Timing Read : 0 119888  7149000 
7150000: system.mem_ctrls: Timing Read : 0 119896  7150000 
7151000: system.mem_ctrls: Timing Read : 0 119896  7151000 
7152000: system.mem_ctrls: Timing Read : 0 119896  7152000 
7152500: system.mem_ctrls: Timing Read : 0 119904  7152500 
7153000: system.mem_ctrls: Timing Read : 0 119904  7153000 
7153500: system.mem_ctrls: Timing Read : 0 119904  7153500 
7154000: system.mem_ctrls: Timing Read : 0 119912  7154000 
7155000: system.mem_ctrls: Timing Read : 0 119912  7155000 
7155000: system.mem_ctrls: Timing Writ : 1 817576  7155000 
7155500: system.mem_ctrls: Timing Read : 0 119912  7155500 
7156000: system.mem_ctrls: Timing Read : 0 119920  7156000 
7156000: system.mem_ctrls: Timing Writ : 1 817624  7156000 
7156500: system.mem_ctrls: Timing Read : 0 119920  7156500 
7157000: system.mem_ctrls: Timing Read : 0 793812  7157000 
7157500: system.mem_ctrls: Timing Read : 0 119928  7157500 
7158000: system.mem_ctrls: Timing Read : 0 119928  7158000 
7159500: system.mem_ctrls: Timing Read : 0 117600  7159500 
7160000: system.mem_ctrls: Timing Read : 0 117608  7160000 
7161000: system.mem_ctrls: Timing Read : 0 117608  7161000 
7161500: system.mem_ctrls: Timing Read : 0 117608  7161500 
7161500: system.mem_ctrls: Timing Read : 0 801752  7161500 
7163000: system.mem_ctrls: Timing Read : 0 117608  7163000 
7163000: system.mem_ctrls: Timing Read : 0 801760  7163000 
7164500: system.mem_ctrls: Timing Read : 0 117608  7164500 
7164500: system.mem_ctrls: Timing Read : 0 801768  7164500 
7166000: system.mem_ctrls: Timing Read : 0 117616  7166000 
7166000: system.mem_ctrls: Timing Read : 0 801776  7166000 
7167500: system.mem_ctrls: Timing Read : 0 117616  7167500 
7167500: system.mem_ctrls: Timing Read : 0 801784  7167500 
7169000: system.mem_ctrls: Timing Read : 0 117616  7169000 
7169000: system.mem_ctrls: Timing Read : 0 801792  7169000 
7170500: system.mem_ctrls: Timing Read : 0 117616  7170500 
7170500: system.mem_ctrls: Timing Read : 0 801800  7170500 
7172000: system.mem_ctrls: Timing Read : 0 126384  7172000 
7172500: system.mem_ctrls: Timing Read : 0 126384  7172500 
7173000: system.mem_ctrls: Timing Read : 0 126392  7173000 
7174500: system.mem_ctrls: Timing Read : 0 126392  7174500 
7175000: system.mem_ctrls: Timing Read : 0 126400  7175000 
7175000: system.mem_ctrls: Timing Read : 0 817576  7175000 
7175500: system.mem_ctrls: Timing Read : 0 126400  7175500 
7176500: system.mem_ctrls: Timing Read : 0 126400  7176500 
7178000: system.mem_ctrls: Timing Read : 0 126400  7178000 
7179000: system.mem_ctrls: Timing Read : 0 126408  7179000 
7180500: system.mem_ctrls: Timing Read : 0 126432  7180500 
7180500: system.mem_ctrls: Timing Read : 0 801808  7180500 
7182000: system.mem_ctrls: Timing Read : 0 126432  7182000 
7182500: system.mem_ctrls: Timing Read : 0 126440  7182500 
7182500: system.mem_ctrls: Timing Read : 0 801816  7182500 
7184000: system.mem_ctrls: Timing Read : 0 126440  7184000 
7184000: system.mem_ctrls: Timing Read : 0 801824  7184000 
7185500: system.mem_ctrls: Timing Read : 0 126440  7185500 
7185500: system.mem_ctrls: Timing Read : 0 801832  7185500 
7187000: system.mem_ctrls: Timing Read : 0 478936  7187000 
7187500: system.mem_ctrls: Timing Read : 0 478944  7187500 
7188000: system.mem_ctrls: Timing Writ : 1 782000  7188000 
7188500: system.mem_ctrls: Timing Read : 0 478944  7188500 
7189000: system.mem_ctrls: Timing Read : 0 478944  7189000 
7189500: system.mem_ctrls: Timing Read : 0 478952  7189500 
7191000: system.mem_ctrls: Timing Read : 0 478952  7191000 
7191500: system.mem_ctrls: Timing Read : 0 478960  7191500 
7192000: system.mem_ctrls: Timing Read : 0 478960  7192000 
7192500: system.mem_ctrls: Timing Read : 0 478968  7192500 
7193000: system.mem_ctrls: Timing Read : 0 782024  7193000 
7193500: system.mem_ctrls: Timing Read : 0 478968  7193500 
7194000: system.mem_ctrls: Timing Read : 0 478976  7194000 
7194500: system.mem_ctrls: Timing Read : 0 478976  7194500 
7195000: system.mem_ctrls: Timing Read : 0 478984  7195000 
7195000: system.mem_ctrls: Timing Writ : 1 801864  7195000 
7195500: system.mem_ctrls: Timing Read : 0 478984  7195500 
7196000: system.mem_ctrls: Timing Read : 0 478984  7196000 
7196500: system.mem_ctrls: Timing Read : 0 478992  7196500 
7197000: system.mem_ctrls: Timing Read : 0 478992  7197000 
7198500: system.mem_ctrls: Timing Read : 0 478992  7198500 
7199000: system.mem_ctrls: Timing Read : 0 479000  7199000 
7199500: system.mem_ctrls: Timing Read : 0 479000  7199500 
7200000: system.mem_ctrls: Timing Read : 0 479000  7200000 
7200500: system.mem_ctrls: Timing Read : 0 479008  7200500 
7201000: system.mem_ctrls: Timing Read : 0 479008  7201000 
7201500: system.mem_ctrls: Timing Read : 0 479016  7201500 
7202500: system.mem_ctrls: Timing Writ : 1 801832  7202500 
7204000: system.mem_ctrls: Timing Read : 0 126272  7204000 
7204500: system.mem_ctrls: Timing Read : 0 126272  7204500 
7204500: system.mem_ctrls: Timing Writ : 1 801824  7204500 
7205500: system.mem_ctrls: Timing Read : 0 126272  7205500 
7206000: system.mem_ctrls: Timing Read : 0 126280  7206000 
7206500: system.mem_ctrls: Timing Read : 0 784272  7206500 
7207000: system.mem_ctrls: Timing Read : 0 126280  7207000 
7207000: system.mem_ctrls: Timing Writ : 1 801816  7207000 
7208000: system.mem_ctrls: Timing Read : 0 126280  7208000 
7208500: system.mem_ctrls: Timing Read : 0 126288  7208500 
7209000: system.mem_ctrls: Timing Read : 0 126288  7209000 
7209000: system.mem_ctrls: Timing Writ : 1 801808  7209000 
7210000: system.mem_ctrls: Timing Read : 0 126288  7210000 
7210500: system.mem_ctrls: Timing Read : 0 126288  7210500 
7211000: system.mem_ctrls: Timing Read : 0 126296  7211000 
7212500: system.mem_ctrls: Timing Read : 0 126296  7212500 
7213000: system.mem_ctrls: Timing Read : 0 126296  7213000 
7213500: system.mem_ctrls: Timing Read : 0 126304  7213500 
7215000: system.mem_ctrls: Timing Read : 0 126304  7215000 
7215500: system.mem_ctrls: Timing Read : 0 126312  7215500 
7216000: system.mem_ctrls: Timing Read : 0 126312  7216000 
7217000: system.mem_ctrls: Timing Read : 0 126312  7217000 
7217500: system.mem_ctrls: Timing Read : 0 126320  7217500 
7219000: system.mem_ctrls: Timing Read : 0 126448  7219000 
7220000: system.mem_ctrls: Timing Read : 0 126448  7220000 
7220500: system.mem_ctrls: Timing Read : 0 126456  7220500 
7221000: system.mem_ctrls: Timing Read : 0 126456  7221000 
7221500: system.mem_ctrls: Timing Read : 0 126464  7221500 
7223000: system.mem_ctrls: Timing Read : 0 126320  7223000 
7223500: system.mem_ctrls: Timing Read : 0 126328  7223500 
7223500: system.mem_ctrls: Timing Read : 0 809032  7223500 
7224000: system.mem_ctrls: Timing Read : 0 126328  7224000 
7224500: system.mem_ctrls: Timing Read : 0 126336  7224500 
7226000: system.mem_ctrls: Timing Read : 0 126336  7226000 
7226500: system.mem_ctrls: Timing Read : 0 126344  7226500 
7227000: system.mem_ctrls: Timing Read : 0 784208  7227000 
7228000: system.mem_ctrls: Timing Read : 0 126344  7228000 
7228500: system.mem_ctrls: Timing Read : 0 126352  7228500 
7230000: system.mem_ctrls: Timing Read : 0 126528  7230000 
7230500: system.mem_ctrls: Timing Read : 0 126528  7230500 
7230500: system.mem_ctrls: Timing Read : 0 815606  7230500 
7231500: system.mem_ctrls: Timing Read : 0 126528  7231500 
7232000: system.mem_ctrls: Timing Read : 0 126536  7232000 
7232500: system.mem_ctrls: Timing Read : 0 126536  7232500 
7234000: system.mem_ctrls: Timing Read : 0 126352  7234000 
7234500: system.mem_ctrls: Timing Read : 0 126360  7234500 
7234500: system.mem_ctrls: Timing Read : 0 809112  7234500 
7235000: system.mem_ctrls: Timing Read : 0 126360  7235000 
7235500: system.mem_ctrls: Timing Read : 0 126360  7235500 
7236000: system.mem_ctrls: Timing Read : 0 126368  7236000 
7237500: system.mem_ctrls: Timing Read : 0 126368  7237500 
7238000: system.mem_ctrls: Timing Read : 0 126368  7238000 
7238500: system.mem_ctrls: Timing Read : 0 126376  7238500 
7239500: system.mem_ctrls: Timing Read : 0 126376  7239500 
7240000: system.mem_ctrls: Timing Read : 0 126384  7240000 
7241000: system.mem_ctrls: Timing Writ : 1 801800  7241000 
7242500: system.mem_ctrls: Timing Read : 0 116672  7242500 
7243000: system.mem_ctrls: Timing Read : 0 116672  7243000 
7243500: system.mem_ctrls: Timing Read : 0 116680  7243500 
7245000: system.mem_ctrls: Timing Read : 0 116680  7245000 
7245000: system.mem_ctrls: Timing Writ : 1 801792  7245000 
7246000: system.mem_ctrls: Timing Read : 0 116680  7246000 
7246500: system.mem_ctrls: Timing Read : 0 116680  7246500 
7247000: system.mem_ctrls: Timing Read : 0 116688  7247000 
7247000: system.mem_ctrls: Timing Writ : 1 801784  7247000 
7248000: system.mem_ctrls: Timing Read : 0 116688  7248000 
7248000: system.mem_ctrls: Timing Writ : 1 801776  7248000 
7249000: system.mem_ctrls: Timing Read : 0 116688  7249000 
7249000: system.mem_ctrls: Timing Writ : 1 801768  7249000 
7250000: system.mem_ctrls: Timing Read : 0 116688  7250000 
7250000: system.mem_ctrls: Timing Writ : 1 801760  7250000 
7251000: system.mem_ctrls: Timing Read : 0 116688  7251000 
7251500: system.mem_ctrls: Timing Read : 0 116696  7251500 
7252000: system.mem_ctrls: Timing Read : 0 116696  7252000 
7252000: system.mem_ctrls: Timing Writ : 1 801752  7252000 
7253000: system.mem_ctrls: Timing Read : 0 116696  7253000 
7253500: system.mem_ctrls: Timing Read : 0 116696  7253500 
7254000: system.mem_ctrls: Timing Read : 0 116704  7254000 
7255000: system.mem_ctrls: Timing Read : 0 116704  7255000 
7256000: system.mem_ctrls: Timing Read : 0 116712  7256000 
7257500: system.mem_ctrls: Timing Read : 0 116976  7257500 
7258500: system.mem_ctrls: Timing Read : 0 116976  7258500 
7259000: system.mem_ctrls: Timing Read : 0 116976  7259000 
7259500: system.mem_ctrls: Timing Read : 0 116984  7259500 
7260000: system.mem_ctrls: Timing Read : 0 116984  7260000 
7261500: system.mem_ctrls: Timing Read : 0 116992  7261500 
7262000: system.mem_ctrls: Timing Read : 0 116992  7262000 
7262500: system.mem_ctrls: Timing Read : 0 116992  7262500 
7263000: system.mem_ctrls: Timing Read : 0 117000  7263000 
7263500: system.mem_ctrls: Timing Read : 0 793816  7263500 
7264500: system.mem_ctrls: Timing Read : 0 117000  7264500 
7265000: system.mem_ctrls: Timing Read : 0 117008  7265000 
7266500: system.mem_ctrls: Timing Read : 0 117008  7266500 
7267000: system.mem_ctrls: Timing Read : 0 117016  7267000 
7268000: system.mem_ctrls: Timing Read : 0 117016  7268000 
7269500: system.mem_ctrls: Timing Read : 0 117520  7269500 
7270000: system.mem_ctrls: Timing Read : 0 117520  7270000 
7270500: system.mem_ctrls: Timing Read : 0 117528  7270500 
7271000: system.mem_ctrls: Timing Read : 0 117528  7271000 
7271500: system.mem_ctrls: Timing Read : 0 117536  7271500 
7273000: system.mem_ctrls: Timing Read : 0 116752  7273000 
7273500: system.mem_ctrls: Timing Read : 0 116760  7273500 
7274000: system.mem_ctrls: Timing Read : 0 116760  7274000 
7274000: system.mem_ctrls: Timing Read : 0 784728  7274000 
7274500: system.mem_ctrls: Timing Read : 0 116760  7274500 
7275000: system.mem_ctrls: Timing Read : 0 116768  7275000 
7275500: system.mem_ctrls: Timing Read : 0 116768  7275500 
7276000: system.mem_ctrls: Timing Read : 0 116768  7276000 
7276500: system.mem_ctrls: Timing Read : 0 116776  7276500 
7278000: system.mem_ctrls: Timing Read : 0 117656  7278000 
7278500: system.mem_ctrls: Timing Read : 0 117656  7278500 
7279000: system.mem_ctrls: Timing Read : 0 117656  7279000 
7279500: system.mem_ctrls: Timing Read : 0 117664  7279500 
7279500: system.mem_ctrls: Timing Writ : 1 801656  7279500 
7280000: system.mem_ctrls: Timing Read : 0 117664  7280000 
7280500: system.mem_ctrls: Timing Read : 0 117664  7280500 
7281000: system.mem_ctrls: Timing Read : 0 117672  7281000 
7281500: system.mem_ctrls: Timing Read : 0 117672  7281500 
7282000: system.mem_ctrls: Timing Read : 0 117680  7282000 
7282500: system.mem_ctrls: Timing Writ : 1 801728  7282500 
7283000: system.mem_ctrls: Timing Read : 0 117680  7283000 
7283000: system.mem_ctrls: Timing Writ : 1 801680  7283000 
7283500: system.mem_ctrls: Timing Read : 0 117688  7283500 
7284500: system.mem_ctrls: Timing Read : 0 117688  7284500 
7284500: system.mem_ctrls: Timing Writ : 1 801696  7284500 
7285000: system.mem_ctrls: Timing Read : 0 117696  7285000 
7286000: system.mem_ctrls: Timing Read : 0 117696  7286000 
7286000: system.mem_ctrls: Timing Writ : 1 801732  7286000 
7286500: system.mem_ctrls: Timing Read : 0 117696  7286500 
7287000: system.mem_ctrls: Timing Read : 0 117704  7287000 
7287000: system.mem_ctrls: Timing Writ : 1 801692  7287000 
7287500: system.mem_ctrls: Timing Read : 0 117704  7287500 
7288000: system.mem_ctrls: Timing Read : 0 117712  7288000 
7288500: system.mem_ctrls: Timing Writ : 1 801724  7288500 
7289000: system.mem_ctrls: Timing Read : 0 117712  7289000 
7289500: system.mem_ctrls: Timing Read : 0 117720  7289500 
7290000: system.mem_ctrls: Timing Writ : 1 801720  7290000 
7290500: system.mem_ctrls: Timing Read : 0 117720  7290500 
7291000: system.mem_ctrls: Timing Read : 0 117728  7291000 
7291500: system.mem_ctrls: Timing Writ : 1 801712  7291500 
7292000: system.mem_ctrls: Timing Read : 0 117728  7292000 
7292500: system.mem_ctrls: Timing Read : 0 117736  7292500 
7293000: system.mem_ctrls: Timing Writ : 1 801704  7293000 
7293500: system.mem_ctrls: Timing Read : 0 117736  7293500 
7294000: system.mem_ctrls: Timing Read : 0 117744  7294000 
7294500: system.mem_ctrls: Timing Read : 0 117744  7294500 
7295000: system.mem_ctrls: Timing Read : 0 117744  7295000 
7295500: system.mem_ctrls: Timing Read : 0 117752  7295500 
7296000: system.mem_ctrls: Timing Read : 0 117752  7296000 
7296000: system.mem_ctrls: Timing Writ : 1 801632  7296000 
7296500: system.mem_ctrls: Timing Read : 0 117752  7296500 
7297000: system.mem_ctrls: Timing Read : 0 117760  7297000 
7297500: system.mem_ctrls: Timing Read : 0 117768  7297500 
7298000: system.mem_ctrls: Timing Read : 0 809032  7298000 
7299000: system.mem_ctrls: Timing Read : 0 117768  7299000 
7300500: system.mem_ctrls: Timing Read : 0 117768  7300500 
7301000: system.mem_ctrls: Timing Read : 0 117776  7301000 
7301500: system.mem_ctrls: Timing Read : 0 784208  7301500 
7302500: system.mem_ctrls: Timing Read : 0 117776  7302500 
7303500: system.mem_ctrls: Timing Read : 0 117776  7303500 
7304000: system.mem_ctrls: Timing Read : 0 117784  7304000 
7304000: system.mem_ctrls: Timing Writ : 1 801632  7304000 
7304500: system.mem_ctrls: Timing Read : 0 117784  7304500 
7305000: system.mem_ctrls: Timing Read : 0 117792  7305000 
7305500: system.mem_ctrls: Timing Writ : 1 801624  7305500 
7306000: system.mem_ctrls: Timing Read : 0 117792  7306000 
7306500: system.mem_ctrls: Timing Read : 0 117800  7306500 
7306500: system.mem_ctrls: Timing Writ : 1 801688  7306500 
7307000: system.mem_ctrls: Timing Read : 0 117800  7307000 
7307500: system.mem_ctrls: Timing Read : 0 117808  7307500 
7307500: system.mem_ctrls: Timing Writ : 1 801648  7307500 
7308000: system.mem_ctrls: Timing Read : 0 117808  7308000 
7308000: system.mem_ctrls: Timing Read : 0 784408  7308000 
7308500: system.mem_ctrls: Timing Read : 0 117808  7308500 
7309000: system.mem_ctrls: Timing Read : 0 117816  7309000 
7309500: system.mem_ctrls: Timing Read : 0 117816  7309500 
7311000: system.mem_ctrls: Timing Read : 0 118640  7311000 
7312000: system.mem_ctrls: Timing Read : 0 118640  7312000 
7312500: system.mem_ctrls: Timing Read : 0 118648  7312500 
7314000: system.mem_ctrls: Timing Read : 0 118680  7314000 
7314000: system.mem_ctrls: Timing Read : 0 801656  7314000 
7314500: system.mem_ctrls: Timing Read : 0 118688  7314500 
7315000: system.mem_ctrls: Timing Read : 0 118688  7315000 
7315500: system.mem_ctrls: Timing Read : 0 118688  7315500 
7316000: system.mem_ctrls: Timing Read : 0 118688  7316000 
7316500: system.mem_ctrls: Timing Read : 0 118696  7316500 
7317000: system.mem_ctrls: Timing Read : 0 118696  7317000 
7317500: system.mem_ctrls: Timing Read : 0 118696  7317500 
7318000: system.mem_ctrls: Timing Read : 0 118704  7318000 
7318500: system.mem_ctrls: Timing Read : 0 118704  7318500 
7318500: system.mem_ctrls: Timing Read : 0 786432  7318500 
7319000: system.mem_ctrls: Timing Read : 0 118712  7319000 
7319500: system.mem_ctrls: Timing Read : 0 118712  7319500 
7320000: system.mem_ctrls: Timing Read : 0 118712  7320000 
7320500: system.mem_ctrls: Timing Read : 0 118720  7320500 
7321000: system.mem_ctrls: Timing Read : 0 118720  7321000 
7322500: system.mem_ctrls: Timing Read : 0 119152  7322500 
7323000: system.mem_ctrls: Timing Read : 0 119152  7323000 
7324000: system.mem_ctrls: Timing Read : 0 119152  7324000 
7325500: system.mem_ctrls: Timing Read : 0 119160  7325500 
7326000: system.mem_ctrls: Timing Read : 0 119160  7326000 
7326500: system.mem_ctrls: Timing Read : 0 119168  7326500 
7326500: system.mem_ctrls: Timing Read : 0 786436  7326500 
7327000: system.mem_ctrls: Timing Read : 0 119168  7327000 
7327500: system.mem_ctrls: Timing Read : 0 119168  7327500 
7328000: system.mem_ctrls: Timing Read : 0 119176  7328000 
7329500: system.mem_ctrls: Timing Read : 0 119176  7329500 
7330000: system.mem_ctrls: Timing Read : 0 119176  7330000 
7331000: system.mem_ctrls: Timing Read : 0 119176  7331000 
7331500: system.mem_ctrls: Timing Read : 0 119184  7331500 
7333000: system.mem_ctrls: Timing Read : 0 119184  7333000 
7333500: system.mem_ctrls: Timing Read : 0 119184  7333500 
7334000: system.mem_ctrls: Timing Read : 0 119192  7334000 
7334000: system.mem_ctrls: Timing Read : 0 786440  7334000 
7334500: system.mem_ctrls: Timing Read : 0 119192  7334500 
7335000: system.mem_ctrls: Timing Read : 0 119192  7335000 
7335500: system.mem_ctrls: Timing Read : 0 119200  7335500 
7337000: system.mem_ctrls: Timing Read : 0 119200  7337000 
7338000: system.mem_ctrls: Timing Read : 0 119200  7338000 
7339500: system.mem_ctrls: Timing Read : 0 119200  7339500 
7340000: system.mem_ctrls: Timing Read : 0 119208  7340000 
7340000: system.mem_ctrls: Timing Read : 0 786444  7340000 
7340500: system.mem_ctrls: Timing Read : 0 119208  7340500 
7341000: system.mem_ctrls: Timing Read : 0 119208  7341000 
7341500: system.mem_ctrls: Timing Read : 0 119216  7341500 
7343000: system.mem_ctrls: Timing Read : 0 119216  7343000 
7343500: system.mem_ctrls: Timing Read : 0 119224  7343500 
7343500: system.mem_ctrls: Timing Read : 0 784384  7343500 
7344000: system.mem_ctrls: Timing Read : 0 119224  7344000 
7344000: system.mem_ctrls: Timing Read : 0 817624  7344000 
7344500: system.mem_ctrls: Timing Read : 0 119224  7344500 
7345000: system.mem_ctrls: Timing Read : 0 119232  7345000 
7346000: system.mem_ctrls: Timing Read : 0 119232  7346000 
7346000: system.mem_ctrls: Timing Read : 0 786472  7346000 
7347000: system.mem_ctrls: Timing Read : 0 119240  7347000 
7348500: system.mem_ctrls: Timing Read : 0 119240  7348500 
7349000: system.mem_ctrls: Timing Read : 0 119248  7349000 
7349500: system.mem_ctrls: Timing Read : 0 119248  7349500 
7350000: system.mem_ctrls: Timing Read : 0 119248  7350000 
7350500: system.mem_ctrls: Timing Read : 0 119256  7350500 
7352000: system.mem_ctrls: Timing Read : 0 119856  7352000 
7352500: system.mem_ctrls: Timing Read : 0 119864  7352500 
7353500: system.mem_ctrls: Timing Read : 0 119864  7353500 
7354000: system.mem_ctrls: Timing Read : 0 119872  7354000 
7354500: system.mem_ctrls: Timing Read : 0 119872  7354500 
7355000: system.mem_ctrls: Timing Read : 0 119872  7355000 
7355500: system.mem_ctrls: Timing Read : 0 119880  7355500 
7355500: system.mem_ctrls: Timing Read : 0 801648  7355500 
7356000: system.mem_ctrls: Timing Read : 0 119880  7356000 
7356500: system.mem_ctrls: Timing Read : 0 119880  7356500 
7357000: system.mem_ctrls: Timing Read : 0 119888  7357000 
7357000: system.mem_ctrls: Timing Writ : 1 784384  7357000 
7357500: system.mem_ctrls: Timing Read : 0 119888  7357500 
7358500: system.mem_ctrls: Timing Read : 0 119888  7358500 
7359500: system.mem_ctrls: Timing Read : 0 119896  7359500 
7360500: system.mem_ctrls: Timing Read : 0 119896  7360500 
7361500: system.mem_ctrls: Timing Read : 0 119896  7361500 
7362000: system.mem_ctrls: Timing Read : 0 119904  7362000 
7362500: system.mem_ctrls: Timing Read : 0 119904  7362500 
7363000: system.mem_ctrls: Timing Read : 0 119904  7363000 
7363500: system.mem_ctrls: Timing Read : 0 119912  7363500 
7364500: system.mem_ctrls: Timing Read : 0 119912  7364500 
7364500: system.mem_ctrls: Timing Writ : 1 817624  7364500 
7365000: system.mem_ctrls: Timing Read : 0 119912  7365000 
7365500: system.mem_ctrls: Timing Read : 0 119920  7365500 
7365500: system.mem_ctrls: Timing Writ : 1 817960  7365500 
7366000: system.mem_ctrls: Timing Read : 0 119920  7366000 
7366500: system.mem_ctrls: Timing Read : 0 793812  7366500 
7367000: system.mem_ctrls: Timing Read : 0 119928  7367000 
7367500: system.mem_ctrls: Timing Read : 0 119928  7367500 
7369000: system.mem_ctrls: Timing Read : 0 117600  7369000 
7369500: system.mem_ctrls: Timing Read : 0 117608  7369500 
7370500: system.mem_ctrls: Timing Read : 0 117608  7370500 
7371000: system.mem_ctrls: Timing Read : 0 117608  7371000 
7371000: system.mem_ctrls: Timing Read : 0 801752  7371000 
7372500: system.mem_ctrls: Timing Read : 0 117608  7372500 
7372500: system.mem_ctrls: Timing Read : 0 801760  7372500 
7374000: system.mem_ctrls: Timing Read : 0 117608  7374000 
7374000: system.mem_ctrls: Timing Read : 0 801768  7374000 
7375500: system.mem_ctrls: Timing Read : 0 117616  7375500 
7375500: system.mem_ctrls: Timing Read : 0 801776  7375500 
7377000: system.mem_ctrls: Timing Read : 0 117616  7377000 
7377000: system.mem_ctrls: Timing Read : 0 801784  7377000 
7378500: system.mem_ctrls: Timing Read : 0 117616  7378500 
7378500: system.mem_ctrls: Timing Read : 0 801792  7378500 
7380000: system.mem_ctrls: Timing Read : 0 117616  7380000 
7380000: system.mem_ctrls: Timing Read : 0 801800  7380000 
7381500: system.mem_ctrls: Timing Read : 0 126384  7381500 
7382000: system.mem_ctrls: Timing Read : 0 126384  7382000 
7382500: system.mem_ctrls: Timing Read : 0 126392  7382500 
7384000: system.mem_ctrls: Timing Read : 0 126392  7384000 
7384500: system.mem_ctrls: Timing Read : 0 126400  7384500 
7384500: system.mem_ctrls: Timing Read : 0 817624  7384500 
7385000: system.mem_ctrls: Timing Read : 0 126400  7385000 
7386000: system.mem_ctrls: Timing Read : 0 126400  7386000 
7387500: system.mem_ctrls: Timing Read : 0 126400  7387500 
7388500: system.mem_ctrls: Timing Read : 0 126408  7388500 
7390000: system.mem_ctrls: Timing Read : 0 126432  7390000 
7390000: system.mem_ctrls: Timing Read : 0 801808  7390000 
7391500: system.mem_ctrls: Timing Read : 0 126432  7391500 
7392000: system.mem_ctrls: Timing Read : 0 126440  7392000 
7392000: system.mem_ctrls: Timing Read : 0 801816  7392000 
7393500: system.mem_ctrls: Timing Read : 0 126440  7393500 
7393500: system.mem_ctrls: Timing Read : 0 801824  7393500 
7395000: system.mem_ctrls: Timing Read : 0 126440  7395000 
7395000: system.mem_ctrls: Timing Read : 0 801832  7395000 
7396500: system.mem_ctrls: Timing Read : 0 479016  7396500 
7396500: system.mem_ctrls: Timing Writ : 1 817584  7396500 
7397000: system.mem_ctrls: Timing Read : 0 479016  7397000 
7397500: system.mem_ctrls: Timing Read : 0 479016  7397500 
7398000: system.mem_ctrls: Timing Read : 0 479024  7398000 
7398500: system.mem_ctrls: Timing Read : 0 479024  7398500 
7400000: system.mem_ctrls: Timing Read : 0 479032  7400000 
7400500: system.mem_ctrls: Timing Writ : 1 796768  7400500 
7401000: system.mem_ctrls: Timing Read : 0 479032  7401000 
7401500: system.mem_ctrls: Timing Read : 0 479040  7401500 
7402500: system.mem_ctrls: Timing Read : 0 479040  7402500 
7403000: system.mem_ctrls: Timing Read : 0 479048  7403000 
7404000: system.mem_ctrls: Timing Read : 0 479048  7404000 
7404500: system.mem_ctrls: Timing Read : 0 479056  7404500 
7405500: system.mem_ctrls: Timing Read : 0 479056  7405500 
7405500: system.mem_ctrls: Timing Writ : 1 817640  7405500 
7406000: system.mem_ctrls: Timing Read : 0 479056  7406000 
7406500: system.mem_ctrls: Timing Read : 0 479064  7406500 
7407500: system.mem_ctrls: Timing Read : 0 479064  7407500 
7407500: system.mem_ctrls: Timing Writ : 1 817656  7407500 
7408000: system.mem_ctrls: Timing Read : 0 479072  7408000 
7408500: system.mem_ctrls: Timing Read : 0 479080  7408500 
7409500: system.mem_ctrls: Timing Read : 0 479080  7409500 
7410000: system.mem_ctrls: Timing Read : 0 479088  7410000 
7410000: system.mem_ctrls: Timing Writ : 1 801856  7410000 
7410500: system.mem_ctrls: Timing Read : 0 479088  7410500 
7411000: system.mem_ctrls: Timing Read : 0 479088  7411000 
7411500: system.mem_ctrls: Timing Read : 0 479096  7411500 
7412000: system.mem_ctrls: Timing Read : 0 801864  7412000 
7413000: system.mem_ctrls: Timing Read : 0 479096  7413000 
7413500: system.mem_ctrls: Timing Read : 0 479104  7413500 
7414500: system.mem_ctrls: Timing Writ : 1 782008  7414500 
7415000: system.mem_ctrls: Timing Read : 0 479104  7415000 
7415500: system.mem_ctrls: Timing Read : 0 479112  7415500 
7416000: system.mem_ctrls: Timing Writ : 1 817648  7416000 
7416500: system.mem_ctrls: Timing Read : 0 479112  7416500 
7417000: system.mem_ctrls: Timing Read : 0 479120  7417000 
7417500: system.mem_ctrls: Timing Writ : 1 817664  7417500 
7418000: system.mem_ctrls: Timing Read : 0 479120  7418000 
7418500: system.mem_ctrls: Timing Read : 0 479128  7418500 
7418500: system.mem_ctrls: Timing Writ : 1 801848  7418500 
7419000: system.mem_ctrls: Timing Read : 0 479128  7419000 
7420500: system.mem_ctrls: Timing Read : 0 479128  7420500 
7421000: system.mem_ctrls: Timing Read : 0 479128  7421000 
7421500: system.mem_ctrls: Timing Read : 0 479136  7421500 
7422000: system.mem_ctrls: Timing Read : 0 479136  7422000 
7422500: system.mem_ctrls: Timing Read : 0 479136  7422500 
7423000: system.mem_ctrls: Timing Read : 0 479144  7423000 
7424000: system.mem_ctrls: Timing Writ : 1 801832  7424000 
7425500: system.mem_ctrls: Timing Read : 0 4368  7425500 
7426000: system.mem_ctrls: Timing Read : 0 4368  7426000 
7426500: system.mem_ctrls: Timing Read : 0 4376  7426500 
7427000: system.mem_ctrls: Timing Read : 0 782480  7427000 
7428000: system.mem_ctrls: Timing Read : 0 288000  7428000 
7428500: system.mem_ctrls: Timing Read : 0 288000  7428500 
7429500: system.mem_ctrls: Timing Read : 0 288008  7429500 
7430000: system.mem_ctrls: Timing Read : 0 288008  7430000 
7431000: system.mem_ctrls: Timing Read : 0 288008  7431000 
7431500: system.mem_ctrls: Timing Read : 0 288016  7431500 
7432500: system.mem_ctrls: Timing Read : 0 288016  7432500 
7434000: system.mem_ctrls: Timing Read : 0 288024  7434000 
7435000: system.mem_ctrls: Timing Read : 0 288024  7435000 
7435500: system.mem_ctrls: Timing Read : 0 288032  7435500 
7437000: system.mem_ctrls: Timing Read : 0 288032  7437000 
7438000: system.mem_ctrls: Timing Read : 0 288032  7438000 
7438500: system.mem_ctrls: Timing Read : 0 288040  7438500 
7440000: system.mem_ctrls: Timing Read : 0 288040  7440000 
7440500: system.mem_ctrls: Timing Read : 0 288048  7440500 
7440500: system.mem_ctrls: Timing Writ : 1 817688  7440500 
7441000: system.mem_ctrls: Timing Writ : 1 817696  7441000 
7441500: system.mem_ctrls: Timing Read : 0 288048  7441500 
7441500: system.mem_ctrls: Timing Writ : 1 817672  7441500 
7442000: system.mem_ctrls: Timing Writ : 1 817680  7442000 
7442500: system.mem_ctrls: Timing Read : 0 288048  7442500 
7442500: system.mem_ctrls: Timing Read : 0 801832  7442500 
7444000: system.mem_ctrls: Timing Read : 0 479144  7444000 
7445000: system.mem_ctrls: Timing Read : 0 479152  7445000 
7445500: system.mem_ctrls: Timing Read : 0 479152  7445500 
7447000: system.mem_ctrls: Timing Read : 0 479152  7447000 
7447500: system.mem_ctrls: Timing Read : 0 479160  7447500 
7447500: system.mem_ctrls: Timing Read : 0 801848  7447500 
7448000: system.mem_ctrls: Timing Read : 0 479160  7448000 
7448000: system.mem_ctrls: Timing Read : 0 801856  7448000 
7449000: system.mem_ctrls: Timing Read : 0 479160  7449000 
7449500: system.mem_ctrls: Timing Read : 0 479168  7449500 
7450500: system.mem_ctrls: Timing Read : 0 479168  7450500 
7451500: system.mem_ctrls: Timing Read : 0 479168  7451500 
7452000: system.mem_ctrls: Timing Read : 0 479176  7452000 
7452000: system.mem_ctrls: Timing Writ : 1 817592  7452000 
7452500: system.mem_ctrls: Timing Read : 0 479176  7452500 
7452500: system.mem_ctrls: Timing Writ : 1 817632  7452500 
7453000: system.mem_ctrls: Timing Read : 0 479176  7453000 
7453500: system.mem_ctrls: Timing Read : 0 479184  7453500 
7454500: system.mem_ctrls: Timing Read : 0 479184  7454500 
7454500: system.mem_ctrls: Timing Writ : 1 817720  7454500 
7455000: system.mem_ctrls: Timing Read : 0 479192  7455000 
7455000: system.mem_ctrls: Timing Read : 0 695304  7455000 
7455500: system.mem_ctrls: Timing Read : 0 479192  7455500 
7456000: system.mem_ctrls: Timing Read : 0 695351  7456000 
7457000: system.mem_ctrls: Timing Read : 0 479192  7457000 
7457500: system.mem_ctrls: Timing Read : 0 479200  7457500 
7458000: system.mem_ctrls: Timing Writ : 1 817728  7458000 
7458500: system.mem_ctrls: Timing Read : 0 479200  7458500 
7459000: system.mem_ctrls: Timing Read : 0 479208  7459000 
7459000: system.mem_ctrls: Timing Writ : 1 817744  7459000 
7459500: system.mem_ctrls: Timing Read : 0 479208  7459500 
7460000: system.mem_ctrls: Timing Read : 0 479216  7460000 
7460000: system.mem_ctrls: Timing Writ : 1 817736  7460000 
7460500: system.mem_ctrls: Timing Read : 0 479216  7460500 
7461000: system.mem_ctrls: Timing Read : 0 479224  7461000 
7462500: system.mem_ctrls: Timing Read : 0 479224  7462500 
7463000: system.mem_ctrls: Timing Read : 0 801864  7463000 
7464000: system.mem_ctrls: Timing Read : 0 479224  7464000 
7464500: system.mem_ctrls: Timing Read : 0 479232  7464500 
7465000: system.mem_ctrls: Timing Read : 0 479232  7465000 
7466500: system.mem_ctrls: Timing Read : 0 479128  7466500 
7467000: system.mem_ctrls: Timing Read : 0 479128  7467000 
7467500: system.mem_ctrls: Timing Read : 0 479136  7467500 
7468000: system.mem_ctrls: Timing Read : 0 479136  7468000 
7468500: system.mem_ctrls: Timing Read : 0 479136  7468500 
7469000: system.mem_ctrls: Timing Read : 0 479144  7469000 
7470000: system.mem_ctrls: Timing Writ : 1 801832  7470000 
7471500: system.mem_ctrls: Timing Read : 0 4368  7471500 
7472000: system.mem_ctrls: Timing Read : 0 4368  7472000 
7472500: system.mem_ctrls: Timing Read : 0 4376  7472500 
7473000: system.mem_ctrls: Timing Read : 0 782480  7473000 
7474000: system.mem_ctrls: Timing Read : 0 288000  7474000 
7474500: system.mem_ctrls: Timing Read : 0 288000  7474500 
7475500: system.mem_ctrls: Timing Read : 0 288008  7475500 
7476000: system.mem_ctrls: Timing Read : 0 288008  7476000 
7477000: system.mem_ctrls: Timing Read : 0 288008  7477000 
7477500: system.mem_ctrls: Timing Read : 0 288016  7477500 
7478500: system.mem_ctrls: Timing Read : 0 288016  7478500 
7480000: system.mem_ctrls: Timing Read : 0 288024  7480000 
7481000: system.mem_ctrls: Timing Read : 0 288024  7481000 
7481500: system.mem_ctrls: Timing Read : 0 288032  7481500 
7483000: system.mem_ctrls: Timing Read : 0 288032  7483000 
7484000: system.mem_ctrls: Timing Read : 0 288032  7484000 
7484500: system.mem_ctrls: Timing Read : 0 288040  7484500 
7486000: system.mem_ctrls: Timing Read : 0 288040  7486000 
7486500: system.mem_ctrls: Timing Read : 0 288048  7486500 
7486500: system.mem_ctrls: Timing Writ : 1 817768  7486500 
7487000: system.mem_ctrls: Timing Writ : 1 817776  7487000 
7487500: system.mem_ctrls: Timing Read : 0 288048  7487500 
7487500: system.mem_ctrls: Timing Writ : 1 817752  7487500 
7488000: system.mem_ctrls: Timing Writ : 1 817760  7488000 
7488500: system.mem_ctrls: Timing Read : 0 288048  7488500 
7488500: system.mem_ctrls: Timing Read : 0 801832  7488500 
7490000: system.mem_ctrls: Timing Read : 0 479144  7490000 
7491000: system.mem_ctrls: Timing Read : 0 479152  7491000 
7491500: system.mem_ctrls: Timing Read : 0 479152  7491500 
7493000: system.mem_ctrls: Timing Read : 0 479152  7493000 
7493500: system.mem_ctrls: Timing Read : 0 479160  7493500 
7493500: system.mem_ctrls: Timing Read : 0 801848  7493500 
7494000: system.mem_ctrls: Timing Read : 0 479160  7494000 
7494000: system.mem_ctrls: Timing Read : 0 801856  7494000 
7495000: system.mem_ctrls: Timing Read : 0 479160  7495000 
7495500: system.mem_ctrls: Timing Read : 0 479168  7495500 
7496500: system.mem_ctrls: Timing Read : 0 479168  7496500 
7497500: system.mem_ctrls: Timing Read : 0 479168  7497500 
7498000: system.mem_ctrls: Timing Read : 0 479176  7498000 
7498000: system.mem_ctrls: Timing Writ : 1 817600  7498000 
7498500: system.mem_ctrls: Timing Read : 0 479176  7498500 
7498500: system.mem_ctrls: Timing Writ : 1 817712  7498500 
7499000: system.mem_ctrls: Timing Read : 0 479176  7499000 
7499500: system.mem_ctrls: Timing Read : 0 479184  7499500 
7500500: system.mem_ctrls: Timing Read : 0 479184  7500500 
7500500: system.mem_ctrls: Timing Writ : 1 817800  7500500 
7501000: system.mem_ctrls: Timing Read : 0 479192  7501000 
7501000: system.mem_ctrls: Timing Read : 0 695312  7501000 
7501500: system.mem_ctrls: Timing Read : 0 479192  7501500 
7502000: system.mem_ctrls: Timing Read : 0 695378  7502000 
7503000: system.mem_ctrls: Timing Read : 0 479192  7503000 
7503500: system.mem_ctrls: Timing Read : 0 479200  7503500 
7504000: system.mem_ctrls: Timing Writ : 1 817808  7504000 
7504500: system.mem_ctrls: Timing Read : 0 479200  7504500 
7505000: system.mem_ctrls: Timing Read : 0 479208  7505000 
7505000: system.mem_ctrls: Timing Writ : 1 817824  7505000 
7505500: system.mem_ctrls: Timing Read : 0 479208  7505500 
7506000: system.mem_ctrls: Timing Read : 0 479216  7506000 
7506000: system.mem_ctrls: Timing Writ : 1 817816  7506000 
7506500: system.mem_ctrls: Timing Read : 0 479216  7506500 
7507000: system.mem_ctrls: Timing Read : 0 479224  7507000 
7508500: system.mem_ctrls: Timing Read : 0 479224  7508500 
7509000: system.mem_ctrls: Timing Read : 0 801864  7509000 
7510000: system.mem_ctrls: Timing Read : 0 479224  7510000 
7510500: system.mem_ctrls: Timing Read : 0 479232  7510500 
7511000: system.mem_ctrls: Timing Read : 0 479232  7511000 
7512500: system.mem_ctrls: Timing Read : 0 479128  7512500 
7513000: system.mem_ctrls: Timing Read : 0 479128  7513000 
7513500: system.mem_ctrls: Timing Read : 0 479136  7513500 
7514000: system.mem_ctrls: Timing Read : 0 479136  7514000 
7514500: system.mem_ctrls: Timing Read : 0 479136  7514500 
7515000: system.mem_ctrls: Timing Read : 0 479144  7515000 
7516000: system.mem_ctrls: Timing Writ : 1 801832  7516000 
7517500: system.mem_ctrls: Timing Read : 0 4368  7517500 
7518000: system.mem_ctrls: Timing Read : 0 4368  7518000 
7518500: system.mem_ctrls: Timing Read : 0 4376  7518500 
7519000: system.mem_ctrls: Timing Read : 0 782480  7519000 
7520000: system.mem_ctrls: Timing Read : 0 288000  7520000 
7520500: system.mem_ctrls: Timing Read : 0 288000  7520500 
7521500: system.mem_ctrls: Timing Read : 0 288008  7521500 
7522000: system.mem_ctrls: Timing Read : 0 288008  7522000 
7523000: system.mem_ctrls: Timing Read : 0 288008  7523000 
7523500: system.mem_ctrls: Timing Read : 0 288016  7523500 
7524500: system.mem_ctrls: Timing Read : 0 288016  7524500 
7526000: system.mem_ctrls: Timing Read : 0 288024  7526000 
7527000: system.mem_ctrls: Timing Read : 0 288024  7527000 
7527500: system.mem_ctrls: Timing Read : 0 288032  7527500 
7529000: system.mem_ctrls: Timing Read : 0 288032  7529000 
7530000: system.mem_ctrls: Timing Read : 0 288032  7530000 
7530500: system.mem_ctrls: Timing Read : 0 288040  7530500 
7532000: system.mem_ctrls: Timing Read : 0 288040  7532000 
7532500: system.mem_ctrls: Timing Read : 0 288048  7532500 
7532500: system.mem_ctrls: Timing Writ : 1 817848  7532500 
7533000: system.mem_ctrls: Timing Writ : 1 817856  7533000 
7533500: system.mem_ctrls: Timing Read : 0 288048  7533500 
7533500: system.mem_ctrls: Timing Writ : 1 817832  7533500 
7534000: system.mem_ctrls: Timing Writ : 1 817840  7534000 
7534500: system.mem_ctrls: Timing Read : 0 288048  7534500 
7534500: system.mem_ctrls: Timing Read : 0 801832  7534500 
7536000: system.mem_ctrls: Timing Read : 0 479144  7536000 
7537000: system.mem_ctrls: Timing Read : 0 479152  7537000 
7537500: system.mem_ctrls: Timing Read : 0 479152  7537500 
7539000: system.mem_ctrls: Timing Read : 0 479152  7539000 
7539500: system.mem_ctrls: Timing Read : 0 479160  7539500 
7539500: system.mem_ctrls: Timing Read : 0 801848  7539500 
7540000: system.mem_ctrls: Timing Read : 0 479160  7540000 
7540000: system.mem_ctrls: Timing Read : 0 801856  7540000 
7541000: system.mem_ctrls: Timing Read : 0 479160  7541000 
7541500: system.mem_ctrls: Timing Read : 0 479168  7541500 
7542500: system.mem_ctrls: Timing Read : 0 479168  7542500 
7543500: system.mem_ctrls: Timing Read : 0 479168  7543500 
7544000: system.mem_ctrls: Timing Read : 0 479176  7544000 
7544000: system.mem_ctrls: Timing Writ : 1 817608  7544000 
7544500: system.mem_ctrls: Timing Read : 0 479176  7544500 
7544500: system.mem_ctrls: Timing Writ : 1 817792  7544500 
7545000: system.mem_ctrls: Timing Read : 0 479176  7545000 
7545500: system.mem_ctrls: Timing Read : 0 479184  7545500 
7546500: system.mem_ctrls: Timing Read : 0 479184  7546500 
7546500: system.mem_ctrls: Timing Writ : 1 817880  7546500 
7547000: system.mem_ctrls: Timing Read : 0 479192  7547000 
7547000: system.mem_ctrls: Timing Read : 0 695320  7547000 
7547500: system.mem_ctrls: Timing Read : 0 479192  7547500 
7548000: system.mem_ctrls: Timing Read : 0 695384  7548000 
7549000: system.mem_ctrls: Timing Read : 0 479192  7549000 
7549500: system.mem_ctrls: Timing Read : 0 479200  7549500 
7550000: system.mem_ctrls: Timing Writ : 1 817888  7550000 
7550500: system.mem_ctrls: Timing Read : 0 479200  7550500 
7551000: system.mem_ctrls: Timing Read : 0 479208  7551000 
7551000: system.mem_ctrls: Timing Writ : 1 817904  7551000 
7551500: system.mem_ctrls: Timing Read : 0 479208  7551500 
7552000: system.mem_ctrls: Timing Read : 0 479216  7552000 
7552000: system.mem_ctrls: Timing Writ : 1 817896  7552000 
7552500: system.mem_ctrls: Timing Read : 0 479216  7552500 
7553000: system.mem_ctrls: Timing Read : 0 479224  7553000 
7554500: system.mem_ctrls: Timing Read : 0 479224  7554500 
7555000: system.mem_ctrls: Timing Read : 0 801864  7555000 
7556000: system.mem_ctrls: Timing Read : 0 479224  7556000 
7556500: system.mem_ctrls: Timing Read : 0 479232  7556500 
7557000: system.mem_ctrls: Timing Read : 0 479232  7557000 
7558500: system.mem_ctrls: Timing Read : 0 479128  7558500 
7559000: system.mem_ctrls: Timing Read : 0 479128  7559000 
7559500: system.mem_ctrls: Timing Read : 0 479136  7559500 
7560000: system.mem_ctrls: Timing Read : 0 479136  7560000 
7560500: system.mem_ctrls: Timing Read : 0 479136  7560500 
7561000: system.mem_ctrls: Timing Read : 0 479144  7561000 
7562000: system.mem_ctrls: Timing Writ : 1 801832  7562000 
7563500: system.mem_ctrls: Timing Read : 0 4368  7563500 
7564000: system.mem_ctrls: Timing Read : 0 4368  7564000 
7564500: system.mem_ctrls: Timing Read : 0 4376  7564500 
7565000: system.mem_ctrls: Timing Read : 0 782480  7565000 
7566000: system.mem_ctrls: Timing Read : 0 288000  7566000 
7566500: system.mem_ctrls: Timing Read : 0 288000  7566500 
7567500: system.mem_ctrls: Timing Read : 0 288008  7567500 
7568000: system.mem_ctrls: Timing Read : 0 288008  7568000 
7569000: system.mem_ctrls: Timing Read : 0 288008  7569000 
7569500: system.mem_ctrls: Timing Read : 0 288016  7569500 
7570500: system.mem_ctrls: Timing Read : 0 288016  7570500 
7572000: system.mem_ctrls: Timing Read : 0 288024  7572000 
7573000: system.mem_ctrls: Timing Read : 0 288024  7573000 
7573500: system.mem_ctrls: Timing Read : 0 288032  7573500 
7575000: system.mem_ctrls: Timing Read : 0 288032  7575000 
7576000: system.mem_ctrls: Timing Read : 0 288032  7576000 
7576500: system.mem_ctrls: Timing Read : 0 288040  7576500 
7578000: system.mem_ctrls: Timing Read : 0 288040  7578000 
7578500: system.mem_ctrls: Timing Read : 0 288048  7578500 
7578500: system.mem_ctrls: Timing Writ : 1 817928  7578500 
7579000: system.mem_ctrls: Timing Writ : 1 817936  7579000 
7579500: system.mem_ctrls: Timing Read : 0 288048  7579500 
7579500: system.mem_ctrls: Timing Writ : 1 817912  7579500 
7580000: system.mem_ctrls: Timing Writ : 1 817920  7580000 
7580500: system.mem_ctrls: Timing Read : 0 288048  7580500 
7580500: system.mem_ctrls: Timing Read : 0 801832  7580500 
7582000: system.mem_ctrls: Timing Read : 0 479144  7582000 
7583000: system.mem_ctrls: Timing Read : 0 479152  7583000 
7583500: system.mem_ctrls: Timing Read : 0 479152  7583500 
7585000: system.mem_ctrls: Timing Read : 0 479248  7585000 
7585500: system.mem_ctrls: Timing Read : 0 801840  7585500 
7586500: system.mem_ctrls: Timing Read : 0 479248  7586500 
7587000: system.mem_ctrls: Timing Read : 0 479256  7587000 
7587500: system.mem_ctrls: Timing Writ : 1 817872  7587500 
7588000: system.mem_ctrls: Timing Read : 0 479256  7588000 
7588500: system.mem_ctrls: Timing Read : 0 479264  7588500 
7589500: system.mem_ctrls: Timing Writ : 1 794432  7589500 
7590000: system.mem_ctrls: Timing Read : 0 479264  7590000 
7590500: system.mem_ctrls: Timing Read : 0 479272  7590500 
7591000: system.mem_ctrls: Timing Writ : 1 817616  7591000 
7591500: system.mem_ctrls: Timing Read : 0 479272  7591500 
7593000: system.mem_ctrls: Timing Read : 0 479288  7593000 
7593500: system.mem_ctrls: Timing Read : 0 479296  7593500 
7594500: system.mem_ctrls: Timing Writ : 1 782048  7594500 
7595000: system.mem_ctrls: Timing Read : 0 479296  7595000 
7595500: system.mem_ctrls: Timing Read : 0 479304  7595500 
7595500: system.mem_ctrls: Timing Read : 0 801880  7595500 
7597000: system.mem_ctrls: Timing Read : 0 479304  7597000 
7597000: system.mem_ctrls: Timing Read : 0 801888  7597000 
7598500: system.mem_ctrls: Timing Read : 0 479304  7598500 
7598500: system.mem_ctrls: Timing Read : 0 801896  7598500 
7600000: system.mem_ctrls: Timing Read : 0 479304  7600000 
7600000: system.mem_ctrls: Timing Read : 0 801904  7600000 
7601500: system.mem_ctrls: Timing Read : 0 479304  7601500 
7602000: system.mem_ctrls: Timing Read : 0 479312  7602000 
7602000: system.mem_ctrls: Timing Read : 0 801912  7602000 
7603500: system.mem_ctrls: Timing Read : 0 479312  7603500 
7603500: system.mem_ctrls: Timing Read : 0 801920  7603500 
7605000: system.mem_ctrls: Timing Read : 0 479312  7605000 
7605000: system.mem_ctrls: Timing Read : 0 801928  7605000 
7606500: system.mem_ctrls: Timing Read : 0 314672  7606500 
7607000: system.mem_ctrls: Timing Read : 0 314680  7607000 
7607500: system.mem_ctrls: Timing Read : 0 796768  7607500 
7608000: system.mem_ctrls: Timing Read : 0 314680  7608000 
7608500: system.mem_ctrls: Timing Read : 0 314688  7608500 
7609500: system.mem_ctrls: Timing Read : 0 314688  7609500 
7610000: system.mem_ctrls: Timing Read : 0 314696  7610000 
7610500: system.mem_ctrls: Timing Writ : 1 796728  7610500 
7611000: system.mem_ctrls: Timing Read : 0 314696  7611000 
7612000: system.mem_ctrls: Timing Writ : 1 801928  7612000 
7613500: system.mem_ctrls: Timing Read : 0 64224  7613500 
7614000: system.mem_ctrls: Timing Read : 0 64224  7614000 
7614000: system.mem_ctrls: Timing Writ : 1 801920  7614000 
7615000: system.mem_ctrls: Timing Read : 0 64224  7615000 
7615000: system.mem_ctrls: Timing Writ : 1 801912  7615000 
7616000: system.mem_ctrls: Timing Read : 0 64232  7616000 
7616000: system.mem_ctrls: Timing Writ : 1 801904  7616000 
7617000: system.mem_ctrls: Timing Read : 0 64232  7617000 
7617000: system.mem_ctrls: Timing Writ : 1 801896  7617000 
7618000: system.mem_ctrls: Timing Read : 0 64232  7618000 
7618000: system.mem_ctrls: Timing Writ : 1 801888  7618000 
7619000: system.mem_ctrls: Timing Read : 0 64232  7619000 
7619000: system.mem_ctrls: Timing Writ : 1 801880  7619000 
7620000: system.mem_ctrls: Timing Read : 0 64232  7620000 
7620500: system.mem_ctrls: Timing Read : 0 64240  7620500 
7621500: system.mem_ctrls: Timing Read : 0 64240  7621500 
7622000: system.mem_ctrls: Timing Read : 0 64248  7622000 
7622500: system.mem_ctrls: Timing Read : 0 793832  7622500 
7623000: system.mem_ctrls: Timing Read : 0 64248  7623000 
7623500: system.mem_ctrls: Timing Read : 0 64248  7623500 
7624000: system.mem_ctrls: Timing Read : 0 64256  7624000 
7625500: system.mem_ctrls: Timing Read : 0 64256  7625500 
7625500: system.mem_ctrls: Timing Read : 0 627240  7625500 
7626500: system.mem_ctrls: Timing Read : 0 64256  7626500 
7627000: system.mem_ctrls: Timing Read : 0 64264  7627000 
7627500: system.mem_ctrls: Timing Read : 0 64264  7627500 
7629000: system.mem_ctrls: Timing Read : 0 64272  7629000 
7629500: system.mem_ctrls: Timing Read : 0 627241  7629500 
7630500: system.mem_ctrls: Timing Read : 0 64272  7630500 
7630500: system.mem_ctrls: Timing Read : 0 802408  7630500 
7631000: system.mem_ctrls: Timing Read : 0 64272  7631000 
7631500: system.mem_ctrls: Timing Read : 0 64280  7631500 
7633000: system.mem_ctrls: Timing Read : 0 64344  7633000 
7634000: system.mem_ctrls: Timing Writ : 1 801864  7634000 
7635500: system.mem_ctrls: Timing Read : 0 4480  7635500 
7636000: system.mem_ctrls: Timing Read : 0 4480  7636000 
7636500: system.mem_ctrls: Timing Read : 0 4488  7636500 
7637000: system.mem_ctrls: Timing Read : 0 782536  7637000 
7638000: system.mem_ctrls: Timing Read : 0 256704  7638000 
7638500: system.mem_ctrls: Timing Read : 0 256704  7638500 
7639500: system.mem_ctrls: Timing Read : 0 256712  7639500 
7640500: system.mem_ctrls: Timing Read : 0 256712  7640500 
7641500: system.mem_ctrls: Timing Read : 0 256720  7641500 
7642500: system.mem_ctrls: Timing Read : 0 256720  7642500 
7643000: system.mem_ctrls: Timing Read : 0 256720  7643000 
7643500: system.mem_ctrls: Timing Read : 0 256728  7643500 
7644000: system.mem_ctrls: Timing Read : 0 256728  7644000 
7644500: system.mem_ctrls: Timing Read : 0 256736  7644500 
7645500: system.mem_ctrls: Timing Read : 0 256736  7645500 
7646500: system.mem_ctrls: Timing Read : 0 256744  7646500 
7648000: system.mem_ctrls: Timing Read : 0 256744  7648000 
7648000: system.mem_ctrls: Timing Read : 0 627240  7648000 
7648500: system.mem_ctrls: Timing Read : 0 627248  7648500 
7649000: system.mem_ctrls: Timing Read : 0 256744  7649000 
7649500: system.mem_ctrls: Timing Read : 0 256752  7649500 
7650500: system.mem_ctrls: Timing Read : 0 256752  7650500 
7652000: system.mem_ctrls: Timing Read : 0 256752  7652000 
7652500: system.mem_ctrls: Timing Read : 0 256760  7652500 
7654000: system.mem_ctrls: Timing Read : 0 256760  7654000 
7669000: system.mem_ctrls: Timing Read : 0 256760  7669000 
7669000: system.mem_ctrls: Timing Read : 0 801864  7669000 
7670500: system.mem_ctrls: Timing Read : 0 64344  7670500 
7671000: system.mem_ctrls: Timing Read : 0 64352  7671000 
7672000: system.mem_ctrls: Timing Read : 0 64352  7672000 
7672000: system.mem_ctrls: Timing Read : 0 627240  7672000 
7673000: system.mem_ctrls: Timing Read : 0 64352  7673000 
7673500: system.mem_ctrls: Timing Read : 0 64360  7673500 
7674000: system.mem_ctrls: Timing Read : 0 64360  7674000 
7674500: system.mem_ctrls: Timing Read : 0 64360  7674500 
7675000: system.mem_ctrls: Timing Read : 0 64368  7675000 
7676500: system.mem_ctrls: Timing Read : 0 64368  7676500 
7678000: system.mem_ctrls: Timing Read : 0 64320  7678000 
7679000: system.mem_ctrls: Timing Read : 0 64320  7679000 
7679500: system.mem_ctrls: Timing Read : 0 64320  7679500 
7679500: system.mem_ctrls: Timing Read : 0 801880  7679500 
7681000: system.mem_ctrls: Timing Read : 0 64328  7681000 
7681000: system.mem_ctrls: Timing Read : 0 801888  7681000 
7682500: system.mem_ctrls: Timing Read : 0 64328  7682500 
7682500: system.mem_ctrls: Timing Read : 0 801896  7682500 
7684000: system.mem_ctrls: Timing Read : 0 64328  7684000 
7684000: system.mem_ctrls: Timing Read : 0 801904  7684000 
7685500: system.mem_ctrls: Timing Read : 0 64328  7685500 
7685500: system.mem_ctrls: Timing Read : 0 801912  7685500 
7687000: system.mem_ctrls: Timing Read : 0 64328  7687000 
7687500: system.mem_ctrls: Timing Read : 0 64336  7687500 
7687500: system.mem_ctrls: Timing Read : 0 801920  7687500 
7689000: system.mem_ctrls: Timing Read : 0 64336  7689000 
7689000: system.mem_ctrls: Timing Read : 0 801928  7689000 
7690500: system.mem_ctrls: Timing Read : 0 314696  7690500 
7691000: system.mem_ctrls: Timing Read : 0 314704  7691000 
7691500: system.mem_ctrls: Timing Read : 0 314704  7691500 
7692000: system.mem_ctrls: Timing Read : 0 314704  7692000 
7693500: system.mem_ctrls: Timing Read : 0 314720  7693500 
7694500: system.mem_ctrls: Timing Read : 0 314720  7694500 
7695000: system.mem_ctrls: Timing Read : 0 314728  7695000 
7695500: system.mem_ctrls: Timing Writ : 1 796664  7695500 
7696000: system.mem_ctrls: Timing Read : 0 314728  7696000 
7696500: system.mem_ctrls: Timing Read : 0 314736  7696500 
7697500: system.mem_ctrls: Timing Writ : 1 801928  7697500 
7699000: system.mem_ctrls: Timing Read : 0 64224  7699000 
7699500: system.mem_ctrls: Timing Read : 0 64224  7699500 
7699500: system.mem_ctrls: Timing Writ : 1 801920  7699500 
7700500: system.mem_ctrls: Timing Read : 0 64224  7700500 
7700500: system.mem_ctrls: Timing Writ : 1 801912  7700500 
7701500: system.mem_ctrls: Timing Read : 0 64232  7701500 
7701500: system.mem_ctrls: Timing Writ : 1 801904  7701500 
7702500: system.mem_ctrls: Timing Read : 0 64232  7702500 
7702500: system.mem_ctrls: Timing Writ : 1 801896  7702500 
7703500: system.mem_ctrls: Timing Read : 0 64232  7703500 
7703500: system.mem_ctrls: Timing Writ : 1 801888  7703500 
7704500: system.mem_ctrls: Timing Read : 0 64232  7704500 
7704500: system.mem_ctrls: Timing Writ : 1 801880  7704500 
7705500: system.mem_ctrls: Timing Read : 0 64232  7705500 
7706000: system.mem_ctrls: Timing Read : 0 64240  7706000 
7707000: system.mem_ctrls: Timing Read : 0 64240  7707000 
7707500: system.mem_ctrls: Timing Read : 0 64248  7707500 
7708000: system.mem_ctrls: Timing Read : 0 793832  7708000 
7708500: system.mem_ctrls: Timing Read : 0 64248  7708500 
7709000: system.mem_ctrls: Timing Read : 0 64248  7709000 
7709500: system.mem_ctrls: Timing Read : 0 64256  7709500 
7711000: system.mem_ctrls: Timing Read : 0 64256  7711000 
7711000: system.mem_ctrls: Timing Read : 0 627252  7711000 
7712000: system.mem_ctrls: Timing Read : 0 64256  7712000 
7712500: system.mem_ctrls: Timing Read : 0 64264  7712500 
7713000: system.mem_ctrls: Timing Read : 0 64264  7713000 
7714500: system.mem_ctrls: Timing Read : 0 64272  7714500 
7715000: system.mem_ctrls: Timing Read : 0 627253  7715000 
7716000: system.mem_ctrls: Timing Read : 0 64272  7716000 
7716000: system.mem_ctrls: Timing Read : 0 802408  7716000 
7716500: system.mem_ctrls: Timing Read : 0 64272  7716500 
7717000: system.mem_ctrls: Timing Read : 0 64280  7717000 
7718500: system.mem_ctrls: Timing Read : 0 64344  7718500 
7719500: system.mem_ctrls: Timing Writ : 1 801864  7719500 
7721000: system.mem_ctrls: Timing Read : 0 4480  7721000 
7721500: system.mem_ctrls: Timing Read : 0 4480  7721500 
7722000: system.mem_ctrls: Timing Read : 0 4488  7722000 
7722500: system.mem_ctrls: Timing Read : 0 782536  7722500 
7723500: system.mem_ctrls: Timing Read : 0 256704  7723500 
7724000: system.mem_ctrls: Timing Read : 0 256704  7724000 
7725000: system.mem_ctrls: Timing Read : 0 256712  7725000 
7726000: system.mem_ctrls: Timing Read : 0 256712  7726000 
7727000: system.mem_ctrls: Timing Read : 0 256720  7727000 
7728000: system.mem_ctrls: Timing Read : 0 256720  7728000 
7728500: system.mem_ctrls: Timing Read : 0 256720  7728500 
7729000: system.mem_ctrls: Timing Read : 0 256728  7729000 
7729500: system.mem_ctrls: Timing Read : 0 256728  7729500 
7730000: system.mem_ctrls: Timing Read : 0 256736  7730000 
7731000: system.mem_ctrls: Timing Read : 0 256736  7731000 
7732000: system.mem_ctrls: Timing Read : 0 256744  7732000 
7733500: system.mem_ctrls: Timing Read : 0 256744  7733500 
7733500: system.mem_ctrls: Timing Read : 0 627252  7733500 
7734000: system.mem_ctrls: Timing Read : 0 627260  7734000 
7734000: system.mem_ctrls: Timing Read : 0 627264  7734000 
7734500: system.mem_ctrls: Timing Read : 0 256744  7734500 
7735000: system.mem_ctrls: Timing Read : 0 256752  7735000 
7736000: system.mem_ctrls: Timing Read : 0 256752  7736000 
7737500: system.mem_ctrls: Timing Read : 0 256752  7737500 
7738000: system.mem_ctrls: Timing Read : 0 256760  7738000 
7739500: system.mem_ctrls: Timing Read : 0 256760  7739500 
7754500: system.mem_ctrls: Timing Read : 0 256760  7754500 
7754500: system.mem_ctrls: Timing Read : 0 801864  7754500 
7756000: system.mem_ctrls: Timing Read : 0 64344  7756000 
7756500: system.mem_ctrls: Timing Read : 0 64352  7756500 
7757500: system.mem_ctrls: Timing Read : 0 64352  7757500 
7757500: system.mem_ctrls: Timing Read : 0 627252  7757500 
7758500: system.mem_ctrls: Timing Read : 0 64352  7758500 
7759000: system.mem_ctrls: Timing Read : 0 64360  7759000 
7759500: system.mem_ctrls: Timing Read : 0 64360  7759500 
7760000: system.mem_ctrls: Timing Read : 0 64360  7760000 
7760500: system.mem_ctrls: Timing Read : 0 64368  7760500 
7762000: system.mem_ctrls: Timing Read : 0 64368  7762000 
7763500: system.mem_ctrls: Timing Read : 0 64320  7763500 
7764500: system.mem_ctrls: Timing Read : 0 64320  7764500 
7765000: system.mem_ctrls: Timing Read : 0 64320  7765000 
7765000: system.mem_ctrls: Timing Read : 0 801880  7765000 
7766500: system.mem_ctrls: Timing Read : 0 64328  7766500 
7766500: system.mem_ctrls: Timing Read : 0 801888  7766500 
7768000: system.mem_ctrls: Timing Read : 0 64328  7768000 
7768000: system.mem_ctrls: Timing Read : 0 801896  7768000 
7769500: system.mem_ctrls: Timing Read : 0 64328  7769500 
7769500: system.mem_ctrls: Timing Read : 0 801904  7769500 
7771000: system.mem_ctrls: Timing Read : 0 64328  7771000 
7771000: system.mem_ctrls: Timing Read : 0 801912  7771000 
7772500: system.mem_ctrls: Timing Read : 0 64328  7772500 
7773000: system.mem_ctrls: Timing Read : 0 64336  7773000 
7773000: system.mem_ctrls: Timing Read : 0 801920  7773000 
7774500: system.mem_ctrls: Timing Read : 0 64336  7774500 
7774500: system.mem_ctrls: Timing Read : 0 801928  7774500 
7776000: system.mem_ctrls: Timing Read : 0 314736  7776000 
7776500: system.mem_ctrls: Timing Read : 0 314736  7776500 
7777000: system.mem_ctrls: Timing Read : 0 314736  7777000 
7777500: system.mem_ctrls: Timing Read : 0 314744  7777500 
7779000: system.mem_ctrls: Timing Read : 0 314752  7779000 
7780000: system.mem_ctrls: Timing Read : 0 314760  7780000 
7780500: system.mem_ctrls: Timing Writ : 1 796632  7780500 
7781000: system.mem_ctrls: Timing Read : 0 314760  7781000 
7781500: system.mem_ctrls: Timing Read : 0 314768  7781500 
7782500: system.mem_ctrls: Timing Writ : 1 801928  7782500 
7784000: system.mem_ctrls: Timing Read : 0 64224  7784000 
7784500: system.mem_ctrls: Timing Read : 0 64224  7784500 
7784500: system.mem_ctrls: Timing Writ : 1 801920  7784500 
7785500: system.mem_ctrls: Timing Read : 0 64224  7785500 
7785500: system.mem_ctrls: Timing Writ : 1 801912  7785500 
7786500: system.mem_ctrls: Timing Read : 0 64232  7786500 
7786500: system.mem_ctrls: Timing Writ : 1 801904  7786500 
7787500: system.mem_ctrls: Timing Read : 0 64232  7787500 
7787500: system.mem_ctrls: Timing Writ : 1 801896  7787500 
7788500: system.mem_ctrls: Timing Read : 0 64232  7788500 
7788500: system.mem_ctrls: Timing Writ : 1 801888  7788500 
7789500: system.mem_ctrls: Timing Read : 0 64232  7789500 
7789500: system.mem_ctrls: Timing Writ : 1 801880  7789500 
7790500: system.mem_ctrls: Timing Read : 0 64232  7790500 
7791000: system.mem_ctrls: Timing Read : 0 64240  7791000 
7792000: system.mem_ctrls: Timing Read : 0 64240  7792000 
7792500: system.mem_ctrls: Timing Read : 0 64248  7792500 
7793000: system.mem_ctrls: Timing Read : 0 793832  7793000 
7793500: system.mem_ctrls: Timing Read : 0 64248  7793500 
7794000: system.mem_ctrls: Timing Read : 0 64248  7794000 
7794500: system.mem_ctrls: Timing Read : 0 64256  7794500 
7796000: system.mem_ctrls: Timing Read : 0 64256  7796000 
7796000: system.mem_ctrls: Timing Read : 0 627264  7796000 
7797000: system.mem_ctrls: Timing Read : 0 64256  7797000 
7797500: system.mem_ctrls: Timing Read : 0 64264  7797500 
7798000: system.mem_ctrls: Timing Read : 0 64264  7798000 
7799500: system.mem_ctrls: Timing Read : 0 64272  7799500 
7800000: system.mem_ctrls: Timing Read : 0 627265  7800000 
7801000: system.mem_ctrls: Timing Read : 0 64272  7801000 
7801000: system.mem_ctrls: Timing Read : 0 802408  7801000 
7801500: system.mem_ctrls: Timing Read : 0 64272  7801500 
7802000: system.mem_ctrls: Timing Read : 0 64280  7802000 
7803500: system.mem_ctrls: Timing Read : 0 64344  7803500 
7804500: system.mem_ctrls: Timing Writ : 1 801864  7804500 
7806000: system.mem_ctrls: Timing Read : 0 4480  7806000 
7806500: system.mem_ctrls: Timing Read : 0 4480  7806500 
7807000: system.mem_ctrls: Timing Read : 0 4488  7807000 
7807500: system.mem_ctrls: Timing Read : 0 782536  7807500 
7808500: system.mem_ctrls: Timing Read : 0 256704  7808500 
7809000: system.mem_ctrls: Timing Read : 0 256704  7809000 
7810000: system.mem_ctrls: Timing Read : 0 256712  7810000 
7811000: system.mem_ctrls: Timing Read : 0 256712  7811000 
7812000: system.mem_ctrls: Timing Read : 0 256720  7812000 
7813000: system.mem_ctrls: Timing Read : 0 256720  7813000 
7813500: system.mem_ctrls: Timing Read : 0 256720  7813500 
7814000: system.mem_ctrls: Timing Read : 0 256728  7814000 
7814500: system.mem_ctrls: Timing Read : 0 256728  7814500 
7815000: system.mem_ctrls: Timing Read : 0 256736  7815000 
7816000: system.mem_ctrls: Timing Read : 0 256736  7816000 
7817000: system.mem_ctrls: Timing Read : 0 256744  7817000 
7818500: system.mem_ctrls: Timing Read : 0 256744  7818500 
7818500: system.mem_ctrls: Timing Read : 0 627264  7818500 
7819000: system.mem_ctrls: Timing Read : 0 627272  7819000 
7819500: system.mem_ctrls: Timing Read : 0 256744  7819500 
7820000: system.mem_ctrls: Timing Read : 0 256752  7820000 
7821000: system.mem_ctrls: Timing Read : 0 256752  7821000 
7822500: system.mem_ctrls: Timing Read : 0 256752  7822500 
7823000: system.mem_ctrls: Timing Read : 0 256760  7823000 
7824500: system.mem_ctrls: Timing Read : 0 256760  7824500 
7839500: system.mem_ctrls: Timing Read : 0 256760  7839500 
7839500: system.mem_ctrls: Timing Read : 0 801864  7839500 
7841000: system.mem_ctrls: Timing Read : 0 64344  7841000 
7841500: system.mem_ctrls: Timing Read : 0 64352  7841500 
7842500: system.mem_ctrls: Timing Read : 0 64352  7842500 
7842500: system.mem_ctrls: Timing Read : 0 627264  7842500 
7843500: system.mem_ctrls: Timing Read : 0 64352  7843500 
7844000: system.mem_ctrls: Timing Read : 0 64360  7844000 
7844500: system.mem_ctrls: Timing Read : 0 64360  7844500 
7845000: system.mem_ctrls: Timing Read : 0 64360  7845000 
7845500: system.mem_ctrls: Timing Read : 0 64368  7845500 
7847000: system.mem_ctrls: Timing Read : 0 64368  7847000 
7848500: system.mem_ctrls: Timing Read : 0 64320  7848500 
7849500: system.mem_ctrls: Timing Read : 0 64320  7849500 
7850000: system.mem_ctrls: Timing Read : 0 64320  7850000 
7850000: system.mem_ctrls: Timing Read : 0 801880  7850000 
7851500: system.mem_ctrls: Timing Read : 0 64328  7851500 
7851500: system.mem_ctrls: Timing Read : 0 801888  7851500 
7853000: system.mem_ctrls: Timing Read : 0 64328  7853000 
7853000: system.mem_ctrls: Timing Read : 0 801896  7853000 
7854500: system.mem_ctrls: Timing Read : 0 64328  7854500 
7854500: system.mem_ctrls: Timing Read : 0 801904  7854500 
7856000: system.mem_ctrls: Timing Read : 0 64328  7856000 
7856000: system.mem_ctrls: Timing Read : 0 801912  7856000 
7857500: system.mem_ctrls: Timing Read : 0 64328  7857500 
7858000: system.mem_ctrls: Timing Read : 0 64336  7858000 
7858000: system.mem_ctrls: Timing Read : 0 801920  7858000 
7859500: system.mem_ctrls: Timing Read : 0 64336  7859500 
7859500: system.mem_ctrls: Timing Read : 0 801928  7859500 
7861000: system.mem_ctrls: Timing Read : 0 314768  7861000 
7861500: system.mem_ctrls: Timing Read : 0 314776  7861500 
7862000: system.mem_ctrls: Timing Read : 0 314776  7862000 
7863500: system.mem_ctrls: Timing Read : 0 314784  7863500 
7864000: system.mem_ctrls: Timing Read : 0 314792  7864000 
7865000: system.mem_ctrls: Timing Read : 0 314792  7865000 
7865500: system.mem_ctrls: Timing Read : 0 314800  7865500 
7866000: system.mem_ctrls: Timing Writ : 1 796716  7866000 
7866500: system.mem_ctrls: Timing Read : 0 314800  7866500 
7867500: system.mem_ctrls: Timing Writ : 1 801928  7867500 
7869000: system.mem_ctrls: Timing Read : 0 64224  7869000 
7869500: system.mem_ctrls: Timing Read : 0 64224  7869500 
7869500: system.mem_ctrls: Timing Writ : 1 801920  7869500 
7870500: system.mem_ctrls: Timing Read : 0 64224  7870500 
7870500: system.mem_ctrls: Timing Writ : 1 801912  7870500 
7871500: system.mem_ctrls: Timing Read : 0 64232  7871500 
7871500: system.mem_ctrls: Timing Writ : 1 801904  7871500 
7872500: system.mem_ctrls: Timing Read : 0 64232  7872500 
7872500: system.mem_ctrls: Timing Writ : 1 801896  7872500 
7873500: system.mem_ctrls: Timing Read : 0 64232  7873500 
7873500: system.mem_ctrls: Timing Writ : 1 801888  7873500 
7874500: system.mem_ctrls: Timing Read : 0 64232  7874500 
7874500: system.mem_ctrls: Timing Writ : 1 801880  7874500 
7875500: system.mem_ctrls: Timing Read : 0 64232  7875500 
7876000: system.mem_ctrls: Timing Read : 0 64240  7876000 
7877000: system.mem_ctrls: Timing Read : 0 64240  7877000 
7877500: system.mem_ctrls: Timing Read : 0 64248  7877500 
7878000: system.mem_ctrls: Timing Read : 0 793832  7878000 
7878500: system.mem_ctrls: Timing Read : 0 64248  7878500 
7879000: system.mem_ctrls: Timing Read : 0 64248  7879000 
7879500: system.mem_ctrls: Timing Read : 0 64256  7879500 
7881000: system.mem_ctrls: Timing Read : 0 64256  7881000 
7881000: system.mem_ctrls: Timing Read : 0 627280  7881000 
7882000: system.mem_ctrls: Timing Read : 0 64256  7882000 
7882500: system.mem_ctrls: Timing Read : 0 64264  7882500 
7883000: system.mem_ctrls: Timing Read : 0 64264  7883000 
7884500: system.mem_ctrls: Timing Read : 0 64272  7884500 
7885000: system.mem_ctrls: Timing Read : 0 627281  7885000 
7886000: system.mem_ctrls: Timing Read : 0 64272  7886000 
7886000: system.mem_ctrls: Timing Read : 0 802408  7886000 
7886500: system.mem_ctrls: Timing Read : 0 64272  7886500 
7887000: system.mem_ctrls: Timing Read : 0 64280  7887000 
7888500: system.mem_ctrls: Timing Read : 0 64344  7888500 
7889500: system.mem_ctrls: Timing Writ : 1 801864  7889500 
7891000: system.mem_ctrls: Timing Read : 0 4480  7891000 
7891500: system.mem_ctrls: Timing Read : 0 4480  7891500 
7892000: system.mem_ctrls: Timing Read : 0 4488  7892000 
7892500: system.mem_ctrls: Timing Read : 0 782536  7892500 
7893500: system.mem_ctrls: Timing Read : 0 256704  7893500 
7894000: system.mem_ctrls: Timing Read : 0 256704  7894000 
7895000: system.mem_ctrls: Timing Read : 0 256712  7895000 
7896000: system.mem_ctrls: Timing Read : 0 256712  7896000 
7897000: system.mem_ctrls: Timing Read : 0 256720  7897000 
7898000: system.mem_ctrls: Timing Read : 0 256720  7898000 
7898500: system.mem_ctrls: Timing Read : 0 256720  7898500 
7899000: system.mem_ctrls: Timing Read : 0 256728  7899000 
7899500: system.mem_ctrls: Timing Read : 0 256728  7899500 
7900000: system.mem_ctrls: Timing Read : 0 256736  7900000 
7901000: system.mem_ctrls: Timing Read : 0 256736  7901000 
7902000: system.mem_ctrls: Timing Read : 0 256744  7902000 
7903500: system.mem_ctrls: Timing Read : 0 256744  7903500 
7903500: system.mem_ctrls: Timing Read : 0 627280  7903500 
7904000: system.mem_ctrls: Timing Read : 0 627288  7904000 
7904500: system.mem_ctrls: Timing Read : 0 256744  7904500 
7905000: system.mem_ctrls: Timing Read : 0 256752  7905000 
7906000: system.mem_ctrls: Timing Read : 0 256752  7906000 
7907500: system.mem_ctrls: Timing Read : 0 256752  7907500 
7908000: system.mem_ctrls: Timing Read : 0 256760  7908000 
7909500: system.mem_ctrls: Timing Read : 0 256760  7909500 
7910000: system.mem_ctrls: Timing Read : 0 256768  7910000 
7911000: system.mem_ctrls: Timing Read : 0 256768  7911000 
7911000: system.mem_ctrls: Timing Read : 0 627296  7911000 
7911500: system.mem_ctrls: Timing Read : 0 627304  7911500 
7913000: system.mem_ctrls: Timing Read : 0 256768  7913000 
7913500: system.mem_ctrls: Timing Read : 0 256776  7913500 
7913500: system.mem_ctrls: Timing Read : 0 627312  7913500 
7914000: system.mem_ctrls: Timing Read : 0 627320  7914000 
7915500: system.mem_ctrls: Timing Read : 0 256776  7915500 
7916000: system.mem_ctrls: Timing Read : 0 256784  7916000 
7916000: system.mem_ctrls: Timing Read : 0 627328  7916000 
7916500: system.mem_ctrls: Timing Read : 0 627336  7916500 
7918000: system.mem_ctrls: Timing Read : 0 256784  7918000 
7919500: system.mem_ctrls: Timing Read : 0 256784  7919500 
7920000: system.mem_ctrls: Timing Read : 0 256792  7920000 
7921500: system.mem_ctrls: Timing Read : 0 256792  7921500 
7923000: system.mem_ctrls: Timing Read : 0 256792  7923000 
7923500: system.mem_ctrls: Timing Read : 0 256800  7923500 
7924000: system.mem_ctrls: Timing Read : 0 256800  7924000 
7924500: system.mem_ctrls: Timing Read : 0 256800  7924500 
7925000: system.mem_ctrls: Timing Read : 0 256808  7925000 
7925500: system.mem_ctrls: Timing Read : 0 256808  7925500 
7926000: system.mem_ctrls: Timing Read : 0 256808  7926000 
7926500: system.mem_ctrls: Timing Read : 0 256816  7926500 
7927000: system.mem_ctrls: Timing Read : 0 256816  7927000 
7927500: system.mem_ctrls: Timing Read : 0 256816  7927500 
7928000: system.mem_ctrls: Timing Read : 0 256824  7928000 
7929000: system.mem_ctrls: Timing Read : 0 256824  7929000 
7929500: system.mem_ctrls: Timing Read : 0 256824  7929500 
7930000: system.mem_ctrls: Timing Read : 0 256832  7930000 
7931500: system.mem_ctrls: Timing Read : 0 256832  7931500 
7946500: system.mem_ctrls: Timing Read : 0 256832  7946500 
7946500: system.mem_ctrls: Timing Read : 0 801864  7946500 
7948000: system.mem_ctrls: Timing Read : 0 64344  7948000 
7948500: system.mem_ctrls: Timing Read : 0 64352  7948500 
7949500: system.mem_ctrls: Timing Read : 0 64352  7949500 
7949500: system.mem_ctrls: Timing Read : 0 627280  7949500 
7950500: system.mem_ctrls: Timing Read : 0 64352  7950500 
7951000: system.mem_ctrls: Timing Read : 0 64360  7951000 
7951500: system.mem_ctrls: Timing Read : 0 64360  7951500 
7952000: system.mem_ctrls: Timing Read : 0 64360  7952000 
7952500: system.mem_ctrls: Timing Read : 0 64368  7952500 
7954000: system.mem_ctrls: Timing Read : 0 64368  7954000 
7955500: system.mem_ctrls: Timing Read : 0 64320  7955500 
7956500: system.mem_ctrls: Timing Read : 0 64320  7956500 
7957000: system.mem_ctrls: Timing Read : 0 64320  7957000 
7957000: system.mem_ctrls: Timing Read : 0 801880  7957000 
7958500: system.mem_ctrls: Timing Read : 0 64328  7958500 
7958500: system.mem_ctrls: Timing Read : 0 801888  7958500 
7960000: system.mem_ctrls: Timing Read : 0 64328  7960000 
7960000: system.mem_ctrls: Timing Read : 0 801896  7960000 
7961500: system.mem_ctrls: Timing Read : 0 64328  7961500 
7961500: system.mem_ctrls: Timing Read : 0 801904  7961500 
7963000: system.mem_ctrls: Timing Read : 0 64328  7963000 
7963000: system.mem_ctrls: Timing Read : 0 801912  7963000 
7964500: system.mem_ctrls: Timing Read : 0 64328  7964500 
7965000: system.mem_ctrls: Timing Read : 0 64336  7965000 
7965000: system.mem_ctrls: Timing Read : 0 801920  7965000 
7966500: system.mem_ctrls: Timing Read : 0 64336  7966500 
7966500: system.mem_ctrls: Timing Read : 0 801928  7966500 
7968000: system.mem_ctrls: Timing Read : 0 314800  7968000 
7968500: system.mem_ctrls: Timing Read : 0 314808  7968500 
7969000: system.mem_ctrls: Timing Read : 0 780960  7969000 
7969500: system.mem_ctrls: Timing Read : 0 314808  7969500 
7970000: system.mem_ctrls: Timing Read : 0 314816  7970000 
7970500: system.mem_ctrls: Timing Writ : 1 796592  7970500 
7971000: system.mem_ctrls: Timing Read : 0 314816  7971000 
7971500: system.mem_ctrls: Timing Read : 0 314816  7971500 
7972000: system.mem_ctrls: Timing Read : 0 314824  7972000 
7973500: system.mem_ctrls: Timing Read : 0 314824  7973500 
7974000: system.mem_ctrls: Timing Read : 0 314832  7974000 
7975000: system.mem_ctrls: Timing Read : 0 314832  7975000 
7975500: system.mem_ctrls: Timing Read : 0 314832  7975500 
7976000: system.mem_ctrls: Timing Read : 0 314840  7976000 
7976500: system.mem_ctrls: Timing Read : 0 314840  7976500 
7977500: system.mem_ctrls: Timing Read : 0 314840  7977500 
7978000: system.mem_ctrls: Timing Read : 0 314848  7978000 
7978500: system.mem_ctrls: Timing Writ : 1 796592  7978500 
7979000: system.mem_ctrls: Timing Read : 0 314848  7979000 
7979500: system.mem_ctrls: Timing Read : 0 314856  7979500 
7981000: system.mem_ctrls: Timing Read : 0 314904  7981000 
7981500: system.mem_ctrls: Timing Read : 0 314912  7981500 
7982000: system.mem_ctrls: Timing Read : 0 796648  7982000 
7982500: system.mem_ctrls: Timing Read : 0 314912  7982500 
7983000: system.mem_ctrls: Timing Read : 0 314912  7983000 
7984500: system.mem_ctrls: Timing Read : 0 314912  7984500 
7985000: system.mem_ctrls: Timing Read : 0 314920  7985000 
7985500: system.mem_ctrls: Timing Read : 0 802745  7985500 
7986500: system.mem_ctrls: Timing Read : 0 314920  7986500 
7988000: system.mem_ctrls: Timing Read : 0 314920  7988000 
7988500: system.mem_ctrls: Timing Read : 0 314928  7988500 
7989500: system.mem_ctrls: Timing Writ : 1 796648  7989500 
7990000: system.mem_ctrls: Timing Read : 0 314928  7990000 
7990500: system.mem_ctrls: Timing Read : 0 314936  7990500 
7991500: system.mem_ctrls: Timing Read : 0 314936  7991500 
7992000: system.mem_ctrls: Timing Read : 0 314944  7992000 
7993000: system.mem_ctrls: Timing Writ : 1 801928  7993000 
7994500: system.mem_ctrls: Timing Read : 0 64224  7994500 
7995000: system.mem_ctrls: Timing Read : 0 64224  7995000 
7995000: system.mem_ctrls: Timing Writ : 1 801920  7995000 
7996000: system.mem_ctrls: Timing Read : 0 64224  7996000 
7996000: system.mem_ctrls: Timing Writ : 1 801912  7996000 
7997000: system.mem_ctrls: Timing Read : 0 64232  7997000 
7997000: system.mem_ctrls: Timing Writ : 1 801904  7997000 
7998000: system.mem_ctrls: Timing Read : 0 64232  7998000 
7998000: system.mem_ctrls: Timing Writ : 1 801896  7998000 
7999000: system.mem_ctrls: Timing Read : 0 64232  7999000 
7999000: system.mem_ctrls: Timing Writ : 1 801888  7999000 
8000000: system.mem_ctrls: Timing Read : 0 64232  8000000 
8000000: system.mem_ctrls: Timing Writ : 1 801880  8000000 
8001000: system.mem_ctrls: Timing Read : 0 64232  8001000 
8001500: system.mem_ctrls: Timing Read : 0 64240  8001500 
8002500: system.mem_ctrls: Timing Read : 0 64240  8002500 
8003000: system.mem_ctrls: Timing Read : 0 64248  8003000 
8003500: system.mem_ctrls: Timing Read : 0 793832  8003500 
8004000: system.mem_ctrls: Timing Read : 0 64248  8004000 
8004500: system.mem_ctrls: Timing Read : 0 64248  8004500 
8005000: system.mem_ctrls: Timing Read : 0 64256  8005000 
8006500: system.mem_ctrls: Timing Read : 0 64256  8006500 
8006500: system.mem_ctrls: Timing Read : 0 627298  8006500 
8007500: system.mem_ctrls: Timing Read : 0 64256  8007500 
8008000: system.mem_ctrls: Timing Read : 0 64264  8008000 
8008500: system.mem_ctrls: Timing Read : 0 64264  8008500 
8010000: system.mem_ctrls: Timing Read : 0 64272  8010000 
8010500: system.mem_ctrls: Timing Read : 0 627299  8010500 
8011500: system.mem_ctrls: Timing Read : 0 64272  8011500 
8011500: system.mem_ctrls: Timing Read : 0 802408  8011500 
8012000: system.mem_ctrls: Timing Read : 0 64272  8012000 
8012500: system.mem_ctrls: Timing Read : 0 64280  8012500 
8014000: system.mem_ctrls: Timing Read : 0 64344  8014000 
8015000: system.mem_ctrls: Timing Writ : 1 801864  8015000 
8016500: system.mem_ctrls: Timing Read : 0 4480  8016500 
8017000: system.mem_ctrls: Timing Read : 0 4480  8017000 
8017500: system.mem_ctrls: Timing Read : 0 4488  8017500 
8018000: system.mem_ctrls: Timing Read : 0 782536  8018000 
8019000: system.mem_ctrls: Timing Read : 0 256704  8019000 
8019500: system.mem_ctrls: Timing Read : 0 256704  8019500 
8020500: system.mem_ctrls: Timing Read : 0 256712  8020500 
8021500: system.mem_ctrls: Timing Read : 0 256712  8021500 
8022500: system.mem_ctrls: Timing Read : 0 256720  8022500 
8023500: system.mem_ctrls: Timing Read : 0 256720  8023500 
8024000: system.mem_ctrls: Timing Read : 0 256720  8024000 
8024500: system.mem_ctrls: Timing Read : 0 256728  8024500 
8025000: system.mem_ctrls: Timing Read : 0 256728  8025000 
8025500: system.mem_ctrls: Timing Read : 0 256736  8025500 
8026500: system.mem_ctrls: Timing Read : 0 256736  8026500 
8027500: system.mem_ctrls: Timing Read : 0 256744  8027500 
8029000: system.mem_ctrls: Timing Read : 0 256744  8029000 
8029000: system.mem_ctrls: Timing Read : 0 627298  8029000 
8029500: system.mem_ctrls: Timing Read : 0 627306  8029500 
8030000: system.mem_ctrls: Timing Read : 0 256744  8030000 
8030500: system.mem_ctrls: Timing Read : 0 256752  8030500 
8031500: system.mem_ctrls: Timing Read : 0 256752  8031500 
8033000: system.mem_ctrls: Timing Read : 0 256752  8033000 
8033500: system.mem_ctrls: Timing Read : 0 256760  8033500 
8035000: system.mem_ctrls: Timing Read : 0 256760  8035000 
8035500: system.mem_ctrls: Timing Read : 0 256768  8035500 
8036500: system.mem_ctrls: Timing Read : 0 256768  8036500 
8036500: system.mem_ctrls: Timing Read : 0 627312  8036500 
8037000: system.mem_ctrls: Timing Read : 0 627320  8037000 
8038500: system.mem_ctrls: Timing Read : 0 256768  8038500 
8039000: system.mem_ctrls: Timing Read : 0 256776  8039000 
8039000: system.mem_ctrls: Timing Read : 0 627328  8039000 
8039500: system.mem_ctrls: Timing Read : 0 627336  8039500 
8041000: system.mem_ctrls: Timing Read : 0 256776  8041000 
8041500: system.mem_ctrls: Timing Read : 0 256784  8041500 
8041500: system.mem_ctrls: Timing Read : 0 627344  8041500 
8042000: system.mem_ctrls: Timing Read : 0 627352  8042000 
8043500: system.mem_ctrls: Timing Read : 0 256784  8043500 
8045000: system.mem_ctrls: Timing Read : 0 256784  8045000 
8045500: system.mem_ctrls: Timing Read : 0 256792  8045500 
8047000: system.mem_ctrls: Timing Read : 0 256792  8047000 
8048500: system.mem_ctrls: Timing Read : 0 256792  8048500 
8049000: system.mem_ctrls: Timing Read : 0 256800  8049000 
8049500: system.mem_ctrls: Timing Read : 0 256800  8049500 
8050000: system.mem_ctrls: Timing Read : 0 256800  8050000 
8050500: system.mem_ctrls: Timing Read : 0 256808  8050500 
8051000: system.mem_ctrls: Timing Read : 0 256808  8051000 
8051500: system.mem_ctrls: Timing Read : 0 256808  8051500 
8052000: system.mem_ctrls: Timing Read : 0 256816  8052000 
8052500: system.mem_ctrls: Timing Read : 0 256816  8052500 
8053000: system.mem_ctrls: Timing Read : 0 256816  8053000 
8053500: system.mem_ctrls: Timing Read : 0 256824  8053500 
8054500: system.mem_ctrls: Timing Read : 0 256824  8054500 
8055000: system.mem_ctrls: Timing Read : 0 256824  8055000 
8055500: system.mem_ctrls: Timing Read : 0 256832  8055500 
8057000: system.mem_ctrls: Timing Read : 0 256832  8057000 
8072000: system.mem_ctrls: Timing Read : 0 256832  8072000 
8072000: system.mem_ctrls: Timing Read : 0 801864  8072000 
8073500: system.mem_ctrls: Timing Read : 0 64344  8073500 
8074000: system.mem_ctrls: Timing Read : 0 64352  8074000 
8075000: system.mem_ctrls: Timing Read : 0 64352  8075000 
8075000: system.mem_ctrls: Timing Read : 0 627298  8075000 
8076000: system.mem_ctrls: Timing Read : 0 64352  8076000 
8076500: system.mem_ctrls: Timing Read : 0 64360  8076500 
8077000: system.mem_ctrls: Timing Read : 0 64360  8077000 
8077500: system.mem_ctrls: Timing Read : 0 64360  8077500 
8078000: system.mem_ctrls: Timing Read : 0 64368  8078000 
8079500: system.mem_ctrls: Timing Read : 0 64368  8079500 
8081000: system.mem_ctrls: Timing Read : 0 64320  8081000 
8082000: system.mem_ctrls: Timing Read : 0 64320  8082000 
8082500: system.mem_ctrls: Timing Read : 0 64320  8082500 
8082500: system.mem_ctrls: Timing Read : 0 801880  8082500 
8084000: system.mem_ctrls: Timing Read : 0 64328  8084000 
8084000: system.mem_ctrls: Timing Read : 0 801888  8084000 
8085500: system.mem_ctrls: Timing Read : 0 64328  8085500 
8085500: system.mem_ctrls: Timing Read : 0 801896  8085500 
8087000: system.mem_ctrls: Timing Read : 0 64328  8087000 
8087000: system.mem_ctrls: Timing Read : 0 801904  8087000 
8088500: system.mem_ctrls: Timing Read : 0 64328  8088500 
8088500: system.mem_ctrls: Timing Read : 0 801912  8088500 
8090000: system.mem_ctrls: Timing Read : 0 64328  8090000 
8090500: system.mem_ctrls: Timing Read : 0 64336  8090500 
8090500: system.mem_ctrls: Timing Read : 0 801920  8090500 
8092000: system.mem_ctrls: Timing Read : 0 64336  8092000 
8092000: system.mem_ctrls: Timing Read : 0 801928  8092000 
8093500: system.mem_ctrls: Timing Read : 0 314944  8093500 
8094000: system.mem_ctrls: Timing Read : 0 314944  8094000 
8094500: system.mem_ctrls: Timing Read : 0 314952  8094500 
8095000: system.mem_ctrls: Timing Read : 0 314952  8095000 
8096500: system.mem_ctrls: Timing Read : 0 315216  8096500 
8097000: system.mem_ctrls: Timing Read : 0 315224  8097000 
8097500: system.mem_ctrls: Timing Read : 0 796648  8097500 
8098000: system.mem_ctrls: Timing Read : 0 315224  8098000 
8098500: system.mem_ctrls: Timing Read : 0 315232  8098500 
8099000: system.mem_ctrls: Timing Read : 0 315232  8099000 
8100500: system.mem_ctrls: Timing Read : 0 315240  8100500 
8101000: system.mem_ctrls: Timing Read : 0 315248  8101000 
8101500: system.mem_ctrls: Timing Read : 0 796688  8101500 
8102000: system.mem_ctrls: Timing Read : 0 315248  8102000 
8102500: system.mem_ctrls: Timing Read : 0 315256  8102500 
8103000: system.mem_ctrls: Timing Read : 0 788112  8103000 
8103500: system.mem_ctrls: Timing Read : 0 315256  8103500 
8104000: system.mem_ctrls: Timing Read : 0 315264  8104000 
8105500: system.mem_ctrls: Timing Read : 0 315264  8105500 
8106000: system.mem_ctrls: Timing Read : 0 315272  8106000 
8106500: system.mem_ctrls: Timing Read : 0 796744  8106500 
8107000: system.mem_ctrls: Timing Read : 0 315272  8107000 
8107500: system.mem_ctrls: Timing Read : 0 315280  8107500 
8108000: system.mem_ctrls: Timing Read : 0 315280  8108000 
8108500: system.mem_ctrls: Timing Read : 0 315288  8108500 
8109000: system.mem_ctrls: Timing Read : 0 315288  8109000 
8109500: system.mem_ctrls: Timing Read : 0 315288  8109500 
8110000: system.mem_ctrls: Timing Read : 0 315296  8110000 
8111500: system.mem_ctrls: Timing Read : 0 315296  8111500 
8112000: system.mem_ctrls: Timing Read : 0 788104  8112000 
8112500: system.mem_ctrls: Timing Read : 0 315304  8112500 
8113000: system.mem_ctrls: Timing Read : 0 315304  8113000 
8113500: system.mem_ctrls: Timing Read : 0 315304  8113500 
8114000: system.mem_ctrls: Timing Read : 0 315312  8114000 
8114500: system.mem_ctrls: Timing Read : 0 786696  8114500 
8115000: system.mem_ctrls: Timing Read : 0 315312  8115000 
8115500: system.mem_ctrls: Timing Read : 0 315320  8115500 
8117000: system.mem_ctrls: Timing Read : 0 315352  8117000 
8117500: system.mem_ctrls: Timing Read : 0 315360  8117500 
8117500: system.mem_ctrls: Timing Read : 0 64  8117500 
8118000: system.mem_ctrls: Timing Read : 0 315360  8118000 
8119000: system.mem_ctrls: Timing Read : 0 315360  8119000 
8119500: system.mem_ctrls: Timing Read : 0 315368  8119500 
8121000: system.mem_ctrls: Timing Read : 0 315328  8121000 
8122000: system.mem_ctrls: Timing Read : 0 315328  8122000 
8123500: system.mem_ctrls: Timing Read : 0 315344  8123500 
8124000: system.mem_ctrls: Timing Read : 0 315352  8124000 
8125000: system.mem_ctrls: Timing Read : 0 315352  8125000 
8125500: system.mem_ctrls: Timing Read : 0 315352  8125500 
8127000: system.mem_ctrls: Timing Read : 0 315352  8127000 
8127500: system.mem_ctrls: Timing Read : 0 315360  8127500 
8127500: system.mem_ctrls: Timing Read : 0 120  8127500 
8128000: system.mem_ctrls: Timing Read : 0 315360  8128000 
8129000: system.mem_ctrls: Timing Read : 0 315360  8129000 
8129500: system.mem_ctrls: Timing Read : 0 315368  8129500 
8131000: system.mem_ctrls: Timing Read : 0 315328  8131000 
8132000: system.mem_ctrls: Timing Read : 0 315328  8132000 
8133500: system.mem_ctrls: Timing Read : 0 315344  8133500 
8134000: system.mem_ctrls: Timing Read : 0 315352  8134000 
8135000: system.mem_ctrls: Timing Read : 0 315352  8135000 
8135500: system.mem_ctrls: Timing Read : 0 315352  8135500 
8137000: system.mem_ctrls: Timing Read : 0 315352  8137000 
8137500: system.mem_ctrls: Timing Read : 0 315360  8137500 
8137500: system.mem_ctrls: Timing Read : 0 176  8137500 
8138000: system.mem_ctrls: Timing Read : 0 315360  8138000 
8139000: system.mem_ctrls: Timing Read : 0 315360  8139000 
8139500: system.mem_ctrls: Timing Read : 0 315368  8139500 
8141000: system.mem_ctrls: Timing Read : 0 315328  8141000 
8142000: system.mem_ctrls: Timing Read : 0 315328  8142000 
8143500: system.mem_ctrls: Timing Read : 0 315344  8143500 
8144000: system.mem_ctrls: Timing Read : 0 315352  8144000 
8145000: system.mem_ctrls: Timing Read : 0 315352  8145000 
8145500: system.mem_ctrls: Timing Read : 0 315352  8145500 
8147000: system.mem_ctrls: Timing Read : 0 315352  8147000 
8147500: system.mem_ctrls: Timing Read : 0 315360  8147500 
8147500: system.mem_ctrls: Timing Read : 0 232  8147500 
8148000: system.mem_ctrls: Timing Read : 0 315360  8148000 
8149000: system.mem_ctrls: Timing Read : 0 315360  8149000 
8149500: system.mem_ctrls: Timing Read : 0 315368  8149500 
8151000: system.mem_ctrls: Timing Read : 0 315328  8151000 
8152000: system.mem_ctrls: Timing Read : 0 315328  8152000 
8153500: system.mem_ctrls: Timing Read : 0 315344  8153500 
8154000: system.mem_ctrls: Timing Read : 0 315352  8154000 
8155000: system.mem_ctrls: Timing Read : 0 315352  8155000 
8155500: system.mem_ctrls: Timing Read : 0 315352  8155500 
8157000: system.mem_ctrls: Timing Read : 0 315352  8157000 
8157500: system.mem_ctrls: Timing Read : 0 315360  8157500 
8157500: system.mem_ctrls: Timing Read : 0 288  8157500 
8158000: system.mem_ctrls: Timing Read : 0 315360  8158000 
8159000: system.mem_ctrls: Timing Read : 0 315360  8159000 
8159500: system.mem_ctrls: Timing Read : 0 315368  8159500 
8161000: system.mem_ctrls: Timing Read : 0 315328  8161000 
8162000: system.mem_ctrls: Timing Read : 0 315328  8162000 
8163500: system.mem_ctrls: Timing Read : 0 315344  8163500 
8164000: system.mem_ctrls: Timing Read : 0 315352  8164000 
8165000: system.mem_ctrls: Timing Read : 0 315352  8165000 
8165500: system.mem_ctrls: Timing Read : 0 315352  8165500 
8167000: system.mem_ctrls: Timing Read : 0 315352  8167000 
8167500: system.mem_ctrls: Timing Read : 0 315360  8167500 
8167500: system.mem_ctrls: Timing Read : 0 344  8167500 
8168000: system.mem_ctrls: Timing Read : 0 315360  8168000 
8169000: system.mem_ctrls: Timing Read : 0 315360  8169000 
8169500: system.mem_ctrls: Timing Read : 0 315368  8169500 
8171000: system.mem_ctrls: Timing Read : 0 315328  8171000 
8172000: system.mem_ctrls: Timing Read : 0 315328  8172000 
8173500: system.mem_ctrls: Timing Read : 0 315344  8173500 
8174000: system.mem_ctrls: Timing Read : 0 315352  8174000 
8175000: system.mem_ctrls: Timing Read : 0 315352  8175000 
8175500: system.mem_ctrls: Timing Read : 0 315352  8175500 
8177000: system.mem_ctrls: Timing Read : 0 315352  8177000 
8177500: system.mem_ctrls: Timing Read : 0 315360  8177500 
8177500: system.mem_ctrls: Timing Read : 0 400  8177500 
8178000: system.mem_ctrls: Timing Read : 0 315360  8178000 
8179000: system.mem_ctrls: Timing Read : 0 315360  8179000 
8179500: system.mem_ctrls: Timing Read : 0 315368  8179500 
8181000: system.mem_ctrls: Timing Read : 0 315328  8181000 
8182000: system.mem_ctrls: Timing Read : 0 315328  8182000 
8183500: system.mem_ctrls: Timing Read : 0 315344  8183500 
8184000: system.mem_ctrls: Timing Read : 0 315352  8184000 
8185000: system.mem_ctrls: Timing Read : 0 315352  8185000 
8185500: system.mem_ctrls: Timing Read : 0 315352  8185500 
8187000: system.mem_ctrls: Timing Read : 0 315352  8187000 
8187500: system.mem_ctrls: Timing Read : 0 315360  8187500 
8187500: system.mem_ctrls: Timing Read : 0 456  8187500 
8188000: system.mem_ctrls: Timing Read : 0 315360  8188000 
8189000: system.mem_ctrls: Timing Read : 0 315360  8189000 
8189500: system.mem_ctrls: Timing Read : 0 315368  8189500 
8191000: system.mem_ctrls: Timing Read : 0 315328  8191000 
8192000: system.mem_ctrls: Timing Read : 0 315328  8192000 
8193500: system.mem_ctrls: Timing Read : 0 315344  8193500 
8194000: system.mem_ctrls: Timing Read : 0 315352  8194000 
8195000: system.mem_ctrls: Timing Read : 0 315352  8195000 
8195500: system.mem_ctrls: Timing Read : 0 315352  8195500 
8197000: system.mem_ctrls: Timing Read : 0 315352  8197000 
8197500: system.mem_ctrls: Timing Read : 0 315360  8197500 
8197500: system.mem_ctrls: Timing Read : 0 512  8197500 
8198000: system.mem_ctrls: Timing Read : 0 315360  8198000 
8199000: system.mem_ctrls: Timing Read : 0 315360  8199000 
8199500: system.mem_ctrls: Timing Read : 0 315368  8199500 
8201000: system.mem_ctrls: Timing Read : 0 315368  8201000 
8201000: system.mem_ctrls: Timing Read : 0 516  8201000 
8201500: system.mem_ctrls: Timing Read : 0 315368  8201500 
8202000: system.mem_ctrls: Timing Read : 0 315376  8202000 
8203000: system.mem_ctrls: Timing Read : 0 315376  8203000 
8203500: system.mem_ctrls: Timing Read : 0 315376  8203500 
8204000: system.mem_ctrls: Timing Read : 0 315384  8204000 
8204500: system.mem_ctrls: Timing Read : 0 315384  8204500 
8206000: system.mem_ctrls: Timing Read : 0 315352  8206000 
8206500: system.mem_ctrls: Timing Read : 0 315360  8206500 
8206500: system.mem_ctrls: Timing Read : 0 568  8206500 
8207000: system.mem_ctrls: Timing Read : 0 315360  8207000 
8208000: system.mem_ctrls: Timing Read : 0 315360  8208000 
8208500: system.mem_ctrls: Timing Read : 0 315368  8208500 
8210000: system.mem_ctrls: Timing Read : 0 315328  8210000 
8211000: system.mem_ctrls: Timing Read : 0 315328  8211000 
8212500: system.mem_ctrls: Timing Read : 0 315336  8212500 
8212500: system.mem_ctrls: Timing Read : 0 584  8212500 
8213000: system.mem_ctrls: Timing Read : 0 315336  8213000 
8213000: system.mem_ctrls: Timing Read : 0 608  8213000 
8213500: system.mem_ctrls: Timing Read : 0 315344  8213500 
8214000: system.mem_ctrls: Timing Read : 0 315344  8214000 
8214500: system.mem_ctrls: Timing Read : 0 315352  8214500 
8215500: system.mem_ctrls: Timing Read : 0 315352  8215500 
8216000: system.mem_ctrls: Timing Read : 0 315352  8216000 
8217500: system.mem_ctrls: Timing Read : 0 315384  8217500 
8218000: system.mem_ctrls: Timing Read : 0 315384  8218000 
8219500: system.mem_ctrls: Timing Read : 0 315392  8219500 
8220000: system.mem_ctrls: Timing Writ : 1 786696  8220000 
8220500: system.mem_ctrls: Timing Read : 0 315392  8220500 
8221000: system.mem_ctrls: Timing Read : 0 315400  8221000 
8221500: system.mem_ctrls: Timing Read : 0 315400  8221500 
8223000: system.mem_ctrls: Timing Read : 0 315400  8223000 
8223500: system.mem_ctrls: Timing Read : 0 315408  8223500 
8224000: system.mem_ctrls: Timing Writ : 1 788104  8224000 
8224500: system.mem_ctrls: Timing Read : 0 315408  8224500 
8225000: system.mem_ctrls: Timing Read : 0 315408  8225000 
8225500: system.mem_ctrls: Timing Read : 0 315416  8225500 
8226000: system.mem_ctrls: Timing Writ : 1 788112  8226000 
8226500: system.mem_ctrls: Timing Read : 0 315416  8226500 
8227000: system.mem_ctrls: Timing Read : 0 315424  8227000 
8228500: system.mem_ctrls: Timing Read : 0 315544  8228500 
8229500: system.mem_ctrls: Timing Read : 0 315544  8229500 
8230000: system.mem_ctrls: Timing Read : 0 315552  8230000 
8231000: system.mem_ctrls: Timing Writ : 1 801928  8231000 
8232500: system.mem_ctrls: Timing Read : 0 490560  8232500 
8233000: system.mem_ctrls: Timing Read : 0 490560  8233000 
8233500: system.mem_ctrls: Timing Read : 0 490568  8233500 
8234000: system.mem_ctrls: Timing Read : 0 786712  8234000 
8234500: system.mem_ctrls: Timing Read : 0 490568  8234500 
8234500: system.mem_ctrls: Timing Writ : 1 801920  8234500 
8235500: system.mem_ctrls: Timing Read : 0 490568  8235500 
8236000: system.mem_ctrls: Timing Read : 0 490568  8236000 
8236500: system.mem_ctrls: Timing Read : 0 490576  8236500 
8236500: system.mem_ctrls: Timing Read : 0 788104  8236500 
8237000: system.mem_ctrls: Timing Read : 0 490576  8237000 
8237500: system.mem_ctrls: Timing Read : 0 490584  8237500 
8237500: system.mem_ctrls: Timing Read : 0 786976  8237500 
8238500: system.mem_ctrls: Timing Read : 0 490584  8238500 
8239000: system.mem_ctrls: Timing Read : 0 490584  8239000 
8239500: system.mem_ctrls: Timing Read : 0 490584  8239500 
8240000: system.mem_ctrls: Timing Read : 0 490592  8240000 
8240000: system.mem_ctrls: Timing Read : 0 788112  8240000 
8241000: system.mem_ctrls: Timing Read : 0 490592  8241000 
8241500: system.mem_ctrls: Timing Read : 0 490600  8241500 
8242000: system.mem_ctrls: Timing Read : 0 490600  8242000 
8242500: system.mem_ctrls: Timing Read : 0 490600  8242500 
8243000: system.mem_ctrls: Timing Read : 0 490600  8243000 
8243500: system.mem_ctrls: Timing Read : 0 490608  8243500 
8245000: system.mem_ctrls: Timing Read : 0 490616  8245000 
8245500: system.mem_ctrls: Timing Read : 0 490616  8245500 
8246000: system.mem_ctrls: Timing Read : 0 490624  8246000 
8246500: system.mem_ctrls: Timing Read : 0 490624  8246500 
8247500: system.mem_ctrls: Timing Writ : 1 801912  8247500 
8249000: system.mem_ctrls: Timing Read : 0 299408  8249000 
8249500: system.mem_ctrls: Timing Read : 0 299408  8249500 
8250000: system.mem_ctrls: Timing Read : 0 299416  8250000 
8250500: system.mem_ctrls: Timing Read : 0 299416  8250500 
8251000: system.mem_ctrls: Timing Read : 0 299416  8251000 
8251500: system.mem_ctrls: Timing Read : 0 299424  8251500 
8252500: system.mem_ctrls: Timing Read : 0 299424  8252500 
8254000: system.mem_ctrls: Timing Read : 0 299424  8254000 
8254000: system.mem_ctrls: Timing Read : 0 801912  8254000 
8255500: system.mem_ctrls: Timing Read : 0 490632  8255500 
8256000: system.mem_ctrls: Timing Read : 0 490632  8256000 
8257500: system.mem_ctrls: Timing Read : 0 490608  8257500 
8257500: system.mem_ctrls: Timing Read : 0 801920  8257500 
8259000: system.mem_ctrls: Timing Read : 0 490608  8259000 
8259000: system.mem_ctrls: Timing Read : 0 801928  8259000 
8260500: system.mem_ctrls: Timing Read : 0 315552  8260500 
8261500: system.mem_ctrls: Timing Read : 0 315560  8261500 
8261500: system.mem_ctrls: Timing Read : 0 802016  8261500 
8263000: system.mem_ctrls: Timing Read : 0 315560  8263000 
8263000: system.mem_ctrls: Timing Read : 0 802024  8263000 
8264500: system.mem_ctrls: Timing Read : 0 315560  8264500 
8264500: system.mem_ctrls: Timing Read : 0 802032  8264500 
8266000: system.mem_ctrls: Timing Read : 0 315560  8266000 
8266000: system.mem_ctrls: Timing Read : 0 802040  8266000 
8267500: system.mem_ctrls: Timing Read : 0 315560  8267500 
8267500: system.mem_ctrls: Timing Read : 0 802048  8267500 
8269000: system.mem_ctrls: Timing Read : 0 315568  8269000 
8269000: system.mem_ctrls: Timing Read : 0 802056  8269000 
8270500: system.mem_ctrls: Timing Read : 0 319920  8270500 
8271000: system.mem_ctrls: Timing Read : 0 319928  8271000 
8271500: system.mem_ctrls: Timing Read : 0 319928  8271500 
8272000: system.mem_ctrls: Timing Read : 0 319928  8272000 
8272500: system.mem_ctrls: Timing Read : 0 319928  8272500 
8273000: system.mem_ctrls: Timing Read : 0 319936  8273000 
8274000: system.mem_ctrls: Timing Writ : 1 802056  8274000 
8275500: system.mem_ctrls: Timing Read : 0 309440  8275500 
8276000: system.mem_ctrls: Timing Read : 0 309440  8276000 
8276500: system.mem_ctrls: Timing Read : 0 309440  8276500 
8277000: system.mem_ctrls: Timing Read : 0 309448  8277000 
8278500: system.mem_ctrls: Timing Read : 0 309448  8278500 
8278500: system.mem_ctrls: Timing Writ : 1 802048  8278500 
8279500: system.mem_ctrls: Timing Read : 0 309448  8279500 
8279500: system.mem_ctrls: Timing Writ : 1 802040  8279500 
8280500: system.mem_ctrls: Timing Read : 0 309448  8280500 
8281000: system.mem_ctrls: Timing Read : 0 309448  8281000 
8281500: system.mem_ctrls: Timing Read : 0 309456  8281500 
8282500: system.mem_ctrls: Timing Read : 0 309456  8282500 
8282500: system.mem_ctrls: Timing Read : 0 802392  8282500 
8283000: system.mem_ctrls: Timing Read : 0 309456  8283000 
8283500: system.mem_ctrls: Timing Read : 0 309464  8283500 
8285000: system.mem_ctrls: Timing Read : 0 309464  8285000 
8285500: system.mem_ctrls: Timing Read : 0 309464  8285500 
8286000: system.mem_ctrls: Timing Read : 0 309472  8286000 
8286500: system.mem_ctrls: Timing Read : 0 309472  8286500 
8287500: system.mem_ctrls: Timing Writ : 1 802024  8287500 
8289000: system.mem_ctrls: Timing Read : 0 4224  8289000 
8289500: system.mem_ctrls: Timing Read : 0 4224  8289500 
8290000: system.mem_ctrls: Timing Read : 0 4232  8290000 
8290500: system.mem_ctrls: Timing Read : 0 782408  8290500 
8291500: system.mem_ctrls: Timing Read : 0 454960  8291500 
8292000: system.mem_ctrls: Timing Read : 0 454960  8292000 
8293000: system.mem_ctrls: Timing Read : 0 454968  8293000 
8293500: system.mem_ctrls: Timing Read : 0 454968  8293500 
8294500: system.mem_ctrls: Timing Read : 0 454976  8294500 
8295500: system.mem_ctrls: Timing Read : 0 454976  8295500 
8296000: system.mem_ctrls: Timing Read : 0 454984  8296000 
8297000: system.mem_ctrls: Timing Read : 0 454984  8297000 
8298000: system.mem_ctrls: Timing Read : 0 454984  8298000 
8298500: system.mem_ctrls: Timing Read : 0 454992  8298500 
8300000: system.mem_ctrls: Timing Read : 0 454992  8300000 
8300500: system.mem_ctrls: Timing Read : 0 455000  8300500 
8302000: system.mem_ctrls: Timing Read : 0 455520  8302000 
8302500: system.mem_ctrls: Timing Read : 0 455520  8302500 
8303500: system.mem_ctrls: Timing Read : 0 455520  8303500 
8304000: system.mem_ctrls: Timing Read : 0 455528  8304000 
8305000: system.mem_ctrls: Timing Read : 0 455528  8305000 
8305000: system.mem_ctrls: Timing Read : 0 802752  8305000 
8305500: system.mem_ctrls: Timing Read : 0 802760  8305500 
8306000: system.mem_ctrls: Timing Read : 0 455528  8306000 
8306500: system.mem_ctrls: Timing Read : 0 455536  8306500 
8307500: system.mem_ctrls: Timing Read : 0 455536  8307500 
8307500: system.mem_ctrls: Timing Read : 0 802768  8307500 
8308000: system.mem_ctrls: Timing Read : 0 802776  8308000 
8308500: system.mem_ctrls: Timing Read : 0 455544  8308500 
8309500: system.mem_ctrls: Timing Read : 0 455544  8309500 
8310500: system.mem_ctrls: Timing Read : 0 455552  8310500 
8310500: system.mem_ctrls: Timing Read : 0 802784  8310500 
8311000: system.mem_ctrls: Timing Read : 0 802792  8311000 
8311500: system.mem_ctrls: Timing Read : 0 455552  8311500 
8312000: system.mem_ctrls: Timing Read : 0 455560  8312000 
8313500: system.mem_ctrls: Timing Read : 0 455560  8313500 
8314500: system.mem_ctrls: Timing Read : 0 455560  8314500 
8315000: system.mem_ctrls: Timing Read : 0 455568  8315000 
8315000: system.mem_ctrls: Timing Read : 0 802800  8315000 
8315500: system.mem_ctrls: Timing Read : 0 802808  8315500 
8316000: system.mem_ctrls: Timing Read : 0 455568  8316000 
8317000: system.mem_ctrls: Timing Read : 0 455568  8317000 
8317500: system.mem_ctrls: Timing Read : 0 455576  8317500 
8318500: system.mem_ctrls: Timing Read : 0 455576  8318500 
8320000: system.mem_ctrls: Timing Read : 0 455576  8320000 
8320500: system.mem_ctrls: Timing Read : 0 455584  8320500 
8321500: system.mem_ctrls: Timing Read : 0 455584  8321500 
8322500: system.mem_ctrls: Timing Read : 0 455584  8322500 
8323000: system.mem_ctrls: Timing Read : 0 455592  8323000 
8324000: system.mem_ctrls: Timing Read : 0 455592  8324000 
8325000: system.mem_ctrls: Timing Read : 0 455592  8325000 
8325500: system.mem_ctrls: Timing Read : 0 455600  8325500 
8326000: system.mem_ctrls: Timing Read : 0 455600  8326000 
8327500: system.mem_ctrls: Timing Read : 0 455600  8327500 
8328000: system.mem_ctrls: Timing Read : 0 455608  8328000 
8329500: system.mem_ctrls: Timing Read : 0 455608  8329500 
8331000: system.mem_ctrls: Timing Read : 0 455616  8331000 
8331500: system.mem_ctrls: Timing Read : 0 455616  8331500 
8332000: system.mem_ctrls: Timing Read : 0 455624  8332000 
8333000: system.mem_ctrls: Timing Read : 0 455624  8333000 
8333500: system.mem_ctrls: Timing Read : 0 455624  8333500 
8334000: system.mem_ctrls: Timing Read : 0 455632  8334000 
8334500: system.mem_ctrls: Timing Read : 0 455632  8334500 
8336000: system.mem_ctrls: Timing Read : 0 455640  8336000 
8336500: system.mem_ctrls: Timing Read : 0 455640  8336500 
8338000: system.mem_ctrls: Timing Read : 0 455640  8338000 
8338500: system.mem_ctrls: Timing Read : 0 455648  8338500 
8339000: system.mem_ctrls: Timing Read : 0 455648  8339000 
8340500: system.mem_ctrls: Timing Read : 0 455648  8340500 
8341000: system.mem_ctrls: Timing Read : 0 455656  8341000 
8341500: system.mem_ctrls: Timing Read : 0 455656  8341500 
8342000: system.mem_ctrls: Timing Read : 0 455656  8342000 
8342500: system.mem_ctrls: Timing Read : 0 455664  8342500 
8343000: system.mem_ctrls: Timing Read : 0 455664  8343000 
8343500: system.mem_ctrls: Timing Read : 0 455664  8343500 
8344000: system.mem_ctrls: Timing Read : 0 455664  8344000 
8344500: system.mem_ctrls: Timing Read : 0 455672  8344500 
8345000: system.mem_ctrls: Timing Read : 0 455672  8345000 
8345500: system.mem_ctrls: Timing Read : 0 455672  8345500 
8346000: system.mem_ctrls: Timing Read : 0 455672  8346000 
8346500: system.mem_ctrls: Timing Read : 0 455680  8346500 
8347000: system.mem_ctrls: Timing Read : 0 455680  8347000 
8347500: system.mem_ctrls: Timing Read : 0 455680  8347500 
8348000: system.mem_ctrls: Timing Read : 0 455688  8348000 
8349500: system.mem_ctrls: Timing Read : 0 455688  8349500 
8350000: system.mem_ctrls: Timing Read : 0 455688  8350000 
8350500: system.mem_ctrls: Timing Read : 0 455696  8350500 
8351000: system.mem_ctrls: Timing Read : 0 455696  8351000 
8351500: system.mem_ctrls: Timing Read : 0 455696  8351500 
8352000: system.mem_ctrls: Timing Read : 0 455704  8352000 
8353500: system.mem_ctrls: Timing Read : 0 455704  8353500 
8367500: system.mem_ctrls: Timing Read : 0 455704  8367500 
8368000: system.mem_ctrls: Timing Read : 0 455712  8368000 
8368500: system.mem_ctrls: Timing Read : 0 455712  8368500 
8368500: system.mem_ctrls: Timing Read : 0 802024  8368500 
8370000: system.mem_ctrls: Timing Read : 0 309472  8370000 
8370500: system.mem_ctrls: Timing Read : 0 309480  8370500 
8371000: system.mem_ctrls: Timing Read : 0 309480  8371000 
8371500: system.mem_ctrls: Timing Read : 0 309480  8371500 
8372000: system.mem_ctrls: Timing Read : 0 309488  8372000 
8373000: system.mem_ctrls: Timing Read : 0 309488  8373000 
8373500: system.mem_ctrls: Timing Read : 0 309496  8373500 
8374000: system.mem_ctrls: Timing Writ : 1 786568  8374000 
8374500: system.mem_ctrls: Timing Read : 0 309496  8374500 
8374500: system.mem_ctrls: Timing Read : 0 802392  8374500 
8375000: system.mem_ctrls: Timing Read : 0 309496  8375000 
8375500: system.mem_ctrls: Timing Read : 0 309504  8375500 
8376000: system.mem_ctrls: Timing Writ : 1 786576  8376000 
8376500: system.mem_ctrls: Timing Read : 0 309504  8376500 
8377500: system.mem_ctrls: Timing Read : 0 309504  8377500 
8377500: system.mem_ctrls: Timing Read : 0 802040  8377500 
8379000: system.mem_ctrls: Timing Read : 0 309512  8379000 
8379000: system.mem_ctrls: Timing Read : 0 802048  8379000 
8380500: system.mem_ctrls: Timing Read : 0 309512  8380500 
8380500: system.mem_ctrls: Timing Read : 0 802056  8380500 
8382000: system.mem_ctrls: Timing Read : 0 319936  8382000 
8382000: system.mem_ctrls: Timing Read : 0 802064  8382000 
8383500: system.mem_ctrls: Timing Read : 0 319936  8383500 
8383500: system.mem_ctrls: Timing Read : 0 802072  8383500 
8385000: system.mem_ctrls: Timing Read : 0 319936  8385000 
8385000: system.mem_ctrls: Timing Read : 0 802080  8385000 
8386500: system.mem_ctrls: Timing Read : 0 319944  8386500 
8388000: system.mem_ctrls: Timing Read : 0 377232  8388000 
8388500: system.mem_ctrls: Timing Read : 0 377232  8388500 
8389000: system.mem_ctrls: Timing Read : 0 377240  8389000 
8389500: system.mem_ctrls: Timing Read : 0 377240  8389500 
8390000: system.mem_ctrls: Timing Read : 0 377248  8390000 
8390500: system.mem_ctrls: Timing Read : 0 377248  8390500 
8390500: system.mem_ctrls: Timing Read : 0 808992  8390500 
8391000: system.mem_ctrls: Timing Read : 0 377248  8391000 
8391500: system.mem_ctrls: Timing Read : 0 377256  8391500 
8391500: system.mem_ctrls: Timing Read : 0 788864  8391500 
8392000: system.mem_ctrls: Timing Read : 0 377256  8392000 
8392000: system.mem_ctrls: Timing Read : 0 770560  8392000 
8392500: system.mem_ctrls: Timing Read : 0 377256  8392500 
8393000: system.mem_ctrls: Timing Read : 0 377264  8393000 
8393500: system.mem_ctrls: Timing Read : 0 377264  8393500 
8393500: system.mem_ctrls: Timing Writ : 1 809072  8393500 
8394000: system.mem_ctrls: Timing Read : 0 377272  8394000 
8394000: system.mem_ctrls: Timing Read : 0 770568  8394000 
8394500: system.mem_ctrls: Timing Read : 0 377272  8394500 
8395000: system.mem_ctrls: Timing Read : 0 377280  8395000 
8395500: system.mem_ctrls: Timing Read : 0 377280  8395500 
8396000: system.mem_ctrls: Timing Read : 0 377288  8396000 
8396500: system.mem_ctrls: Timing Read : 0 377288  8396500 
8396500: system.mem_ctrls: Timing Writ : 1 809064  8396500 
8397000: system.mem_ctrls: Timing Read : 0 377288  8397000 
8397500: system.mem_ctrls: Timing Read : 0 377296  8397500 
8397500: system.mem_ctrls: Timing Read : 0 770584  8397500 
8398000: system.mem_ctrls: Timing Read : 0 377296  8398000 
8398500: system.mem_ctrls: Timing Read : 0 377304  8398500 
8399000: system.mem_ctrls: Timing Read : 0 377304  8399000 
8400000: system.mem_ctrls: Timing Read : 0 377304  8400000 
8400500: system.mem_ctrls: Timing Read : 0 377312  8400500 
8400500: system.mem_ctrls: Timing Writ : 1 809056  8400500 
8401000: system.mem_ctrls: Timing Read : 0 377312  8401000 
8401000: system.mem_ctrls: Timing Read : 0 802088  8401000 
8402500: system.mem_ctrls: Timing Read : 0 9304  8402500 
8403000: system.mem_ctrls: Timing Read : 0 9304  8403000 
8404500: system.mem_ctrls: Timing Read : 0 9304  8404500 
8405000: system.mem_ctrls: Timing Read : 0 9312  8405000 
8405500: system.mem_ctrls: Timing Read : 0 9312  8405500 
8406000: system.mem_ctrls: Timing Read : 0 9312  8406000 
8406500: system.mem_ctrls: Timing Read : 0 9320  8406500 
8407500: system.mem_ctrls: Timing Writ : 1 802088  8407500 
8409000: system.mem_ctrls: Timing Read : 0 65792  8409000 
8409500: system.mem_ctrls: Timing Read : 0 65792  8409500 
8409500: system.mem_ctrls: Timing Writ : 1 802080  8409500 
8410500: system.mem_ctrls: Timing Read : 0 65792  8410500 
8411000: system.mem_ctrls: Timing Read : 0 65800  8411000 
8412000: system.mem_ctrls: Timing Read : 0 65800  8412000 
8412000: system.mem_ctrls: Timing Writ : 1 802064  8412000 
8412500: system.mem_ctrls: Timing Read : 0 65800  8412500 
8413000: system.mem_ctrls: Timing Read : 0 65808  8413000 
8413000: system.mem_ctrls: Timing Writ : 1 802072  8413000 
8413500: system.mem_ctrls: Timing Read : 0 65808  8413500 
8414000: system.mem_ctrls: Timing Read : 0 65808  8414000 
8414500: system.mem_ctrls: Timing Read : 0 65816  8414500 
8416000: system.mem_ctrls: Timing Read : 0 65816  8416000 
8416500: system.mem_ctrls: Timing Read : 0 65816  8416500 
8417000: system.mem_ctrls: Timing Read : 0 65824  8417000 
8417000: system.mem_ctrls: Timing Read : 0 809112  8417000 
8417500: system.mem_ctrls: Timing Read : 0 65824  8417500 
8418000: system.mem_ctrls: Timing Read : 0 65832  8418000 
8419500: system.mem_ctrls: Timing Read : 0 65832  8419500 
8420000: system.mem_ctrls: Timing Read : 0 65832  8420000 
8420500: system.mem_ctrls: Timing Read : 0 65840  8420500 
8421000: system.mem_ctrls: Timing Read : 0 796496  8421000 
8422500: system.mem_ctrls: Timing Writ : 1 796496  8422500 
8423500: system.mem_ctrls: Timing Read : 0 65840  8423500 
8424000: system.mem_ctrls: Timing Read : 0 65848  8424000 
8425000: system.mem_ctrls: Timing Read : 0 65848  8425000 
8425500: system.mem_ctrls: Timing Read : 0 65856  8425500 
8426500: system.mem_ctrls: Timing Writ : 1 802056  8426500 
8428000: system.mem_ctrls: Timing Read : 0 65184  8428000 
8428500: system.mem_ctrls: Timing Read : 0 65184  8428500 
8429000: system.mem_ctrls: Timing Read : 0 65192  8429000 
8430000: system.mem_ctrls: Timing Read : 0 792596  8430000 
8431000: system.mem_ctrls: Timing Read : 0 65192  8431000 
8431500: system.mem_ctrls: Timing Read : 0 65200  8431500 
8433000: system.mem_ctrls: Timing Read : 0 65200  8433000 
8433000: system.mem_ctrls: Timing Writ : 1 802048  8433000 
8434000: system.mem_ctrls: Timing Read : 0 65200  8434000 
8434000: system.mem_ctrls: Timing Writ : 1 802040  8434000 
8435000: system.mem_ctrls: Timing Read : 0 65200  8435000 
8435500: system.mem_ctrls: Timing Read : 0 65200  8435500 
8436000: system.mem_ctrls: Timing Read : 0 65208  8436000 
8437000: system.mem_ctrls: Timing Read : 0 65208  8437000 
8437000: system.mem_ctrls: Timing Read : 0 782592  8437000 
8437500: system.mem_ctrls: Timing Read : 0 65208  8437500 
8438000: system.mem_ctrls: Timing Read : 0 65216  8438000 
8439500: system.mem_ctrls: Timing Read : 0 65216  8439500 
8440000: system.mem_ctrls: Timing Read : 0 65224  8440000 
8440500: system.mem_ctrls: Timing Read : 0 65224  8440500 
8441000: system.mem_ctrls: Timing Read : 0 65224  8441000 
8441500: system.mem_ctrls: Timing Read : 0 65232  8441500 
8441500: system.mem_ctrls: Timing Read : 0 792616  8441500 
8442000: system.mem_ctrls: Timing Read : 0 65232  8442000 
8443500: system.mem_ctrls: Timing Read : 0 65264  8443500 
8444000: system.mem_ctrls: Timing Read : 0 65272  8444000 
8444500: system.mem_ctrls: Timing Read : 0 65272  8444500 
8446000: system.mem_ctrls: Timing Read : 0 65272  8446000 
8446000: system.mem_ctrls: Timing Read : 0 792608  8446000 
8446500: system.mem_ctrls: Timing Read : 0 65272  8446500 
8447000: system.mem_ctrls: Timing Read : 0 65280  8447000 
8447500: system.mem_ctrls: Timing Writ : 1 792616  8447500 
8448000: system.mem_ctrls: Timing Read : 0 65280  8448000 
8448500: system.mem_ctrls: Timing Read : 0 65288  8448500 
8449000: system.mem_ctrls: Timing Read : 0 65288  8449000 
8449500: system.mem_ctrls: Timing Read : 0 65288  8449500 
8451000: system.mem_ctrls: Timing Read : 0 65392  8451000 
8451500: system.mem_ctrls: Timing Writ : 1 792616  8451500 
8452000: system.mem_ctrls: Timing Read : 0 65400  8452000 
8452500: system.mem_ctrls: Timing Read : 0 65400  8452500 
8454000: system.mem_ctrls: Timing Read : 0 65328  8454000 
8454500: system.mem_ctrls: Timing Read : 0 65336  8454500 
8455000: system.mem_ctrls: Timing Writ : 1 792624  8455000 
8455500: system.mem_ctrls: Timing Read : 0 65336  8455500 
8456000: system.mem_ctrls: Timing Read : 0 65336  8456000 
8456500: system.mem_ctrls: Timing Read : 0 65344  8456500 
8457500: system.mem_ctrls: Timing Read : 0 796504  8457500 
8458500: system.mem_ctrls: Timing Writ : 1 796504  8458500 
8459000: system.mem_ctrls: Timing Read : 0 65344  8459000 
8460000: system.mem_ctrls: Timing Read : 0 65352  8460000 
8460000: system.mem_ctrls: Timing Read : 0 802040  8460000 
8461500: system.mem_ctrls: Timing Read : 0 65352  8461500 
8461500: system.mem_ctrls: Timing Read : 0 802048  8461500 
8463000: system.mem_ctrls: Timing Read : 0 65352  8463000 
8463000: system.mem_ctrls: Timing Read : 0 802056  8463000 
8464500: system.mem_ctrls: Timing Read : 0 65856  8464500 
8465000: system.mem_ctrls: Timing Read : 0 65856  8465000 
8465500: system.mem_ctrls: Timing Read : 0 65864  8465500 
8467000: system.mem_ctrls: Timing Read : 0 65864  8467000 
8467000: system.mem_ctrls: Timing Read : 0 802064  8467000 
8468000: system.mem_ctrls: Timing Read : 0 65872  8468000 
8468500: system.mem_ctrls: Timing Read : 0 65872  8468500 
8469000: system.mem_ctrls: Timing Read : 0 65880  8469000 
8469500: system.mem_ctrls: Timing Writ : 1 792624  8469500 
8470000: system.mem_ctrls: Timing Read : 0 65880  8470000 
8470500: system.mem_ctrls: Timing Read : 0 65888  8470500 
8470500: system.mem_ctrls: Timing Read : 0 809136  8470500 
8471500: system.mem_ctrls: Timing Read : 0 65888  8471500 
8472000: system.mem_ctrls: Timing Read : 0 65888  8472000 
8472500: system.mem_ctrls: Timing Read : 0 65896  8472500 
8472500: system.mem_ctrls: Timing Read : 0 802072  8472500 
8473000: system.mem_ctrls: Timing Read : 0 65896  8473000 
8473000: system.mem_ctrls: Timing Writ : 1 792632  8473000 
8473500: system.mem_ctrls: Timing Read : 0 65904  8473500 
8473500: system.mem_ctrls: Timing Writ : 1 792640  8473500 
8474000: system.mem_ctrls: Timing Writ : 1 792648  8474000 
8474500: system.mem_ctrls: Timing Read : 0 65904  8474500 
8475000: system.mem_ctrls: Timing Read : 0 65912  8475000 
8475000: system.mem_ctrls: Timing Read : 0 809112  8475000 
8475500: system.mem_ctrls: Timing Read : 0 65912  8475500 
8476000: system.mem_ctrls: Timing Read : 0 65920  8476000 
8477500: system.mem_ctrls: Timing Read : 0 65920  8477500 
8478000: system.mem_ctrls: Timing Read : 0 65928  8478000 
8479000: system.mem_ctrls: Timing Read : 0 796496  8479000 
8480000: system.mem_ctrls: Timing Writ : 1 796496  8480000 
8480500: system.mem_ctrls: Timing Read : 0 65928  8480500 
8481500: system.mem_ctrls: Timing Read : 0 65928  8481500 
8482000: system.mem_ctrls: Timing Read : 0 65936  8482000 
8482000: system.mem_ctrls: Timing Read : 0 802080  8482000 
8483500: system.mem_ctrls: Timing Read : 0 65936  8483500 
8483500: system.mem_ctrls: Timing Read : 0 802088  8483500 
8485000: system.mem_ctrls: Timing Read : 0 9320  8485000 
8485500: system.mem_ctrls: Timing Read : 0 9328  8485500 
8486500: system.mem_ctrls: Timing Read : 0 780960  8486500 
8487500: system.mem_ctrls: Timing Read : 0 9328  8487500 
8489000: system.mem_ctrls: Timing Read : 0 9328  8489000 
8489500: system.mem_ctrls: Timing Read : 0 9336  8489500 
8490000: system.mem_ctrls: Timing Read : 0 9336  8490000 
8491500: system.mem_ctrls: Timing Read : 0 9336  8491500 
8492000: system.mem_ctrls: Timing Read : 0 9344  8492000 
8492500: system.mem_ctrls: Timing Read : 0 793832  8492500 
8493000: system.mem_ctrls: Timing Read : 0 9344  8493000 
8493000: system.mem_ctrls: Timing Read : 0 802112  8493000 
8493500: system.mem_ctrls: Timing Read : 0 9352  8493500 
8493500: system.mem_ctrls: Timing Read : 0 802108  8493500 
8494000: system.mem_ctrls: Timing Read : 0 9352  8494000 
8494500: system.mem_ctrls: Timing Writ : 1 802088  8494500 
8496000: system.mem_ctrls: Timing Read : 0 11456  8496000 
8496500: system.mem_ctrls: Timing Read : 0 11456  8496500 
8496500: system.mem_ctrls: Timing Writ : 1 802080  8496500 
8497500: system.mem_ctrls: Timing Read : 0 11456  8497500 
8498000: system.mem_ctrls: Timing Read : 0 11464  8498000 
8499000: system.mem_ctrls: Timing Read : 0 11464  8499000 
8499000: system.mem_ctrls: Timing Writ : 1 802072  8499000 
8500000: system.mem_ctrls: Timing Read : 0 11464  8500000 
8500500: system.mem_ctrls: Timing Read : 0 11472  8500500 
8501500: system.mem_ctrls: Timing Read : 0 11472  8501500 
8501500: system.mem_ctrls: Timing Writ : 1 802064  8501500 
8502500: system.mem_ctrls: Timing Read : 0 11480  8502500 
8503000: system.mem_ctrls: Timing Read : 0 11480  8503000 
8503500: system.mem_ctrls: Timing Read : 0 11480  8503500 
8503500: system.mem_ctrls: Timing Writ : 1 802056  8503500 
8504500: system.mem_ctrls: Timing Read : 0 11488  8504500 
8505000: system.mem_ctrls: Timing Read : 0 11488  8505000 
8505000: system.mem_ctrls: Timing Writ : 1 802048  8505000 
8506000: system.mem_ctrls: Timing Read : 0 11488  8506000 
8506500: system.mem_ctrls: Timing Read : 0 11488  8506500 
8506500: system.mem_ctrls: Timing Writ : 1 802040  8506500 
8507500: system.mem_ctrls: Timing Read : 0 11488  8507500 
8508000: system.mem_ctrls: Timing Read : 0 11496  8508000 
8509000: system.mem_ctrls: Timing Read : 0 11496  8509000 
8509500: system.mem_ctrls: Timing Read : 0 11496  8509500 
8510000: system.mem_ctrls: Timing Read : 0 11504  8510000 
8511500: system.mem_ctrls: Timing Read : 0 11528  8511500 
8512000: system.mem_ctrls: Timing Read : 0 11536  8512000 
8513000: system.mem_ctrls: Timing Read : 0 11536  8513000 
8513500: system.mem_ctrls: Timing Read : 0 11544  8513500 
8514500: system.mem_ctrls: Timing Read : 0 11544  8514500 
8515500: system.mem_ctrls: Timing Writ : 1 802024  8515500 
8517000: system.mem_ctrls: Timing Read : 0 4096  8517000 
8517500: system.mem_ctrls: Timing Read : 0 4096  8517500 
8518500: system.mem_ctrls: Timing Read : 0 4104  8518500 
8519000: system.mem_ctrls: Timing Read : 0 4104  8519000 
8519500: system.mem_ctrls: Timing Read : 0 4112  8519500 
8520000: system.mem_ctrls: Timing Read : 0 4112  8520000 
8521500: system.mem_ctrls: Timing Read : 0 4112  8521500 
8522000: system.mem_ctrls: Timing Read : 0 4120  8522000 
8523000: system.mem_ctrls: Timing Read : 0 4120  8523000 
8523000: system.mem_ctrls: Timing Read : 0 802024  8523000 
8524500: system.mem_ctrls: Timing Read : 0 11552  8524500 
8525000: system.mem_ctrls: Timing Read : 0 11552  8525000 
8525500: system.mem_ctrls: Timing Read : 0 11552  8525500 
8526000: system.mem_ctrls: Timing Read : 0 11560  8526000 
8527500: system.mem_ctrls: Timing Read : 0 11560  8527500 
8528000: system.mem_ctrls: Timing Read : 0 11560  8528000 
8528500: system.mem_ctrls: Timing Read : 0 11568  8528500 
8529000: system.mem_ctrls: Timing Read : 0 11568  8529000 
8529500: system.mem_ctrls: Timing Read : 0 11568  8529500 
8530000: system.mem_ctrls: Timing Read : 0 11576  8530000 
8530500: system.mem_ctrls: Timing Read : 0 770272  8530500 
8531000: system.mem_ctrls: Timing Writ : 1 802024  8531000 
8532500: system.mem_ctrls: Timing Read : 0 7296  8532500 
8533000: system.mem_ctrls: Timing Read : 0 7296  8533000 
8533500: system.mem_ctrls: Timing Read : 0 7304  8533500 
8534000: system.mem_ctrls: Timing Read : 0 7304  8534000 
8534500: system.mem_ctrls: Timing Read : 0 7304  8534500 
8536000: system.mem_ctrls: Timing Read : 0 7304  8536000 
8536000: system.mem_ctrls: Timing Writ : 1 802016  8536000 
8537000: system.mem_ctrls: Timing Read : 0 7304  8537000 
8537500: system.mem_ctrls: Timing Read : 0 7312  8537500 
8538000: system.mem_ctrls: Timing Read : 0 7312  8538000 
8538500: system.mem_ctrls: Timing Read : 0 7320  8538500 
8539000: system.mem_ctrls: Timing Read : 0 7320  8539000 
8539500: system.mem_ctrls: Timing Read : 0 7320  8539500 
8540000: system.mem_ctrls: Timing Read : 0 7328  8540000 
8541000: system.mem_ctrls: Timing Writ : 1 802008  8541000 
8542500: system.mem_ctrls: Timing Read : 0 597936  8542500 
8543000: system.mem_ctrls: Timing Read : 0 597936  8543000 
8543500: system.mem_ctrls: Timing Read : 0 597936  8543500 
8544000: system.mem_ctrls: Timing Read : 0 597944  8544000 
8545500: system.mem_ctrls: Timing Read : 0 597944  8545500 
8545500: system.mem_ctrls: Timing Read : 0 725040  8545500 
8546000: system.mem_ctrls: Timing Read : 0 597944  8546000 
8546500: system.mem_ctrls: Timing Read : 0 597944  8546500 
8548000: system.mem_ctrls: Timing Read : 0 597944  8548000 
8548500: system.mem_ctrls: Timing Read : 0 597952  8548500 
8549000: system.mem_ctrls: Timing Read : 0 597952  8549000 
8549500: system.mem_ctrls: Timing Read : 0 597952  8549500 
8551000: system.mem_ctrls: Timing Read : 0 597760  8551000 
8551000: system.mem_ctrls: Timing Writ : 1 802000  8551000 
8552000: system.mem_ctrls: Timing Read : 0 597760  8552000 
8552000: system.mem_ctrls: Timing Writ : 1 801992  8552000 
8553000: system.mem_ctrls: Timing Read : 0 597760  8553000 
8553500: system.mem_ctrls: Timing Read : 0 597760  8553500 
8554000: system.mem_ctrls: Timing Read : 0 597768  8554000 
8555000: system.mem_ctrls: Timing Read : 0 597768  8555000 
8555500: system.mem_ctrls: Timing Read : 0 597776  8555500 
8556000: system.mem_ctrls: Timing Writ : 1 791136  8556000 
8556500: system.mem_ctrls: Timing Read : 0 597776  8556500 
8557000: system.mem_ctrls: Timing Read : 0 597784  8557000 
8557000: system.mem_ctrls: Timing Writ : 1 791144  8557000 
8557500: system.mem_ctrls: Timing Read : 0 597784  8557500 
8557500: system.mem_ctrls: Timing Writ : 1 791152  8557500 
8558000: system.mem_ctrls: Timing Read : 0 597784  8558000 
8558500: system.mem_ctrls: Timing Read : 0 597792  8558500 
8558500: system.mem_ctrls: Timing Writ : 1 791160  8558500 
8559000: system.mem_ctrls: Timing Read : 0 597792  8559000 
8559500: system.mem_ctrls: Timing Read : 0 597800  8559500 
8560000: system.mem_ctrls: Timing Writ : 1 791168  8560000 
8560500: system.mem_ctrls: Timing Read : 0 597800  8560500 
8561000: system.mem_ctrls: Timing Read : 0 597800  8561000 
8562500: system.mem_ctrls: Timing Read : 0 597816  8562500 
8563000: system.mem_ctrls: Timing Read : 0 597824  8563000 
8563500: system.mem_ctrls: Timing Read : 0 795384  8563500 
8564000: system.mem_ctrls: Timing Read : 0 597824  8564000 
8564500: system.mem_ctrls: Timing Read : 0 597832  8564500 
8565000: system.mem_ctrls: Timing Writ : 1 795384  8565000 
8565500: system.mem_ctrls: Timing Read : 0 597832  8565500 
8565500: system.mem_ctrls: Timing Writ : 1 791176  8565500 
8566000: system.mem_ctrls: Timing Read : 0 597832  8566000 
8566500: system.mem_ctrls: Timing Read : 0 597840  8566500 
8567000: system.mem_ctrls: Timing Read : 0 795368  8567000 
8567500: system.mem_ctrls: Timing Read : 0 597840  8567500 
8568000: system.mem_ctrls: Timing Read : 0 597840  8568000 
8569500: system.mem_ctrls: Timing Read : 0 597888  8569500 
8570000: system.mem_ctrls: Timing Read : 0 597896  8570000 
8571000: system.mem_ctrls: Timing Writ : 1 795368  8571000 
8571500: system.mem_ctrls: Timing Read : 0 597896  8571500 
8573000: system.mem_ctrls: Timing Read : 0 597848  8573000 
8573500: system.mem_ctrls: Timing Read : 0 597848  8573500 
8575000: system.mem_ctrls: Timing Read : 0 597872  8575000 
8576000: system.mem_ctrls: Timing Read : 0 597872  8576000 
8576000: system.mem_ctrls: Timing Read : 0 801992  8576000 
8577500: system.mem_ctrls: Timing Read : 0 597872  8577500 
8577500: system.mem_ctrls: Timing Read : 0 802000  8577500 
8579000: system.mem_ctrls: Timing Read : 0 597872  8579000 
8579000: system.mem_ctrls: Timing Read : 0 802008  8579000 
8580500: system.mem_ctrls: Timing Read : 0 7328  8580500 
8580500: system.mem_ctrls: Timing Read : 0 802016  8580500 
8582000: system.mem_ctrls: Timing Read : 0 7328  8582000 
8583500: system.mem_ctrls: Timing Read : 0 7168  8583500 
8584000: system.mem_ctrls: Timing Read : 0 7168  8584000 
8584500: system.mem_ctrls: Timing Read : 0 7176  8584500 
8585500: system.mem_ctrls: Timing Read : 0 7176  8585500 
8586000: system.mem_ctrls: Timing Read : 0 7176  8586000 
8586500: system.mem_ctrls: Timing Read : 0 7184  8586500 
8587000: system.mem_ctrls: Timing Read : 0 7184  8587000 
8587500: system.mem_ctrls: Timing Read : 0 7184  8587500 
8588000: system.mem_ctrls: Timing Read : 0 7192  8588000 
8588500: system.mem_ctrls: Timing Read : 0 7192  8588500 
8589000: system.mem_ctrls: Timing Read : 0 7192  8589000 
8590500: system.mem_ctrls: Timing Read : 0 7216  8590500 
8590500: system.mem_ctrls: Timing Read : 0 802024  8590500 
8592000: system.mem_ctrls: Timing Read : 0 11576  8592000 
8593000: system.mem_ctrls: Timing Read : 0 11584  8593000 
8593500: system.mem_ctrls: Timing Read : 0 11584  8593500 
8595000: system.mem_ctrls: Timing Read : 0 11568  8595000 
8595500: system.mem_ctrls: Timing Read : 0 11568  8595500 
8596000: system.mem_ctrls: Timing Read : 0 11568  8596000 
8596500: system.mem_ctrls: Timing Read : 0 11576  8596500 
8597000: system.mem_ctrls: Timing Read : 0 770280  8597000 
8597500: system.mem_ctrls: Timing Writ : 1 802024  8597500 
8599000: system.mem_ctrls: Timing Read : 0 5936  8599000 
8599500: system.mem_ctrls: Timing Read : 0 5936  8599500 
8599500: system.mem_ctrls: Timing Writ : 1 802016  8599500 
8600500: system.mem_ctrls: Timing Read : 0 5936  8600500 
8600500: system.mem_ctrls: Timing Writ : 1 802008  8600500 
8601500: system.mem_ctrls: Timing Read : 0 5944  8601500 
8601500: system.mem_ctrls: Timing Writ : 1 802000  8601500 
8602500: system.mem_ctrls: Timing Read : 0 5944  8602500 
8602500: system.mem_ctrls: Timing Writ : 1 801992  8602500 
8603500: system.mem_ctrls: Timing Read : 0 5944  8603500 
8603500: system.mem_ctrls: Timing Writ : 1 801984  8603500 
8604500: system.mem_ctrls: Timing Read : 0 5944  8604500 
8604500: system.mem_ctrls: Timing Writ : 1 801976  8604500 
8605500: system.mem_ctrls: Timing Read : 0 5944  8605500 
8606000: system.mem_ctrls: Timing Read : 0 5952  8606000 
8607000: system.mem_ctrls: Timing Read : 0 5952  8607000 
8607500: system.mem_ctrls: Timing Read : 0 793992  8607500 
8608000: system.mem_ctrls: Timing Read : 0 5960  8608000 
8609000: system.mem_ctrls: Timing Read : 0 5960  8609000 
8609500: system.mem_ctrls: Timing Read : 0 5968  8609500 
8611000: system.mem_ctrls: Timing Read : 0 5968  8611000 
8612000: system.mem_ctrls: Timing Read : 0 5968  8612000 
8612500: system.mem_ctrls: Timing Read : 0 5976  8612500 
8614000: system.mem_ctrls: Timing Read : 0 6464  8614000 
8614500: system.mem_ctrls: Timing Read : 0 6472  8614500 
8615500: system.mem_ctrls: Timing Writ : 1 801960  8615500 
8617000: system.mem_ctrls: Timing Read : 0 289216  8617000 
8617000: system.mem_ctrls: Timing Writ : 1 801952  8617000 
8618000: system.mem_ctrls: Timing Read : 0 289216  8618000 
8618500: system.mem_ctrls: Timing Read : 0 289216  8618500 
8619000: system.mem_ctrls: Timing Read : 0 289224  8619000 
8620000: system.mem_ctrls: Timing Read : 0 289224  8620000 
8621500: system.mem_ctrls: Timing Read : 0 289232  8621500 
8622000: system.mem_ctrls: Timing Read : 0 289232  8622000 
8623000: system.mem_ctrls: Timing Read : 0 289240  8623000 
8624000: system.mem_ctrls: Timing Read : 0 289240  8624000 
8624500: system.mem_ctrls: Timing Read : 0 289248  8624500 
8625500: system.mem_ctrls: Timing Read : 0 289248  8625500 
8626000: system.mem_ctrls: Timing Read : 0 289248  8626000 
8627500: system.mem_ctrls: Timing Read : 0 289248  8627500 
8628000: system.mem_ctrls: Timing Read : 0 289248  8628000 
8628500: system.mem_ctrls: Timing Read : 0 289256  8628500 
8629000: system.mem_ctrls: Timing Read : 0 289256  8629000 
8630000: system.mem_ctrls: Timing Read : 0 289256  8630000 
8630500: system.mem_ctrls: Timing Read : 0 289264  8630500 
8632000: system.mem_ctrls: Timing Read : 0 289264  8632000 
8632500: system.mem_ctrls: Timing Read : 0 289272  8632500 
8633500: system.mem_ctrls: Timing Read : 0 289272  8633500 
8634500: system.mem_ctrls: Timing Read : 0 289272  8634500 
8635000: system.mem_ctrls: Timing Read : 0 289280  8635000 
8636500: system.mem_ctrls: Timing Read : 0 289280  8636500 
8637000: system.mem_ctrls: Timing Read : 0 289288  8637000 
8638000: system.mem_ctrls: Timing Read : 0 289288  8638000 
8638000: system.mem_ctrls: Timing Read : 0 622720  8638000 
8639000: system.mem_ctrls: Timing Read : 0 289296  8639000 
8639500: system.mem_ctrls: Timing Read : 0 289296  8639500 
8640000: system.mem_ctrls: Timing Read : 0 289376  8640000 
8640500: system.mem_ctrls: Timing Read : 0 289376  8640500 
8640500: system.mem_ctrls: Timing Read : 0 801952  8640500 
8642000: system.mem_ctrls: Timing Read : 0 289376  8642000 
8642500: system.mem_ctrls: Timing Read : 0 289376  8642500 
8643000: system.mem_ctrls: Timing Read : 0 289384  8643000 
8644000: system.mem_ctrls: Timing Read : 0 289384  8644000 
8644000: system.mem_ctrls: Timing Read : 0 801960  8644000 
8645500: system.mem_ctrls: Timing Read : 0 6472  8645500 
8646000: system.mem_ctrls: Timing Read : 0 6480  8646000 
8646500: system.mem_ctrls: Timing Read : 0 6480  8646500 
8647000: system.mem_ctrls: Timing Read : 0 6480  8647000 
8647500: system.mem_ctrls: Timing Read : 0 6488  8647500 
8648500: system.mem_ctrls: Timing Writ : 1 801960  8648500 
8650000: system.mem_ctrls: Timing Read : 0 289216  8650000 
8650000: system.mem_ctrls: Timing Writ : 1 801952  8650000 
8651000: system.mem_ctrls: Timing Read : 0 289216  8651000 
8651500: system.mem_ctrls: Timing Read : 0 289216  8651500 
8652000: system.mem_ctrls: Timing Read : 0 289224  8652000 
8653000: system.mem_ctrls: Timing Read : 0 289224  8653000 
8654500: system.mem_ctrls: Timing Read : 0 289232  8654500 
8655000: system.mem_ctrls: Timing Read : 0 289232  8655000 
8656000: system.mem_ctrls: Timing Read : 0 289240  8656000 
8657000: system.mem_ctrls: Timing Read : 0 289240  8657000 
8657500: system.mem_ctrls: Timing Read : 0 289248  8657500 
8658500: system.mem_ctrls: Timing Read : 0 289248  8658500 
8659000: system.mem_ctrls: Timing Read : 0 289248  8659000 
8660500: system.mem_ctrls: Timing Read : 0 289248  8660500 
8661000: system.mem_ctrls: Timing Read : 0 289248  8661000 
8661500: system.mem_ctrls: Timing Read : 0 289256  8661500 
8662000: system.mem_ctrls: Timing Read : 0 289256  8662000 
8663000: system.mem_ctrls: Timing Read : 0 289256  8663000 
8663500: system.mem_ctrls: Timing Read : 0 289264  8663500 
8665000: system.mem_ctrls: Timing Read : 0 289264  8665000 
8665500: system.mem_ctrls: Timing Read : 0 289272  8665500 
8666500: system.mem_ctrls: Timing Read : 0 289272  8666500 
8667500: system.mem_ctrls: Timing Read : 0 289272  8667500 
8668000: system.mem_ctrls: Timing Read : 0 289280  8668000 
8669500: system.mem_ctrls: Timing Read : 0 289280  8669500 
8670000: system.mem_ctrls: Timing Read : 0 289288  8670000 
8671000: system.mem_ctrls: Timing Read : 0 289288  8671000 
8671000: system.mem_ctrls: Timing Read : 0 622732  8671000 
8672000: system.mem_ctrls: Timing Read : 0 289296  8672000 
8672500: system.mem_ctrls: Timing Read : 0 289296  8672500 
8673000: system.mem_ctrls: Timing Read : 0 289440  8673000 
8673500: system.mem_ctrls: Timing Read : 0 289440  8673500 
8674500: system.mem_ctrls: Timing Read : 0 289440  8674500 
8675000: system.mem_ctrls: Timing Read : 0 289448  8675000 
8676500: system.mem_ctrls: Timing Read : 0 289448  8676500 
8677000: system.mem_ctrls: Timing Read : 0 289448  8677000 
8677000: system.mem_ctrls: Timing Read : 0 801952  8677000 
8678500: system.mem_ctrls: Timing Read : 0 289448  8678500 
8679000: system.mem_ctrls: Timing Read : 0 289456  8679000 
8679500: system.mem_ctrls: Timing Read : 0 289456  8679500 
8680500: system.mem_ctrls: Timing Read : 0 289456  8680500 
8680500: system.mem_ctrls: Timing Read : 0 801960  8680500 
8682000: system.mem_ctrls: Timing Read : 0 6488  8682000 
8682500: system.mem_ctrls: Timing Read : 0 6488  8682500 
8683000: system.mem_ctrls: Timing Read : 0 6496  8683000 
8683500: system.mem_ctrls: Timing Read : 0 6496  8683500 
8684500: system.mem_ctrls: Timing Writ : 1 801960  8684500 
8686000: system.mem_ctrls: Timing Read : 0 289216  8686000 
8686000: system.mem_ctrls: Timing Writ : 1 801952  8686000 
8687000: system.mem_ctrls: Timing Read : 0 289216  8687000 
8687500: system.mem_ctrls: Timing Read : 0 289216  8687500 
8688000: system.mem_ctrls: Timing Read : 0 289224  8688000 
8689000: system.mem_ctrls: Timing Read : 0 289224  8689000 
8690500: system.mem_ctrls: Timing Read : 0 289232  8690500 
8691000: system.mem_ctrls: Timing Read : 0 289232  8691000 
8692000: system.mem_ctrls: Timing Read : 0 289240  8692000 
8693000: system.mem_ctrls: Timing Read : 0 289240  8693000 
8693500: system.mem_ctrls: Timing Read : 0 289248  8693500 
8694500: system.mem_ctrls: Timing Read : 0 289248  8694500 
8695000: system.mem_ctrls: Timing Read : 0 289248  8695000 
8696500: system.mem_ctrls: Timing Read : 0 289248  8696500 
8697000: system.mem_ctrls: Timing Read : 0 289248  8697000 
8697500: system.mem_ctrls: Timing Read : 0 289256  8697500 
8698000: system.mem_ctrls: Timing Read : 0 289256  8698000 
8699000: system.mem_ctrls: Timing Read : 0 289256  8699000 
8699500: system.mem_ctrls: Timing Read : 0 289264  8699500 
8701000: system.mem_ctrls: Timing Read : 0 289264  8701000 
8701500: system.mem_ctrls: Timing Read : 0 289272  8701500 
8702500: system.mem_ctrls: Timing Read : 0 289272  8702500 
8703500: system.mem_ctrls: Timing Read : 0 289272  8703500 
8704000: system.mem_ctrls: Timing Read : 0 289280  8704000 
8705500: system.mem_ctrls: Timing Read : 0 289280  8705500 
8706000: system.mem_ctrls: Timing Read : 0 289288  8706000 
8707000: system.mem_ctrls: Timing Read : 0 289288  8707000 
8707000: system.mem_ctrls: Timing Read : 0 622744  8707000 
8708000: system.mem_ctrls: Timing Read : 0 289296  8708000 
8708500: system.mem_ctrls: Timing Read : 0 289296  8708500 
8709000: system.mem_ctrls: Timing Read : 0 289528  8709000 
8709500: system.mem_ctrls: Timing Read : 0 289528  8709500 
8710500: system.mem_ctrls: Timing Read : 0 289528  8710500 
8711000: system.mem_ctrls: Timing Read : 0 289536  8711000 
8712500: system.mem_ctrls: Timing Read : 0 289312  8712500 
8712500: system.mem_ctrls: Timing Read : 0 801952  8712500 
8714000: system.mem_ctrls: Timing Read : 0 289312  8714000 
8714000: system.mem_ctrls: Timing Read : 0 801960  8714000 
8715500: system.mem_ctrls: Timing Read : 0 6496  8715500 
8716000: system.mem_ctrls: Timing Read : 0 6504  8716000 
8716500: system.mem_ctrls: Timing Read : 0 6504  8716500 
8717000: system.mem_ctrls: Timing Read : 0 6504  8717000 
8717500: system.mem_ctrls: Timing Read : 0 6512  8717500 
8718000: system.mem_ctrls: Timing Read : 0 6512  8718000 
8718500: system.mem_ctrls: Timing Read : 0 6512  8718500 
8719000: system.mem_ctrls: Timing Read : 0 6512  8719000 
8720500: system.mem_ctrls: Timing Read : 0 6560  8720500 
8721500: system.mem_ctrls: Timing Read : 0 6560  8721500 
8723000: system.mem_ctrls: Timing Read : 0 6568  8723000 
8723500: system.mem_ctrls: Timing Read : 0 6568  8723500 
8724000: system.mem_ctrls: Timing Read : 0 6568  8724000 
8724500: system.mem_ctrls: Timing Read : 0 6576  8724500 
8725500: system.mem_ctrls: Timing Read : 0 6576  8725500 
8727000: system.mem_ctrls: Timing Read : 0 6656  8727000 
8727500: system.mem_ctrls: Timing Read : 0 6664  8727500 
8728000: system.mem_ctrls: Timing Read : 0 6664  8728000 
8729500: system.mem_ctrls: Timing Read : 0 6664  8729500 
8730000: system.mem_ctrls: Timing Read : 0 6672  8730000 
8731500: system.mem_ctrls: Timing Read : 0 6576  8731500 
8732000: system.mem_ctrls: Timing Read : 0 6584  8732000 
8733000: system.mem_ctrls: Timing Writ : 1 796520  8733000 
8733500: system.mem_ctrls: Timing Read : 0 6584  8733500 
8734000: system.mem_ctrls: Timing Read : 0 6592  8734000 
8735500: system.mem_ctrls: Timing Read : 0 6440  8735500 
8736000: system.mem_ctrls: Timing Read : 0 6448  8736000 
8736500: system.mem_ctrls: Timing Read : 0 794032  8736500 
8737000: system.mem_ctrls: Timing Read : 0 6448  8737000 
8737500: system.mem_ctrls: Timing Read : 0 6456  8737500 
8739000: system.mem_ctrls: Timing Read : 0 6000  8739000 
8739500: system.mem_ctrls: Timing Read : 0 6000  8739500 
8741000: system.mem_ctrls: Timing Read : 0 6000  8741000 
8741500: system.mem_ctrls: Timing Read : 0 6008  8741500 
8742000: system.mem_ctrls: Timing Read : 0 6008  8742000 
8742500: system.mem_ctrls: Timing Writ : 1 786528  8742500 
8743000: system.mem_ctrls: Timing Read : 0 6016  8743000 
8743500: system.mem_ctrls: Timing Read : 0 6016  8743500 
8744000: system.mem_ctrls: Timing Read : 0 6016  8744000 
8744500: system.mem_ctrls: Timing Read : 0 6024  8744500 
8745000: system.mem_ctrls: Timing Writ : 1 786544  8745000 
8745500: system.mem_ctrls: Timing Read : 0 6024  8745500 
8746000: system.mem_ctrls: Timing Read : 0 6032  8746000 
8746500: system.mem_ctrls: Timing Writ : 1 786536  8746500 
8747000: system.mem_ctrls: Timing Read : 0 6032  8747000 
8747500: system.mem_ctrls: Timing Read : 0 6032  8747500 
8748000: system.mem_ctrls: Timing Read : 0 6040  8748000 
8748500: system.mem_ctrls: Timing Read : 0 6040  8748500 
8749000: system.mem_ctrls: Timing Read : 0 6048  8749000 
8749500: system.mem_ctrls: Timing Writ : 1 786552  8749500 
8750000: system.mem_ctrls: Timing Read : 0 6048  8750000 
8750500: system.mem_ctrls: Timing Read : 0 794040  8750500 
8751000: system.mem_ctrls: Timing Read : 0 6056  8751000 
8751500: system.mem_ctrls: Timing Read : 0 6056  8751500 
8753000: system.mem_ctrls: Timing Read : 0 6064  8753000 
8753500: system.mem_ctrls: Timing Read : 0 6064  8753500 
8755000: system.mem_ctrls: Timing Read : 0 6064  8755000 
8755500: system.mem_ctrls: Timing Read : 0 6072  8755500 
8756000: system.mem_ctrls: Timing Writ : 1 786496  8756000 
8756500: system.mem_ctrls: Timing Read : 0 6072  8756500 
8757000: system.mem_ctrls: Timing Read : 0 6080  8757000 
8757500: system.mem_ctrls: Timing Read : 0 6080  8757500 
8758000: system.mem_ctrls: Timing Read : 0 6080  8758000 
8758500: system.mem_ctrls: Timing Read : 0 6088  8758500 
8759000: system.mem_ctrls: Timing Writ : 1 786512  8759000 
8759500: system.mem_ctrls: Timing Read : 0 6088  8759500 
8760000: system.mem_ctrls: Timing Read : 0 6096  8760000 
8760500: system.mem_ctrls: Timing Writ : 1 786504  8760500 
8761000: system.mem_ctrls: Timing Read : 0 6096  8761000 
8761500: system.mem_ctrls: Timing Read : 0 6096  8761500 
8762000: system.mem_ctrls: Timing Read : 0 6104  8762000 
8762500: system.mem_ctrls: Timing Read : 0 6104  8762500 
8763000: system.mem_ctrls: Timing Writ : 1 786520  8763000 
8763500: system.mem_ctrls: Timing Read : 0 6112  8763500 
8764000: system.mem_ctrls: Timing Read : 0 794048  8764000 
8764500: system.mem_ctrls: Timing Read : 0 6112  8764500 
8765000: system.mem_ctrls: Timing Read : 0 6120  8765000 
8765500: system.mem_ctrls: Timing Read : 0 6120  8765500 
8767000: system.mem_ctrls: Timing Read : 0 6120  8767000 
8767500: system.mem_ctrls: Timing Read : 0 6128  8767500 
8768500: system.mem_ctrls: Timing Read : 0 786512  8768500 
8770500: system.mem_ctrls: Timing Read : 0 6128  8770500 
8771000: system.mem_ctrls: Timing Read : 0 6136  8771000 
8771500: system.mem_ctrls: Timing Read : 0 6136  8771500 
8772500: system.mem_ctrls: Timing Read : 0 6136  8772500 
8787000: system.mem_ctrls: Timing Read : 0 6136  8787000 
8787500: system.mem_ctrls: Timing Read : 0 6144  8787500 
8788000: system.mem_ctrls: Timing Writ : 1 796512  8788000 
8788500: system.mem_ctrls: Timing Read : 0 6144  8788500 
8789000: system.mem_ctrls: Timing Read : 0 6152  8789000 
8790000: system.mem_ctrls: Timing Read : 0 6152  8790000 
8790000: system.mem_ctrls: Timing Read : 0 801976  8790000 
8791500: system.mem_ctrls: Timing Read : 0 6152  8791500 
8791500: system.mem_ctrls: Timing Read : 0 801984  8791500 
8793000: system.mem_ctrls: Timing Read : 0 6152  8793000 
8793000: system.mem_ctrls: Timing Read : 0 801992  8793000 
8794500: system.mem_ctrls: Timing Read : 0 6152  8794500 
8794500: system.mem_ctrls: Timing Read : 0 802000  8794500 
8796000: system.mem_ctrls: Timing Read : 0 6152  8796000 
8796500: system.mem_ctrls: Timing Read : 0 6160  8796500 
8796500: system.mem_ctrls: Timing Read : 0 802008  8796500 
8798000: system.mem_ctrls: Timing Read : 0 6160  8798000 
8798000: system.mem_ctrls: Timing Read : 0 802016  8798000 
8799500: system.mem_ctrls: Timing Read : 0 6160  8799500 
8799500: system.mem_ctrls: Timing Read : 0 802024  8799500 
8801000: system.mem_ctrls: Timing Read : 0 11576  8801000 
8802000: system.mem_ctrls: Timing Read : 0 11584  8802000 
8802500: system.mem_ctrls: Timing Read : 0 11584  8802500 
8804000: system.mem_ctrls: Timing Read : 0 11584  8804000 
8804500: system.mem_ctrls: Timing Read : 0 11592  8804500 
8805500: system.mem_ctrls: Timing Read : 0 11592  8805500 
8805500: system.mem_ctrls: Timing Read : 0 802040  8805500 
8807000: system.mem_ctrls: Timing Read : 0 11592  8807000 
8807000: system.mem_ctrls: Timing Read : 0 802048  8807000 
8808500: system.mem_ctrls: Timing Read : 0 11592  8808500 
8808500: system.mem_ctrls: Timing Read : 0 802056  8808500 
8810000: system.mem_ctrls: Timing Read : 0 11592  8810000 
8810000: system.mem_ctrls: Timing Read : 0 802064  8810000 
8811500: system.mem_ctrls: Timing Read : 0 11592  8811500 
8812000: system.mem_ctrls: Timing Read : 0 11600  8812000 
8812000: system.mem_ctrls: Timing Read : 0 802072  8812000 
8813500: system.mem_ctrls: Timing Read : 0 11600  8813500 
8813500: system.mem_ctrls: Timing Read : 0 802080  8813500 
8815000: system.mem_ctrls: Timing Read : 0 11600  8815000 
8815000: system.mem_ctrls: Timing Read : 0 802088  8815000 
8816500: system.mem_ctrls: Timing Read : 0 9352  8816500 
8817000: system.mem_ctrls: Timing Read : 0 9360  8817000 
8817500: system.mem_ctrls: Timing Read : 0 9360  8817500 
8818500: system.mem_ctrls: Timing Writ : 1 802088  8818500 
8820000: system.mem_ctrls: Timing Read : 0 309760  8820000 
8820500: system.mem_ctrls: Timing Read : 0 309760  8820500 
8821000: system.mem_ctrls: Timing Read : 0 309768  8821000 
8822000: system.mem_ctrls: Timing Read : 0 309768  8822000 
8822500: system.mem_ctrls: Timing Read : 0 309768  8822500 
8824000: system.mem_ctrls: Timing Read : 0 309792  8824000 
8824500: system.mem_ctrls: Timing Read : 0 309800  8824500 
8825000: system.mem_ctrls: Timing Read : 0 796552  8825000 
8826000: system.mem_ctrls: Timing Read : 0 309800  8826000 
8827500: system.mem_ctrls: Timing Read : 0 309864  8827500 
8828000: system.mem_ctrls: Timing Writ : 1 796544  8828000 
8828500: system.mem_ctrls: Timing Read : 0 309864  8828500 
8829000: system.mem_ctrls: Timing Read : 0 309872  8829000 
8829500: system.mem_ctrls: Timing Read : 0 309872  8829500 
8831000: system.mem_ctrls: Timing Read : 0 309872  8831000 
8831500: system.mem_ctrls: Timing Read : 0 309880  8831500 
8832000: system.mem_ctrls: Timing Read : 0 796576  8832000 
8832500: system.mem_ctrls: Timing Read : 0 309880  8832500 
8834000: system.mem_ctrls: Timing Read : 0 309808  8834000 
8834500: system.mem_ctrls: Timing Read : 0 309816  8834500 
8835000: system.mem_ctrls: Timing Read : 0 309816  8835000 
8835500: system.mem_ctrls: Timing Read : 0 309824  8835500 
8836500: system.mem_ctrls: Timing Read : 0 309824  8836500 
8836500: system.mem_ctrls: Timing Writ : 1 796576  8836500 
8837000: system.mem_ctrls: Timing Read : 0 309824  8837000 
8837500: system.mem_ctrls: Timing Read : 0 309832  8837500 
8838000: system.mem_ctrls: Timing Read : 0 309832  8838000 
8838000: system.mem_ctrls: Timing Read : 0 786816  8838000 
8838500: system.mem_ctrls: Timing Read : 0 309832  8838500 
8839000: system.mem_ctrls: Timing Read : 0 309840  8839000 
8840000: system.mem_ctrls: Timing Read : 0 309840  8840000 
8840000: system.mem_ctrls: Timing Writ : 1 796560  8840000 
8840500: system.mem_ctrls: Timing Read : 0 309848  8840500 
8840500: system.mem_ctrls: Timing Writ : 1 796552  8840500 
8841000: system.mem_ctrls: Timing Read : 0 309848  8841000 
8841000: system.mem_ctrls: Timing Read : 0 802088  8841000 
8842500: system.mem_ctrls: Timing Read : 0 9360  8842500 
8843000: system.mem_ctrls: Timing Read : 0 9368  8843000 
8843500: system.mem_ctrls: Timing Read : 0 9368  8843500 
8844000: system.mem_ctrls: Timing Read : 0 9376  8844000 
8845000: system.mem_ctrls: Timing Writ : 1 802088  8845000 
8846500: system.mem_ctrls: Timing Read : 0 61792  8846500 
8847000: system.mem_ctrls: Timing Read : 0 61792  8847000 
8847500: system.mem_ctrls: Timing Read : 0 61792  8847500 
8848000: system.mem_ctrls: Timing Read : 0 61800  8848000 
8849500: system.mem_ctrls: Timing Read : 0 377424  8849500 
8850000: system.mem_ctrls: Timing Read : 0 377424  8850000 
8850000: system.mem_ctrls: Timing Writ : 1 802208  8850000 
8850500: system.mem_ctrls: Timing Read : 0 377424  8850500 
8851000: system.mem_ctrls: Timing Read : 0 377432  8851000 
8851500: system.mem_ctrls: Timing Read : 0 377432  8851500 
8852000: system.mem_ctrls: Timing Read : 0 377440  8852000 
8852000: system.mem_ctrls: Timing Read : 0 809136  8852000 
8853000: system.mem_ctrls: Timing Read : 0 377440  8853000 
8853500: system.mem_ctrls: Timing Read : 0 377440  8853500 
8854000: system.mem_ctrls: Timing Read : 0 377448  8854000 
8854000: system.mem_ctrls: Timing Writ : 1 802216  8854000 
8854500: system.mem_ctrls: Timing Read : 0 377448  8854500 
8854500: system.mem_ctrls: Timing Writ : 1 802224  8854500 
8855000: system.mem_ctrls: Timing Read : 0 377448  8855000 
8855500: system.mem_ctrls: Timing Read : 0 377456  8855500 
8855500: system.mem_ctrls: Timing Writ : 1 802232  8855500 
8856000: system.mem_ctrls: Timing Read : 0 377456  8856000 
8856000: system.mem_ctrls: Timing Writ : 1 802240  8856000 
8856500: system.mem_ctrls: Timing Read : 0 377456  8856500 
8857000: system.mem_ctrls: Timing Read : 0 377464  8857000 
8857000: system.mem_ctrls: Timing Writ : 1 802248  8857000 
8857500: system.mem_ctrls: Timing Read : 0 377464  8857500 
8858000: system.mem_ctrls: Timing Read : 0 377472  8858000 
8858500: system.mem_ctrls: Timing Read : 0 377480  8858500 
8858500: system.mem_ctrls: Timing Read : 0 809136  8858500 
8859500: system.mem_ctrls: Timing Read : 0 377480  8859500 
8860000: system.mem_ctrls: Timing Read : 0 377480  8860000 
8860500: system.mem_ctrls: Timing Read : 0 377488  8860500 
8860500: system.mem_ctrls: Timing Writ : 1 802256  8860500 
8861000: system.mem_ctrls: Timing Read : 0 377488  8861000 
8861000: system.mem_ctrls: Timing Read : 0 802088  8861000 
8861500: system.mem_ctrls: Timing Read : 0 377488  8861500 
8862000: system.mem_ctrls: Timing Read : 0 377488  8862000 
8862500: system.mem_ctrls: Timing Read : 0 377496  8862500 
8862500: system.mem_ctrls: Timing Read : 0 809136  8862500 
8863500: system.mem_ctrls: Timing Read : 0 377496  8863500 
8864000: system.mem_ctrls: Timing Read : 0 377504  8864000 
8864500: system.mem_ctrls: Timing Read : 0 377504  8864500 
8864500: system.mem_ctrls: Timing Writ : 1 802264  8864500 
8865000: system.mem_ctrls: Timing Read : 0 377504  8865000 
8865500: system.mem_ctrls: Timing Read : 0 377512  8865500 
8866000: system.mem_ctrls: Timing Read : 0 377512  8866000 
8866500: system.mem_ctrls: Timing Read : 0 377512  8866500 
8867000: system.mem_ctrls: Timing Read : 0 377520  8867000 
8867000: system.mem_ctrls: Timing Writ : 1 802296  8867000 
8867500: system.mem_ctrls: Timing Read : 0 377520  8867500 
8869000: system.mem_ctrls: Timing Read : 0 377536  8869000 
8869500: system.mem_ctrls: Timing Read : 0 377536  8869500 
8869500: system.mem_ctrls: Timing Writ : 1 802080  8869500 
8870500: system.mem_ctrls: Timing Read : 0 377536  8870500 
8871000: system.mem_ctrls: Timing Read : 0 377544  8871000 
8871500: system.mem_ctrls: Timing Read : 0 377544  8871500 
8873000: system.mem_ctrls: Timing Read : 0 377544  8873000 
8873000: system.mem_ctrls: Timing Writ : 1 802272  8873000 
8873500: system.mem_ctrls: Timing Read : 0 377544  8873500 
8874000: system.mem_ctrls: Timing Read : 0 377552  8874000 
8874500: system.mem_ctrls: Timing Read : 0 377552  8874500 
8874500: system.mem_ctrls: Timing Read : 0 802080  8874500 
8876000: system.mem_ctrls: Timing Read : 0 377552  8876000 
8876000: system.mem_ctrls: Timing Read : 0 802088  8876000 
8877500: system.mem_ctrls: Timing Read : 0 9376  8877500 
8878000: system.mem_ctrls: Timing Read : 0 9376  8878000 
8878500: system.mem_ctrls: Timing Read : 0 9376  8878500 
8879000: system.mem_ctrls: Timing Read : 0 9384  8879000 
8880500: system.mem_ctrls: Timing Read : 0 9384  8880500 
8881000: system.mem_ctrls: Timing Read : 0 9392  8881000 
8881000: system.mem_ctrls: Timing Read : 0 809856  8881000 
8881500: system.mem_ctrls: Timing Read : 0 9392  8881500 
8882000: system.mem_ctrls: Timing Read : 0 9400  8882000 
8882000: system.mem_ctrls: Timing Writ : 1 802280  8882000 
8882500: system.mem_ctrls: Timing Read : 0 9400  8882500 
8883000: system.mem_ctrls: Timing Read : 0 9408  8883000 
8883000: system.mem_ctrls: Timing Read : 0 809848  8883000 
8883500: system.mem_ctrls: Timing Read : 0 9408  8883500 
8884000: system.mem_ctrls: Timing Read : 0 9416  8884000 
8884000: system.mem_ctrls: Timing Writ : 1 802288  8884000 
8884500: system.mem_ctrls: Timing Read : 0 9416  8884500 
8885000: system.mem_ctrls: Timing Read : 0 9424  8885000 
8885500: system.mem_ctrls: Timing Read : 0 9432  8885500 
8885500: system.mem_ctrls: Timing Writ : 1 809856  8885500 
8886000: system.mem_ctrls: Timing Read : 0 9432  8886000 
8886500: system.mem_ctrls: Timing Read : 0 793832  8886500 
8887000: system.mem_ctrls: Timing Read : 0 9440  8887000 
8887000: system.mem_ctrls: Timing Read : 0 802108  8887000 
8887500: system.mem_ctrls: Timing Read : 0 9440  8887500 
8888000: system.mem_ctrls: Timing Read : 0 9448  8888000 
8888000: system.mem_ctrls: Timing Read : 0 802112  8888000 
8888500: system.mem_ctrls: Timing Read : 0 9448  8888500 
8888500: system.mem_ctrls: Timing Read : 0 802120  8888500 
8889000: system.mem_ctrls: Timing Read : 0 9448  8889000 
8889500: system.mem_ctrls: Timing Writ : 1 802088  8889500 
8891000: system.mem_ctrls: Timing Read : 0 7344  8891000 
8891500: system.mem_ctrls: Timing Read : 0 7352  8891500 
8892000: system.mem_ctrls: Timing Read : 0 7352  8892000 
8892000: system.mem_ctrls: Timing Writ : 1 802080  8892000 
8893000: system.mem_ctrls: Timing Read : 0 7352  8893000 
8893500: system.mem_ctrls: Timing Read : 0 7352  8893500 
8893500: system.mem_ctrls: Timing Writ : 1 802060  8893500 
8894000: system.mem_ctrls: Timing Read : 0 7360  8894000 
8894000: system.mem_ctrls: Timing Writ : 1 802048  8894000 
8894500: system.mem_ctrls: Timing Read : 0 7360  8894500 
8895000: system.mem_ctrls: Timing Read : 0 7368  8895000 
8895500: system.mem_ctrls: Timing Writ : 1 802076  8895500 
8896000: system.mem_ctrls: Timing Read : 0 7368  8896000 
8897500: system.mem_ctrls: Timing Read : 0 7376  8897500 
8898000: system.mem_ctrls: Timing Read : 0 802076  8898000 
8899000: system.mem_ctrls: Timing Read : 0 7376  8899000 
8900500: system.mem_ctrls: Timing Read : 0 7368  8900500 
8901000: system.mem_ctrls: Timing Read : 0 7368  8901000 
8901500: system.mem_ctrls: Timing Read : 0 7376  8901500 
8902000: system.mem_ctrls: Timing Read : 0 802076  8902000 
8903000: system.mem_ctrls: Timing Writ : 1 802076  8903000 
8903500: system.mem_ctrls: Timing Read : 0 7376  8903500 
8904000: system.mem_ctrls: Timing Read : 0 802076  8904000 
8905000: system.mem_ctrls: Timing Read : 0 7376  8905000 
8906500: system.mem_ctrls: Timing Read : 0 7368  8906500 
8907000: system.mem_ctrls: Timing Read : 0 7368  8907000 
8907500: system.mem_ctrls: Timing Read : 0 7376  8907500 
8908000: system.mem_ctrls: Timing Read : 0 802076  8908000 
8909000: system.mem_ctrls: Timing Writ : 1 802076  8909000 
8909500: system.mem_ctrls: Timing Read : 0 7376  8909500 
8910000: system.mem_ctrls: Timing Read : 0 802076  8910000 
8911000: system.mem_ctrls: Timing Read : 0 7376  8911000 
8912500: system.mem_ctrls: Timing Read : 0 7368  8912500 
8913000: system.mem_ctrls: Timing Read : 0 7368  8913000 
8913500: system.mem_ctrls: Timing Read : 0 7376  8913500 
8914000: system.mem_ctrls: Timing Read : 0 802076  8914000 
8915000: system.mem_ctrls: Timing Writ : 1 802076  8915000 
8915500: system.mem_ctrls: Timing Read : 0 7376  8915500 
8916000: system.mem_ctrls: Timing Read : 0 802076  8916000 
8917000: system.mem_ctrls: Timing Read : 0 7376  8917000 
8918500: system.mem_ctrls: Timing Read : 0 7368  8918500 
8919000: system.mem_ctrls: Timing Read : 0 7368  8919000 
8919500: system.mem_ctrls: Timing Read : 0 7376  8919500 
8920000: system.mem_ctrls: Timing Read : 0 802076  8920000 
8921000: system.mem_ctrls: Timing Writ : 1 802076  8921000 
8921500: system.mem_ctrls: Timing Read : 0 7376  8921500 
8922000: system.mem_ctrls: Timing Read : 0 802076  8922000 
8923000: system.mem_ctrls: Timing Read : 0 7376  8923000 
8924500: system.mem_ctrls: Timing Read : 0 7368  8924500 
8925000: system.mem_ctrls: Timing Read : 0 7368  8925000 
8925500: system.mem_ctrls: Timing Read : 0 7376  8925500 
8926000: system.mem_ctrls: Timing Read : 0 802076  8926000 
8927000: system.mem_ctrls: Timing Writ : 1 802076  8927000 
8927500: system.mem_ctrls: Timing Read : 0 7376  8927500 
8928000: system.mem_ctrls: Timing Read : 0 802076  8928000 
8929000: system.mem_ctrls: Timing Read : 0 7376  8929000 
8930500: system.mem_ctrls: Timing Read : 0 7368  8930500 
8931000: system.mem_ctrls: Timing Read : 0 7368  8931000 
8931500: system.mem_ctrls: Timing Read : 0 7376  8931500 
8932000: system.mem_ctrls: Timing Read : 0 802076  8932000 
8933000: system.mem_ctrls: Timing Writ : 1 802076  8933000 
8933500: system.mem_ctrls: Timing Read : 0 7376  8933500 
8934000: system.mem_ctrls: Timing Read : 0 802076  8934000 
8935000: system.mem_ctrls: Timing Read : 0 7376  8935000 
8936500: system.mem_ctrls: Timing Read : 0 7368  8936500 
8937000: system.mem_ctrls: Timing Read : 0 7368  8937000 
8937500: system.mem_ctrls: Timing Read : 0 7376  8937500 
8938000: system.mem_ctrls: Timing Read : 0 802076  8938000 
8939000: system.mem_ctrls: Timing Writ : 1 802076  8939000 
8939500: system.mem_ctrls: Timing Read : 0 7376  8939500 
8940000: system.mem_ctrls: Timing Read : 0 802076  8940000 
8941000: system.mem_ctrls: Timing Read : 0 7376  8941000 
8942500: system.mem_ctrls: Timing Read : 0 7368  8942500 
8943000: system.mem_ctrls: Timing Read : 0 7368  8943000 
8943500: system.mem_ctrls: Timing Read : 0 7376  8943500 
8944000: system.mem_ctrls: Timing Read : 0 802076  8944000 
8945000: system.mem_ctrls: Timing Writ : 1 802076  8945000 
8945500: system.mem_ctrls: Timing Read : 0 7376  8945500 
8946000: system.mem_ctrls: Timing Read : 0 802076  8946000 
8947000: system.mem_ctrls: Timing Read : 0 7376  8947000 
8948500: system.mem_ctrls: Timing Read : 0 7368  8948500 
8949000: system.mem_ctrls: Timing Read : 0 7368  8949000 
8949500: system.mem_ctrls: Timing Read : 0 7376  8949500 
8950000: system.mem_ctrls: Timing Read : 0 802076  8950000 
8951000: system.mem_ctrls: Timing Writ : 1 802076  8951000 
8951500: system.mem_ctrls: Timing Read : 0 7376  8951500 
8952000: system.mem_ctrls: Timing Read : 0 802076  8952000 
8953000: system.mem_ctrls: Timing Read : 0 7376  8953000 
8954500: system.mem_ctrls: Timing Read : 0 7368  8954500 
8955000: system.mem_ctrls: Timing Read : 0 7368  8955000 
8955500: system.mem_ctrls: Timing Read : 0 7376  8955500 
8956000: system.mem_ctrls: Timing Read : 0 802076  8956000 
8957000: system.mem_ctrls: Timing Writ : 1 802076  8957000 
8957500: system.mem_ctrls: Timing Read : 0 7376  8957500 
8958000: system.mem_ctrls: Timing Read : 0 802076  8958000 
8959000: system.mem_ctrls: Timing Read : 0 7376  8959000 
8960500: system.mem_ctrls: Timing Read : 0 7368  8960500 
8961000: system.mem_ctrls: Timing Read : 0 7368  8961000 
8961500: system.mem_ctrls: Timing Read : 0 7376  8961500 
8962000: system.mem_ctrls: Timing Read : 0 802076  8962000 
8963000: system.mem_ctrls: Timing Writ : 1 802076  8963000 
8963500: system.mem_ctrls: Timing Read : 0 7376  8963500 
8964000: system.mem_ctrls: Timing Read : 0 802076  8964000 
8965000: system.mem_ctrls: Timing Read : 0 7376  8965000 
8966500: system.mem_ctrls: Timing Read : 0 7368  8966500 
8967000: system.mem_ctrls: Timing Read : 0 7368  8967000 
8967500: system.mem_ctrls: Timing Read : 0 7376  8967500 
8968000: system.mem_ctrls: Timing Read : 0 802076  8968000 
8969000: system.mem_ctrls: Timing Writ : 1 802076  8969000 
8969500: system.mem_ctrls: Timing Read : 0 7376  8969500 
8970000: system.mem_ctrls: Timing Read : 0 802076  8970000 
8971000: system.mem_ctrls: Timing Read : 0 7376  8971000 
8972500: system.mem_ctrls: Timing Read : 0 7368  8972500 
8973000: system.mem_ctrls: Timing Read : 0 7368  8973000 
8973500: system.mem_ctrls: Timing Read : 0 7376  8973500 
8974000: system.mem_ctrls: Timing Read : 0 802076  8974000 
8975000: system.mem_ctrls: Timing Writ : 1 802076  8975000 
8975500: system.mem_ctrls: Timing Read : 0 7376  8975500 
8976000: system.mem_ctrls: Timing Read : 0 802076  8976000 
8977000: system.mem_ctrls: Timing Read : 0 7376  8977000 
8978500: system.mem_ctrls: Timing Read : 0 7368  8978500 
8979000: system.mem_ctrls: Timing Read : 0 7368  8979000 
8979500: system.mem_ctrls: Timing Read : 0 7376  8979500 
8980000: system.mem_ctrls: Timing Read : 0 802076  8980000 
8981000: system.mem_ctrls: Timing Writ : 1 802076  8981000 
8981500: system.mem_ctrls: Timing Read : 0 7376  8981500 
8982000: system.mem_ctrls: Timing Read : 0 802076  8982000 
8983000: system.mem_ctrls: Timing Read : 0 7376  8983000 
8984500: system.mem_ctrls: Timing Read : 0 7368  8984500 
8985000: system.mem_ctrls: Timing Read : 0 7368  8985000 
8985500: system.mem_ctrls: Timing Read : 0 7376  8985500 
8986000: system.mem_ctrls: Timing Read : 0 802076  8986000 
8987000: system.mem_ctrls: Timing Writ : 1 802076  8987000 
8987500: system.mem_ctrls: Timing Read : 0 7376  8987500 
8988000: system.mem_ctrls: Timing Read : 0 802076  8988000 
8989000: system.mem_ctrls: Timing Read : 0 7376  8989000 
8990500: system.mem_ctrls: Timing Read : 0 7368  8990500 
8991000: system.mem_ctrls: Timing Read : 0 7368  8991000 
8991500: system.mem_ctrls: Timing Read : 0 7376  8991500 
8992000: system.mem_ctrls: Timing Read : 0 802076  8992000 
8993000: system.mem_ctrls: Timing Writ : 1 802076  8993000 
8993500: system.mem_ctrls: Timing Read : 0 7376  8993500 
8994000: system.mem_ctrls: Timing Read : 0 802076  8994000 
8995000: system.mem_ctrls: Timing Read : 0 7376  8995000 
8996500: system.mem_ctrls: Timing Read : 0 7368  8996500 
8997000: system.mem_ctrls: Timing Read : 0 7368  8997000 
8997500: system.mem_ctrls: Timing Read : 0 7376  8997500 
8998000: system.mem_ctrls: Timing Read : 0 802076  8998000 
8999000: system.mem_ctrls: Timing Writ : 1 802076  8999000 
8999500: system.mem_ctrls: Timing Read : 0 7376  8999500 
9000000: system.mem_ctrls: Timing Read : 0 802076  9000000 
9001000: system.mem_ctrls: Timing Read : 0 7376  9001000 
9002500: system.mem_ctrls: Timing Read : 0 7368  9002500 
9003000: system.mem_ctrls: Timing Read : 0 7368  9003000 
9003500: system.mem_ctrls: Timing Read : 0 7376  9003500 
9004000: system.mem_ctrls: Timing Read : 0 802076  9004000 
9005000: system.mem_ctrls: Timing Writ : 1 802076  9005000 
9005500: system.mem_ctrls: Timing Read : 0 7376  9005500 
9006000: system.mem_ctrls: Timing Read : 0 802076  9006000 
9007000: system.mem_ctrls: Timing Read : 0 7376  9007000 
9008500: system.mem_ctrls: Timing Read : 0 7368  9008500 
9009000: system.mem_ctrls: Timing Read : 0 7368  9009000 
9009500: system.mem_ctrls: Timing Read : 0 7376  9009500 
9010000: system.mem_ctrls: Timing Read : 0 802076  9010000 
9011000: system.mem_ctrls: Timing Writ : 1 802076  9011000 
9011500: system.mem_ctrls: Timing Read : 0 7376  9011500 
9012000: system.mem_ctrls: Timing Read : 0 802076  9012000 
9013000: system.mem_ctrls: Timing Read : 0 7376  9013000 
9014500: system.mem_ctrls: Timing Read : 0 7368  9014500 
9015000: system.mem_ctrls: Timing Read : 0 7368  9015000 
9015500: system.mem_ctrls: Timing Read : 0 7376  9015500 
9016000: system.mem_ctrls: Timing Read : 0 802076  9016000 
9017000: system.mem_ctrls: Timing Writ : 1 802076  9017000 
9017500: system.mem_ctrls: Timing Read : 0 7376  9017500 
9018000: system.mem_ctrls: Timing Read : 0 802076  9018000 
9019000: system.mem_ctrls: Timing Read : 0 7376  9019000 
9020500: system.mem_ctrls: Timing Read : 0 7368  9020500 
9021000: system.mem_ctrls: Timing Read : 0 7368  9021000 
9021500: system.mem_ctrls: Timing Read : 0 7376  9021500 
9022000: system.mem_ctrls: Timing Read : 0 802076  9022000 
9023000: system.mem_ctrls: Timing Writ : 1 802076  9023000 
9023500: system.mem_ctrls: Timing Read : 0 7376  9023500 
9024000: system.mem_ctrls: Timing Read : 0 802076  9024000 
9025000: system.mem_ctrls: Timing Read : 0 7376  9025000 
9026500: system.mem_ctrls: Timing Read : 0 7368  9026500 
9027000: system.mem_ctrls: Timing Read : 0 7368  9027000 
9027500: system.mem_ctrls: Timing Read : 0 7376  9027500 
9028000: system.mem_ctrls: Timing Read : 0 802076  9028000 
9029000: system.mem_ctrls: Timing Writ : 1 802076  9029000 
9029500: system.mem_ctrls: Timing Read : 0 7376  9029500 
9030000: system.mem_ctrls: Timing Read : 0 802076  9030000 
9031000: system.mem_ctrls: Timing Read : 0 7376  9031000 
9032500: system.mem_ctrls: Timing Read : 0 7368  9032500 
9033000: system.mem_ctrls: Timing Read : 0 7368  9033000 
9033500: system.mem_ctrls: Timing Read : 0 7376  9033500 
9034000: system.mem_ctrls: Timing Read : 0 802076  9034000 
9035000: system.mem_ctrls: Timing Writ : 1 802076  9035000 
9035500: system.mem_ctrls: Timing Read : 0 7376  9035500 
9036000: system.mem_ctrls: Timing Read : 0 802076  9036000 
9037000: system.mem_ctrls: Timing Read : 0 7376  9037000 
9038500: system.mem_ctrls: Timing Read : 0 7368  9038500 
9039000: system.mem_ctrls: Timing Read : 0 7368  9039000 
9039500: system.mem_ctrls: Timing Read : 0 7376  9039500 
9040000: system.mem_ctrls: Timing Read : 0 802076  9040000 
9041000: system.mem_ctrls: Timing Writ : 1 802076  9041000 
9041500: system.mem_ctrls: Timing Read : 0 7376  9041500 
9042000: system.mem_ctrls: Timing Read : 0 802076  9042000 
9043000: system.mem_ctrls: Timing Read : 0 7376  9043000 
9044500: system.mem_ctrls: Timing Read : 0 7368  9044500 
9045000: system.mem_ctrls: Timing Read : 0 7368  9045000 
9045500: system.mem_ctrls: Timing Read : 0 7376  9045500 
9046000: system.mem_ctrls: Timing Read : 0 802076  9046000 
9047000: system.mem_ctrls: Timing Writ : 1 802076  9047000 
9047500: system.mem_ctrls: Timing Read : 0 7376  9047500 
9048000: system.mem_ctrls: Timing Read : 0 802076  9048000 
9049000: system.mem_ctrls: Timing Read : 0 7376  9049000 
9050500: system.mem_ctrls: Timing Read : 0 7368  9050500 
9051000: system.mem_ctrls: Timing Read : 0 7368  9051000 
9051500: system.mem_ctrls: Timing Read : 0 7376  9051500 
9052000: system.mem_ctrls: Timing Read : 0 802076  9052000 
9053000: system.mem_ctrls: Timing Writ : 1 802076  9053000 
9053500: system.mem_ctrls: Timing Read : 0 7376  9053500 
9054000: system.mem_ctrls: Timing Read : 0 802076  9054000 
9055000: system.mem_ctrls: Timing Read : 0 7376  9055000 
9056500: system.mem_ctrls: Timing Read : 0 7368  9056500 
9057000: system.mem_ctrls: Timing Read : 0 7368  9057000 
9057500: system.mem_ctrls: Timing Read : 0 7376  9057500 
9058000: system.mem_ctrls: Timing Read : 0 802076  9058000 
9059000: system.mem_ctrls: Timing Writ : 1 802076  9059000 
9059500: system.mem_ctrls: Timing Read : 0 7376  9059500 
9060000: system.mem_ctrls: Timing Read : 0 802076  9060000 
9061000: system.mem_ctrls: Timing Read : 0 7376  9061000 
9062500: system.mem_ctrls: Timing Read : 0 7368  9062500 
9063000: system.mem_ctrls: Timing Read : 0 7368  9063000 
9063500: system.mem_ctrls: Timing Read : 0 7376  9063500 
9064000: system.mem_ctrls: Timing Read : 0 802076  9064000 
9065000: system.mem_ctrls: Timing Writ : 1 802076  9065000 
9065500: system.mem_ctrls: Timing Read : 0 7376  9065500 
9066000: system.mem_ctrls: Timing Read : 0 802076  9066000 
9067000: system.mem_ctrls: Timing Read : 0 7376  9067000 
9068500: system.mem_ctrls: Timing Read : 0 7368  9068500 
9069000: system.mem_ctrls: Timing Read : 0 7368  9069000 
9069500: system.mem_ctrls: Timing Read : 0 7376  9069500 
9070000: system.mem_ctrls: Timing Read : 0 802076  9070000 
9071000: system.mem_ctrls: Timing Writ : 1 802076  9071000 
9071500: system.mem_ctrls: Timing Read : 0 7376  9071500 
9072000: system.mem_ctrls: Timing Read : 0 802076  9072000 
9073000: system.mem_ctrls: Timing Read : 0 7376  9073000 
9074500: system.mem_ctrls: Timing Read : 0 7368  9074500 
9075000: system.mem_ctrls: Timing Read : 0 7368  9075000 
9075500: system.mem_ctrls: Timing Read : 0 7376  9075500 
9076000: system.mem_ctrls: Timing Read : 0 802076  9076000 
9077000: system.mem_ctrls: Timing Writ : 1 802076  9077000 
9077500: system.mem_ctrls: Timing Read : 0 7376  9077500 
9078000: system.mem_ctrls: Timing Read : 0 802076  9078000 
9079000: system.mem_ctrls: Timing Read : 0 7376  9079000 
9080500: system.mem_ctrls: Timing Read : 0 7368  9080500 
9081000: system.mem_ctrls: Timing Read : 0 7368  9081000 
9081500: system.mem_ctrls: Timing Read : 0 7376  9081500 
9082000: system.mem_ctrls: Timing Read : 0 802076  9082000 
9083000: system.mem_ctrls: Timing Writ : 1 802076  9083000 
9083500: system.mem_ctrls: Timing Read : 0 7376  9083500 
9084000: system.mem_ctrls: Timing Read : 0 802076  9084000 
9085000: system.mem_ctrls: Timing Read : 0 7376  9085000 
9086500: system.mem_ctrls: Timing Read : 0 7368  9086500 
9087000: system.mem_ctrls: Timing Read : 0 7368  9087000 
9087500: system.mem_ctrls: Timing Read : 0 7376  9087500 
9088000: system.mem_ctrls: Timing Read : 0 802076  9088000 
9089000: system.mem_ctrls: Timing Writ : 1 802076  9089000 
9089500: system.mem_ctrls: Timing Read : 0 7376  9089500 
9090000: system.mem_ctrls: Timing Read : 0 802076  9090000 
9091000: system.mem_ctrls: Timing Read : 0 7376  9091000 
9092500: system.mem_ctrls: Timing Read : 0 7368  9092500 
9093000: system.mem_ctrls: Timing Read : 0 7368  9093000 
9093500: system.mem_ctrls: Timing Read : 0 7376  9093500 
9094000: system.mem_ctrls: Timing Read : 0 802076  9094000 
9095000: system.mem_ctrls: Timing Writ : 1 802076  9095000 
9095500: system.mem_ctrls: Timing Read : 0 7376  9095500 
9096000: system.mem_ctrls: Timing Read : 0 802076  9096000 
9097000: system.mem_ctrls: Timing Read : 0 7376  9097000 
9098500: system.mem_ctrls: Timing Read : 0 7368  9098500 
9099000: system.mem_ctrls: Timing Read : 0 7368  9099000 
9099500: system.mem_ctrls: Timing Read : 0 7376  9099500 
9100000: system.mem_ctrls: Timing Read : 0 802076  9100000 
9101000: system.mem_ctrls: Timing Writ : 1 802076  9101000 
9101500: system.mem_ctrls: Timing Read : 0 7376  9101500 
9102000: system.mem_ctrls: Timing Read : 0 802076  9102000 
9103000: system.mem_ctrls: Timing Read : 0 7376  9103000 
9104500: system.mem_ctrls: Timing Read : 0 7368  9104500 
9105000: system.mem_ctrls: Timing Read : 0 7368  9105000 
9105500: system.mem_ctrls: Timing Read : 0 7376  9105500 
9106000: system.mem_ctrls: Timing Read : 0 802076  9106000 
9107000: system.mem_ctrls: Timing Writ : 1 802076  9107000 
9107500: system.mem_ctrls: Timing Read : 0 7376  9107500 
9108000: system.mem_ctrls: Timing Read : 0 802076  9108000 
9109000: system.mem_ctrls: Timing Read : 0 7376  9109000 
9110500: system.mem_ctrls: Timing Read : 0 7368  9110500 
9111000: system.mem_ctrls: Timing Read : 0 7368  9111000 
9111500: system.mem_ctrls: Timing Read : 0 7376  9111500 
9112000: system.mem_ctrls: Timing Read : 0 802076  9112000 
9113000: system.mem_ctrls: Timing Writ : 1 802076  9113000 
9113500: system.mem_ctrls: Timing Read : 0 7376  9113500 
9114000: system.mem_ctrls: Timing Read : 0 802076  9114000 
9115000: system.mem_ctrls: Timing Read : 0 7376  9115000 
9116500: system.mem_ctrls: Timing Read : 0 7368  9116500 
9117000: system.mem_ctrls: Timing Read : 0 7368  9117000 
9117500: system.mem_ctrls: Timing Read : 0 7376  9117500 
9118000: system.mem_ctrls: Timing Read : 0 802076  9118000 
9119000: system.mem_ctrls: Timing Writ : 1 802076  9119000 
9119500: system.mem_ctrls: Timing Read : 0 7376  9119500 
9120000: system.mem_ctrls: Timing Read : 0 802076  9120000 
9121000: system.mem_ctrls: Timing Read : 0 7376  9121000 
9122500: system.mem_ctrls: Timing Read : 0 7368  9122500 
9123000: system.mem_ctrls: Timing Read : 0 7368  9123000 
9123500: system.mem_ctrls: Timing Read : 0 7376  9123500 
9124000: system.mem_ctrls: Timing Read : 0 802076  9124000 
9125000: system.mem_ctrls: Timing Writ : 1 802076  9125000 
9125500: system.mem_ctrls: Timing Read : 0 7376  9125500 
9126000: system.mem_ctrls: Timing Read : 0 802076  9126000 
9127000: system.mem_ctrls: Timing Read : 0 7376  9127000 
9128500: system.mem_ctrls: Timing Read : 0 7368  9128500 
9129000: system.mem_ctrls: Timing Read : 0 7368  9129000 
9129500: system.mem_ctrls: Timing Read : 0 7376  9129500 
9130000: system.mem_ctrls: Timing Read : 0 802076  9130000 
9131000: system.mem_ctrls: Timing Writ : 1 802076  9131000 
9131500: system.mem_ctrls: Timing Read : 0 7376  9131500 
9132000: system.mem_ctrls: Timing Read : 0 802076  9132000 
9133000: system.mem_ctrls: Timing Read : 0 7376  9133000 
9134500: system.mem_ctrls: Timing Read : 0 7368  9134500 
9135000: system.mem_ctrls: Timing Read : 0 7368  9135000 
9135500: system.mem_ctrls: Timing Read : 0 7376  9135500 
9136000: system.mem_ctrls: Timing Read : 0 802076  9136000 
9137000: system.mem_ctrls: Timing Writ : 1 802076  9137000 
9137500: system.mem_ctrls: Timing Read : 0 7376  9137500 
9138000: system.mem_ctrls: Timing Read : 0 802076  9138000 
9139000: system.mem_ctrls: Timing Read : 0 7376  9139000 
9140500: system.mem_ctrls: Timing Read : 0 7368  9140500 
9141000: system.mem_ctrls: Timing Read : 0 7368  9141000 
9141500: system.mem_ctrls: Timing Read : 0 7376  9141500 
9142000: system.mem_ctrls: Timing Read : 0 802076  9142000 
9143000: system.mem_ctrls: Timing Writ : 1 802076  9143000 
9143500: system.mem_ctrls: Timing Read : 0 7376  9143500 
9144000: system.mem_ctrls: Timing Read : 0 802076  9144000 
9145000: system.mem_ctrls: Timing Read : 0 7376  9145000 
9146500: system.mem_ctrls: Timing Read : 0 7368  9146500 
9147000: system.mem_ctrls: Timing Read : 0 7368  9147000 
9147500: system.mem_ctrls: Timing Read : 0 7376  9147500 
9148000: system.mem_ctrls: Timing Read : 0 802076  9148000 
9149000: system.mem_ctrls: Timing Writ : 1 802076  9149000 
9149500: system.mem_ctrls: Timing Read : 0 7376  9149500 
9150000: system.mem_ctrls: Timing Read : 0 802076  9150000 
9151000: system.mem_ctrls: Timing Read : 0 7376  9151000 
9152500: system.mem_ctrls: Timing Read : 0 7368  9152500 
9153000: system.mem_ctrls: Timing Read : 0 7368  9153000 
9153500: system.mem_ctrls: Timing Read : 0 7376  9153500 
9154000: system.mem_ctrls: Timing Read : 0 802076  9154000 
9155000: system.mem_ctrls: Timing Writ : 1 802076  9155000 
9155500: system.mem_ctrls: Timing Read : 0 7376  9155500 
9156000: system.mem_ctrls: Timing Read : 0 802076  9156000 
9157000: system.mem_ctrls: Timing Read : 0 7376  9157000 
9158500: system.mem_ctrls: Timing Read : 0 7368  9158500 
9159000: system.mem_ctrls: Timing Read : 0 7368  9159000 
9159500: system.mem_ctrls: Timing Read : 0 7376  9159500 
9160000: system.mem_ctrls: Timing Read : 0 802076  9160000 
9161000: system.mem_ctrls: Timing Writ : 1 802076  9161000 
9161500: system.mem_ctrls: Timing Read : 0 7376  9161500 
9162000: system.mem_ctrls: Timing Read : 0 802076  9162000 
9163000: system.mem_ctrls: Timing Read : 0 7376  9163000 
9164500: system.mem_ctrls: Timing Read : 0 7368  9164500 
9165000: system.mem_ctrls: Timing Read : 0 7368  9165000 
9165500: system.mem_ctrls: Timing Read : 0 7376  9165500 
9166000: system.mem_ctrls: Timing Read : 0 802076  9166000 
9167000: system.mem_ctrls: Timing Writ : 1 802076  9167000 
9167500: system.mem_ctrls: Timing Read : 0 7376  9167500 
9168000: system.mem_ctrls: Timing Read : 0 802076  9168000 
9169000: system.mem_ctrls: Timing Read : 0 7376  9169000 
9170500: system.mem_ctrls: Timing Read : 0 7368  9170500 
9171000: system.mem_ctrls: Timing Read : 0 7368  9171000 
9171500: system.mem_ctrls: Timing Read : 0 7376  9171500 
9172000: system.mem_ctrls: Timing Read : 0 802076  9172000 
9173000: system.mem_ctrls: Timing Writ : 1 802076  9173000 
9173500: system.mem_ctrls: Timing Read : 0 7376  9173500 
9174000: system.mem_ctrls: Timing Read : 0 802076  9174000 
9175000: system.mem_ctrls: Timing Read : 0 7376  9175000 
9176500: system.mem_ctrls: Timing Read : 0 7368  9176500 
9177000: system.mem_ctrls: Timing Read : 0 7368  9177000 
9177500: system.mem_ctrls: Timing Read : 0 7376  9177500 
9178000: system.mem_ctrls: Timing Read : 0 802076  9178000 
9179000: system.mem_ctrls: Timing Writ : 1 802076  9179000 
9179500: system.mem_ctrls: Timing Read : 0 7376  9179500 
9180000: system.mem_ctrls: Timing Read : 0 802076  9180000 
9181000: system.mem_ctrls: Timing Read : 0 7376  9181000 
9182500: system.mem_ctrls: Timing Read : 0 7368  9182500 
9183000: system.mem_ctrls: Timing Read : 0 7368  9183000 
9183500: system.mem_ctrls: Timing Read : 0 7376  9183500 
9184000: system.mem_ctrls: Timing Read : 0 802076  9184000 
9185000: system.mem_ctrls: Timing Writ : 1 802076  9185000 
9185500: system.mem_ctrls: Timing Read : 0 7376  9185500 
9186000: system.mem_ctrls: Timing Read : 0 802076  9186000 
9187000: system.mem_ctrls: Timing Read : 0 7376  9187000 
9188500: system.mem_ctrls: Timing Read : 0 7368  9188500 
9189000: system.mem_ctrls: Timing Read : 0 7368  9189000 
9189500: system.mem_ctrls: Timing Read : 0 7376  9189500 
9190000: system.mem_ctrls: Timing Read : 0 802076  9190000 
9191000: system.mem_ctrls: Timing Writ : 1 802076  9191000 
9191500: system.mem_ctrls: Timing Read : 0 7376  9191500 
9192000: system.mem_ctrls: Timing Read : 0 802076  9192000 
9193000: system.mem_ctrls: Timing Read : 0 7376  9193000 
9194500: system.mem_ctrls: Timing Read : 0 7368  9194500 
9195000: system.mem_ctrls: Timing Read : 0 7368  9195000 
9195500: system.mem_ctrls: Timing Read : 0 7376  9195500 
9196000: system.mem_ctrls: Timing Read : 0 802076  9196000 
9197000: system.mem_ctrls: Timing Writ : 1 802076  9197000 
9197500: system.mem_ctrls: Timing Read : 0 7376  9197500 
9198000: system.mem_ctrls: Timing Read : 0 802076  9198000 
9199000: system.mem_ctrls: Timing Read : 0 7376  9199000 
9200500: system.mem_ctrls: Timing Read : 0 7368  9200500 
9201000: system.mem_ctrls: Timing Read : 0 7368  9201000 
9201500: system.mem_ctrls: Timing Read : 0 7376  9201500 
9202000: system.mem_ctrls: Timing Read : 0 802076  9202000 
9203000: system.mem_ctrls: Timing Writ : 1 802076  9203000 
9203500: system.mem_ctrls: Timing Read : 0 7376  9203500 
9204000: system.mem_ctrls: Timing Read : 0 802076  9204000 
9205000: system.mem_ctrls: Timing Read : 0 7376  9205000 
9206500: system.mem_ctrls: Timing Read : 0 7368  9206500 
9207000: system.mem_ctrls: Timing Read : 0 7368  9207000 
9207500: system.mem_ctrls: Timing Read : 0 7376  9207500 
9208000: system.mem_ctrls: Timing Read : 0 802076  9208000 
9209000: system.mem_ctrls: Timing Writ : 1 802076  9209000 
9209500: system.mem_ctrls: Timing Read : 0 7376  9209500 
9210000: system.mem_ctrls: Timing Read : 0 802076  9210000 
9211000: system.mem_ctrls: Timing Read : 0 7376  9211000 
9212500: system.mem_ctrls: Timing Read : 0 7368  9212500 
9213000: system.mem_ctrls: Timing Read : 0 7368  9213000 
9213500: system.mem_ctrls: Timing Read : 0 7376  9213500 
9214000: system.mem_ctrls: Timing Read : 0 802076  9214000 
9215000: system.mem_ctrls: Timing Writ : 1 802076  9215000 
9215500: system.mem_ctrls: Timing Read : 0 7376  9215500 
9216000: system.mem_ctrls: Timing Read : 0 802076  9216000 
9217000: system.mem_ctrls: Timing Read : 0 7376  9217000 
9218500: system.mem_ctrls: Timing Read : 0 7368  9218500 
9219000: system.mem_ctrls: Timing Read : 0 7368  9219000 
9219500: system.mem_ctrls: Timing Read : 0 7376  9219500 
9220000: system.mem_ctrls: Timing Read : 0 802076  9220000 
9221000: system.mem_ctrls: Timing Writ : 1 802076  9221000 
9221500: system.mem_ctrls: Timing Read : 0 7376  9221500 
9222000: system.mem_ctrls: Timing Read : 0 802076  9222000 
9223000: system.mem_ctrls: Timing Read : 0 7376  9223000 
9224500: system.mem_ctrls: Timing Read : 0 7368  9224500 
9225000: system.mem_ctrls: Timing Read : 0 7368  9225000 
9225500: system.mem_ctrls: Timing Read : 0 7376  9225500 
9226000: system.mem_ctrls: Timing Read : 0 802076  9226000 
9227000: system.mem_ctrls: Timing Writ : 1 802076  9227000 
9227500: system.mem_ctrls: Timing Read : 0 7376  9227500 
9228000: system.mem_ctrls: Timing Read : 0 802076  9228000 
9229000: system.mem_ctrls: Timing Read : 0 7376  9229000 
9230500: system.mem_ctrls: Timing Read : 0 7368  9230500 
9231000: system.mem_ctrls: Timing Read : 0 7368  9231000 
9231500: system.mem_ctrls: Timing Read : 0 7376  9231500 
9232000: system.mem_ctrls: Timing Read : 0 802076  9232000 
9233000: system.mem_ctrls: Timing Writ : 1 802076  9233000 
9233500: system.mem_ctrls: Timing Read : 0 7376  9233500 
9234000: system.mem_ctrls: Timing Read : 0 802076  9234000 
9235000: system.mem_ctrls: Timing Read : 0 7376  9235000 
9236500: system.mem_ctrls: Timing Read : 0 7368  9236500 
9237000: system.mem_ctrls: Timing Read : 0 7368  9237000 
9237500: system.mem_ctrls: Timing Read : 0 7376  9237500 
9238000: system.mem_ctrls: Timing Read : 0 802076  9238000 
9239000: system.mem_ctrls: Timing Writ : 1 802076  9239000 
9239500: system.mem_ctrls: Timing Read : 0 7376  9239500 
9240000: system.mem_ctrls: Timing Read : 0 802076  9240000 
9241000: system.mem_ctrls: Timing Read : 0 7376  9241000 
9242500: system.mem_ctrls: Timing Read : 0 7368  9242500 
9243000: system.mem_ctrls: Timing Read : 0 7368  9243000 
9243500: system.mem_ctrls: Timing Read : 0 7376  9243500 
9244000: system.mem_ctrls: Timing Read : 0 802076  9244000 
9245000: system.mem_ctrls: Timing Writ : 1 802076  9245000 
9245500: system.mem_ctrls: Timing Read : 0 7376  9245500 
9246000: system.mem_ctrls: Timing Read : 0 802076  9246000 
9247000: system.mem_ctrls: Timing Read : 0 7376  9247000 
9248500: system.mem_ctrls: Timing Read : 0 7368  9248500 
9249000: system.mem_ctrls: Timing Read : 0 7368  9249000 
9249500: system.mem_ctrls: Timing Read : 0 7376  9249500 
9250000: system.mem_ctrls: Timing Read : 0 802076  9250000 
9251000: system.mem_ctrls: Timing Writ : 1 802076  9251000 
9251500: system.mem_ctrls: Timing Read : 0 7376  9251500 
9252000: system.mem_ctrls: Timing Read : 0 802076  9252000 
9253000: system.mem_ctrls: Timing Read : 0 7376  9253000 
9254500: system.mem_ctrls: Timing Read : 0 7368  9254500 
9255000: system.mem_ctrls: Timing Read : 0 7368  9255000 
9255500: system.mem_ctrls: Timing Read : 0 7376  9255500 
9256000: system.mem_ctrls: Timing Read : 0 802076  9256000 
9257000: system.mem_ctrls: Timing Writ : 1 802076  9257000 
9257500: system.mem_ctrls: Timing Read : 0 7376  9257500 
9258000: system.mem_ctrls: Timing Read : 0 802076  9258000 
9259000: system.mem_ctrls: Timing Read : 0 7376  9259000 
9260500: system.mem_ctrls: Timing Read : 0 7368  9260500 
9261000: system.mem_ctrls: Timing Read : 0 7368  9261000 
9261500: system.mem_ctrls: Timing Read : 0 7376  9261500 
9262000: system.mem_ctrls: Timing Read : 0 802076  9262000 
9263000: system.mem_ctrls: Timing Writ : 1 802076  9263000 
9263500: system.mem_ctrls: Timing Read : 0 7376  9263500 
9264000: system.mem_ctrls: Timing Read : 0 802076  9264000 
9265000: system.mem_ctrls: Timing Read : 0 7376  9265000 
9266500: system.mem_ctrls: Timing Read : 0 7368  9266500 
9267000: system.mem_ctrls: Timing Read : 0 7368  9267000 
9267500: system.mem_ctrls: Timing Read : 0 7376  9267500 
9268000: system.mem_ctrls: Timing Read : 0 802076  9268000 
9269000: system.mem_ctrls: Timing Writ : 1 802076  9269000 
9269500: system.mem_ctrls: Timing Read : 0 7376  9269500 
9270000: system.mem_ctrls: Timing Read : 0 802076  9270000 
9271000: system.mem_ctrls: Timing Read : 0 7376  9271000 
9272500: system.mem_ctrls: Timing Read : 0 7368  9272500 
9273000: system.mem_ctrls: Timing Read : 0 7368  9273000 
9273500: system.mem_ctrls: Timing Read : 0 7376  9273500 
9274000: system.mem_ctrls: Timing Read : 0 802076  9274000 
9275000: system.mem_ctrls: Timing Writ : 1 802076  9275000 
9275500: system.mem_ctrls: Timing Read : 0 7376  9275500 
9276000: system.mem_ctrls: Timing Read : 0 802076  9276000 
9277000: system.mem_ctrls: Timing Read : 0 7376  9277000 
9278500: system.mem_ctrls: Timing Read : 0 7368  9278500 
9279000: system.mem_ctrls: Timing Read : 0 7368  9279000 
9279500: system.mem_ctrls: Timing Read : 0 7376  9279500 
9280000: system.mem_ctrls: Timing Read : 0 802076  9280000 
9281000: system.mem_ctrls: Timing Writ : 1 802076  9281000 
9281500: system.mem_ctrls: Timing Read : 0 7376  9281500 
9282000: system.mem_ctrls: Timing Read : 0 802076  9282000 
9283000: system.mem_ctrls: Timing Read : 0 7376  9283000 
9284500: system.mem_ctrls: Timing Read : 0 7368  9284500 
9285000: system.mem_ctrls: Timing Read : 0 7368  9285000 
9285500: system.mem_ctrls: Timing Read : 0 7376  9285500 
9286000: system.mem_ctrls: Timing Read : 0 802076  9286000 
9287000: system.mem_ctrls: Timing Writ : 1 802076  9287000 
9287500: system.mem_ctrls: Timing Read : 0 7376  9287500 
9288000: system.mem_ctrls: Timing Read : 0 802076  9288000 
9289000: system.mem_ctrls: Timing Read : 0 7376  9289000 
9290500: system.mem_ctrls: Timing Read : 0 7368  9290500 
9291000: system.mem_ctrls: Timing Read : 0 7368  9291000 
9291500: system.mem_ctrls: Timing Read : 0 7376  9291500 
9292000: system.mem_ctrls: Timing Read : 0 802076  9292000 
9293000: system.mem_ctrls: Timing Writ : 1 802076  9293000 
9293500: system.mem_ctrls: Timing Read : 0 7376  9293500 
9294000: system.mem_ctrls: Timing Read : 0 802076  9294000 
9295000: system.mem_ctrls: Timing Read : 0 7376  9295000 
9296500: system.mem_ctrls: Timing Read : 0 7368  9296500 
9297000: system.mem_ctrls: Timing Read : 0 7368  9297000 
9297500: system.mem_ctrls: Timing Read : 0 7376  9297500 
9298000: system.mem_ctrls: Timing Read : 0 802076  9298000 
9299000: system.mem_ctrls: Timing Writ : 1 802076  9299000 
9299500: system.mem_ctrls: Timing Read : 0 7376  9299500 
9300000: system.mem_ctrls: Timing Read : 0 802076  9300000 
9301000: system.mem_ctrls: Timing Read : 0 7376  9301000 
9302500: system.mem_ctrls: Timing Read : 0 7368  9302500 
9303000: system.mem_ctrls: Timing Read : 0 7368  9303000 
9303500: system.mem_ctrls: Timing Read : 0 7376  9303500 
9304000: system.mem_ctrls: Timing Read : 0 802076  9304000 
9305000: system.mem_ctrls: Timing Writ : 1 802076  9305000 
9305500: system.mem_ctrls: Timing Read : 0 7376  9305500 
9306000: system.mem_ctrls: Timing Read : 0 802076  9306000 
9307000: system.mem_ctrls: Timing Read : 0 7376  9307000 
9308500: system.mem_ctrls: Timing Read : 0 7368  9308500 
9309000: system.mem_ctrls: Timing Read : 0 7368  9309000 
9309500: system.mem_ctrls: Timing Read : 0 7376  9309500 
9310000: system.mem_ctrls: Timing Read : 0 802076  9310000 
9311000: system.mem_ctrls: Timing Writ : 1 802076  9311000 
9311500: system.mem_ctrls: Timing Read : 0 7376  9311500 
9312000: system.mem_ctrls: Timing Read : 0 802076  9312000 
9313000: system.mem_ctrls: Timing Read : 0 7376  9313000 
9314500: system.mem_ctrls: Timing Read : 0 7368  9314500 
9315000: system.mem_ctrls: Timing Read : 0 7368  9315000 
9315500: system.mem_ctrls: Timing Read : 0 7376  9315500 
9316000: system.mem_ctrls: Timing Read : 0 802076  9316000 
9317000: system.mem_ctrls: Timing Writ : 1 802076  9317000 
9317500: system.mem_ctrls: Timing Read : 0 7376  9317500 
9318000: system.mem_ctrls: Timing Read : 0 802076  9318000 
9319000: system.mem_ctrls: Timing Read : 0 7376  9319000 
9320500: system.mem_ctrls: Timing Read : 0 7368  9320500 
9321000: system.mem_ctrls: Timing Read : 0 7368  9321000 
9321500: system.mem_ctrls: Timing Read : 0 7376  9321500 
9322000: system.mem_ctrls: Timing Read : 0 802076  9322000 
9323000: system.mem_ctrls: Timing Writ : 1 802076  9323000 
9323500: system.mem_ctrls: Timing Read : 0 7376  9323500 
9324000: system.mem_ctrls: Timing Read : 0 802076  9324000 
9325000: system.mem_ctrls: Timing Read : 0 7376  9325000 
9326500: system.mem_ctrls: Timing Read : 0 7368  9326500 
9327000: system.mem_ctrls: Timing Read : 0 7368  9327000 
9327500: system.mem_ctrls: Timing Read : 0 7376  9327500 
9328000: system.mem_ctrls: Timing Read : 0 802076  9328000 
9329000: system.mem_ctrls: Timing Writ : 1 802076  9329000 
9329500: system.mem_ctrls: Timing Read : 0 7376  9329500 
9330000: system.mem_ctrls: Timing Read : 0 802076  9330000 
9331000: system.mem_ctrls: Timing Read : 0 7376  9331000 
9332500: system.mem_ctrls: Timing Read : 0 7368  9332500 
9333000: system.mem_ctrls: Timing Read : 0 7368  9333000 
9333500: system.mem_ctrls: Timing Read : 0 7376  9333500 
9334000: system.mem_ctrls: Timing Read : 0 802076  9334000 
9335000: system.mem_ctrls: Timing Writ : 1 802076  9335000 
9335500: system.mem_ctrls: Timing Read : 0 7376  9335500 
9336000: system.mem_ctrls: Timing Read : 0 802076  9336000 
9337000: system.mem_ctrls: Timing Read : 0 7376  9337000 
9338500: system.mem_ctrls: Timing Read : 0 7368  9338500 
9339000: system.mem_ctrls: Timing Read : 0 7368  9339000 
9339500: system.mem_ctrls: Timing Read : 0 7376  9339500 
9340000: system.mem_ctrls: Timing Read : 0 802076  9340000 
9341000: system.mem_ctrls: Timing Writ : 1 802076  9341000 
9341500: system.mem_ctrls: Timing Read : 0 7376  9341500 
9342000: system.mem_ctrls: Timing Read : 0 802076  9342000 
9343000: system.mem_ctrls: Timing Read : 0 7376  9343000 
9344500: system.mem_ctrls: Timing Read : 0 7368  9344500 
9345000: system.mem_ctrls: Timing Read : 0 7368  9345000 
9345500: system.mem_ctrls: Timing Read : 0 7376  9345500 
9346000: system.mem_ctrls: Timing Read : 0 802076  9346000 
9347000: system.mem_ctrls: Timing Writ : 1 802076  9347000 
9347500: system.mem_ctrls: Timing Read : 0 7376  9347500 
9348000: system.mem_ctrls: Timing Read : 0 802076  9348000 
9349000: system.mem_ctrls: Timing Read : 0 7376  9349000 
9350500: system.mem_ctrls: Timing Read : 0 7368  9350500 
9351000: system.mem_ctrls: Timing Read : 0 7368  9351000 
9351500: system.mem_ctrls: Timing Read : 0 7376  9351500 
9352000: system.mem_ctrls: Timing Read : 0 802076  9352000 
9353000: system.mem_ctrls: Timing Writ : 1 802076  9353000 
9353500: system.mem_ctrls: Timing Read : 0 7376  9353500 
9354000: system.mem_ctrls: Timing Read : 0 802076  9354000 
9355000: system.mem_ctrls: Timing Read : 0 7376  9355000 
9356500: system.mem_ctrls: Timing Read : 0 7368  9356500 
9357000: system.mem_ctrls: Timing Read : 0 7368  9357000 
9357500: system.mem_ctrls: Timing Read : 0 7376  9357500 
9358000: system.mem_ctrls: Timing Read : 0 802076  9358000 
9359000: system.mem_ctrls: Timing Writ : 1 802076  9359000 
9359500: system.mem_ctrls: Timing Read : 0 7376  9359500 
9360000: system.mem_ctrls: Timing Read : 0 802076  9360000 
9361000: system.mem_ctrls: Timing Read : 0 7376  9361000 
9362500: system.mem_ctrls: Timing Read : 0 7368  9362500 
9363000: system.mem_ctrls: Timing Read : 0 7368  9363000 
9363500: system.mem_ctrls: Timing Read : 0 7376  9363500 
9364000: system.mem_ctrls: Timing Read : 0 802076  9364000 
9365000: system.mem_ctrls: Timing Writ : 1 802076  9365000 
9365500: system.mem_ctrls: Timing Read : 0 7376  9365500 
9366000: system.mem_ctrls: Timing Read : 0 802076  9366000 
9367000: system.mem_ctrls: Timing Read : 0 7376  9367000 
9368500: system.mem_ctrls: Timing Read : 0 7368  9368500 
9369000: system.mem_ctrls: Timing Read : 0 7368  9369000 
9369500: system.mem_ctrls: Timing Read : 0 7376  9369500 
9370000: system.mem_ctrls: Timing Read : 0 802076  9370000 
9371000: system.mem_ctrls: Timing Writ : 1 802076  9371000 
9371500: system.mem_ctrls: Timing Read : 0 7376  9371500 
9372000: system.mem_ctrls: Timing Read : 0 802076  9372000 
9373000: system.mem_ctrls: Timing Read : 0 7376  9373000 
9374500: system.mem_ctrls: Timing Read : 0 7368  9374500 
9375000: system.mem_ctrls: Timing Read : 0 7368  9375000 
9375500: system.mem_ctrls: Timing Read : 0 7376  9375500 
9376000: system.mem_ctrls: Timing Read : 0 802076  9376000 
9377000: system.mem_ctrls: Timing Writ : 1 802076  9377000 
9377500: system.mem_ctrls: Timing Read : 0 7376  9377500 
9378000: system.mem_ctrls: Timing Read : 0 802076  9378000 
9379000: system.mem_ctrls: Timing Read : 0 7376  9379000 
9380500: system.mem_ctrls: Timing Read : 0 7368  9380500 
9381000: system.mem_ctrls: Timing Read : 0 7368  9381000 
9381500: system.mem_ctrls: Timing Read : 0 7376  9381500 
9382000: system.mem_ctrls: Timing Read : 0 802076  9382000 
9383000: system.mem_ctrls: Timing Writ : 1 802076  9383000 
9383500: system.mem_ctrls: Timing Read : 0 7376  9383500 
9384000: system.mem_ctrls: Timing Read : 0 802076  9384000 
9385000: system.mem_ctrls: Timing Read : 0 7376  9385000 
9386500: system.mem_ctrls: Timing Read : 0 7368  9386500 
9387000: system.mem_ctrls: Timing Read : 0 7368  9387000 
9387500: system.mem_ctrls: Timing Read : 0 7376  9387500 
9388000: system.mem_ctrls: Timing Read : 0 802076  9388000 
9389000: system.mem_ctrls: Timing Writ : 1 802076  9389000 
9389500: system.mem_ctrls: Timing Read : 0 7376  9389500 
9390000: system.mem_ctrls: Timing Read : 0 802076  9390000 
9391000: system.mem_ctrls: Timing Read : 0 7376  9391000 
9392500: system.mem_ctrls: Timing Read : 0 7368  9392500 
9393000: system.mem_ctrls: Timing Read : 0 7368  9393000 
9393500: system.mem_ctrls: Timing Read : 0 7376  9393500 
9394000: system.mem_ctrls: Timing Read : 0 802076  9394000 
9395000: system.mem_ctrls: Timing Writ : 1 802076  9395000 
9395500: system.mem_ctrls: Timing Read : 0 7376  9395500 
9396000: system.mem_ctrls: Timing Read : 0 802076  9396000 
9397000: system.mem_ctrls: Timing Read : 0 7376  9397000 
9398500: system.mem_ctrls: Timing Read : 0 7368  9398500 
9399000: system.mem_ctrls: Timing Read : 0 7368  9399000 
9399500: system.mem_ctrls: Timing Read : 0 7376  9399500 
9400000: system.mem_ctrls: Timing Read : 0 802076  9400000 
9401000: system.mem_ctrls: Timing Writ : 1 802076  9401000 
9401500: system.mem_ctrls: Timing Read : 0 7376  9401500 
9402000: system.mem_ctrls: Timing Read : 0 802076  9402000 
9403000: system.mem_ctrls: Timing Read : 0 7376  9403000 
9404500: system.mem_ctrls: Timing Read : 0 7368  9404500 
9405000: system.mem_ctrls: Timing Read : 0 7368  9405000 
9405500: system.mem_ctrls: Timing Read : 0 7376  9405500 
9406000: system.mem_ctrls: Timing Read : 0 802076  9406000 
9407000: system.mem_ctrls: Timing Writ : 1 802076  9407000 
9407500: system.mem_ctrls: Timing Read : 0 7376  9407500 
9408000: system.mem_ctrls: Timing Read : 0 802076  9408000 
9409000: system.mem_ctrls: Timing Read : 0 7376  9409000 
9410500: system.mem_ctrls: Timing Read : 0 7368  9410500 
9411000: system.mem_ctrls: Timing Read : 0 7368  9411000 
9411500: system.mem_ctrls: Timing Read : 0 7376  9411500 
9412000: system.mem_ctrls: Timing Read : 0 802076  9412000 
9413000: system.mem_ctrls: Timing Writ : 1 802076  9413000 
9413500: system.mem_ctrls: Timing Read : 0 7376  9413500 
9414000: system.mem_ctrls: Timing Read : 0 802076  9414000 
9415000: system.mem_ctrls: Timing Read : 0 7376  9415000 
9416500: system.mem_ctrls: Timing Read : 0 7368  9416500 
9417000: system.mem_ctrls: Timing Read : 0 7368  9417000 
9417500: system.mem_ctrls: Timing Read : 0 7376  9417500 
9418000: system.mem_ctrls: Timing Read : 0 802076  9418000 
9419000: system.mem_ctrls: Timing Writ : 1 802076  9419000 
9419500: system.mem_ctrls: Timing Read : 0 7376  9419500 
9420000: system.mem_ctrls: Timing Read : 0 802076  9420000 
9421000: system.mem_ctrls: Timing Read : 0 7376  9421000 
9422500: system.mem_ctrls: Timing Read : 0 7368  9422500 
9423000: system.mem_ctrls: Timing Read : 0 7368  9423000 
9423500: system.mem_ctrls: Timing Read : 0 7376  9423500 
9424000: system.mem_ctrls: Timing Read : 0 802076  9424000 
9425000: system.mem_ctrls: Timing Writ : 1 802076  9425000 
9425500: system.mem_ctrls: Timing Read : 0 7376  9425500 
9426000: system.mem_ctrls: Timing Read : 0 802076  9426000 
9427000: system.mem_ctrls: Timing Read : 0 7376  9427000 
9428500: system.mem_ctrls: Timing Read : 0 7368  9428500 
9429000: system.mem_ctrls: Timing Read : 0 7368  9429000 
9429500: system.mem_ctrls: Timing Read : 0 7376  9429500 
9430000: system.mem_ctrls: Timing Read : 0 802076  9430000 
9431000: system.mem_ctrls: Timing Writ : 1 802076  9431000 
9431500: system.mem_ctrls: Timing Read : 0 7376  9431500 
9432000: system.mem_ctrls: Timing Read : 0 802076  9432000 
9433000: system.mem_ctrls: Timing Read : 0 7376  9433000 
9434500: system.mem_ctrls: Timing Read : 0 7368  9434500 
9435000: system.mem_ctrls: Timing Read : 0 7368  9435000 
9435500: system.mem_ctrls: Timing Read : 0 7376  9435500 
9436000: system.mem_ctrls: Timing Read : 0 802076  9436000 
9437000: system.mem_ctrls: Timing Writ : 1 802076  9437000 
9437500: system.mem_ctrls: Timing Read : 0 7376  9437500 
9438000: system.mem_ctrls: Timing Read : 0 802076  9438000 
9439000: system.mem_ctrls: Timing Read : 0 7376  9439000 
9440500: system.mem_ctrls: Timing Read : 0 7368  9440500 
9441000: system.mem_ctrls: Timing Read : 0 7368  9441000 
9441500: system.mem_ctrls: Timing Read : 0 7376  9441500 
9442000: system.mem_ctrls: Timing Read : 0 802076  9442000 
9443000: system.mem_ctrls: Timing Writ : 1 802076  9443000 
9443500: system.mem_ctrls: Timing Read : 0 7376  9443500 
9444000: system.mem_ctrls: Timing Read : 0 802076  9444000 
9445000: system.mem_ctrls: Timing Read : 0 7376  9445000 
9446500: system.mem_ctrls: Timing Read : 0 7368  9446500 
9447000: system.mem_ctrls: Timing Read : 0 7368  9447000 
9447500: system.mem_ctrls: Timing Read : 0 7376  9447500 
9448000: system.mem_ctrls: Timing Read : 0 802076  9448000 
9449000: system.mem_ctrls: Timing Writ : 1 802076  9449000 
9449500: system.mem_ctrls: Timing Read : 0 7376  9449500 
9450000: system.mem_ctrls: Timing Read : 0 802076  9450000 
9451000: system.mem_ctrls: Timing Read : 0 7376  9451000 
9452500: system.mem_ctrls: Timing Read : 0 7368  9452500 
9453000: system.mem_ctrls: Timing Read : 0 7368  9453000 
9453500: system.mem_ctrls: Timing Read : 0 7376  9453500 
9454000: system.mem_ctrls: Timing Read : 0 802076  9454000 
9455000: system.mem_ctrls: Timing Writ : 1 802076  9455000 
9455500: system.mem_ctrls: Timing Read : 0 7376  9455500 
9456000: system.mem_ctrls: Timing Read : 0 802076  9456000 
9457000: system.mem_ctrls: Timing Read : 0 7376  9457000 
9458500: system.mem_ctrls: Timing Read : 0 7368  9458500 
9459000: system.mem_ctrls: Timing Read : 0 7368  9459000 
9459500: system.mem_ctrls: Timing Read : 0 7376  9459500 
9460000: system.mem_ctrls: Timing Read : 0 802076  9460000 
9461000: system.mem_ctrls: Timing Writ : 1 802076  9461000 
9461500: system.mem_ctrls: Timing Read : 0 7376  9461500 
9462000: system.mem_ctrls: Timing Read : 0 802076  9462000 
9463000: system.mem_ctrls: Timing Read : 0 7376  9463000 
9464500: system.mem_ctrls: Timing Read : 0 7368  9464500 
9465000: system.mem_ctrls: Timing Read : 0 7368  9465000 
9465500: system.mem_ctrls: Timing Read : 0 7376  9465500 
9466000: system.mem_ctrls: Timing Read : 0 802076  9466000 
9467000: system.mem_ctrls: Timing Writ : 1 802076  9467000 
9467500: system.mem_ctrls: Timing Read : 0 7376  9467500 
9468000: system.mem_ctrls: Timing Read : 0 802076  9468000 
9469000: system.mem_ctrls: Timing Read : 0 7376  9469000 
9470500: system.mem_ctrls: Timing Read : 0 7368  9470500 
9471000: system.mem_ctrls: Timing Read : 0 7368  9471000 
9471500: system.mem_ctrls: Timing Read : 0 7376  9471500 
9472000: system.mem_ctrls: Timing Read : 0 802076  9472000 
9473000: system.mem_ctrls: Timing Writ : 1 802076  9473000 
9473500: system.mem_ctrls: Timing Read : 0 7376  9473500 
9474000: system.mem_ctrls: Timing Read : 0 802076  9474000 
9475000: system.mem_ctrls: Timing Read : 0 7376  9475000 
9476500: system.mem_ctrls: Timing Read : 0 7368  9476500 
9477000: system.mem_ctrls: Timing Read : 0 7368  9477000 
9477500: system.mem_ctrls: Timing Read : 0 7376  9477500 
9478000: system.mem_ctrls: Timing Read : 0 802076  9478000 
9479000: system.mem_ctrls: Timing Writ : 1 802076  9479000 
9479500: system.mem_ctrls: Timing Read : 0 7376  9479500 
9480000: system.mem_ctrls: Timing Read : 0 802076  9480000 
9481000: system.mem_ctrls: Timing Read : 0 7376  9481000 
9482500: system.mem_ctrls: Timing Read : 0 7368  9482500 
9483000: system.mem_ctrls: Timing Read : 0 7368  9483000 
9483500: system.mem_ctrls: Timing Read : 0 7376  9483500 
9484000: system.mem_ctrls: Timing Read : 0 802076  9484000 
9485000: system.mem_ctrls: Timing Writ : 1 802076  9485000 
9485500: system.mem_ctrls: Timing Read : 0 7376  9485500 
9486000: system.mem_ctrls: Timing Read : 0 802076  9486000 
9487000: system.mem_ctrls: Timing Read : 0 7376  9487000 
9488500: system.mem_ctrls: Timing Read : 0 7368  9488500 
9489000: system.mem_ctrls: Timing Read : 0 7368  9489000 
9489500: system.mem_ctrls: Timing Read : 0 7376  9489500 
9490000: system.mem_ctrls: Timing Read : 0 802076  9490000 
9491000: system.mem_ctrls: Timing Writ : 1 802076  9491000 
9491500: system.mem_ctrls: Timing Read : 0 7376  9491500 
9492000: system.mem_ctrls: Timing Read : 0 802076  9492000 
9493000: system.mem_ctrls: Timing Read : 0 7376  9493000 
9494500: system.mem_ctrls: Timing Read : 0 7368  9494500 
9495000: system.mem_ctrls: Timing Read : 0 7368  9495000 
9495500: system.mem_ctrls: Timing Read : 0 7376  9495500 
9496000: system.mem_ctrls: Timing Read : 0 802076  9496000 
9497000: system.mem_ctrls: Timing Writ : 1 802076  9497000 
9497500: system.mem_ctrls: Timing Read : 0 7376  9497500 
9498000: system.mem_ctrls: Timing Read : 0 802076  9498000 
9499000: system.mem_ctrls: Timing Read : 0 7376  9499000 
9500500: system.mem_ctrls: Timing Read : 0 7384  9500500 
9501000: system.mem_ctrls: Timing Read : 0 7384  9501000 
9501000: system.mem_ctrls: Timing Read : 0 802080  9501000 
9502500: system.mem_ctrls: Timing Read : 0 7384  9502500 
9502500: system.mem_ctrls: Timing Read : 0 802088  9502500 
9504000: system.mem_ctrls: Timing Read : 0 9456  9504000 
9504500: system.mem_ctrls: Timing Read : 0 9456  9504500 
9505500: system.mem_ctrls: Timing Writ : 1 802088  9505500 
9507000: system.mem_ctrls: Timing Read : 0 65152  9507000 
9507500: system.mem_ctrls: Timing Read : 0 65152  9507500 
9507500: system.mem_ctrls: Timing Writ : 1 802080  9507500 
9508500: system.mem_ctrls: Timing Read : 0 65152  9508500 
9508500: system.mem_ctrls: Timing Read : 0 802080  9508500 
9510000: system.mem_ctrls: Timing Read : 0 65152  9510000 
9510500: system.mem_ctrls: Timing Read : 0 65160  9510500 
9511000: system.mem_ctrls: Timing Read : 0 65160  9511000 
9511500: system.mem_ctrls: Timing Read : 0 65168  9511500 
9512500: system.mem_ctrls: Timing Read : 0 65168  9512500 
9513000: system.mem_ctrls: Timing Read : 0 65176  9513000 
9514000: system.mem_ctrls: Timing Read : 0 65176  9514000 
9515000: system.mem_ctrls: Timing Writ : 1 802072  9515000 
9516500: system.mem_ctrls: Timing Read : 0 64448  9516500 
9517000: system.mem_ctrls: Timing Read : 0 64448  9517000 
9517000: system.mem_ctrls: Timing Writ : 1 802064  9517000 
9518000: system.mem_ctrls: Timing Read : 0 64448  9518000 
9518000: system.mem_ctrls: Timing Writ : 1 802056  9518000 
9519000: system.mem_ctrls: Timing Read : 0 64456  9519000 
9519000: system.mem_ctrls: Timing Writ : 1 802048  9519000 
9520000: system.mem_ctrls: Timing Read : 0 64456  9520000 
9520500: system.mem_ctrls: Timing Read : 0 64456  9520500 
9520500: system.mem_ctrls: Timing Writ : 1 802040  9520500 
9521500: system.mem_ctrls: Timing Read : 0 64456  9521500 
9521500: system.mem_ctrls: Timing Writ : 1 802032  9521500 
9522500: system.mem_ctrls: Timing Read : 0 64464  9522500 
9523000: system.mem_ctrls: Timing Read : 0 64464  9523000 
9523000: system.mem_ctrls: Timing Writ : 1 802024  9523000 
9524000: system.mem_ctrls: Timing Read : 0 64464  9524000 
9524500: system.mem_ctrls: Timing Read : 0 64464  9524500 
9525000: system.mem_ctrls: Timing Read : 0 64472  9525000 
9526000: system.mem_ctrls: Timing Read : 0 64472  9526000 
9526500: system.mem_ctrls: Timing Read : 0 64480  9526500 
9527500: system.mem_ctrls: Timing Read : 0 782296  9527500 
9528500: system.mem_ctrls: Timing Read : 0 64480  9528500 
9530000: system.mem_ctrls: Timing Read : 0 64488  9530000 
9530500: system.mem_ctrls: Timing Read : 0 64488  9530500 
9531000: system.mem_ctrls: Timing Read : 0 64496  9531000 
9531000: system.mem_ctrls: Timing Read : 0 809112  9531000 
9531500: system.mem_ctrls: Timing Read : 0 64504  9531500 
9532000: system.mem_ctrls: Timing Read : 0 64504  9532000 
9532500: system.mem_ctrls: Timing Read : 0 64504  9532500 
9533000: system.mem_ctrls: Timing Read : 0 64512  9533000 
9534500: system.mem_ctrls: Timing Read : 0 64512  9534500 
9535000: system.mem_ctrls: Timing Read : 0 64520  9535000 
9535500: system.mem_ctrls: Timing Read : 0 796496  9535500 
9537000: system.mem_ctrls: Timing Writ : 1 796496  9537000 
9538000: system.mem_ctrls: Timing Read : 0 64520  9538000 
9538000: system.mem_ctrls: Timing Read : 0 782592  9538000 
9538500: system.mem_ctrls: Timing Read : 0 64520  9538500 
9539000: system.mem_ctrls: Timing Read : 0 64528  9539000 
9539500: system.mem_ctrls: Timing Read : 0 64528  9539500 
9541000: system.mem_ctrls: Timing Read : 0 64584  9541000 
9541500: system.mem_ctrls: Timing Read : 0 64592  9541500 
9541500: system.mem_ctrls: Timing Read : 0 792616  9541500 
9542000: system.mem_ctrls: Timing Read : 0 64592  9542000 
9542500: system.mem_ctrls: Timing Read : 0 64592  9542500 
9543000: system.mem_ctrls: Timing Read : 0 64600  9543000 
9544500: system.mem_ctrls: Timing Read : 0 64600  9544500 
9545000: system.mem_ctrls: Timing Read : 0 64608  9545000 
9545500: system.mem_ctrls: Timing Read : 0 796504  9545500 
9546000: system.mem_ctrls: Timing Read : 0 64608  9546000 
9546500: system.mem_ctrls: Timing Read : 0 64616  9546500 
9546500: system.mem_ctrls: Timing Writ : 1 792616  9546500 
9547000: system.mem_ctrls: Timing Read : 0 64616  9547000 
9547500: system.mem_ctrls: Timing Read : 0 64624  9547500 
9547500: system.mem_ctrls: Timing Read : 0 809112  9547500 
9548000: system.mem_ctrls: Timing Read : 0 64624  9548000 
9548500: system.mem_ctrls: Timing Read : 0 64624  9548500 
9549000: system.mem_ctrls: Timing Read : 0 64632  9549000 
9550500: system.mem_ctrls: Timing Read : 0 64632  9550500 
9551000: system.mem_ctrls: Timing Read : 0 64640  9551000 
9552000: system.mem_ctrls: Timing Read : 0 796496  9552000 
9553000: system.mem_ctrls: Timing Writ : 1 796496  9553000 
9553500: system.mem_ctrls: Timing Read : 0 64640  9553500 
9554000: system.mem_ctrls: Timing Read : 0 64640  9554000 
9554500: system.mem_ctrls: Timing Read : 0 64648  9554500 
9555000: system.mem_ctrls: Timing Read : 0 64648  9555000 
9555500: system.mem_ctrls: Timing Read : 0 64648  9555500 
9555500: system.mem_ctrls: Timing Read : 0 792624  9555500 
9556000: system.mem_ctrls: Timing Read : 0 64656  9556000 
9557000: system.mem_ctrls: Timing Read : 0 64656  9557000 
9558500: system.mem_ctrls: Timing Read : 0 64656  9558500 
9559000: system.mem_ctrls: Timing Read : 0 64664  9559000 
9560000: system.mem_ctrls: Timing Read : 0 64664  9560000 
9561500: system.mem_ctrls: Timing Read : 0 64664  9561500 
9561500: system.mem_ctrls: Timing Read : 0 792632  9561500 
9562000: system.mem_ctrls: Timing Read : 0 64672  9562000 
9562000: system.mem_ctrls: Timing Read : 0 792640  9562000 
9562500: system.mem_ctrls: Timing Read : 0 64672  9562500 
9563000: system.mem_ctrls: Timing Read : 0 64680  9563000 
9563500: system.mem_ctrls: Timing Writ : 1 792624  9563500 
9564000: system.mem_ctrls: Timing Read : 0 64680  9564000 
9564500: system.mem_ctrls: Timing Read : 0 64680  9564500 
9565000: system.mem_ctrls: Timing Read : 0 64688  9565000 
9565500: system.mem_ctrls: Timing Read : 0 64688  9565500 
9566000: system.mem_ctrls: Timing Read : 0 64696  9566000 
9566000: system.mem_ctrls: Timing Read : 0 809136  9566000 
9567000: system.mem_ctrls: Timing Read : 0 64696  9567000 
9567500: system.mem_ctrls: Timing Writ : 1 802008  9567500 
9569000: system.mem_ctrls: Timing Read : 0 11616  9569000 
9569500: system.mem_ctrls: Timing Read : 0 11616  9569500 
9569500: system.mem_ctrls: Timing Writ : 1 802000  9569500 
9570500: system.mem_ctrls: Timing Read : 0 11616  9570500 
9571000: system.mem_ctrls: Timing Read : 0 11624  9571000 
9572000: system.mem_ctrls: Timing Read : 0 11624  9572000 
9572500: system.mem_ctrls: Timing Read : 0 11632  9572500 
9573500: system.mem_ctrls: Timing Read : 0 11632  9573500 
9573500: system.mem_ctrls: Timing Writ : 1 801992  9573500 
9574500: system.mem_ctrls: Timing Read : 0 11632  9574500 
9575000: system.mem_ctrls: Timing Read : 0 11632  9575000 
9575500: system.mem_ctrls: Timing Read : 0 11640  9575500 
9576500: system.mem_ctrls: Timing Read : 0 11640  9576500 
9577000: system.mem_ctrls: Timing Read : 0 11640  9577000 
9577500: system.mem_ctrls: Timing Read : 0 11648  9577500 
9579000: system.mem_ctrls: Timing Read : 0 11648  9579000 
9579500: system.mem_ctrls: Timing Read : 0 11648  9579500 
9580000: system.mem_ctrls: Timing Read : 0 11656  9580000 
9580500: system.mem_ctrls: Timing Read : 0 770296  9580500 
9581000: system.mem_ctrls: Timing Writ : 1 801976  9581000 
9582500: system.mem_ctrls: Timing Read : 0 5856  9582500 
9583000: system.mem_ctrls: Timing Read : 0 5856  9583000 
9583500: system.mem_ctrls: Timing Read : 0 5864  9583500 
9584000: system.mem_ctrls: Timing Read : 0 794616  9584000 
9584500: system.mem_ctrls: Timing Read : 0 5864  9584500 
9585000: system.mem_ctrls: Timing Read : 0 5864  9585000 
9586500: system.mem_ctrls: Timing Read : 0 5896  9586500 
9586500: system.mem_ctrls: Timing Read : 0 801976  9586500 
9588000: system.mem_ctrls: Timing Read : 0 11656  9588000 
9589000: system.mem_ctrls: Timing Read : 0 11664  9589000 
9590000: system.mem_ctrls: Timing Read : 0 11664  9590000 
9591500: system.mem_ctrls: Timing Read : 0 11656  9591500 
9592000: system.mem_ctrls: Timing Read : 0 770288  9592000 
9592500: system.mem_ctrls: Timing Writ : 1 801976  9592500 
9594000: system.mem_ctrls: Timing Read : 0 7232  9594000 
9594500: system.mem_ctrls: Timing Read : 0 7232  9594500 
9595000: system.mem_ctrls: Timing Read : 0 7240  9595000 
9596000: system.mem_ctrls: Timing Read : 0 791104  9596000 
9597000: system.mem_ctrls: Timing Read : 0 7240  9597000 
9598500: system.mem_ctrls: Timing Read : 0 7240  9598500 
9598500: system.mem_ctrls: Timing Writ : 1 801968  9598500 
9599500: system.mem_ctrls: Timing Read : 0 7240  9599500 
9600000: system.mem_ctrls: Timing Read : 0 7248  9600000 
9600500: system.mem_ctrls: Timing Read : 0 7248  9600500 
9601500: system.mem_ctrls: Timing Writ : 1 801960  9601500 
9603000: system.mem_ctrls: Timing Read : 0 7120  9603000 
9603500: system.mem_ctrls: Timing Read : 0 7120  9603500 
9604000: system.mem_ctrls: Timing Read : 0 7128  9604000 
9605000: system.mem_ctrls: Timing Read : 0 7128  9605000 
9606500: system.mem_ctrls: Timing Read : 0 7152  9606500 
9606500: system.mem_ctrls: Timing Read : 0 801960  9606500 
9608000: system.mem_ctrls: Timing Read : 0 7248  9608000 
9608500: system.mem_ctrls: Timing Read : 0 7256  9608500 
9609000: system.mem_ctrls: Timing Read : 0 7256  9609000 
9609500: system.mem_ctrls: Timing Read : 0 7256  9609500 
9611000: system.mem_ctrls: Timing Read : 0 7264  9611000 
9611500: system.mem_ctrls: Timing Read : 0 7264  9611500 
9612000: system.mem_ctrls: Timing Read : 0 7272  9612000 
9613000: system.mem_ctrls: Timing Writ : 1 801960  9613000 
9614500: system.mem_ctrls: Timing Read : 0 598544  9614500 
9615000: system.mem_ctrls: Timing Read : 0 598544  9615000 
9615500: system.mem_ctrls: Timing Read : 0 598552  9615500 
9617000: system.mem_ctrls: Timing Read : 0 598240  9617000 
9617500: system.mem_ctrls: Timing Read : 0 598240  9617500 
9617500: system.mem_ctrls: Timing Writ : 1 801952  9617500 
9618500: system.mem_ctrls: Timing Read : 0 598240  9618500 
9618500: system.mem_ctrls: Timing Writ : 1 801944  9618500 
9619500: system.mem_ctrls: Timing Read : 0 598240  9619500 
9619500: system.mem_ctrls: Timing Writ : 1 801936  9619500 
9620500: system.mem_ctrls: Timing Read : 0 598248  9620500 
9621000: system.mem_ctrls: Timing Read : 0 598248  9621000 
9621500: system.mem_ctrls: Timing Read : 0 598256  9621500 
9623000: system.mem_ctrls: Timing Read : 0 598256  9623000 
9623000: system.mem_ctrls: Timing Read : 0 725040  9623000 
9623500: system.mem_ctrls: Timing Read : 0 598256  9623500 
9624000: system.mem_ctrls: Timing Read : 0 598256  9624000 
9624500: system.mem_ctrls: Timing Read : 0 598264  9624500 
9626000: system.mem_ctrls: Timing Read : 0 598264  9626000 
9626500: system.mem_ctrls: Timing Read : 0 598272  9626500 
9627000: system.mem_ctrls: Timing Read : 0 598272  9627000 
9627500: system.mem_ctrls: Timing Read : 0 598280  9627500 
9629000: system.mem_ctrls: Timing Read : 0 598288  9629000 
9629500: system.mem_ctrls: Timing Read : 0 598296  9629500 
9630000: system.mem_ctrls: Timing Read : 0 795384  9630000 
9630500: system.mem_ctrls: Timing Read : 0 598296  9630500 
9631000: system.mem_ctrls: Timing Read : 0 598304  9631000 
9632500: system.mem_ctrls: Timing Read : 0 598304  9632500 
9633000: system.mem_ctrls: Timing Read : 0 598312  9633000 
9634000: system.mem_ctrls: Timing Read : 0 598312  9634000 
9635500: system.mem_ctrls: Timing Read : 0 598328  9635500 
9635500: system.mem_ctrls: Timing Read : 0 791160  9635500 
9636000: system.mem_ctrls: Timing Read : 0 598328  9636000 
9636500: system.mem_ctrls: Timing Read : 0 598336  9636500 
9637000: system.mem_ctrls: Timing Read : 0 598336  9637000 
9637000: system.mem_ctrls: Timing Read : 0 791176  9637000 
9637500: system.mem_ctrls: Timing Read : 0 598336  9637500 
9638000: system.mem_ctrls: Timing Read : 0 598344  9638000 
9639500: system.mem_ctrls: Timing Read : 0 598344  9639500 
9639500: system.mem_ctrls: Timing Writ : 1 795384  9639500 
9640000: system.mem_ctrls: Timing Read : 0 598344  9640000 
9640500: system.mem_ctrls: Timing Read : 0 598352  9640500 
9642000: system.mem_ctrls: Timing Read : 0 598360  9642000 
9642500: system.mem_ctrls: Timing Read : 0 598368  9642500 
9643000: system.mem_ctrls: Timing Read : 0 598368  9643000 
9643000: system.mem_ctrls: Timing Read : 0 801936  9643000 
9644500: system.mem_ctrls: Timing Read : 0 598368  9644500 
9644500: system.mem_ctrls: Timing Read : 0 801944  9644500 
9646000: system.mem_ctrls: Timing Read : 0 598368  9646000 
9646000: system.mem_ctrls: Timing Read : 0 801952  9646000 
9647500: system.mem_ctrls: Timing Read : 0 598368  9647500 
9647500: system.mem_ctrls: Timing Read : 0 801960  9647500 
9649000: system.mem_ctrls: Timing Read : 0 7272  9649000 
9649500: system.mem_ctrls: Timing Read : 0 7280  9649500 
9650500: system.mem_ctrls: Timing Writ : 1 791104  9650500 
9651000: system.mem_ctrls: Timing Read : 0 7280  9651000 
9651000: system.mem_ctrls: Timing Read : 0 801968  9651000 
9652500: system.mem_ctrls: Timing Read : 0 7280  9652500 
9652500: system.mem_ctrls: Timing Read : 0 801976  9652500 
9654000: system.mem_ctrls: Timing Read : 0 11656  9654000 
9655000: system.mem_ctrls: Timing Read : 0 11664  9655000 
9656000: system.mem_ctrls: Timing Read : 0 11664  9656000 
9657500: system.mem_ctrls: Timing Read : 0 11664  9657500 
9658000: system.mem_ctrls: Timing Read : 0 11672  9658000 
9659000: system.mem_ctrls: Timing Read : 0 11672  9659000 
9659000: system.mem_ctrls: Timing Read : 0 801992  9659000 
9660500: system.mem_ctrls: Timing Read : 0 11672  9660500 
9660500: system.mem_ctrls: Timing Read : 0 802000  9660500 
9662000: system.mem_ctrls: Timing Read : 0 11672  9662000 
9662500: system.mem_ctrls: Timing Read : 0 11680  9662500 
9664000: system.mem_ctrls: Timing Read : 0 607920  9664000 
9664500: system.mem_ctrls: Timing Read : 0 607920  9664500 
9665500: system.mem_ctrls: Timing Read : 0 607928  9665500 
9666500: system.mem_ctrls: Timing Read : 0 607928  9666500 
9666500: system.mem_ctrls: Timing Read : 0 802008  9666500 
9668000: system.mem_ctrls: Timing Read : 0 64696  9668000 
9668500: system.mem_ctrls: Timing Read : 0 64704  9668500 
9670000: system.mem_ctrls: Timing Read : 0 64552  9670000 
9670500: system.mem_ctrls: Timing Read : 0 64560  9670500 
9670500: system.mem_ctrls: Timing Read : 0 809112  9670500 
9671000: system.mem_ctrls: Timing Read : 0 64560  9671000 
9671500: system.mem_ctrls: Timing Read : 0 64560  9671500 
9672000: system.mem_ctrls: Timing Read : 0 64568  9672000 
9672500: system.mem_ctrls: Timing Read : 0 64568  9672500 
9674000: system.mem_ctrls: Timing Read : 0 64568  9674000 
9674500: system.mem_ctrls: Timing Read : 0 64576  9674500 
9675000: system.mem_ctrls: Timing Read : 0 796496  9675000 
9676500: system.mem_ctrls: Timing Writ : 1 796496  9676500 
9677500: system.mem_ctrls: Timing Read : 0 64576  9677500 
9678000: system.mem_ctrls: Timing Read : 0 64584  9678000 
9678500: system.mem_ctrls: Timing Read : 0 796504  9678500 
9679500: system.mem_ctrls: Timing Read : 0 64584  9679500 
9681000: system.mem_ctrls: Timing Read : 0 64584  9681000 
9681500: system.mem_ctrls: Timing Read : 0 64592  9681500 
9681500: system.mem_ctrls: Timing Read : 0 792616  9681500 
9682000: system.mem_ctrls: Timing Read : 0 64592  9682000 
9682500: system.mem_ctrls: Timing Read : 0 64592  9682500 
9683000: system.mem_ctrls: Timing Read : 0 64600  9683000 
9684500: system.mem_ctrls: Timing Read : 0 64864  9684500 
9684500: system.mem_ctrls: Timing Read : 0 792608  9684500 
9685000: system.mem_ctrls: Timing Read : 0 64864  9685000 
9685000: system.mem_ctrls: Timing Writ : 1 782592  9685000 
9685500: system.mem_ctrls: Timing Read : 0 64864  9685500 
9686000: system.mem_ctrls: Timing Read : 0 64872  9686000 
9686500: system.mem_ctrls: Timing Read : 0 64872  9686500 
9688000: system.mem_ctrls: Timing Read : 0 64880  9688000 
9688500: system.mem_ctrls: Timing Read : 0 64888  9688500 
9688500: system.mem_ctrls: Timing Read : 0 809112  9688500 
9689000: system.mem_ctrls: Timing Read : 0 64888  9689000 
9689500: system.mem_ctrls: Timing Read : 0 64888  9689500 
9690000: system.mem_ctrls: Timing Read : 0 64896  9690000 
9691500: system.mem_ctrls: Timing Read : 0 64896  9691500 
9692000: system.mem_ctrls: Timing Read : 0 64904  9692000 
9693000: system.mem_ctrls: Timing Read : 0 796496  9693000 
9694000: system.mem_ctrls: Timing Writ : 1 796496  9694000 
9694500: system.mem_ctrls: Timing Read : 0 64904  9694500 
9696000: system.mem_ctrls: Timing Read : 0 64496  9696000 
9696000: system.mem_ctrls: Timing Read : 0 809112  9696000 
9696500: system.mem_ctrls: Timing Read : 0 64504  9696500 
9697000: system.mem_ctrls: Timing Read : 0 64504  9697000 
9697500: system.mem_ctrls: Timing Read : 0 64504  9697500 
9698000: system.mem_ctrls: Timing Read : 0 64512  9698000 
9699500: system.mem_ctrls: Timing Read : 0 64512  9699500 
9700000: system.mem_ctrls: Timing Read : 0 64520  9700000 
9700500: system.mem_ctrls: Timing Read : 0 796496  9700500 
9702000: system.mem_ctrls: Timing Writ : 1 796496  9702000 
9703000: system.mem_ctrls: Timing Read : 0 64520  9703000 
9703000: system.mem_ctrls: Timing Read : 0 782592  9703000 
9703500: system.mem_ctrls: Timing Read : 0 64520  9703500 
9704000: system.mem_ctrls: Timing Read : 0 64528  9704000 
9704500: system.mem_ctrls: Timing Read : 0 64528  9704500 
9706000: system.mem_ctrls: Timing Read : 0 64528  9706000 
9706500: system.mem_ctrls: Timing Read : 0 64536  9706500 
9708000: system.mem_ctrls: Timing Read : 0 64904  9708000 
9708500: system.mem_ctrls: Timing Read : 0 64912  9708500 
9709500: system.mem_ctrls: Timing Writ : 1 792596  9709500 
9710000: system.mem_ctrls: Timing Read : 0 64912  9710000 
9710500: system.mem_ctrls: Timing Read : 0 64920  9710500 
9710500: system.mem_ctrls: Timing Read : 0 809112  9710500 
9711000: system.mem_ctrls: Timing Read : 0 64920  9711000 
9711500: system.mem_ctrls: Timing Read : 0 64928  9711500 
9713000: system.mem_ctrls: Timing Read : 0 64928  9713000 
9713500: system.mem_ctrls: Timing Read : 0 64936  9713500 
9714500: system.mem_ctrls: Timing Read : 0 796496  9714500 
9715500: system.mem_ctrls: Timing Writ : 1 796496  9715500 
9716000: system.mem_ctrls: Timing Read : 0 64936  9716000 
9716500: system.mem_ctrls: Timing Read : 0 64944  9716500 
9718000: system.mem_ctrls: Timing Read : 0 64944  9718000 
9718500: system.mem_ctrls: Timing Read : 0 64952  9718500 
9719000: system.mem_ctrls: Timing Read : 0 64952  9719000 
9719500: system.mem_ctrls: Timing Read : 0 64960  9719500 
9720000: system.mem_ctrls: Timing Read : 0 64960  9720000 
9721500: system.mem_ctrls: Timing Read : 0 64960  9721500 
9722000: system.mem_ctrls: Timing Read : 0 64968  9722000 
9723000: system.mem_ctrls: Timing Read : 0 64968  9723000 
9723500: system.mem_ctrls: Timing Read : 0 64968  9723500 
9724000: system.mem_ctrls: Timing Read : 0 64976  9724000 
9724500: system.mem_ctrls: Timing Read : 0 64976  9724500 
9725000: system.mem_ctrls: Timing Read : 0 64984  9725000 
9725500: system.mem_ctrls: Timing Read : 0 791080  9725500 
9726000: system.mem_ctrls: Timing Writ : 1 802008  9726000 
9727500: system.mem_ctrls: Timing Read : 0 99792  9727500 
9728000: system.mem_ctrls: Timing Read : 0 99792  9728000 
9728000: system.mem_ctrls: Timing Writ : 1 802000  9728000 
9729000: system.mem_ctrls: Timing Read : 0 99792  9729000 
9729500: system.mem_ctrls: Timing Read : 0 99800  9729500 
9729500: system.mem_ctrls: Timing Writ : 1 801992  9729500 
9730500: system.mem_ctrls: Timing Read : 0 99800  9730500 
9730500: system.mem_ctrls: Timing Writ : 1 801984  9730500 
9731500: system.mem_ctrls: Timing Read : 0 99800  9731500 
9731500: system.mem_ctrls: Timing Writ : 1 801976  9731500 
9732500: system.mem_ctrls: Timing Read : 0 99800  9732500 
9732500: system.mem_ctrls: Timing Writ : 1 801968  9732500 
9733500: system.mem_ctrls: Timing Read : 0 99800  9733500 
9733500: system.mem_ctrls: Timing Writ : 1 801960  9733500 
9734500: system.mem_ctrls: Timing Read : 0 99808  9734500 
9735500: system.mem_ctrls: Timing Read : 0 99808  9735500 
9736000: system.mem_ctrls: Timing Read : 0 99816  9736000 
9736000: system.mem_ctrls: Timing Read : 0 809128  9736000 
9736500: system.mem_ctrls: Timing Read : 0 99816  9736500 
9737000: system.mem_ctrls: Timing Read : 0 99824  9737000 
9737000: system.mem_ctrls: Timing Writ : 1 801944  9737000 
9737500: system.mem_ctrls: Timing Read : 0 99824  9737500 
9738000: system.mem_ctrls: Timing Read : 0 99824  9738000 
9738500: system.mem_ctrls: Timing Read : 0 99832  9738500 
9739500: system.mem_ctrls: Timing Writ : 1 801896  9739500 
9741000: system.mem_ctrls: Timing Read : 0 99024  9741000 
9741500: system.mem_ctrls: Timing Read : 0 99024  9741500 
9741500: system.mem_ctrls: Timing Writ : 1 801888  9741500 
9742500: system.mem_ctrls: Timing Read : 0 99024  9742500 
9742500: system.mem_ctrls: Timing Writ : 1 801880  9742500 
9743500: system.mem_ctrls: Timing Read : 0 99032  9743500 
9743500: system.mem_ctrls: Timing Writ : 1 801872  9743500 
9744500: system.mem_ctrls: Timing Read : 0 99032  9744500 
9744500: system.mem_ctrls: Timing Writ : 1 801864  9744500 
9745500: system.mem_ctrls: Timing Read : 0 99032  9745500 
9745500: system.mem_ctrls: Timing Writ : 1 801856  9745500 
9746500: system.mem_ctrls: Timing Read : 0 99032  9746500 
9747000: system.mem_ctrls: Timing Read : 0 99032  9747000 
9747000: system.mem_ctrls: Timing Writ : 1 801848  9747000 
9748000: system.mem_ctrls: Timing Read : 0 99040  9748000 
9749000: system.mem_ctrls: Timing Read : 0 99040  9749000 
9749500: system.mem_ctrls: Timing Read : 0 99048  9749500 
9750000: system.mem_ctrls: Timing Read : 0 99048  9750000 
9750500: system.mem_ctrls: Timing Read : 0 99056  9750500 
9750500: system.mem_ctrls: Timing Read : 0 809128  9750500 
9751000: system.mem_ctrls: Timing Read : 0 99056  9751000 
9751500: system.mem_ctrls: Timing Read : 0 99064  9751500 
9751500: system.mem_ctrls: Timing Writ : 1 801832  9751500 
9752000: system.mem_ctrls: Timing Read : 0 99064  9752000 
9752500: system.mem_ctrls: Timing Read : 0 99064  9752500 
9753000: system.mem_ctrls: Timing Read : 0 99064  9753000 
9753500: system.mem_ctrls: Timing Read : 0 99072  9753500 
9755000: system.mem_ctrls: Timing Read : 0 99584  9755000 
9755500: system.mem_ctrls: Timing Read : 0 99592  9755500 
9756000: system.mem_ctrls: Timing Writ : 1 801800  9756000 
9756500: system.mem_ctrls: Timing Read : 0 99592  9756500 
9757500: system.mem_ctrls: Timing Read : 0 99600  9757500 
9757500: system.mem_ctrls: Timing Writ : 1 801792  9757500 
9758000: system.mem_ctrls: Timing Read : 0 99600  9758000 
9758500: system.mem_ctrls: Timing Read : 0 99608  9758500 
9760000: system.mem_ctrls: Timing Read : 0 99088  9760000 
9760500: system.mem_ctrls: Timing Read : 0 99096  9760500 
9760500: system.mem_ctrls: Timing Read : 0 809104  9760500 
9761000: system.mem_ctrls: Timing Read : 0 99096  9761000 
9761500: system.mem_ctrls: Timing Read : 0 99104  9761500 
9762000: system.mem_ctrls: Timing Read : 0 793688  9762000 
9763000: system.mem_ctrls: Timing Read : 0 99104  9763000 
9764500: system.mem_ctrls: Timing Read : 0 99104  9764500 
9765000: system.mem_ctrls: Timing Read : 0 99112  9765000 
9765000: system.mem_ctrls: Timing Read : 0 809112  9765000 
9765500: system.mem_ctrls: Timing Read : 0 99112  9765500 
9766000: system.mem_ctrls: Timing Read : 0 99120  9766000 
9766500: system.mem_ctrls: Timing Read : 0 99120  9766500 
9768000: system.mem_ctrls: Timing Read : 0 99120  9768000 
9768500: system.mem_ctrls: Timing Read : 0 99128  9768500 
9769000: system.mem_ctrls: Timing Read : 0 99128  9769000 
9769500: system.mem_ctrls: Timing Read : 0 99136  9769500 
9770000: system.mem_ctrls: Timing Read : 0 793680  9770000 
9771500: system.mem_ctrls: Timing Writ : 1 793680  9771500 
9772500: system.mem_ctrls: Timing Read : 0 99136  9772500 
9773000: system.mem_ctrls: Timing Read : 0 99144  9773000 
9773500: system.mem_ctrls: Timing Writ : 1 793688  9773500 
9774000: system.mem_ctrls: Timing Read : 0 99144  9774000 
9774500: system.mem_ctrls: Timing Read : 0 793684  9774500 
9775000: system.mem_ctrls: Timing Read : 0 99152  9775000 
9775500: system.mem_ctrls: Timing Read : 0 782624  9775500 
9776000: system.mem_ctrls: Timing Read : 0 99152  9776000 
9776500: system.mem_ctrls: Timing Read : 0 99160  9776500 
9777000: system.mem_ctrls: Timing Read : 0 99160  9777000 
9777500: system.mem_ctrls: Timing Read : 0 99160  9777500 
9778000: system.mem_ctrls: Timing Read : 0 99168  9778000 
9778500: system.mem_ctrls: Timing Writ : 1 793684  9778500 
9779000: system.mem_ctrls: Timing Read : 0 99168  9779000 
9779500: system.mem_ctrls: Timing Read : 0 99168  9779500 
9780000: system.mem_ctrls: Timing Read : 0 99176  9780000 
9781500: system.mem_ctrls: Timing Read : 0 99176  9781500 
9782000: system.mem_ctrls: Timing Read : 0 99184  9782000 
9782000: system.mem_ctrls: Timing Read : 0 809104  9782000 
9782500: system.mem_ctrls: Timing Read : 0 99184  9782500 
9783000: system.mem_ctrls: Timing Read : 0 99192  9783000 
9784500: system.mem_ctrls: Timing Read : 0 99360  9784500 
9785000: system.mem_ctrls: Timing Read : 0 99368  9785000 
9785500: system.mem_ctrls: Timing Writ : 1 793664  9785500 
9786000: system.mem_ctrls: Timing Read : 0 99368  9786000 
9786500: system.mem_ctrls: Timing Read : 0 99368  9786500 
9788000: system.mem_ctrls: Timing Read : 0 99432  9788000 
9788500: system.mem_ctrls: Timing Read : 0 99440  9788500 
9788500: system.mem_ctrls: Timing Read : 0 782848  9788500 
9789000: system.mem_ctrls: Timing Read : 0 99440  9789000 
9789500: system.mem_ctrls: Timing Read : 0 99440  9789500 
9790000: system.mem_ctrls: Timing Read : 0 99448  9790000 
9791500: system.mem_ctrls: Timing Read : 0 99448  9791500 
9791500: system.mem_ctrls: Timing Read : 0 782688  9791500 
9792000: system.mem_ctrls: Timing Read : 0 99448  9792000 
9792500: system.mem_ctrls: Timing Read : 0 99456  9792500 
9792500: system.mem_ctrls: Timing Read : 0 782696  9792500 
9793500: system.mem_ctrls: Timing Read : 0 99456  9793500 
9794000: system.mem_ctrls: Timing Read : 0 99464  9794000 
9795500: system.mem_ctrls: Timing Read : 0 99464  9795500 
9797000: system.mem_ctrls: Timing Read : 0 99280  9797000 
9797500: system.mem_ctrls: Timing Read : 0 99280  9797500 
9799000: system.mem_ctrls: Timing Read : 0 99344  9799000 
9799500: system.mem_ctrls: Timing Read : 0 99352  9799500 
9800500: system.mem_ctrls: Timing Writ : 1 793664  9800500 
9801000: system.mem_ctrls: Timing Read : 0 99352  9801000 
9801000: system.mem_ctrls: Timing Read : 0 782760  9801000 
9801500: system.mem_ctrls: Timing Read : 0 99352  9801500 
9802000: system.mem_ctrls: Timing Read : 0 99360  9802000 
9802500: system.mem_ctrls: Timing Read : 0 99360  9802500 
9804000: system.mem_ctrls: Timing Read : 0 99360  9804000 
9804500: system.mem_ctrls: Timing Read : 0 99368  9804500 
9805000: system.mem_ctrls: Timing Writ : 1 793664  9805000 
9805500: system.mem_ctrls: Timing Read : 0 99368  9805500 
9806000: system.mem_ctrls: Timing Read : 0 99368  9806000 
9807500: system.mem_ctrls: Timing Read : 0 99432  9807500 
9808000: system.mem_ctrls: Timing Read : 0 99440  9808000 
9808000: system.mem_ctrls: Timing Read : 0 783328  9808000 
9808500: system.mem_ctrls: Timing Read : 0 99440  9808500 
9809000: system.mem_ctrls: Timing Read : 0 99440  9809000 
9809500: system.mem_ctrls: Timing Read : 0 99448  9809500 
9811000: system.mem_ctrls: Timing Read : 0 99448  9811000 
9811000: system.mem_ctrls: Timing Read : 0 783168  9811000 
9811500: system.mem_ctrls: Timing Read : 0 99448  9811500 
9812000: system.mem_ctrls: Timing Read : 0 99456  9812000 
9812000: system.mem_ctrls: Timing Read : 0 783176  9812000 
9813000: system.mem_ctrls: Timing Read : 0 99456  9813000 
9813500: system.mem_ctrls: Timing Read : 0 99464  9813500 
9815000: system.mem_ctrls: Timing Read : 0 99464  9815000 
9816500: system.mem_ctrls: Timing Read : 0 99280  9816500 
9817000: system.mem_ctrls: Timing Read : 0 99280  9817000 
9818500: system.mem_ctrls: Timing Read : 0 99344  9818500 
9819000: system.mem_ctrls: Timing Read : 0 99352  9819000 
9820000: system.mem_ctrls: Timing Writ : 1 793664  9820000 
9820500: system.mem_ctrls: Timing Read : 0 99352  9820500 
9820500: system.mem_ctrls: Timing Read : 0 783240  9820500 
9821000: system.mem_ctrls: Timing Read : 0 99352  9821000 
9821500: system.mem_ctrls: Timing Read : 0 99360  9821500 
9822000: system.mem_ctrls: Timing Read : 0 99360  9822000 
9823500: system.mem_ctrls: Timing Read : 0 99360  9823500 
9824000: system.mem_ctrls: Timing Read : 0 99368  9824000 
9824500: system.mem_ctrls: Timing Writ : 1 793664  9824500 
9825000: system.mem_ctrls: Timing Read : 0 99368  9825000 
9825500: system.mem_ctrls: Timing Read : 0 99368  9825500 
9827000: system.mem_ctrls: Timing Read : 0 99432  9827000 
9827500: system.mem_ctrls: Timing Read : 0 99440  9827500 
9827500: system.mem_ctrls: Timing Read : 0 783808  9827500 
9828000: system.mem_ctrls: Timing Read : 0 99440  9828000 
9828500: system.mem_ctrls: Timing Read : 0 99440  9828500 
9829000: system.mem_ctrls: Timing Read : 0 99448  9829000 
9830500: system.mem_ctrls: Timing Read : 0 99448  9830500 
9830500: system.mem_ctrls: Timing Read : 0 783648  9830500 
9831000: system.mem_ctrls: Timing Read : 0 99448  9831000 
9831500: system.mem_ctrls: Timing Read : 0 99456  9831500 
9831500: system.mem_ctrls: Timing Read : 0 783656  9831500 
9832500: system.mem_ctrls: Timing Read : 0 99456  9832500 
9833000: system.mem_ctrls: Timing Read : 0 99464  9833000 
9834500: system.mem_ctrls: Timing Read : 0 99464  9834500 
9836000: system.mem_ctrls: Timing Read : 0 99280  9836000 
9836500: system.mem_ctrls: Timing Read : 0 99280  9836500 
9838000: system.mem_ctrls: Timing Read : 0 99344  9838000 
9838500: system.mem_ctrls: Timing Read : 0 99352  9838500 
9839500: system.mem_ctrls: Timing Writ : 1 793664  9839500 
9840000: system.mem_ctrls: Timing Read : 0 99352  9840000 
9840000: system.mem_ctrls: Timing Read : 0 783720  9840000 
9840500: system.mem_ctrls: Timing Read : 0 99352  9840500 
9841000: system.mem_ctrls: Timing Read : 0 99360  9841000 
9841500: system.mem_ctrls: Timing Read : 0 99360  9841500 
9843000: system.mem_ctrls: Timing Read : 0 99472  9843000 
9843500: system.mem_ctrls: Timing Read : 0 793684  9843500 
9844000: system.mem_ctrls: Timing Read : 0 99472  9844000 
9844500: system.mem_ctrls: Timing Read : 0 99480  9844500 
9845500: system.mem_ctrls: Timing Read : 0 99480  9845500 
9846000: system.mem_ctrls: Timing Writ : 1 793684  9846000 
9846500: system.mem_ctrls: Timing Read : 0 99480  9846500 
9847000: system.mem_ctrls: Timing Read : 0 99488  9847000 
9847500: system.mem_ctrls: Timing Read : 0 99488  9847500 
9849000: system.mem_ctrls: Timing Read : 0 99488  9849000 
9849500: system.mem_ctrls: Timing Read : 0 99496  9849500 
9850500: system.mem_ctrls: Timing Writ : 1 793688  9850500 
9851000: system.mem_ctrls: Timing Read : 0 99496  9851000 
9851500: system.mem_ctrls: Timing Read : 0 99504  9851500 
9851500: system.mem_ctrls: Timing Read : 0 809112  9851500 
9852000: system.mem_ctrls: Timing Read : 0 99504  9852000 
9852500: system.mem_ctrls: Timing Read : 0 99512  9852500 
9854000: system.mem_ctrls: Timing Read : 0 99512  9854000 
9854500: system.mem_ctrls: Timing Read : 0 99520  9854500 
9855500: system.mem_ctrls: Timing Read : 0 793680  9855500 
9856500: system.mem_ctrls: Timing Writ : 1 793680  9856500 
9857000: system.mem_ctrls: Timing Read : 0 99520  9857000 
9857500: system.mem_ctrls: Timing Read : 0 99520  9857500 
9859000: system.mem_ctrls: Timing Read : 0 99536  9859000 
9859000: system.mem_ctrls: Timing Read : 0 801832  9859000 
9859500: system.mem_ctrls: Timing Read : 0 99536  9859500 
9860000: system.mem_ctrls: Timing Read : 0 99544  9860000 
9860000: system.mem_ctrls: Timing Read : 0 809128  9860000 
9861000: system.mem_ctrls: Timing Read : 0 99544  9861000 
9861500: system.mem_ctrls: Timing Read : 0 99552  9861500 
9863000: system.mem_ctrls: Timing Read : 0 99552  9863000 
9864000: system.mem_ctrls: Timing Read : 0 99560  9864000 
9864500: system.mem_ctrls: Timing Read : 0 99560  9864500 
9864500: system.mem_ctrls: Timing Read : 0 801848  9864500 
9866000: system.mem_ctrls: Timing Read : 0 99560  9866000 
9866000: system.mem_ctrls: Timing Read : 0 801856  9866000 
9867500: system.mem_ctrls: Timing Read : 0 99560  9867500 
9867500: system.mem_ctrls: Timing Read : 0 801864  9867500 
9869000: system.mem_ctrls: Timing Read : 0 99560  9869000 
9869500: system.mem_ctrls: Timing Read : 0 99568  9869500 
9869500: system.mem_ctrls: Timing Read : 0 801872  9869500 
9871000: system.mem_ctrls: Timing Read : 0 99568  9871000 
9871000: system.mem_ctrls: Timing Read : 0 801880  9871000 
9872500: system.mem_ctrls: Timing Read : 0 99568  9872500 
9872500: system.mem_ctrls: Timing Read : 0 801888  9872500 
9874000: system.mem_ctrls: Timing Read : 0 99568  9874000 
9874000: system.mem_ctrls: Timing Read : 0 801896  9874000 
9875500: system.mem_ctrls: Timing Read : 0 99832  9875500 
9876000: system.mem_ctrls: Timing Read : 0 99840  9876000 
9876500: system.mem_ctrls: Timing Read : 0 99840  9876500 
9877000: system.mem_ctrls: Timing Read : 0 99840  9877000 
9877500: system.mem_ctrls: Timing Read : 0 99848  9877500 
9879000: system.mem_ctrls: Timing Read : 0 100424  9879000 
9879500: system.mem_ctrls: Timing Read : 0 100432  9879500 
9880000: system.mem_ctrls: Timing Writ : 1 801912  9880000 
9880500: system.mem_ctrls: Timing Read : 0 100432  9880500 
9881500: system.mem_ctrls: Timing Read : 0 100440  9881500 
9881500: system.mem_ctrls: Timing Writ : 1 801904  9881500 
9882000: system.mem_ctrls: Timing Read : 0 100440  9882000 
9882500: system.mem_ctrls: Timing Read : 0 100448  9882500 
9884000: system.mem_ctrls: Timing Read : 0 99864  9884000 
9884500: system.mem_ctrls: Timing Read : 0 99872  9884500 
9884500: system.mem_ctrls: Timing Read : 0 809104  9884500 
9885000: system.mem_ctrls: Timing Read : 0 99872  9885000 
9885500: system.mem_ctrls: Timing Read : 0 99880  9885500 
9886000: system.mem_ctrls: Timing Read : 0 793688  9886000 
9887000: system.mem_ctrls: Timing Read : 0 99880  9887000 
9888500: system.mem_ctrls: Timing Read : 0 99880  9888500 
9889000: system.mem_ctrls: Timing Read : 0 99888  9889000 
9889000: system.mem_ctrls: Timing Read : 0 809112  9889000 
9889500: system.mem_ctrls: Timing Read : 0 99888  9889500 
9890000: system.mem_ctrls: Timing Read : 0 99896  9890000 
9890500: system.mem_ctrls: Timing Read : 0 99896  9890500 
9892000: system.mem_ctrls: Timing Read : 0 99896  9892000 
9892500: system.mem_ctrls: Timing Read : 0 99904  9892500 
9893000: system.mem_ctrls: Timing Read : 0 99904  9893000 
9893500: system.mem_ctrls: Timing Read : 0 99912  9893500 
9894000: system.mem_ctrls: Timing Read : 0 793680  9894000 
9895500: system.mem_ctrls: Timing Writ : 1 793680  9895500 
9896500: system.mem_ctrls: Timing Read : 0 99912  9896500 
9897000: system.mem_ctrls: Timing Read : 0 99920  9897000 
9897500: system.mem_ctrls: Timing Writ : 1 793688  9897500 
9898000: system.mem_ctrls: Timing Read : 0 99920  9898000 
9898500: system.mem_ctrls: Timing Read : 0 793684  9898500 
9899000: system.mem_ctrls: Timing Read : 0 99928  9899000 
9899500: system.mem_ctrls: Timing Read : 0 782624  9899500 
9900000: system.mem_ctrls: Timing Read : 0 99928  9900000 
9900500: system.mem_ctrls: Timing Read : 0 99936  9900500 
9901000: system.mem_ctrls: Timing Read : 0 99936  9901000 
9901500: system.mem_ctrls: Timing Writ : 1 793684  9901500 
9902000: system.mem_ctrls: Timing Read : 0 99944  9902000 
9902500: system.mem_ctrls: Timing Read : 0 99944  9902500 
9903000: system.mem_ctrls: Timing Read : 0 99952  9903000 
9904500: system.mem_ctrls: Timing Read : 0 99952  9904500 
9905000: system.mem_ctrls: Timing Read : 0 99960  9905000 
9905000: system.mem_ctrls: Timing Read : 0 809104  9905000 
9905500: system.mem_ctrls: Timing Read : 0 99960  9905500 
9907000: system.mem_ctrls: Timing Read : 0 99984  9907000 
9907500: system.mem_ctrls: Timing Read : 0 99992  9907500 
9907500: system.mem_ctrls: Timing Read : 0 782656  9907500 
9908000: system.mem_ctrls: Timing Read : 0 99992  9908000 
9909000: system.mem_ctrls: Timing Read : 0 99992  9909000 
9910500: system.mem_ctrls: Timing Read : 0 99968  9910500 
9911000: system.mem_ctrls: Timing Read : 0 99976  9911000 
9911500: system.mem_ctrls: Timing Writ : 1 782848  9911500 
9912000: system.mem_ctrls: Timing Read : 0 99976  9912000 
9912000: system.mem_ctrls: Timing Read : 0 782760  9912000 
9912500: system.mem_ctrls: Timing Read : 0 99976  9912500 
9913000: system.mem_ctrls: Timing Read : 0 99984  9913000 
9913500: system.mem_ctrls: Timing Read : 0 99984  9913500 
9915000: system.mem_ctrls: Timing Read : 0 99984  9915000 
9915500: system.mem_ctrls: Timing Read : 0 99992  9915500 
9915500: system.mem_ctrls: Timing Read : 0 783136  9915500 
9916000: system.mem_ctrls: Timing Read : 0 99992  9916000 
9917000: system.mem_ctrls: Timing Read : 0 99992  9917000 
9918500: system.mem_ctrls: Timing Read : 0 99992  9918500 
9919000: system.mem_ctrls: Timing Read : 0 100000  9919000 
9919000: system.mem_ctrls: Timing Read : 0 783328  9919000 
9919500: system.mem_ctrls: Timing Read : 0 100000  9919500 
9920000: system.mem_ctrls: Timing Read : 0 100000  9920000 
9921500: system.mem_ctrls: Timing Read : 0 99968  9921500 
9922000: system.mem_ctrls: Timing Read : 0 99976  9922000 
9922500: system.mem_ctrls: Timing Writ : 1 783328  9922500 
9923000: system.mem_ctrls: Timing Read : 0 99976  9923000 
9923000: system.mem_ctrls: Timing Read : 0 783240  9923000 
9923500: system.mem_ctrls: Timing Read : 0 99976  9923500 
9924000: system.mem_ctrls: Timing Read : 0 99984  9924000 
9924500: system.mem_ctrls: Timing Read : 0 99984  9924500 
9926000: system.mem_ctrls: Timing Read : 0 99984  9926000 
9926500: system.mem_ctrls: Timing Read : 0 99992  9926500 
9926500: system.mem_ctrls: Timing Read : 0 783616  9926500 
9927000: system.mem_ctrls: Timing Read : 0 99992  9927000 
9928000: system.mem_ctrls: Timing Read : 0 99992  9928000 
9929500: system.mem_ctrls: Timing Read : 0 99992  9929500 
9930000: system.mem_ctrls: Timing Read : 0 100000  9930000 
9930000: system.mem_ctrls: Timing Read : 0 783808  9930000 
9930500: system.mem_ctrls: Timing Read : 0 100000  9930500 
9931000: system.mem_ctrls: Timing Read : 0 100000  9931000 
9932500: system.mem_ctrls: Timing Read : 0 99968  9932500 
9933000: system.mem_ctrls: Timing Read : 0 99976  9933000 
9933500: system.mem_ctrls: Timing Writ : 1 783808  9933500 
9934000: system.mem_ctrls: Timing Read : 0 99976  9934000 
9934000: system.mem_ctrls: Timing Read : 0 783720  9934000 
9934500: system.mem_ctrls: Timing Read : 0 99976  9934500 
9935000: system.mem_ctrls: Timing Read : 0 99984  9935000 
9935500: system.mem_ctrls: Timing Read : 0 99984  9935500 
9937000: system.mem_ctrls: Timing Read : 0 100256  9937000 
9937500: system.mem_ctrls: Timing Read : 0 793684  9937500 
9938000: system.mem_ctrls: Timing Read : 0 100256  9938000 
9938500: system.mem_ctrls: Timing Read : 0 100264  9938500 
9939500: system.mem_ctrls: Timing Read : 0 100264  9939500 
9940000: system.mem_ctrls: Timing Writ : 1 793684  9940000 
9940500: system.mem_ctrls: Timing Read : 0 100264  9940500 
9941000: system.mem_ctrls: Timing Read : 0 100272  9941000 
9941500: system.mem_ctrls: Timing Read : 0 100272  9941500 
9943000: system.mem_ctrls: Timing Read : 0 100272  9943000 
9943500: system.mem_ctrls: Timing Read : 0 100280  9943500 
9944500: system.mem_ctrls: Timing Writ : 1 793688  9944500 
9945000: system.mem_ctrls: Timing Read : 0 100280  9945000 
9945500: system.mem_ctrls: Timing Read : 0 100288  9945500 
9945500: system.mem_ctrls: Timing Read : 0 809112  9945500 
9946000: system.mem_ctrls: Timing Read : 0 100288  9946000 
9946500: system.mem_ctrls: Timing Read : 0 100296  9946500 
9948000: system.mem_ctrls: Timing Read : 0 100296  9948000 
9948500: system.mem_ctrls: Timing Read : 0 100304  9948500 
9949500: system.mem_ctrls: Timing Read : 0 793680  9949500 
9950500: system.mem_ctrls: Timing Writ : 1 793680  9950500 
9951000: system.mem_ctrls: Timing Read : 0 100304  9951000 
9951500: system.mem_ctrls: Timing Read : 0 100312  9951500 
9953000: system.mem_ctrls: Timing Read : 0 100320  9953000 
9953500: system.mem_ctrls: Timing Read : 0 100328  9953500 
9953500: system.mem_ctrls: Timing Read : 0 801944  9953500 
9954000: system.mem_ctrls: Timing Read : 0 100328  9954000 
9954500: system.mem_ctrls: Timing Read : 0 100336  9954500 
9954500: system.mem_ctrls: Timing Read : 0 809128  9954500 
9955500: system.mem_ctrls: Timing Read : 0 100336  9955500 
9957000: system.mem_ctrls: Timing Read : 0 100344  9957000 
9958000: system.mem_ctrls: Timing Read : 0 100344  9958000 
9958500: system.mem_ctrls: Timing Read : 0 100344  9958500 
9958500: system.mem_ctrls: Timing Read : 0 801960  9958500 
9960000: system.mem_ctrls: Timing Read : 0 100352  9960000 
9960000: system.mem_ctrls: Timing Read : 0 801968  9960000 
9961500: system.mem_ctrls: Timing Read : 0 100352  9961500 
9961500: system.mem_ctrls: Timing Read : 0 801976  9961500 
9963000: system.mem_ctrls: Timing Read : 0 100352  9963000 
9963000: system.mem_ctrls: Timing Read : 0 801984  9963000 
9964500: system.mem_ctrls: Timing Read : 0 100352  9964500 
9964500: system.mem_ctrls: Timing Read : 0 801992  9964500 
9966000: system.mem_ctrls: Timing Read : 0 100352  9966000 
9966500: system.mem_ctrls: Timing Read : 0 100360  9966500 
9966500: system.mem_ctrls: Timing Read : 0 802000  9966500 
9968000: system.mem_ctrls: Timing Read : 0 100360  9968000 
9968000: system.mem_ctrls: Timing Read : 0 802008  9968000 
9969500: system.mem_ctrls: Timing Read : 0 64984  9969500 
9970500: system.mem_ctrls: Timing Read : 0 64984  9970500 
9971000: system.mem_ctrls: Timing Read : 0 64992  9971000 
9971500: system.mem_ctrls: Timing Read : 0 64992  9971500 
9973000: system.mem_ctrls: Timing Read : 0 64992  9973000 
9973500: system.mem_ctrls: Timing Read : 0 64992  9973500 
9974000: system.mem_ctrls: Timing Read : 0 65000  9974000 
9975000: system.mem_ctrls: Timing Writ : 1 802008  9975000 
9976500: system.mem_ctrls: Timing Read : 0 293728  9976500 
9977000: system.mem_ctrls: Timing Read : 0 293728  9977000 
9977500: system.mem_ctrls: Timing Read : 0 293736  9977500 
9978000: system.mem_ctrls: Timing Read : 0 293736  9978000 
9978500: system.mem_ctrls: Timing Read : 0 293736  9978500 
9979000: system.mem_ctrls: Timing Read : 0 293744  9979000 
9979500: system.mem_ctrls: Timing Read : 0 293744  9979500 
9980000: system.mem_ctrls: Timing Read : 0 293752  9980000 
9981500: system.mem_ctrls: Timing Read : 0 293768  9981500 
9982000: system.mem_ctrls: Timing Read : 0 293776  9982000 
9982500: system.mem_ctrls: Timing Read : 0 293776  9982500 
9983000: system.mem_ctrls: Timing Read : 0 293776  9983000 
