\hypertarget{struct_p_i_t___mem_map}{}\section{P\+I\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_i_t___mem_map}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}{M\+C\+R}
\item 
\hypertarget{struct_p_i_t___mem_map_afd7d4076393c069e0ef7b76ad95ef752}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}252\mbox{]}\label{struct_p_i_t___mem_map_afd7d4076393c069e0ef7b76ad95ef752}

\item 
\hypertarget{struct_p_i_t___mem_map_a05072edaff63f0fc1f625d97dff9c7b3}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}{LDVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}{CVAL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}{TCTRL}\\
\>uint32\_t \hyperlink{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}{TFLG}\\
\} {\bfseries CHANNEL} \mbox{[}4\mbox{]}\label{struct_p_i_t___mem_map_a05072edaff63f0fc1f625d97dff9c7b3}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+I\+T -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+V\+A\+L@{C\+V\+A\+L}}
\index{C\+V\+A\+L@{C\+V\+A\+L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+V\+A\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+C\+V\+A\+L}\label{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}
Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \hypertarget{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+D\+V\+A\+L@{L\+D\+V\+A\+L}}
\index{L\+D\+V\+A\+L@{L\+D\+V\+A\+L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{L\+D\+V\+A\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+L\+D\+V\+A\+L}\label{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}
Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \hypertarget{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!M\+C\+R@{M\+C\+R}}
\index{M\+C\+R@{M\+C\+R}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+M\+C\+R}\label{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}
P\+I\+T Module Control Register, offset\+: 0x0 \hypertarget{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+C\+T\+R\+L@{T\+C\+T\+R\+L}}
\index{T\+C\+T\+R\+L@{T\+C\+T\+R\+L}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+T\+C\+T\+R\+L}\label{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}
Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \hypertarget{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}{}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+F\+L\+G@{T\+F\+L\+G}}
\index{T\+F\+L\+G@{T\+F\+L\+G}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{T\+F\+L\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+I\+T\+\_\+\+Mem\+Map\+::\+T\+F\+L\+G}\label{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}
Timer Flag Register, array offset\+: 0x10\+C, array step\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
