###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Dec  1 14:15:36 2015
#  Design:            spc2
#  Command:           timeDesign -signoff -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   F[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.510
= Slack Time                  116.390
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |  241.390 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.394 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.207 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.208 | 
     | F_reg[2]/Q  |   ^   | F[2]  | DFCX3  | 1.681 | 129.499 |  245.889 | 
     | F[2]        |   ^   | F[2]  | spc2   | 0.011 | 129.510 |  245.900 | 
     +-------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   GS[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.507
= Slack Time                  116.393
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |  241.393 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.398 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.211 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.212 | 
     | GS_reg[3]/Q  |   ^   | GS[3] | DFCX3  | 1.679 | 129.498 |  245.891 | 
     | GS[3]        |   ^   | GS[3] | spc2   | 0.009 | 129.507 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   F[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.502
= Slack Time                  116.398
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |  241.398 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.402 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.215 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.216 | 
     | F_reg[1]/Q  |   ^   | F[1]  | DFCX3  | 1.675 | 129.493 |  245.891 | 
     | F[1]        |   ^   | F[1]  | spc2   | 0.009 | 129.502 |  245.900 | 
     +-------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   F[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.499
= Slack Time                  116.401
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |  241.401 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.405 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.218 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.219 | 
     | F_reg[3]/Q  |   ^   | F[3]  | DFCX3  | 1.673 | 129.492 |  245.892 | 
     | F[3]        |   ^   | F[3]  | spc2   | 0.008 | 129.499 |  245.900 | 
     +-------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   GS[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.494
= Slack Time                  116.406
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |  241.406 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.410 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.223 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.225 | 
     | GS_reg[2]/Q  |   ^   | GS[2] | DFCX3  | 1.668 | 129.486 |  245.893 | 
     | GS[2]        |   ^   | GS[2] | spc2   | 0.007 | 129.494 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   GD[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.491
= Slack Time                  116.409
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |  241.409 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.414 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.227 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.227 | 
     | GD_reg[0]/Q  |   ^   | GD[0] | DFCX3  | 1.665 | 129.483 |  245.893 | 
     | GD[0]        |   ^   | GD[0] | spc2   | 0.007 | 129.491 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   GD[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.488
= Slack Time                  116.412
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |  241.413 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.417 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.230 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.230 | 
     | GD_reg[1]/Q  |   ^   | GD[1] | DFCX3  | 1.663 | 129.481 |  245.893 | 
     | GD[1]        |   ^   | GD[1] | spc2   | 0.007 | 129.488 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   GS[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.487
= Slack Time                  116.413
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |  241.413 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.417 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.230 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.231 | 
     | GS_reg[1]/Q  |   ^   | GS[1] | DFCX3  | 1.662 | 129.480 |  245.893 | 
     | GS[1]        |   ^   | GS[1] | spc2   | 0.007 | 129.487 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   IQ       (^) checked with  leading edge of 'Clk'
Beginpoint: IQ_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.487
= Slack Time                  116.413
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |  241.413 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.417 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.230 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.231 | 
     | IQ_reg/Q  |   ^   | IQ    | DFCX3  | 1.661 | 129.480 |  245.893 | 
     | IQ        |   ^   | IQ    | spc2   | 0.007 | 129.487 |  245.900 | 
     +-----------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   GS[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.480
= Slack Time                  116.419
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |  241.419 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.424 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.237 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.238 | 
     | GS_reg[0]/Q  |   ^   | GS[0] | DFCX3  | 1.656 | 129.475 |  245.894 | 
     | GS[0]        |   ^   | GS[0] | spc2   | 0.006 | 129.480 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   RE       (^) checked with  leading edge of 'Clk'
Beginpoint: RE_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.479
= Slack Time                  116.421
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |  241.421 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.426 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.239 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.239 | 
     | RE_reg/Q  |   ^   | RE    | DFCX3  | 1.654 | 129.472 |  245.893 | 
     | RE        |   ^   | RE    | spc2   | 0.007 | 129.479 |  245.900 | 
     +-----------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   CE       (^) checked with  leading edge of 'Clk'
Beginpoint: CE_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.478
= Slack Time                  116.422
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |  241.422 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.426 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.239 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.240 | 
     | CE_reg/Q  |   ^   | CE    | DFCX3  | 1.654 | 129.473 |  245.894 | 
     | CE        |   ^   | CE    | spc2   | 0.006 | 129.478 |  245.900 | 
     +-----------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   GD[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.477
= Slack Time                  116.423
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |  241.423 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.428 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.241 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.241 | 
     | GD_reg[2]/Q  |   ^   | GD[2] | DFCX3  | 1.653 | 129.471 |  245.895 | 
     | GD[2]        |   ^   | GD[2] | spc2   | 0.005 | 129.477 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   F[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.476
= Slack Time                  116.424
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |  241.424 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.428 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.241 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.242 | 
     | F_reg[0]/Q  |   ^   | F[0]  | DFCX3  | 1.653 | 129.471 |  245.895 | 
     | F[0]        |   ^   | F[0]  | spc2   | 0.005 | 129.476 |  245.900 | 
     +-------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   NS       (^) checked with  leading edge of 'Clk'
Beginpoint: NS_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.472
= Slack Time                  116.428
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |  241.428 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.432 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.245 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.246 | 
     | NS_reg/Q  |   ^   | NS    | DFCX3  | 1.649 | 129.467 |  245.895 | 
     | NS        |   ^   | NS    | spc2   | 0.005 | 129.472 |  245.900 | 
     +-----------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   FS       (^) checked with  leading edge of 'Clk'
Beginpoint: FS_reg/Q (^) triggered by trailing edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                129.472
= Slack Time                  116.428
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |  241.428 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |  241.432 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |  244.245 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |  244.246 | 
     | FS_reg/Q  |   ^   | FS    | DFCX3  | 1.648 | 129.466 |  245.894 | 
     | FS        |   ^   | FS    | spc2   | 0.006 | 129.472 |  245.900 | 
     +-----------------------------------------------------------------+ 
Path 17: MET Clock Gating Setup Check with Pin g96/A 
Endpoint:   g96/B          (v) checked with trailing edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2cgate}
Analysis View: test_max
Other End Arrival Time        125.004
- Clock Gating Setup            0.000
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               124.904
- Arrival Time                  0.879
= Slack Time                  124.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |         |       |   0.000 |  124.025 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1   | 0.004 |   0.004 |  124.029 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1   | 0.445 |   0.449 |  124.475 | 
     | g36/B           |   v   | count[1] | NOR2XL  | 0.000 |   0.449 |  124.475 | 
     | g36/Q           |   ^   | n_13     | NOR2XL  | 0.310 |   0.759 |  124.784 | 
     | g98/A           |   ^   | n_13     | NAND3X1 | 0.000 |   0.759 |  124.784 | 
     | g98/Q           |   v   | n_8      | NAND3X1 | 0.120 |   0.879 |  124.904 | 
     | g96/B           |   v   | n_8      | NOR2XL  | 0.000 |   0.879 |  124.904 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------+ 
     |  Pin  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |       |       |       |        |       |  Time   |   Time   | 
     |-------+-------+-------+--------+-------+---------+----------| 
     | Clk   |   v   | Clk   |        |       | 125.000 |    0.975 | 
     | g96/A |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.979 | 
     +-------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin RE_reg/CP 
Endpoint:   RE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.008
= Slack Time                  124.841
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |           |       |        |       |       |  Time   |   Time   | 
     |-----------+-------+--------+-------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |       |       |   3.000 |  127.841 | 
     | RE_reg/RN |   ^   | Resetn | DFCX3 | 0.008 |   3.008 |  127.848 | 
     +-----------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.159 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.164 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.977 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +-----------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.007
= Slack Time                  124.841
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |              |       |        |       |       |  Time   |   Time   | 
     |--------------+-------+--------+-------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |       |       |   3.000 |  127.841 | 
     | GD_reg[0]/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.848 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.159 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +--------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.007
= Slack Time                  124.841
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |              |       |        |       |       |  Time   |   Time   | 
     |--------------+-------+--------+-------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |       |       |   3.000 |  127.841 | 
     | GD_reg[1]/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.848 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.159 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +--------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin FS_reg/CP 
Endpoint:   FS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.007
= Slack Time                  124.841
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |           |       |        |       |       |  Time   |   Time   | 
     |-----------+-------+--------+-------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |       |       |   3.000 |  127.841 | 
     | FS_reg/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.848 | 
     +-----------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.159 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +-----------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.007
= Slack Time                  124.841
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |              |       |        |       |       |  Time   |   Time   | 
     |--------------+-------+--------+-------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |       |       |   3.000 |  127.841 | 
     | GD_reg[2]/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.848 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.159 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin NS_reg/CP 
Endpoint:   NS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.007
= Slack Time                  124.841
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |           |       |        |       |       |  Time   |   Time   | 
     |-----------+-------+--------+-------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |       |       |   3.000 |  127.841 | 
     | NS_reg/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.848 | 
     +-----------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.159 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +-----------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.007
= Slack Time                  124.841
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |             |       |        |       |       |  Time   |   Time   | 
     |-------------+-------+--------+-------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |       |       |   3.000 |  127.841 | 
     | F_reg[0]/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.848 | 
     +-------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.159 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +-------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.849
- Arrival Time                  3.007
= Slack Time                  124.842
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |              |       |        |       |       |  Time   |   Time   | 
     |--------------+-------+--------+-------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |       |       |   3.000 |  127.842 | 
     | GS_reg[0]/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.849 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.158 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +--------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin CE_reg/CP 
Endpoint:   CE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.007
= Slack Time                  124.842
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |           |       |        |       |       |  Time   |   Time   | 
     |-----------+-------+--------+-------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |       |       |   3.000 |  127.842 | 
     | CE_reg/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.848 | 
     +-----------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.158 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.163 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.976 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.977 | 
     +-----------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.849
- Arrival Time                  3.007
= Slack Time                  124.842
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |              |       |        |       |       |  Time   |   Time   | 
     |--------------+-------+--------+-------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |       |       |   3.000 |  127.842 | 
     | GS_reg[1]/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.849 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.158 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.162 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.975 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.976 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.849
- Arrival Time                  3.007
= Slack Time                  124.842
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |              |       |        |       |       |  Time   |   Time   | 
     |--------------+-------+--------+-------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |       |       |   3.000 |  127.842 | 
     | GS_reg[2]/RN |   ^   | Resetn | DFCX3 | 0.007 |   3.007 |  127.849 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.158 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.162 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.975 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.976 | 
     +--------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.006
= Slack Time                  124.842
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |           |       |        |       |       |  Time   |   Time   | 
     |-----------+-------+--------+-------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |       |       |   3.000 |  127.842 | 
     | IQ_reg/RN |   ^   | Resetn | DFCX3 | 0.006 |   3.006 |  127.848 | 
     +-----------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |    0.158 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.162 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.975 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.976 | 
     +-----------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.849
- Arrival Time                  3.006
= Slack Time                  124.842
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |             |       |        |       |       |  Time   |   Time   | 
     |-------------+-------+--------+-------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |       |       |   3.000 |  127.842 | 
     | F_reg[2]/RN |   ^   | Resetn | DFCX3 | 0.006 |   3.006 |  127.849 | 
     +-------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.158 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.162 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.975 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.976 | 
     +-------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.849
- Arrival Time                  3.006
= Slack Time                  124.842
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |              |       |        |       |       |  Time   |   Time   | 
     |--------------+-------+--------+-------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |       |       |   3.000 |  127.842 | 
     | GS_reg[3]/RN |   ^   | Resetn | DFCX3 | 0.006 |   3.006 |  127.849 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |    0.158 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.162 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.975 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.976 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.130
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.848
- Arrival Time                  3.005
= Slack Time                  124.844
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |             |       |        |       |       |  Time   |   Time   | 
     |-------------+-------+--------+-------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |       |       |   3.000 |  127.844 | 
     | F_reg[1]/RN |   ^   | Resetn | DFCX3 | 0.005 |   3.005 |  127.848 | 
     +-------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.156 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.161 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.974 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.975 | 
     +-------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time        127.818
- Recovery                     -0.129
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.847
- Arrival Time                  3.003
= Slack Time                  124.845
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |             |       |        |       |       |  Time   |   Time   | 
     |-------------+-------+--------+-------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |       |       |   3.000 |  127.845 | 
     | F_reg[3]/RN |   ^   | Resetn | DFCX3 | 0.003 |   3.003 |  127.847 | 
     +-------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |    0.155 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |    0.160 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    2.973 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    2.974 | 
     +-------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.381
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.337
- Arrival Time                  0.434
= Slack Time                  126.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.903 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.906 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.430 |   0.434 |  127.337 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3 | 0.000 |   0.434 |  127.337 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -1.903 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.898 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.915 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.915 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.380
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.339
- Arrival Time                  0.427
= Slack Time                  126.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.911 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  126.914 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.424 |   0.427 |  127.339 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3 | 0.000 |   0.427 |  127.339 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -1.911 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.907 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.906 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.907 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.379
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.339
- Arrival Time                  0.423
= Slack Time                  126.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.916 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.920 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.419 |   0.423 |  127.339 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3 | 0.000 |   0.423 |  127.339 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -1.916 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.912 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.901 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.902 | 
     +-----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.379
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.340
- Arrival Time                  0.422
= Slack Time                  126.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  126.918 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.003 |   0.003 |  126.921 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.419 |   0.422 |  127.340 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3 | 0.000 |   0.422 |  127.340 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -1.918 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.914 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.899 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.900 | 
     +-------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.378
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.340
- Arrival Time                  0.421
= Slack Time                  126.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.919 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.923 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.417 |   0.421 |  127.340 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3 | 0.000 |   0.421 |  127.340 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -1.919 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.915 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.898 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.899 | 
     +-----------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.378
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.340
- Arrival Time                  0.420
= Slack Time                  126.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  126.920 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.004 |   0.004 |  126.924 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.416 |   0.420 |  127.340 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3 | 0.000 |   0.420 |  127.340 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -1.920 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.916 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.897 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.898 | 
     +-----------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.378
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.340
- Arrival Time                  0.419
= Slack Time                  126.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.921 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.925 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.415 |   0.419 |  127.340 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3 | 0.000 |   0.419 |  127.340 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -1.921 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.917 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.896 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.897 | 
     +--------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.378
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.340
- Arrival Time                  0.419
= Slack Time                  126.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  126.921 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  126.923 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.417 |   0.419 |  127.340 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3 | 0.000 |   0.419 |  127.340 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -1.921 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.917 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.896 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.897 | 
     +-------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.378
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.341
- Arrival Time                  0.419
= Slack Time                  126.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.922 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  126.924 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.416 |   0.419 |  127.340 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3 | 0.000 |   0.419 |  127.341 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -1.922 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.917 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.896 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.897 | 
     +--------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.378
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.340
- Arrival Time                  0.416
= Slack Time                  126.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  126.924 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.001 |   0.001 |  126.925 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.416 |   0.416 |  127.340 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3 | 0.000 |   0.416 |  127.340 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -1.924 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.920 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.893 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.894 | 
     +-------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.376
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.342
- Arrival Time                  0.411
= Slack Time                  126.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.931 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.935 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.408 |   0.411 |  127.342 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3 | 0.000 |   0.411 |  127.342 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -1.931 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.927 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.886 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.887 | 
     +-----------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.375
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.343
- Arrival Time                  0.408
= Slack Time                  126.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  126.935 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  126.937 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.406 |   0.408 |  127.343 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3 | 0.000 |   0.408 |  127.343 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -1.935 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.931 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.882 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.883 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.374
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.344
- Arrival Time                  0.408
= Slack Time                  126.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.936 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.940 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.404 |   0.408 |  127.344 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3 | 0.000 |   0.408 |  127.344 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -1.936 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.932 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.881 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.882 | 
     +--------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.374
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.344
- Arrival Time                  0.406
= Slack Time                  126.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.938 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.942 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.402 |   0.406 |  127.344 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3 | 0.000 |   0.406 |  127.344 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -1.938 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.934 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.879 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.880 | 
     +--------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.372
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.347
- Arrival Time                  0.395
= Slack Time                  126.952
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  126.952 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  126.953 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.394 |   0.395 |  127.347 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3 | 0.000 |   0.395 |  127.347 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -1.952 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.947 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.866 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.867 | 
     +-------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time        127.818
- Setup                         0.368
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               127.349
- Arrival Time                  0.386
= Slack Time                  126.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  126.963 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  126.967 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1 | 0.382 |   0.386 |  127.349 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3 | 0.000 |   0.386 |  127.349 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -1.963 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.004 | 125.004 |   -1.959 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 2.813 | 127.817 |    0.854 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 127.818 |    0.855 | 
     +-----------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (^) checked with  leading edge of 'Clk'
Beginpoint: Cfg_in        (^) triggered by  leading edge of 'Clk'
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.165
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.736
- Arrival Time                  3.000
= Slack Time                  246.736
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Cfg_in        |   ^   | Cfg_in |       |       |   3.000 |  249.736 | 
     | out_reg[15]/D |   ^   | Cfg_in | DFCX1 | 0.000 |   3.000 |  249.736 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -246.736 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1 | 0.001 |   0.001 | -246.735 | 
     +---------------------------------------------------------------------+ 

