<profile>

<section name = "Vivado HLS Report for 'V_read'" level="0">
<item name = "Date">Thu Jan  9 23:44:27 2020
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">solution</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.00, 4.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 25002501, 5, 24997499, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_writeV2calc_fu_152">writeV2calc, 1, 24997498, 1, 24997498, none</column>
<column name="grp_readVoltages_fu_187">readVoltages, 3, 5001, 3, 5001, none</column>
<column name="grp_indexGeneration_fu_201">indexGeneration, 4, 6252501, 4, 6252501, none</column>
<column name="StgValue_14_V_read_entry201214_fu_224">V_read_entry201214, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 18</column>
<column name="FIFO">16, -, 518, 1031</column>
<column name="Instance">-, -, 736, 806</column>
<column name="Memory">64, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 9</column>
<column name="Register">-, -, 11, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">28, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="V_read_entry201214_U0">V_read_entry201214, 0, 0, 3, 14</column>
<column name="indexGeneration_U0">indexGeneration, 0, 0, 98, 244</column>
<column name="readVoltages_U0">readVoltages, 0, 0, 127, 277</column>
<column name="writeV2calc_U0">writeV2calc, 0, 0, 508, 271</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="voltagesBackup_U">V_read_voltagesBabkb, 64, 0, 0, 10000, 32, 2, 640000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="V_SIZE_channel_i_U">0, 5, 44, 1, 32, 32</column>
<column name="Vi_idx_V_data_V_0_U">2, 61, 99, 1024, 27, 27648</column>
<column name="Vi_idx_V_data_V_1_U">2, 61, 99, 1024, 27, 27648</column>
<column name="Vi_idx_V_data_V_2_U">2, 61, 99, 1024, 27, 27648</column>
<column name="Vi_idx_V_data_V_3_U">2, 61, 99, 1024, 27, 27648</column>
<column name="Vj_idx_V_data_V_0_U">2, 61, 99, 1024, 27, 27648</column>
<column name="Vj_idx_V_data_V_1_U">2, 61, 99, 1024, 27, 27648</column>
<column name="Vj_idx_V_data_V_2_U">2, 61, 99, 1024, 27, 27648</column>
<column name="Vj_idx_V_data_V_3_U">2, 61, 99, 1024, 27, 27648</column>
<column name="simConfig_BLOCK_NUMB_6_U">0, 5, 39, 2, 27, 54</column>
<column name="simConfig_BLOCK_NUMB_U">0, 5, 39, 1, 27, 27</column>
<column name="simConfig_rowBegin_V_3_U">0, 5, 39, 1, 27, 27</column>
<column name="simConfig_rowEnd_V_c_U">0, 5, 39, 1, 27, 27</column>
<column name="simConfig_rowsToSimu_U">0, 5, 39, 2, 27, 54</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="V_read_entry201214_U0_ap_ready_count">+, 0, 0, 2, 2, 1</column>
<column name="readVoltages_U0_ap_ready_count">+, 0, 0, 2, 2, 1</column>
<column name="V_read_entry201214_U0_ap_ready_count">-, 0, 0, 2, 2, 1</column>
<column name="readVoltages_U0_ap_ready_count">-, 0, 0, 2, 2, 1</column>
<column name="ap_hs_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_hs_ready">and, 0, 0, 1, 1, 1</column>
<column name="ap_idle">and, 0, 0, 1, 1, 1</column>
<column name="ap_sync_V_read_entry201214_U0_ap_start">and, 0, 0, 1, 1, 1</column>
<column name="ap_sync_readVoltages_U0_ap_start">and, 0, 0, 1, 1, 1</column>
<column name="start_write">and, 0, 0, 1, 1, 1</column>
<column name="ap_reg_V_read_entry201214_U0_ap_done">or, 0, 0, 1, 1, 1</column>
<column name="ap_reg_writeV2calc_U0_ap_done">or, 0, 0, 1, 1, 1</column>
<column name="ap_sync_V_read_entry201214_U0_ap_ready">or, 0, 0, 1, 1, 1</column>
<column name="ap_sync_readVoltages_U0_ap_ready">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="V_read_entry201214_U0_ap_ready_count">2, 2, 2, 4</column>
<column name="ap_reg_V_read_entry201214_U0_ap_done">1, 2, 1, 2</column>
<column name="ap_reg_writeV2calc_U0_ap_done">1, 2, 1, 2</column>
<column name="ap_sync_reg_V_read_entry201214_U0_ap_ready">1, 2, 1, 2</column>
<column name="ap_sync_reg_readVoltages_U0_ap_ready">1, 2, 1, 2</column>
<column name="readVoltages_U0_ap_ready_count">2, 2, 2, 4</column>
<column name="real_start">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="V_read_entry201214_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_reg_V_read_entry201214_U0_ap_done">1, 0, 1, 0</column>
<column name="ap_reg_writeV2calc_U0_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_V_read_entry201214_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_readVoltages_U0_ap_ready">1, 0, 1, 0</column>
<column name="readVoltages_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, V_read, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, V_read, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, V_read, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, V_read, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, V_read, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, V_read, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, V_read, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, V_read, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, V_read, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, V_read, return value</column>
<column name="simConfig_rowBegin_V_dout">in, 27, ap_fifo, simConfig_rowBegin_V, pointer</column>
<column name="simConfig_rowBegin_V_empty_n">in, 1, ap_fifo, simConfig_rowBegin_V, pointer</column>
<column name="simConfig_rowBegin_V_read">out, 1, ap_fifo, simConfig_rowBegin_V, pointer</column>
<column name="simConfig_rowEnd_V_dout">in, 27, ap_fifo, simConfig_rowEnd_V, pointer</column>
<column name="simConfig_rowEnd_V_empty_n">in, 1, ap_fifo, simConfig_rowEnd_V, pointer</column>
<column name="simConfig_rowEnd_V_read">out, 1, ap_fifo, simConfig_rowEnd_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_dout">in, 27, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_empty_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_rowsToSimulate_V_read">out, 1, ap_fifo, simConfig_rowsToSimulate_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_dout">in, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_empty_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_read">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="V_SIZE_read">in, 32, ap_none, V_SIZE_read, scalar</column>
<column name="V_SIZE_read_ap_vld">in, 1, ap_none, V_SIZE_read, scalar</column>
<column name="simConfig_rowsToSimulate_V_out_din">out, 27, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_full_n">in, 1, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_rowsToSimulate_V_out_write">out, 1, ap_fifo, simConfig_rowsToSimulate_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_din">out, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_full_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_out_write">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V_out, pointer</column>
<column name="V_data_V_data_0_dout">in, 32, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_0_empty_n">in, 1, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_0_read">out, 1, ap_fifo, V_data_V_data_0, pointer</column>
<column name="V_data_V_data_1_dout">in, 32, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_1_empty_n">in, 1, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_1_read">out, 1, ap_fifo, V_data_V_data_1, pointer</column>
<column name="V_data_V_data_2_dout">in, 32, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_2_empty_n">in, 1, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_2_read">out, 1, ap_fifo, V_data_V_data_2, pointer</column>
<column name="V_data_V_data_3_dout">in, 32, ap_fifo, V_data_V_data_3, pointer</column>
<column name="V_data_V_data_3_empty_n">in, 1, ap_fifo, V_data_V_data_3, pointer</column>
<column name="V_data_V_data_3_read">out, 1, ap_fifo, V_data_V_data_3, pointer</column>
<column name="fixedData_V_data_din">out, 32, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_data_full_n">in, 1, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_data_write">out, 1, ap_fifo, fixedData_V_data, pointer</column>
<column name="fixedData_V_tlast_V_din">out, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="fixedData_V_tlast_V_full_n">in, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="fixedData_V_tlast_V_write">out, 1, ap_fifo, fixedData_V_tlast_V, pointer</column>
<column name="processedData_V_data_din">out, 32, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_full_n">in, 1, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_write">out, 1, ap_fifo, processedData_V_data, pointer</column>
<column name="processedData_V_data_1_din">out, 32, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_1_full_n">in, 1, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_1_write">out, 1, ap_fifo, processedData_V_data_1, pointer</column>
<column name="processedData_V_data_2_din">out, 32, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_2_full_n">in, 1, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_2_write">out, 1, ap_fifo, processedData_V_data_2, pointer</column>
<column name="processedData_V_data_3_din">out, 32, ap_fifo, processedData_V_data_3, pointer</column>
<column name="processedData_V_data_3_full_n">in, 1, ap_fifo, processedData_V_data_3, pointer</column>
<column name="processedData_V_data_3_write">out, 1, ap_fifo, processedData_V_data_3, pointer</column>
</table>
</item>
</section>
</profile>
