{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 32-bit " "Info: Running Quartus II 32-bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:50:36 2014 " "Info: Processing started: Sun Nov 23 22:50:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF CPUsystem -c CPUsystem " "Info: Command: quartus_sim --simulation_results_format=VWF CPUsystem -c CPUsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "G:/CPU/Sys/simSYS.vwf " "Info (324025): Using vector source file \"G:/CPU/Sys/simSYS.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info (328054): Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[7\]\[0\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[7\]\[0\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[7\]\[1\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[7\]\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[7\]\[2\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[7\]\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[5\]\[0\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[5\]\[0\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[1\]\[0\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[1\]\[0\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[3\]\[0\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[3\]\[0\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[6\]\[1\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[6\]\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[2\]\[1\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[2\]\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[3\]\[1\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[3\]\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[5\]\[2\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[5\]\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[6\]\[2\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[6\]\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[4\]\[2\] " "Info (328055): Register: \|system\|fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\|BR_aux\[4\]\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 328054 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info (310002): Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     72.02 % " "Info (328053): Simulation coverage is      72.02 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "11622 " "Info (328052): Number of transitions in simulation is 11622" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "CPUsystem.sim.vwf " "Info (324045): Vector file CPUsystem.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:50:37 2014 " "Info: Processing ended: Sun Nov 23 22:50:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
