
<!DOCTYPE html>


<html lang="en" data-content_root="../../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>XOR and NXOR Gate &#8212; Book on electronics</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=03e43079" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../../_static/togglebutton.css?v=13237357" />
    <link rel="stylesheet" type="text/css" href="../../_static/copybutton.css?v=76b2166b" />
    <link rel="stylesheet" type="text/css" href="../../_static/mystnb.8ecb98da25f57f5357bf6f572d296f466b2cfe2517ffebfabe82451661e28f02.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/sphinx-thebe.css?v=4fa983c6" />
    <link rel="stylesheet" type="text/css" href="../../_static/sphinx-design.min.css?v=95c83b7e" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../../_static/documentation_options.js?v=9eb32ce0"></script>
    <script src="../../_static/doctools.js?v=9a2dae69"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/clipboard.min.js?v=a7894cd8"></script>
    <script src="../../_static/copybutton.js?v=f281be69"></script>
    <script src="../../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script>let toggleHintShow = 'Click to show';</script>
    <script>let toggleHintHide = 'Click to hide';</script>
    <script>let toggleOpenOnPrint = 'true';</script>
    <script src="../../_static/togglebutton.js?v=4a39c7ea"></script>
    <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../../_static/design-tabs.js?v=f930bc37"></script>
    <script>const THEBE_JS_URL = "https://unpkg.com/thebe@0.8.2/lib/index.js"; const thebe_selector = ".thebe,.cell"; const thebe_selector_input = "pre"; const thebe_selector_output = ".output, .cell_output"</script>
    <script async="async" src="../../_static/sphinx-thebe.js?v=c100c467"></script>
    <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script>const THEBE_JS_URL = "https://unpkg.com/thebe@0.8.2/lib/index.js"; const thebe_selector = ".thebe,.cell"; const thebe_selector_input = "pre"; const thebe_selector_output = ".output, .cell_output"</script>
    <script>window.MathJax = {"options": {"processHtmlClass": "tex2jax_process|mathjax_process|math|output_area"}}</script>
    <script defer="defer" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'Logicol/Porte/XOR';</script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Schmitt Trigger" href="../../Secrurity/Schmitt_Trigger/intro.html" />
    <link rel="prev" title="OR and NOR Gate" href="OR.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search this book..."
         aria-label="Search this book..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../../intro.html">
  
  
  
  
  
    
    
      
    
    
    <img src="../../_static/logo.png" class="logo__image only-light" alt="Book on electronics - Home"/>
    <script>document.write(`<img src="../../_static/logo.png" class="logo__image only-dark" alt="Book on electronics - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../../intro.html">
                    Book on Electronics
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Basic Electronics - Component</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/Capacite.html">Capacitor</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/diode/Diode.html">Diode</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/transistor/JFET.html">Field-Effect Transistors (JFET)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/transistor/Bipolaire.html">Bipolar Junction Transistor (BJT)</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Passif circuit</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Passif/RC.html">RL Circuit</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Basic Electronics - Essential Circuit</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../General/Pont_diode.html">Diode Bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../General/Diode_roue_libre.html">Freewheeling Diode</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Analog electronics - Regulator</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/Pond_diviseur_tension.html">Voltage divider bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/Diode_Zener.html">Zener diode series stabilizer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/regulateur_tension_serie_transistor_2.html">Series Transistor Voltage Regulator</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/regulateur_tension_serie_AOP_2.html">Régulateur de tension série avec AOP</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Analog electronics - Amplificator</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../AOP/01_Introduction_amplificateur.html">Resume</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/02_Inverting_amplifier.html">Inverting Amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/03_Non_inverseur_amplificator.html">Non-Inverting Operational Amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/04_Suiveur.html">Voltage Follower (Buffer)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/05_Differential_amplificator.html">Differential amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/06_Sommateur_amplificator.html">Amplificateur Sommateur</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/07_Logarithme_amplificator.html">Amplificateur logarithme</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/08_class_A.html">Class A amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/09_class_B.html">Amplificateur class B</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/10_class_AB.html">Amplificateur class AB</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/11_class_C.html">Amplificateur class C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/12_class_D.html">Amplificateur class D</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/13_class_E.html">Amplificateur class E</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Logic Gate</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="NOT.html">Porte NOT</a></li>
<li class="toctree-l1"><a class="reference internal" href="AND.html">AND and NAND Gate</a></li>
<li class="toctree-l1"><a class="reference internal" href="OR.html">OR and NOR Gate</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">XOR and NXOR Gate</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Digital electronics - Schmit Trigger</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Secrurity/Schmitt_Trigger/intro.html">Schmitt Trigger</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Secrurity/Schmitt_Trigger/Hysteresis_aop.html">Schmitt Trigger Using an Operational Amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Secrurity/Schmitt_Trigger/Hysteresis_transistor.html">Schmitt Trigger using a Bipolar Transistor</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Digital electronics - Microelectronics</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../Introduction/Introduction_bar_metal_Layout.html">Introduction bar métal</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Introduction/Jonction_PN.html">Jonction PN</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-source-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Source repositories">
    <i class="fab fa-github"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="https://github.com/executablebooks/jupyter-book" target="_blank"
   class="btn btn-sm btn-source-repository-button dropdown-item"
   title="Source repository"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>
<span class="btn__text-container">Repository</span>
</a>
</li>
      
      
      
      
      <li><a href="https://github.com/executablebooks/jupyter-book/issues/new?title=Issue%20on%20page%20%2FLogicol/Porte/XOR.html&body=Your%20issue%20content%20here." target="_blank"
   class="btn btn-sm btn-source-issues-button dropdown-item"
   title="Open an issue"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-lightbulb"></i>
  </span>
<span class="btn__text-container">Open issue</span>
</a>
</li>
      
  </ul>
</div>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../../_sources/Logicol/Porte/XOR.ipynb" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.ipynb</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>XOR and NXOR Gate</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#import-and-formatting">Import and Formatting</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#import">Import</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#formatting">Formatting</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#goal">Goal</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electrical-symbol">Electrical Symbol</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#truth-table">Truth Table</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#building-an-xor-gate">Building an XOR Gate</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#mathematical-representation">Mathematical Representation</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xor">XOR</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xnor-nxor">XNOR (NXOR)</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electronic-circuits">Electronic Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#logic-circuits">Logic Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">XOR</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xnor">XNOR</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#cmos-circuits">CMOS Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">XOR</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">XNOR</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#spice">Spice</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#spice-xor">Spice XOR</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#simulation">Simulation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#chronogram-xor-gate">Chronogram XOR Gate</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xor-gate-logic-visualization">XOR Gate Logic Visualization</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#spice-xnor">Spice XNOR</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">Simulation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id5">Chronogram XOR Gate</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nxor-gate-logic-visualization">NXOR Gate Logic Visualization</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#other-reduced-circuits">Other Reduced Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#transistors">10 transistors</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#explanation">Explanation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id6">Spice</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#id7">6 transistors</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id8">Explanation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id9">Spice</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#transistor-xor-gate">4-Transistor XOR Gate</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id10">Explanation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#spice-implementation">SPICE Implementation</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#comparison">Comparison</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id11">Truth Table</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id12">Chronogram XOR Gate</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#reference">Reference</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#writing-matrix">Writing Matrix</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section class="tex2jax_ignore mathjax_ignore" id="xor-and-nxor-gate">
<h1>XOR and NXOR Gate<a class="headerlink" href="#xor-and-nxor-gate" title="Link to this heading">#</a></h1>
<section id="import-and-formatting">
<h2>Import and Formatting<a class="headerlink" href="#import-and-formatting" title="Link to this heading">#</a></h2>
<p>The goal of this section is to import all the necessary files and libraries required for the subsequent data analysis.<br />
It also includes setting up the formatting parameters for the plots and visualizations.</p>
<section id="import">
<h3>Import<a class="headerlink" href="#import" title="Link to this heading">#</a></h3>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ----  Standard import</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">matplotlib.pyplot</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">plt</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">itertools</span>

<span class="c1"># ----- Spice impor t</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">PySpice.Spice.Netlist</span><span class="w"> </span><span class="kn">import</span> <span class="n">Circuit</span><span class="p">,</span> <span class="n">SubCircuit</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">PySpice.Unit</span><span class="w"> </span><span class="kn">import</span> <span class="o">*</span>
</pre></div>
</div>
</div>
</div>
</section>
<section id="formatting">
<h3>Formatting<a class="headerlink" href="#formatting" title="Link to this heading">#</a></h3>
<p>Adjusting Plotly chart settings for clarity and consistency.</p>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ----  Formatting charts</span>
<span class="o">%</span><span class="k">matplotlib</span> inline
<span class="kn">from</span><span class="w"> </span><span class="nn">IPython.core.pylabtools</span><span class="w"> </span><span class="kn">import</span> <span class="n">figsize</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">matplotlib</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">mpl</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;lines.linewidth&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="mf">2.0</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.edgecolor&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;#bcbcbc&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;patch.linewidth&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="mf">0.5</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;legend.fancybox&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="kc">True</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.facecolor&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;#eeeeee&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.labelsize&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;large&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.grid&#39;</span><span class="p">]</span>       <span class="o">=</span> <span class="kc">True</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;grid.linestyle&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;--&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;patch.edgecolor&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;#eeeeee&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.titlesize&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;x-large&quot;</span>
</pre></div>
</div>
</div>
</div>
</section>
</section>
<section id="goal">
<h2>Goal<a class="headerlink" href="#goal" title="Link to this heading">#</a></h2>
<p>The objective of this section is to understand the operation of the <em>XOR</em> logic gate as well as its inverse, the <em>NXOR</em> gate.</p>
<p>This study will first rely on the analysis of the <strong>truth table</strong> of these logic gates. We will then examine how these gates can be <strong>implemented electronically</strong>, particularly using transistors, in order to establish a clear connection between Boolean logic and its hardware realization.</p>
</section>
<section id="electrical-symbol">
<h2>Electrical Symbol<a class="headerlink" href="#electrical-symbol" title="Link to this heading">#</a></h2>
<p>In this book, the only standard used is the <strong>European standard</strong>.</p>
<p>The symbol is shown in <a class="reference internal" href="AND.html#symbol-and"><span class="std std-ref">Symbol for an AND logic gate</span></a>. It is very simple: a rectangle containing an symbol (=1). The gate has two logical inputs (A and B) and one output (Y).</p>
<figure class="align-center" id="symbol-xor">
<a class="reference internal image-reference" href="../../_images/symbol_xor.svg"><img alt="../../_images/symbol_xor.svg" src="../../_images/symbol_xor.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 99 </span><span class="caption-text">Symbol for an XOR logic gate</span><a class="headerlink" href="#symbol-xor" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="truth-table">
<h2>Truth Table<a class="headerlink" href="#truth-table" title="Link to this heading">#</a></h2>
<p>The truth table is given below:</p>
<div class="pst-scrollable-table-container"><table class="table table-center" id="table-de-verite-d-une-porte-xor">
<caption><span class="caption-number">Table 6 </span><span class="caption-text">Truth table of a XOR gate</span><a class="headerlink" href="#table-de-verite-d-une-porte-xor" title="Link to this table">#</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>A</p></th>
<th class="head"><p>B</p></th>
<th class="head"><p>Y</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
<p>The truth table of an AND gate is very simple (<a class="reference internal" href="#table-de-verite-d-une-porte-xor"><span class="std std-ref">Truth table of a XOR gate</span></a>).To obtain an output value equal to <code class="docutils literal notranslate"><span class="pre">1</span></code>, at least one of the two inputs—or both inputs—must be equal to <code class="docutils literal notranslate"><span class="pre">1</span></code>. Overwise, the output value is <code class="docutils literal notranslate"><span class="pre">0</span></code>.</p>
<p>Conversely, for a <code class="docutils literal notranslate"><span class="pre">NOR</span></code> gate (<a class="reference internal" href="#table-de-verite-d-une-porte-nxor"><span class="std std-ref">Truth table of a NXOR gate</span></a>), both inputs <em>A</em> and <em>B</em> must be equal to <code class="docutils literal notranslate"><span class="pre">0</span></code> for the output to be <code class="docutils literal notranslate"><span class="pre">1</span></code>. Otherwise, the output value is <code class="docutils literal notranslate"><span class="pre">0</span></code>.</p>
<div class="pst-scrollable-table-container"><table class="table table-center" id="table-de-verite-d-une-porte-nxor">
<caption><span class="caption-number">Table 7 </span><span class="caption-text">Truth table of a NXOR gate</span><a class="headerlink" href="#table-de-verite-d-une-porte-nxor" title="Link to this table">#</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>A</p></th>
<th class="head"><p>B</p></th>
<th class="head"><p>Y</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="building-an-xor-gate">
<h2>Building an XOR Gate<a class="headerlink" href="#building-an-xor-gate" title="Link to this heading">#</a></h2>
<p>The XOR gate is <strong>not a fundamental logic gate</strong>.<br />
The three fundamental logic gates are:</p>
<ul class="simple">
<li><p>NAND</p></li>
<li><p>NOR</p></li>
<li><p>NOT</p></li>
</ul>
<p>However, it is possible to <strong>build XOR and XNOR gates using these fundamental gates</strong>.</p>
<section id="mathematical-representation">
<h3>Mathematical Representation<a class="headerlink" href="#mathematical-representation" title="Link to this heading">#</a></h3>
<section id="xor">
<h4>XOR<a class="headerlink" href="#xor" title="Link to this heading">#</a></h4>
<p>For an XOR gate:</p>
<div class="math notranslate nohighlight">
\[
Y = A \oplus B
\]</div>
<div class="math notranslate nohighlight">
\[
Y = (A + B) \cdot \overline{(A \cdot B)}
\]</div>
</section>
<section id="xnor-nxor">
<h4>XNOR (NXOR)<a class="headerlink" href="#xnor-nxor" title="Link to this heading">#</a></h4>
<p>The same idea can be used to build an XNOR gate:</p>
<div class="math notranslate nohighlight">
\[
Y = \overline{A \oplus B}
\]</div>
<div class="math notranslate nohighlight">
\[
Y = \overline{(A + B) \cdot \overline{(A \cdot B)}}
\]</div>
<p>Using De Morgan’s laws:</p>
<div class="math notranslate nohighlight">
\[
Y = \overline{A + B} + \overline{\overline{(A \cdot B)}}
\]</div>
<div class="math notranslate nohighlight">
\[
Y = \overline{A + B} + (A \cdot B)
\]</div>
<p>Once these equations are established, it is possible to design the corresponding <strong>electronic circuit</strong>.</p>
</section>
</section>
</section>
<section id="electronic-circuits">
<h2>Electronic Circuits<a class="headerlink" href="#electronic-circuits" title="Link to this heading">#</a></h2>
<p>In the first part, the goal is to design the XOR and XNOR gates <strong>using only logic gates</strong>.<br />
After that, thanks to logic circuits, it is possible to <strong>implement these gates using CMOS technology</strong>.</p>
<section id="logic-circuits">
<h3>Logic Circuits<a class="headerlink" href="#logic-circuits" title="Link to this heading">#</a></h3>
<section id="id1">
<h4>XOR<a class="headerlink" href="#id1" title="Link to this heading">#</a></h4>
<p>There are several ways to build an XOR gate. One possible implementation is shown in  <a class="reference internal" href="#circuit-electronique-logical-xor"><span class="std std-ref">XOR gate built with logic gates</span></a>.</p>
<p>To better understand this circuit, the <strong>truth table</strong> and the <strong>logic demonstration</strong> are shown in  <a class="reference internal" href="#table-de-verite-d-une-porte-xor-demonstration"><span class="std std-ref">Truth table of a XOR gate</span></a> and  <a class="reference internal" href="#circuit-electronique-logical-xor-demonstration"><span class="std std-ref">Logic demonstration of the XOR gate</span></a>.</p>
<p>This implementation uses <strong>three logic gates</strong>:</p>
<ul class="simple">
<li><p>one NAND gate</p></li>
<li><p>one AND gate</p></li>
<li><p>one OR gate</p></li>
</ul>
<figure class="align-center" id="circuit-electronique-logical-xor">
<a class="reference internal image-reference" href="../../_images/logical_XOR.svg"><img alt="../../_images/logical_XOR.svg" src="../../_images/logical_XOR.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 100 </span><span class="caption-text">XOR gate built with logic gates</span><a class="headerlink" href="#circuit-electronique-logical-xor" title="Link to this image">#</a></p>
</figcaption>
</figure>
<div class="pst-scrollable-table-container"><table class="table table-center" id="table-de-verite-d-une-porte-xor-demonstration">
<caption><span class="caption-number">Table 8 </span><span class="caption-text">Truth table of a XOR gate</span><a class="headerlink" href="#table-de-verite-d-une-porte-xor-demonstration" title="Link to this table">#</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>A</p></th>
<th class="head"><p>B</p></th>
<th class="head"><p>OR</p></th>
<th class="head"><p>NAND</p></th>
<th class="head"><p>AND</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
<figure class="align-center" id="circuit-electronique-logical-xor-demonstration">
<a class="reference internal image-reference" href="../../_images/logical_XOR_demonstration.svg"><img alt="../../_images/logical_XOR_demonstration.svg" src="../../_images/logical_XOR_demonstration.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 101 </span><span class="caption-text">Logic demonstration of the XOR gate</span><a class="headerlink" href="#circuit-electronique-logical-xor-demonstration" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="xnor">
<h4>XNOR<a class="headerlink" href="#xnor" title="Link to this heading">#</a></h4>
<p>The same reasoning applies to the XNOR gate. The corresponding logic circuit is shown in <a class="reference internal" href="#circuit-electronique-logical-nxor"><span class="std std-ref">XNOR gate built with logic gates</span></a>.</p>
<figure class="align-center" id="circuit-electronique-logical-nxor">
<a class="reference internal image-reference" href="../../_images/logical_NXOR.svg"><img alt="../../_images/logical_NXOR.svg" src="../../_images/logical_NXOR.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 102 </span><span class="caption-text">XNOR gate built with logic gates</span><a class="headerlink" href="#circuit-electronique-logical-nxor" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
</section>
<section id="cmos-circuits">
<h3>CMOS Circuits<a class="headerlink" href="#cmos-circuits" title="Link to this heading">#</a></h3>
<section id="id2">
<h4>XOR<a class="headerlink" href="#id2" title="Link to this heading">#</a></h4>
<p>Using the logic-gate implementation shown in <a class="reference internal" href="#circuit-electronique-logical-xor"><span class="std std-ref">XOR gate built with logic gates</span></a>, we can estimate the maximum number of transistors:</p>
<ul class="simple">
<li><p>NAND gate: 4 transistors</p></li>
<li><p>AND gate: 6 transistors</p></li>
<li><p>OR gate: 6 transistors</p></li>
</ul>
<p>This results in a maximum of <strong>16 transistors</strong>.</p>
<p>However, in the CMOS implementation shown in <a class="reference internal" href="#circuit-electronique-cmos-xor"><span class="std std-ref">XOR gate implemented with CMOS</span></a>, only <strong>12 transistors</strong> are required.</p>
<p>This circuit is relatively easy to understand:</p>
<ul class="simple">
<li><p><strong>M1 and M2</strong> form an inverter</p></li>
<li><p><strong>M3 and M4</strong> form another inverter</p></li>
<li><p><strong>Transistors M5 to M12</strong> implement all cases of the XOR truth table:</p>
<ul>
<li><p><strong>M5 and M6</strong> conduct when <code class="docutils literal notranslate"><span class="pre">A</span> <span class="pre">=</span> <span class="pre">0</span></code> and <code class="docutils literal notranslate"><span class="pre">B</span> <span class="pre">=</span> <span class="pre">1</span></code> (A and B are different)</p></li>
<li><p><strong>M7 and M8</strong> conduct when <code class="docutils literal notranslate"><span class="pre">A</span> <span class="pre">=</span> <span class="pre">1</span></code> and <code class="docutils literal notranslate"><span class="pre">B</span> <span class="pre">=</span> <span class="pre">0</span></code> (A and B are different)</p></li>
<li><p><strong>M9 and M10</strong> conduct when <code class="docutils literal notranslate"><span class="pre">A</span> <span class="pre">=</span> <span class="pre">1</span></code> and <code class="docutils literal notranslate"><span class="pre">B</span> <span class="pre">=</span> <span class="pre">1</span></code> (A and B are equal)</p></li>
<li><p><strong>M11 and M12</strong> conduct when <code class="docutils literal notranslate"><span class="pre">A</span> <span class="pre">=</span> <span class="pre">0</span></code> and <code class="docutils literal notranslate"><span class="pre">B</span> <span class="pre">=</span> <span class="pre">0</span></code> (A and B are equal)</p></li>
</ul>
</li>
</ul>
<figure class="align-center" id="circuit-electronique-cmos-xor">
<a class="reference internal image-reference" href="../../_images/CMOS_XOR.svg"><img alt="../../_images/CMOS_XOR.svg" src="../../_images/CMOS_XOR.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 103 </span><span class="caption-text">XOR gate implemented with CMOS</span><a class="headerlink" href="#circuit-electronique-cmos-xor" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="id3">
<h4>XNOR<a class="headerlink" href="#id3" title="Link to this heading">#</a></h4>
<p>The same reasoning applies to the XNOR gate. The CMOS implementation is shown in <a class="reference internal" href="#circuit-electronique-cmos-nxor"><span class="std std-ref">XNOR gate implemented with CMOS</span></a>.</p>
<figure class="align-center" id="circuit-electronique-cmos-nxor">
<a class="reference internal image-reference" href="../../_images/CMOS_NXOR.svg"><img alt="../../_images/CMOS_NXOR.svg" src="../../_images/CMOS_NXOR.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 104 </span><span class="caption-text">XNOR gate implemented with CMOS</span><a class="headerlink" href="#circuit-electronique-cmos-nxor" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
</section>
</section>
<section id="spice">
<h2>Spice<a class="headerlink" href="#spice" title="Link to this heading">#</a></h2>
<p>In this part, the goal is create the circuit of XOR and XNOR with Spice</p>
<section id="spice-xor">
<h3>Spice XOR<a class="headerlink" href="#spice-xor" title="Link to this heading">#</a></h3>
<p>The circuit is show in <a class="reference internal" href="#circuit-electronique-cmos-xor-spice"><span class="std std-ref">XOR gate built with CMOS (Spice)</span></a>.</p>
<figure class="align-center" id="circuit-electronique-cmos-xor-spice">
<a class="reference internal image-reference" href="../../_images/CMOS_XOR_spice.svg"><img alt="../../_images/CMOS_XOR_spice.svg" src="../../_images/CMOS_XOR_spice.svg" style="width: 500px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 105 </span><span class="caption-text">XOR gate built with CMOS (Spice)</span><a class="headerlink" href="#circuit-electronique-cmos-xor-spice" title="Link to this image">#</a></p>
</figcaption>
</figure>
<section id="simulation">
<h4>Simulation<a class="headerlink" href="#simulation" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># CMOS NOR Gate </span>
<span class="c1"># Technology: PTM 65 nm</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the circuit object</span>
<span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="s1">&#39;CMOS XOR&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Model Libraries</span>
<span class="c1"># Include NMOS and PMOS transistor models</span>
<span class="c1"># ============================================================</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Power Supply Definition</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Supply voltage</span>
<span class="n">VDD</span> <span class="o">=</span> <span class="mf">1.2</span>

<span class="c1"># DC power supply (VDD)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Input Signal Definitions</span>
<span class="c1"># Two pulse voltage sources are used to test all logic states</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Input A: faster pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;A&#39;</span><span class="p">,</span>
    <span class="s1">&#39;va&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">5</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># Input B: slower pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;B&#39;</span><span class="p">,</span>
    <span class="s1">&#39;vb&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># CMOS Logic Core</span>
<span class="c1"># XOR gate implementation</span>
<span class="c1"># ============================================================</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># CMOS Inverter</span>
<span class="c1"># ----------------------------</span>

<span class="c1"># ---- va to vainv</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">1</span><span class="p">,</span>
    <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">2</span><span class="p">,</span>
    <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># ---- vb to vbinv</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">3</span><span class="p">,</span>
    <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">4</span><span class="p">,</span>
    <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">);</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># PMOS Pull-Up Network (PUN)</span>
<span class="c1"># PMOS transistors are connected in parallel</span>
<span class="c1"># ----------------------------</span>

<span class="c1"># --- Part right</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">5</span><span class="p">,</span>
    <span class="s1">&#39;m5m6&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">6</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;m5m6&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># --- Part left</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">7</span><span class="p">,</span>
    <span class="s1">&#39;m7m8&#39;</span><span class="p">,</span> <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">8</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;m7m8&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># NMOS Pull-Down Network (PDN)</span>
<span class="c1"># NMOS transistors are connected in series</span>
<span class="c1"># ----------------------------</span>

<span class="c1"># --- Part right</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">9</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;m9m10&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">10</span><span class="p">,</span>
    <span class="s1">&#39;m9m10&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># --- Part left</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">11</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;m11m12&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">12</span><span class="p">,</span>
    <span class="s1">&#39;m11m12&#39;</span><span class="p">,</span> <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">);</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Simulation Setup</span>
<span class="c1"># Transient analysis of the CMOS logic gate</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the simulator instance</span>
<span class="c1"># Temperature parameters are set to nominal operating conditions</span>
<span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">(</span>
    <span class="n">temperature</span><span class="o">=</span><span class="mi">25</span><span class="p">,</span>
    <span class="n">nominal_temperature</span><span class="o">=</span><span class="mi">25</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Transient Analysis</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Perform a transient simulation to observe the dynamic behavior</span>
<span class="c1"># of the inputs (A, B) and the output (Vout)</span>
<span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">transient</span><span class="p">(</span>
    <span class="n">step_time</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">end_time</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>
</pre></div>
</div>
</div>
</div>
</section>
<section id="chronogram-xor-gate">
<h4>Chronogram XOR Gate<a class="headerlink" href="#chronogram-xor-gate" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Plot the transient waveforms</span>
<span class="n">plt</span><span class="o">.</span><span class="n">figure</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Temporal waveform of a XOR gate&quot;</span><span class="p">)</span>

<span class="c1"># Input signals (shifted vertically for clarity)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;va&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">3.5</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input A&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vb&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">2.0</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input B&quot;</span><span class="p">)</span>

<span class="c1"># Output signal</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vout&quot;</span><span class="p">],</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Output&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and legend</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Time / ns&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">legend</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/6a75ab2cb0b20a58c2153b6a0f0d3f913e4f13a12185afe105a47fa8887968aa.png" src="../../_images/6a75ab2cb0b20a58c2153b6a0f0d3f913e4f13a12185afe105a47fa8887968aa.png" />
</div>
</div>
<p>It is possible to observe several things in this timing diagram. First, the truth table of a XOR gate can be clearly identified: both inputs <em>A</em> and <em>B</em> must be different for the output to be <code class="docutils literal notranslate"><span class="pre">1</span></code>. In all other cases, the output remains at <code class="docutils literal notranslate"><span class="pre">0</span></code>.</p>
<p>Another important point is that during transitions of inputs <em>A</em> and <em>B</em>, fluctuations can be observed at the output. These effects are due to switching phenomena in the transistors. In the next part of the report, the objective will be to correct or mitigate these fluctuations.</p>
<p>Before addressing this issue, the next goal is to obtain a clearer representation of the truth table. For now, there are only two inputs, but in cases with more inputs, it becomes much more difficult to visualize all possible responses using a simple timing diagram.</p>
</section>
<section id="xor-gate-logic-visualization">
<h4>XOR Gate Logic Visualization<a class="headerlink" href="#xor-gate-logic-visualization" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">def</span><span class="w"> </span><span class="nf">logic</span><span class="p">(</span><span class="n">level</span><span class="p">):</span>
    <span class="k">return</span> <span class="n">VDD</span><span class="o">@</span> <span class="n">u_V</span> <span class="k">if</span> <span class="n">level</span> <span class="k">else</span> <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">Xor12T</span><span class="p">(</span><span class="n">SubCircuit</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    CMOS XOR gate – fully complementary static implementation (12T)</span>

<span class="sd">    This XOR gate is implemented using:</span>
<span class="sd">    - Two CMOS inverters to generate A̅ and B̅</span>
<span class="sd">    - A complementary PMOS Pull-Up Network (PUN)</span>
<span class="sd">    - A complementary NMOS Pull-Down Network (PDN)</span>

<span class="sd">    Logic function:</span>
<span class="sd">        Y = A ⊙ B = (A · B) + (A̅ · B̅)</span>

<span class="sd">    Characteristics:</span>
<span class="sd">        ✔ Full voltage swing</span>
<span class="sd">        ✔ No static power consumption</span>
<span class="sd">        ✔ Good noise margins</span>
<span class="sd">        ✔ Robust for cascading</span>

<span class="sd">    External nodes:</span>
<span class="sd">        A   : Input A</span>
<span class="sd">        B   : Input B</span>
<span class="sd">        Y   : XNOR output</span>
<span class="sd">        VDD : Power supply</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="n">__nodes__</span> <span class="o">=</span> <span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

    <span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Initialize the 12-transistor CMOS XNOR gate.</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        name : str</span>
<span class="sd">            Subcircuit instance name</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="o">*</span><span class="bp">self</span><span class="o">.</span><span class="n">__nodes__</span><span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># Internal nodes</span>
        <span class="c1"># ============================================================</span>

        <span class="n">vainv</span>  <span class="o">=</span> <span class="s1">&#39;vainv&#39;</span>     <span class="c1"># Inverted input A (A̅)</span>
        <span class="n">vbinv</span>  <span class="o">=</span> <span class="s1">&#39;vbinv&#39;</span>     <span class="c1"># Inverted input B (B̅)</span>

        <span class="n">m5m6</span>   <span class="o">=</span> <span class="s1">&#39;m5m6&#39;</span>      <span class="c1"># Internal PMOS node (right branch)</span>
        <span class="n">m7m8</span>   <span class="o">=</span> <span class="s1">&#39;m7m8&#39;</span>      <span class="c1"># Internal PMOS node (left branch)</span>

        <span class="n">m9m10</span>  <span class="o">=</span> <span class="s1">&#39;m9m10&#39;</span>     <span class="c1"># Internal NMOS node (right branch)</span>
        <span class="n">m11m12</span> <span class="o">=</span> <span class="s1">&#39;m11m12&#39;</span>    <span class="c1"># Internal NMOS node (left branch)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># Input inverters (A → A̅, B → B̅)</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># ---- Inverter for input A</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P_AINV&#39;</span><span class="p">,</span>
            <span class="n">vainv</span><span class="p">,</span> <span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N_AINV&#39;</span><span class="p">,</span>
            <span class="n">vainv</span><span class="p">,</span> <span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># ---- Inverter for input B</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P_BINV&#39;</span><span class="p">,</span>
            <span class="n">vbinv</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N_BINV&#39;</span><span class="p">,</span>
            <span class="n">vbinv</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># PMOS Pull-Up Network (PUN)</span>
        <span class="c1"># Implements: (A · B) + (A̅ · B̅)</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># --- Right branch: A · B</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P5&#39;</span><span class="p">,</span>
            <span class="n">m5m6</span><span class="p">,</span> <span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P6&#39;</span><span class="p">,</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="n">vbinv</span><span class="p">,</span> <span class="n">m5m6</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># --- Left branch: A̅ · B̅</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P7&#39;</span><span class="p">,</span>
            <span class="n">m7m8</span><span class="p">,</span> <span class="n">vainv</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P8&#39;</span><span class="p">,</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="n">m7m8</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># NMOS Pull-Down Network (PDN)</span>
        <span class="c1"># Implements: (A · B̅) + (A̅ · B)</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># --- Right branch: A · B</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N9&#39;</span><span class="p">,</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="n">m9m10</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N10&#39;</span><span class="p">,</span>
            <span class="n">m9m10</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># --- Left branch: A̅ · B̅</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N11&#39;</span><span class="p">,</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="n">vainv</span><span class="p">,</span> <span class="n">m11m12</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N12&#39;</span><span class="p">,</span>
            <span class="n">m11m12</span><span class="p">,</span> <span class="n">vbinv</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span>  <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Store simulation results</span>
<span class="n">results</span> <span class="o">=</span> <span class="p">[]</span>

<span class="c1"># Iterate over all input combinations (truth table)</span>
<span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">product</span><span class="p">([</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">repeat</span><span class="o">=</span><span class="mi">2</span><span class="p">):</span>

    <span class="c1"># Create a new circuit for each input combination</span>
    <span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;CMOS AND A=</span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s1"> B=</span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

    <span class="c1"># Include transistor models</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>
    
    <span class="c1"># Power supply</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span><span class="p">)</span>

    <span class="c1"># Logic inputs (DC values)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">A</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">B</span><span class="p">))</span>

    <span class="c1"># ============================================================</span>
    <span class="c1"># CMOS Logic Core</span>
    <span class="c1"># XOR gate implementation</span>
    <span class="c1"># ============================================================</span>
    
    <span class="c1"># ----------------------------</span>
    <span class="c1"># CMOS Inverter</span>
    <span class="c1"># ----------------------------</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor12T</span><span class="p">(</span><span class="s1">&#39;XOR&#39;</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;X1&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>

    <span class="c1"># ========================================================</span>
    <span class="c1"># DC operating point analysis</span>
    <span class="c1"># ========================================================</span>

    <span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">()</span>
    <span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">operating_point</span><span class="p">()</span>

    <span class="c1"># Store output voltage</span>
    <span class="n">Vout</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s1">&#39;vout&#39;</span><span class="p">][</span><span class="mi">0</span><span class="p">])</span>
    <span class="n">results</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span><span class="p">))</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Truth Table Verification</span>
<span class="c1"># ============================================================</span>

<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Truth Table Verification&quot;</span><span class="p">)</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;------------------------&quot;</span><span class="p">)</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot; A  B   Vout (V)   Y&quot;</span><span class="p">)</span>

<span class="c1"># Logic threshold: midpoint of VDD</span>
<span class="n">Vth</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">VDD</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span>

<span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span> <span class="ow">in</span> <span class="n">results</span><span class="p">:</span>
    <span class="c1"># Convert analog output voltage to logical value</span>
    <span class="n">Y</span> <span class="o">=</span> <span class="mi">1</span> <span class="k">if</span> <span class="n">Vout</span> <span class="o">&gt;</span> <span class="n">Vth</span> <span class="k">else</span> <span class="mi">0</span>
    <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot; </span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s2">  </span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s2">   </span><span class="si">{</span><span class="n">Vout</span><span class="si">:</span><span class="s2">.3f</span><span class="si">}</span><span class="s2">      </span><span class="si">{</span><span class="n">Y</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<div class="output stream highlight-myst-ansi notranslate"><div class="highlight"><pre><span></span>Truth Table Verification
------------------------
 A  B   Vout (V)   Y
 0  0   0.001      0
 0  1   1.200      1
 1  0   1.200      1
 1  1   0.001      0
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Plot CMOS simulation output for all input combinations</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Labels for each input combination (A,B)</span>
<span class="n">labels</span> <span class="o">=</span> <span class="p">[</span><span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">A</span><span class="si">}{</span><span class="n">B</span><span class="si">}</span><span class="s2">&quot;</span> <span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">_</span> <span class="ow">in</span> <span class="n">results</span><span class="p">]</span>

<span class="c1"># Corresponding output voltages</span>
<span class="n">Vouts</span> <span class="o">=</span> <span class="p">[</span><span class="n">Vout</span> <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">Vout</span> <span class="ow">in</span> <span class="n">results</span><span class="p">]</span>

<span class="c1"># Stem plot for visualizing discrete logic states</span>
<span class="n">plt</span><span class="o">.</span><span class="n">stem</span><span class="p">(</span>
    <span class="n">labels</span><span class="p">,</span>
    <span class="n">Vouts</span><span class="p">,</span>
    <span class="n">markerfmt</span><span class="o">=</span><span class="s2">&quot;black&quot;</span><span class="p">,</span>
    <span class="n">linefmt</span><span class="o">=</span><span class="s2">&quot;grey&quot;</span><span class="p">,</span>
    <span class="n">basefmt</span><span class="o">=</span><span class="s1">&#39;black&#39;</span><span class="p">,</span>
    <span class="n">bottom</span><span class="o">=-</span><span class="mf">0.3</span>  <span class="c1"># shift baseline for clarity</span>
<span class="p">)</span>

<span class="c1"># Logic threshold line</span>
<span class="n">plt</span><span class="o">.</span><span class="n">axhline</span><span class="p">(</span><span class="n">Vth</span><span class="p">,</span> <span class="n">linestyle</span><span class="o">=</span><span class="s1">&#39;--&#39;</span><span class="p">,</span> <span class="n">color</span><span class="o">=</span><span class="s2">&quot;black&quot;</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Logic Threshold&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and title</span>
<span class="n">plt</span><span class="o">.</span><span class="n">ylabel</span><span class="p">(</span><span class="s2">&quot;Vout (V)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Inputs (A,B)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Logic States from CMOS Simulation&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/0f9226619f23ec9eacdd06afca56aa7b42d28f6bfdced1906f1e4e423ba9f859.png" src="../../_images/0f9226619f23ec9eacdd06afca56aa7b42d28f6bfdced1906f1e4e423ba9f859.png" />
</div>
</div>
<p>The truth table of a <code class="docutils literal notranslate"><span class="pre">XOR</span></code> gate can be clearly observed from the simulation results.</p>
<p>This type of visualization makes it much easier to see all possible outcomes of a logic function.</p>
</section>
</section>
<section id="spice-xnor">
<h3>Spice XNOR<a class="headerlink" href="#spice-xnor" title="Link to this heading">#</a></h3>
<p>The circuit is show in <a class="reference internal" href="#circuit-electronique-cmos-nxor-spice"><span class="std std-ref">NXOR gate built with CMOS (Spice)</span></a>.</p>
<figure class="align-center" id="circuit-electronique-cmos-nxor-spice">
<a class="reference internal image-reference" href="../../_images/CMOS_NXOR_spice.svg"><img alt="../../_images/CMOS_NXOR_spice.svg" src="../../_images/CMOS_NXOR_spice.svg" style="width: 500px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 106 </span><span class="caption-text">NXOR gate built with CMOS (Spice)</span><a class="headerlink" href="#circuit-electronique-cmos-nxor-spice" title="Link to this image">#</a></p>
</figcaption>
</figure>
<section id="id4">
<h4>Simulation<a class="headerlink" href="#id4" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># CMOS NOR Gate </span>
<span class="c1"># Technology: PTM 65 nm</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the circuit object</span>
<span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="s1">&#39;CMOS XOR&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Model Libraries</span>
<span class="c1"># Include NMOS and PMOS transistor models</span>
<span class="c1"># ============================================================</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Power Supply Definition</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Supply voltage</span>
<span class="n">VDD</span> <span class="o">=</span> <span class="mf">1.2</span>

<span class="c1"># DC power supply (VDD)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Input Signal Definitions</span>
<span class="c1"># Two pulse voltage sources are used to test all logic states</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Input A: faster pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;A&#39;</span><span class="p">,</span>
    <span class="s1">&#39;va&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">5</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># Input B: slower pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;B&#39;</span><span class="p">,</span>
    <span class="s1">&#39;vb&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># CMOS Logic Core</span>
<span class="c1"># XOR gate implementation</span>
<span class="c1"># ============================================================</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># CMOS Inverter</span>
<span class="c1"># ----------------------------</span>

<span class="c1"># ---- va to vainv</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">1</span><span class="p">,</span>
    <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">2</span><span class="p">,</span>
    <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># ---- vb to vbinv</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">3</span><span class="p">,</span>
    <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">4</span><span class="p">,</span>
    <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">);</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># PMOS Pull-Up Network (PUN)</span>
<span class="c1"># PMOS transistors are connected in parallel</span>
<span class="c1"># ----------------------------</span>

<span class="c1"># --- Part right</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">5</span><span class="p">,</span>
    <span class="s1">&#39;m5m6&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">6</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;m5m6&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># --- Part left</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">7</span><span class="p">,</span>
    <span class="s1">&#39;m7m8&#39;</span><span class="p">,</span> <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">8</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;m7m8&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># NMOS Pull-Down Network (PDN)</span>
<span class="c1"># NMOS transistors are connected in series</span>
<span class="c1"># ----------------------------</span>

<span class="c1"># --- Part right</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">9</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;m9m10&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">10</span><span class="p">,</span>
    <span class="s1">&#39;m9m10&#39;</span><span class="p">,</span> <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># --- Part left</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">11</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;m11m12&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">12</span><span class="p">,</span>
    <span class="s1">&#39;m11m12&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">);</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Simulation Setup</span>
<span class="c1"># Transient analysis of the CMOS logic gate</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the simulator instance</span>
<span class="c1"># Temperature parameters are set to nominal operating conditions</span>
<span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">(</span>
    <span class="n">temperature</span><span class="o">=</span><span class="mi">25</span><span class="p">,</span>
    <span class="n">nominal_temperature</span><span class="o">=</span><span class="mi">25</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Transient Analysis</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Perform a transient simulation to observe the dynamic behavior</span>
<span class="c1"># of the inputs (A, B) and the output (Vout)</span>
<span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">transient</span><span class="p">(</span>
    <span class="n">step_time</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">end_time</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>
</pre></div>
</div>
</div>
</div>
</section>
<section id="id5">
<h4>Chronogram XOR Gate<a class="headerlink" href="#id5" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Plot the transient waveforms</span>
<span class="n">plt</span><span class="o">.</span><span class="n">figure</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Temporal waveform of a XOR gate&quot;</span><span class="p">)</span>

<span class="c1"># Input signals (shifted vertically for clarity)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;va&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">3.5</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input A&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vb&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">2.0</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input B&quot;</span><span class="p">)</span>

<span class="c1"># Output signal</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vout&quot;</span><span class="p">],</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Output&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and legend</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Time / ns&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">legend</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/e56699592e9c72fa7c545428e5da282c39ff717d58406c02d8bf1937ee9805d0.png" src="../../_images/e56699592e9c72fa7c545428e5da282c39ff717d58406c02d8bf1937ee9805d0.png" />
</div>
</div>
<p>It is possible to observe several things in this timing diagram. First, the truth table of a NXOR gate can be clearly identified: both inputs <em>A</em> and <em>B</em> must be same value for the output to be <code class="docutils literal notranslate"><span class="pre">1</span></code>. In all other cases, the output remains at <code class="docutils literal notranslate"><span class="pre">0</span></code>.</p>
<p>Another important point is that during transitions of inputs <em>A</em> and <em>B</em>, fluctuations can be observed at the output. These effects are due to switching phenomena in the transistors. In the next part of the report, the objective will be to correct or mitigate these fluctuations.</p>
<p>Before addressing this issue, the next goal is to obtain a clearer representation of the truth table. For now, there are only two inputs, but in cases with more inputs, it becomes much more difficult to visualize all possible responses using a simple timing diagram.</p>
</section>
<section id="nxor-gate-logic-visualization">
<h4>NXOR Gate Logic Visualization<a class="headerlink" href="#nxor-gate-logic-visualization" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">def</span><span class="w"> </span><span class="nf">logic</span><span class="p">(</span><span class="n">level</span><span class="p">):</span>
    <span class="k">return</span> <span class="n">VDD</span><span class="o">@</span> <span class="n">u_V</span> <span class="k">if</span> <span class="n">level</span> <span class="k">else</span> <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Store simulation results</span>
<span class="n">results</span> <span class="o">=</span> <span class="p">[]</span>

<span class="c1"># Iterate over all input combinations (truth table)</span>
<span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">product</span><span class="p">([</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">repeat</span><span class="o">=</span><span class="mi">2</span><span class="p">):</span>

    <span class="c1"># Create a new circuit for each input combination</span>
    <span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;CMOS AND A=</span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s1"> B=</span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

    <span class="c1"># Include transistor models</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>
    
    <span class="c1"># Power supply</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span><span class="p">)</span>

    <span class="c1"># Logic inputs (DC values)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">A</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">B</span><span class="p">))</span>

    <span class="c1"># ============================================================</span>
    <span class="c1"># CMOS Logic Core</span>
    <span class="c1"># XOR gate implementation</span>
    <span class="c1"># ============================================================</span>
    
    <span class="c1"># ----------------------------</span>
    <span class="c1"># CMOS Inverter</span>
    <span class="c1"># ----------------------------</span>
    
    <span class="c1"># ---- va to vainv</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">1</span><span class="p">,</span>
        <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">2</span><span class="p">,</span>
        <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="c1"># ---- vb to vbinv</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">3</span><span class="p">,</span>
        <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">4</span><span class="p">,</span>
        <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="c1"># ----------------------------</span>
    <span class="c1"># PMOS Pull-Up Network (PUN)</span>
    <span class="c1"># PMOS transistors are connected in parallel</span>
    <span class="c1"># ----------------------------</span>
    
    <span class="c1"># --- Part right</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">5</span><span class="p">,</span>
        <span class="s1">&#39;m5m6&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">6</span><span class="p">,</span>
        <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;m5m6&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="c1"># --- Part left</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">7</span><span class="p">,</span>
        <span class="s1">&#39;m7m8&#39;</span><span class="p">,</span> <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">8</span><span class="p">,</span>
        <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="s1">&#39;m7m8&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="c1"># ----------------------------</span>
    <span class="c1"># NMOS Pull-Down Network (PDN)</span>
    <span class="c1"># NMOS transistors are connected in series</span>
    <span class="c1"># ----------------------------</span>
    
    <span class="c1"># --- Part right</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">9</span><span class="p">,</span>
        <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;m9m10&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">10</span><span class="p">,</span>
        <span class="s1">&#39;m9m10&#39;</span><span class="p">,</span> <span class="s1">&#39;vbinv&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="c1"># --- Part left</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">11</span><span class="p">,</span>
        <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vainv&#39;</span><span class="p">,</span> <span class="s1">&#39;m11m12&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">12</span><span class="p">,</span>
        <span class="s1">&#39;m11m12&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>

    <span class="c1"># ========================================================</span>
    <span class="c1"># DC operating point analysis</span>
    <span class="c1"># ========================================================</span>

    <span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">()</span>
    <span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">operating_point</span><span class="p">()</span>

    <span class="c1"># Store output voltage</span>
    <span class="n">Vout</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s1">&#39;vout&#39;</span><span class="p">][</span><span class="mi">0</span><span class="p">])</span>
    <span class="n">results</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span><span class="p">))</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Truth Table Verification</span>
<span class="c1"># ============================================================</span>

<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Truth Table Verification&quot;</span><span class="p">)</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;------------------------&quot;</span><span class="p">)</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot; A  B   Vout (V)   Y&quot;</span><span class="p">)</span>

<span class="c1"># Logic threshold: midpoint of VDD</span>
<span class="n">Vth</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">VDD</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span>

<span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span> <span class="ow">in</span> <span class="n">results</span><span class="p">:</span>
    <span class="c1"># Convert analog output voltage to logical value</span>
    <span class="n">Y</span> <span class="o">=</span> <span class="mi">1</span> <span class="k">if</span> <span class="n">Vout</span> <span class="o">&gt;</span> <span class="n">Vth</span> <span class="k">else</span> <span class="mi">0</span>
    <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot; </span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s2">  </span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s2">   </span><span class="si">{</span><span class="n">Vout</span><span class="si">:</span><span class="s2">.3f</span><span class="si">}</span><span class="s2">      </span><span class="si">{</span><span class="n">Y</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<div class="output stream highlight-myst-ansi notranslate"><div class="highlight"><pre><span></span>Truth Table Verification
------------------------
 A  B   Vout (V)   Y
 0  0   1.200      1
 0  1   0.001      0
 1  0   0.001      0
 1  1   1.200      1
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Plot CMOS simulation output for all input combinations</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Labels for each input combination (A,B)</span>
<span class="n">labels</span> <span class="o">=</span> <span class="p">[</span><span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">A</span><span class="si">}{</span><span class="n">B</span><span class="si">}</span><span class="s2">&quot;</span> <span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">_</span> <span class="ow">in</span> <span class="n">results</span><span class="p">]</span>

<span class="c1"># Corresponding output voltages</span>
<span class="n">Vouts</span> <span class="o">=</span> <span class="p">[</span><span class="n">Vout</span> <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">Vout</span> <span class="ow">in</span> <span class="n">results</span><span class="p">]</span>

<span class="c1"># Stem plot for visualizing discrete logic states</span>
<span class="n">plt</span><span class="o">.</span><span class="n">stem</span><span class="p">(</span>
    <span class="n">labels</span><span class="p">,</span>
    <span class="n">Vouts</span><span class="p">,</span>
    <span class="n">markerfmt</span><span class="o">=</span><span class="s2">&quot;black&quot;</span><span class="p">,</span>
    <span class="n">linefmt</span><span class="o">=</span><span class="s2">&quot;grey&quot;</span><span class="p">,</span>
    <span class="n">basefmt</span><span class="o">=</span><span class="s1">&#39;black&#39;</span><span class="p">,</span>
    <span class="n">bottom</span><span class="o">=-</span><span class="mf">0.3</span>  <span class="c1"># shift baseline for clarity</span>
<span class="p">)</span>

<span class="c1"># Logic threshold line</span>
<span class="n">plt</span><span class="o">.</span><span class="n">axhline</span><span class="p">(</span><span class="n">Vth</span><span class="p">,</span> <span class="n">linestyle</span><span class="o">=</span><span class="s1">&#39;--&#39;</span><span class="p">,</span> <span class="n">color</span><span class="o">=</span><span class="s2">&quot;black&quot;</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Logic Threshold&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and title</span>
<span class="n">plt</span><span class="o">.</span><span class="n">ylabel</span><span class="p">(</span><span class="s2">&quot;Vout (V)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Inputs (A,B)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Logic States from CMOS Simulation&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/bcc8f36b31543639efab54cf33d55a368ec7b85b10d363f79cd10a79c7dcba24.png" src="../../_images/bcc8f36b31543639efab54cf33d55a368ec7b85b10d363f79cd10a79c7dcba24.png" />
</div>
</div>
<p>The truth table of a <code class="docutils literal notranslate"><span class="pre">NXOR</span></code> gate can be clearly observed from the simulation results.</p>
<p>This type of visualization makes it much easier to see all possible outcomes of a logic function.</p>
</section>
</section>
</section>
<section id="other-reduced-circuits">
<h2>Other Reduced Circuits<a class="headerlink" href="#other-reduced-circuits" title="Link to this heading">#</a></h2>
<p>There are many possible ways to implement an XOR gate.
In the previous section, we studied a solution using 12 transistors, but it is also possible to design XOR gates using 10, 6, or even 4 transistors.</p>
<p>Each of these implementations has advantages and disadvantages.
For example:</p>
<ul class="simple">
<li><p>Fewer transistors usually mean smaller area and lower power consumption</p></li>
<li><p>However, reduced-transistor designs may suffer from signal degradation, reduced noise margins, or limited voltage swing</p></li>
</ul>
<p>In this section, the objective is to present and analyze examples of alternative XOR circuit implementations, highlighting their design trade-offs and practical limitations.</p>
<section id="transistors">
<h3>10 transistors<a class="headerlink" href="#transistors" title="Link to this heading">#</a></h3>
<section id="explanation">
<h4>Explanation<a class="headerlink" href="#explanation" title="Link to this heading">#</a></h4>
<p>On the <a class="reference internal" href="#circuit-electronique-cmos-xor-reduct-10"><span class="std std-ref">XOR gate built with CMOS 10 Transistors</span></a>, therer are 10 transistors. For reducte the number of transistor, it is importante to use transmission gate design. After the understand the circuit, he most easyer to show <a class="reference internal" href="#circuit-electronique-symbolique-xor-reduct-10"><span class="std std-ref">XOR gate built with CMOS 10 Transistors (symbolique)</span></a></p>
<figure class="align-center" id="circuit-electronique-cmos-xor-reduct-10">
<a class="reference internal image-reference" href="../../_images/CMOS_XOR_reduct_10.svg"><img alt="../../_images/CMOS_XOR_reduct_10.svg" src="../../_images/CMOS_XOR_reduct_10.svg" style="width: 300px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 107 </span><span class="caption-text">XOR gate built with CMOS 10 Transistors</span><a class="headerlink" href="#circuit-electronique-cmos-xor-reduct-10" title="Link to this image">#</a></p>
</figcaption>
</figure>
<figure class="align-center" id="circuit-electronique-symbolique-xor-reduct-10">
<a class="reference internal image-reference" href="../../_images/symbolique_XOR_reduct_10.svg"><img alt="../../_images/symbolique_XOR_reduct_10.svg" src="../../_images/symbolique_XOR_reduct_10.svg" style="width: 300px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 108 </span><span class="caption-text">XOR gate built with CMOS 10 Transistors (symbolique)</span><a class="headerlink" href="#circuit-electronique-symbolique-xor-reduct-10" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>The <a class="reference internal" href="#circuit-electronique-symbolique-xor-reduct-10"><span class="std std-ref">XOR gate built with CMOS 10 Transistors (symbolique)</span></a> is same to the <a class="reference internal" href="#circuit-electronique-cmos-xor-reduct-10"><span class="std std-ref">XOR gate built with CMOS 10 Transistors</span></a>. If the input <code class="docutils literal notranslate"><span class="pre">A</span></code> is low level, so the level of the second stage is inverse of <code class="docutils literal notranslate"><span class="pre">B</span></code>. If the value inverse of <code class="docutils literal notranslate"><span class="pre">B</span></code> is 0 so the differente level of <code class="docutils literal notranslate"><span class="pre">A</span></code> the output value is <code class="docutils literal notranslate"><span class="pre">1</span></code> but if the level of <code class="docutils literal notranslate"><span class="pre">B</span></code> is 1, the same level of <code class="docutils literal notranslate"><span class="pre">A</span></code> the output is 0. For simplify the understand we have the four case show in <a class="reference internal" href="#"><code class="xref myst docutils literal notranslate"></code></a></p>
<figure class="align-center" id="circuit-electronique-symbolique-xor-reduct-10-demonstration">
<a class="reference internal image-reference" href="../../_images/symbolique_XOR_reduct_10_demonstration.svg"><img alt="../../_images/symbolique_XOR_reduct_10_demonstration.svg" src="../../_images/symbolique_XOR_reduct_10_demonstration.svg" style="width: 500px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 109 </span><span class="caption-text">XOR gate built with CMOS 10 Transistors (symbolique demonstration)</span><a class="headerlink" href="#circuit-electronique-symbolique-xor-reduct-10-demonstration" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="id6">
<h4>Spice<a class="headerlink" href="#id6" title="Link to this heading">#</a></h4>
<p>In this section the goal is juste build the subcircuit for next to compare all the model.</p>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">Inversor</span><span class="p">(</span><span class="n">SubCircuit</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    CMOS Inverter (NOT gate)</span>

<span class="sd">    External nodes:</span>
<span class="sd">        A   : Input</span>
<span class="sd">        Y   : Output</span>
<span class="sd">        VDD : Power supply</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="c1"># Declare external terminals of the subcircuit</span>
    <span class="n">__nodes__</span> <span class="o">=</span> <span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

    <span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Initialize a CMOS inverter subcircuit.</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        name : str</span>
<span class="sd">            Name of the subcircuit instance</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Initialize the SubCircuit</span>
        <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="o">*</span><span class="bp">self</span><span class="o">.</span><span class="n">__nodes__</span><span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># PMOS transistor (pull-up network)</span>
        <span class="c1"># ============================================================</span>
        <span class="c1"># When A = 0 → PMOS turns ON → output Y goes HIGH</span>
        <span class="c1"># Source and bulk are connected to VDD</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P1&#39;</span><span class="p">,</span>            <span class="c1"># Transistor name</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Drain</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Gate</span>
            <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>           <span class="c1"># Source</span>
            <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>           <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>   <span class="c1"># Channel length</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>    <span class="c1"># Channel width</span>
        <span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># NMOS transistor (pull-down network)</span>
        <span class="c1"># ============================================================</span>
        <span class="c1"># When A = 1 → NMOS turns ON → output Y goes LOW</span>
        <span class="c1"># Source and bulk are connected to ground</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N1&#39;</span><span class="p">,</span>            <span class="c1"># Transistor name</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Drain</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Gate</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>        <span class="c1"># Source</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>        <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>   <span class="c1"># Channel length</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>    <span class="c1"># Channel width</span>
        <span class="p">)</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">TransmissionGate</span><span class="p">(</span><span class="n">SubCircuit</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    CMOS Transmission Gate</span>

<span class="sd">    External nodes:</span>
<span class="sd">        A   : Data input</span>
<span class="sd">        Y   : Data output</span>
<span class="sd">        Sn  : NMOS control signal (active HIGH)</span>
<span class="sd">        Sp  : PMOS control signal (active LOW)</span>
<span class="sd">        VDD : Power supply</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="c1"># Order of nodes matters!</span>
    <span class="n">__nodes__</span> <span class="o">=</span> <span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;Sn&#39;</span><span class="p">,</span> <span class="s1">&#39;Sp&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

    <span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Initialize a CMOS transmission gate.</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        name : str</span>
<span class="sd">            Subcircuit instance name</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="o">*</span><span class="bp">self</span><span class="o">.</span><span class="n">__nodes__</span><span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># PMOS pass transistor</span>
        <span class="c1"># Conducts when Sp = 0</span>
        <span class="c1"># Passes strong &#39;1&#39;</span>
        <span class="c1"># ============================================================</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P1&#39;</span><span class="p">,</span>            <span class="c1"># Transistor name</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Drain</span>
            <span class="s1">&#39;Sp&#39;</span><span class="p">,</span>            <span class="c1"># Gate</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Source</span>
            <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>           <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># NMOS pass transistor</span>
        <span class="c1"># Conducts when Sn = 1</span>
        <span class="c1"># Passes strong &#39;0&#39;</span>
        <span class="c1"># ============================================================</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N1&#39;</span><span class="p">,</span>            <span class="c1"># Transistor name</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Drain</span>
            <span class="s1">&#39;Sn&#39;</span><span class="p">,</span>            <span class="c1"># Gate</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Source</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>        <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">Xor10T</span><span class="p">(</span><span class="n">SubCircuit</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    CMOS XOR gate (10-transistor implementation)</span>
<span class="sd">    Based on transmission gates + inverters</span>

<span class="sd">    External nodes:</span>
<span class="sd">        A   : Input A</span>
<span class="sd">        B   : Input B</span>
<span class="sd">        Y   : Output</span>
<span class="sd">        VDD : Power supply</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="n">__nodes__</span> <span class="o">=</span> <span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

    <span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
        <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="o">*</span><span class="bp">self</span><span class="o">.</span><span class="n">__nodes__</span><span class="p">)</span>

        <span class="c1"># Internal nodes</span>
        <span class="n">a_bar</span> <span class="o">=</span> <span class="s1">&#39;a_bar&#39;</span>
        <span class="n">b_bar</span> <span class="o">=</span> <span class="s1">&#39;b_bar&#39;</span>
        <span class="n">vinter</span> <span class="o">=</span> <span class="s1">&#39;vinter&#39;</span>

        <span class="c1"># Invert A and B</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;IA&#39;</span><span class="p">,</span> <span class="s1">&#39;INV&#39;</span><span class="p">,</span> <span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="n">a_bar</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;IB&#39;</span><span class="p">,</span> <span class="s1">&#39;INV&#39;</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="n">b_bar</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

        <span class="c1"># Transmission gate logic</span>
        <span class="c1"># If A=0 → pass B̅</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;TG1&#39;</span><span class="p">,</span> <span class="s1">&#39;TRANS&#39;</span><span class="p">,</span> <span class="n">b_bar</span><span class="p">,</span> <span class="n">vinter</span><span class="p">,</span> <span class="n">a_bar</span><span class="p">,</span> <span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

        <span class="c1"># If A=1 → pass B</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;TG2&#39;</span><span class="p">,</span> <span class="s1">&#39;TRANS&#39;</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="n">vinter</span><span class="p">,</span> <span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="n">a_bar</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

        <span class="c1"># Final inverter</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;IO&#39;</span><span class="p">,</span> <span class="s1">&#39;INV&#39;</span><span class="p">,</span> <span class="n">vinter</span><span class="p">,</span> <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>
</pre></div>
</div>
</div>
</div>
</section>
</section>
<section id="id7">
<h3>6 transistors<a class="headerlink" href="#id7" title="Link to this heading">#</a></h3>
<section id="id8">
<h4>Explanation<a class="headerlink" href="#id8" title="Link to this heading">#</a></h4>
<p>On the <a class="reference internal" href="#circuit-electronique-symbolique-xor-reduct-6"><span class="std std-ref">XOR gate built with CMOS 6 Transistors (symbolique)</span></a>, therer are 6 transistors. For reduct the number of transistor now, this circuit use just one transmission gate in the other circuit (<a class="reference internal" href="#circuit-electronique-cmos-xor-reduct-10"><span class="std std-ref">XOR gate built with CMOS 10 Transistors</span></a>) there are two transmission gate. The other modification big modification is the output. Now the output isn’t rail-to-rail. So if the <code class="docutils literal notranslate"><span class="pre">A</span></code> or <code class="docutils literal notranslate"><span class="pre">B</span></code> output tension is not VDD the output is not perfect the good tension. This can create many problem if you are many stage. So, it is possible to add juste one stage with inversor gate and the circuit is rail-to-rail. The circuit symbolique is repreted in the <a class="reference internal" href="#circuit-electronique-symbolique-xor-reduct-6"><span class="std std-ref">XOR gate built with CMOS 6 Transistors (symbolique)</span></a></p>
<figure class="align-center" id="circuit-electronique-cmos-xor-reduct-6">
<a class="reference internal image-reference" href="../../_images/CMOS_XOR_reduct_6.svg"><img alt="../../_images/CMOS_XOR_reduct_6.svg" src="../../_images/CMOS_XOR_reduct_6.svg" style="width: 300px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 110 </span><span class="caption-text">XOR gate built with CMOS 6 Transistors</span><a class="headerlink" href="#circuit-electronique-cmos-xor-reduct-6" title="Link to this image">#</a></p>
</figcaption>
</figure>
<figure class="align-center" id="circuit-electronique-symbolique-xor-reduct-6">
<a class="reference internal image-reference" href="../../_images/symbolique_XOR_reduct_6.svg"><img alt="../../_images/symbolique_XOR_reduct_6.svg" src="../../_images/symbolique_XOR_reduct_6.svg" style="width: 300px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 111 </span><span class="caption-text">XOR gate built with CMOS 6 Transistors (symbolique)</span><a class="headerlink" href="#circuit-electronique-symbolique-xor-reduct-6" title="Link to this image">#</a></p>
</figcaption>
</figure>
<figure class="align-center" id="circuit-electronique-symbolique-xor-reduct-6-demonstration">
<a class="reference internal image-reference" href="../../_images/symbolique_XOR_reduct_6_demonstration.svg"><img alt="../../_images/symbolique_XOR_reduct_6_demonstration.svg" src="../../_images/symbolique_XOR_reduct_6_demonstration.svg" style="width: 500px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 112 </span><span class="caption-text">XOR gate built with CMOS 6 Transistors (symbolique demonstration)</span><a class="headerlink" href="#circuit-electronique-symbolique-xor-reduct-6-demonstration" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="id9">
<h4>Spice<a class="headerlink" href="#id9" title="Link to this heading">#</a></h4>
<p>In this section the goal is juste build the subcircuit for next to compare all the model.</p>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">Xor6T</span><span class="p">(</span><span class="n">SubCircuit</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    CMOS XOR gate – 6-transistor implementation (pass-transistor logic)</span>

<span class="sd">    This XOR topology is based on the classical 6T structure described</span>
<span class="sd">    in CMOS VLSI Design. It relies on pass-transistor logic combined with</span>
<span class="sd">    a single inverter to generate A̅.</span>

<span class="sd">    ⚠ Important notes:</span>
<span class="sd">    - The output node is NOT level-restored.</span>
<span class="sd">    - Voltage degradation may occur (VDD - Vth).</span>
<span class="sd">    - This cell is typically used as an internal logic block and is</span>
<span class="sd">      usually followed by a restoring inverter.</span>

<span class="sd">    External nodes:</span>
<span class="sd">        A   : Input A</span>
<span class="sd">        B   : Input B</span>
<span class="sd">        Y   : XOR output (non-restored)</span>
<span class="sd">        VDD : Power supply</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="c1"># Declaration of the external terminals of the subcircuit</span>
    <span class="n">__nodes__</span> <span class="o">=</span> <span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

    <span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Initialize the 6T CMOS XOR gate.</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        name : str</span>
<span class="sd">            Instance name of the subcircuit</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Initialize the SubCircuit with its external nodes</span>
        <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="o">*</span><span class="bp">self</span><span class="o">.</span><span class="n">__nodes__</span><span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># Internal nodes</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># Complement of input A (generated by an inverter)</span>
        <span class="n">a_bar</span> <span class="o">=</span> <span class="s1">&#39;a_bar&#39;</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># Inverter stage (2 transistors)</span>
        <span class="c1"># Generates A̅ from A</span>
        <span class="c1"># ============================================================</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">X</span><span class="p">(</span>
            <span class="s1">&#39;IA&#39;</span><span class="p">,</span>          <span class="c1"># Inverter instance name</span>
            <span class="s1">&#39;INV&#39;</span><span class="p">,</span>         <span class="c1"># Inverter subcircuit</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>           <span class="c1"># Input A</span>
            <span class="n">a_bar</span><span class="p">,</span>         <span class="c1"># Output A̅</span>
            <span class="s1">&#39;VDD&#39;</span>          <span class="c1"># Power supply</span>
        <span class="p">)</span>

        

        <span class="c1"># ============================================================</span>
        <span class="c1"># Pass-transistor XOR core (4 transistors)</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># Transmission gate TG2</span>
        <span class="c1"># When A = 0 → A̅ = 1 → TG2 ON</span>
        <span class="c1"># In this case, B is directly passed to the output Y</span>
        <span class="c1"># Implements the condition: Y = B if A = 0</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">X</span><span class="p">(</span>
            <span class="s1">&#39;TG2&#39;</span><span class="p">,</span>         <span class="c1"># Transmission gate instance</span>
            <span class="s1">&#39;TRANS&#39;</span><span class="p">,</span>       <span class="c1"># Transmission gate subcircuit</span>
            <span class="s1">&#39;B&#39;</span><span class="p">,</span>           <span class="c1"># Data input</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>           <span class="c1"># Output node</span>
            <span class="n">a_bar</span><span class="p">,</span>         <span class="c1"># NMOS control (active when A = 0)</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>           <span class="c1"># PMOS control (complementary)</span>
            <span class="s1">&#39;VDD&#39;</span>          <span class="c1"># Power supply</span>
        <span class="p">)</span>
        
        <span class="c1"># PMOS pass transistor</span>
        <span class="c1"># Passes logic level from A to Y when B = 0</span>
        <span class="c1"># Complements the NMOS network for full swing on logic &#39;1&#39;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P1&#39;</span><span class="p">,</span>            <span class="c1"># Transistor instance name</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Drain (output)</span>
            <span class="s1">&#39;B&#39;</span><span class="p">,</span>             <span class="c1"># Gate (control)</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Source (data)</span>
            <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>           <span class="c1"># Bulk connection</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>   <span class="c1"># Channel length</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>     <span class="c1"># Channel width</span>
        <span class="p">)</span>

        <span class="c1"># NMOS pass transistor</span>
        <span class="c1"># Passes logic level from A̅ to Y when B = 1</span>
        <span class="c1"># Forms the complementary pull-down path</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N1&#39;</span><span class="p">,</span>            <span class="c1"># Transistor instance name</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Drain (output)</span>
            <span class="s1">&#39;B&#39;</span><span class="p">,</span>             <span class="c1"># Gate (control)</span>
            <span class="n">a_bar</span><span class="p">,</span>           <span class="c1"># Source (data)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>        <span class="c1"># Bulk connection</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>   <span class="c1"># Channel length</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>     <span class="c1"># Channel width</span>
        <span class="p">)</span>
</pre></div>
</div>
</div>
</div>
</section>
</section>
<section id="transistor-xor-gate">
<h3>4-Transistor XOR Gate<a class="headerlink" href="#transistor-xor-gate" title="Link to this heading">#</a></h3>
<section id="id10">
<h4>Explanation<a class="headerlink" href="#id10" title="Link to this heading">#</a></h4>
<p>To conclude this section, we study a compact XOR circuit implemented using <strong>only four transistors</strong>.
This architecture is the <strong>most area-efficient</strong> among the CMOS XOR implementations presented in this work.
The circuit schematic is shown in <a class="reference internal" href="#circuit-electronique-cmos-xor-reduct-4"><span class="std std-ref">4-transistor CMOS XOR gate</span></a>.</p>
<p>First, transistors <strong>M3</strong> and <strong>M4</strong> form a common pull-down structure.
When both inputs <strong>A</strong> and <strong>B</strong> are high, these transistors conduct and directly connect the output node to ground, forcing the output to logic low.</p>
<p>The operation of transistors <strong>M1</strong> and <strong>M2</strong> is more subtle.
These transistors implement the conditional conduction paths required for the XOR function.
When one input is low and the other is high, only one of the transistors conducts, allowing the output to follow the corresponding input level.
This behavior ensures that the output is high <strong>only when A and B are different</strong>, which is the defining property of the XOR logic function.</p>
<p>The detailed conduction paths for all possible input combinations are illustrated in <a class="reference internal" href="#circuit-electronique-cmos-xor-reduct-4-demonstration"><span class="std std-ref">Operating principle of the 4-transistor CMOS XOR gate</span></a>.</p>
<figure class="align-center" id="circuit-electronique-cmos-xor-reduct-4">
<a class="reference internal image-reference" href="../../_images/CMOS_XOR_reduct_4.svg"><img alt="../../_images/CMOS_XOR_reduct_4.svg" src="../../_images/CMOS_XOR_reduct_4.svg" style="width: 300px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 113 </span><span class="caption-text">4-transistor CMOS XOR gate</span><a class="headerlink" href="#circuit-electronique-cmos-xor-reduct-4" title="Link to this image">#</a></p>
</figcaption>
</figure>
<figure class="align-center" id="circuit-electronique-cmos-xor-reduct-4-demonstration">
<a class="reference internal image-reference" href="../../_images/CMOS_XOR_reduct_4_demonstration.svg"><img alt="../../_images/CMOS_XOR_reduct_4_demonstration.svg" src="../../_images/CMOS_XOR_reduct_4_demonstration.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 114 </span><span class="caption-text">Operating principle of the 4-transistor CMOS XOR gate</span><a class="headerlink" href="#circuit-electronique-cmos-xor-reduct-4-demonstration" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="spice-implementation">
<h4>SPICE Implementation<a class="headerlink" href="#spice-implementation" title="Link to this heading">#</a></h4>
<p>In this section, the objective is to implement the <strong>SPICE subcircuit</strong> corresponding to the 4-transistor XOR gate. This model will later be used to <strong>compare the electrical performance</strong> (delay, power consumption, voltage swing) of different XOR topologies studied in this work.</p>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">Xor4T</span><span class="p">(</span><span class="n">SubCircuit</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    CMOS XOR gate – 4-transistor implementation (pass-transistor logic)</span>

<span class="sd">    This is an ultra-compact XOR realization using only four transistors.</span>
<span class="sd">    It relies entirely on pass-transistor logic and does NOT include any</span>
<span class="sd">    level restoration or complementary signal generation.</span>

<span class="sd">    ⚠ Important notes:</span>
<span class="sd">    - Output node is NOT level-restored.</span>
<span class="sd">    - Severe voltage degradation is expected.</span>
<span class="sd">    - Noise margins are very poor.</span>
<span class="sd">    - This structure is mainly of academic interest or used in</span>
<span class="sd">      highly optimized datapaths with short signal chains.</span>

<span class="sd">    External nodes:</span>
<span class="sd">        A   : Input A</span>
<span class="sd">        B   : Input B</span>
<span class="sd">        Y   : XOR output (non-restored)</span>
<span class="sd">        VDD : Power supply</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="c1"># Declaration of the external terminals of the subcircuit</span>
    <span class="n">__nodes__</span> <span class="o">=</span> <span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;Y&#39;</span><span class="p">,</span> <span class="s1">&#39;VDD&#39;</span><span class="p">)</span>

    <span class="k">def</span><span class="w"> </span><span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Initialize the 4T CMOS XOR gate.</span>

<span class="sd">        Parameters</span>
<span class="sd">        ----------</span>
<span class="sd">        name : str</span>
<span class="sd">            Instance name of the subcircuit</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Initialize the SubCircuit</span>
        <span class="nb">super</span><span class="p">()</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="o">*</span><span class="bp">self</span><span class="o">.</span><span class="n">__nodes__</span><span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># Internal nodes</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># Internal intermediate node used in the NMOS pull-down network</span>
        <span class="n">v_inter</span> <span class="o">=</span> <span class="s1">&#39;v_inter&#39;</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># PMOS pass-transistor network (pull-up paths)</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># PMOS P1</span>
        <span class="c1"># Passes logic level from A to Y when B = 0</span>
        <span class="c1"># Contributes to correct logic &#39;1&#39; propagation</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P1&#39;</span><span class="p">,</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Drain (input A)</span>
            <span class="s1">&#39;B&#39;</span><span class="p">,</span>             <span class="c1"># Gate (control)</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Source (output)</span>
            <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>           <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># PMOS P2</span>
        <span class="c1"># Passes logic level from B to Y when A = 0</span>
        <span class="c1"># Complements P1 to form the XOR pull-up behavior</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;P2&#39;</span><span class="p">,</span>
            <span class="s1">&#39;B&#39;</span><span class="p">,</span>             <span class="c1"># Drain (input B)</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Gate (control)</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Source (output)</span>
            <span class="s1">&#39;VDD&#39;</span><span class="p">,</span>           <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># ============================================================</span>
        <span class="c1"># NMOS pass-transistor network (pull-down paths)</span>
        <span class="c1"># ============================================================</span>

        <span class="c1"># NMOS N1</span>
        <span class="c1"># Connects Y to the intermediate node when A = 1</span>
        <span class="c1"># Forms part of the pull-down path for logic &#39;0&#39;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N1&#39;</span><span class="p">,</span>
            <span class="s1">&#39;Y&#39;</span><span class="p">,</span>             <span class="c1"># Drain (output)</span>
            <span class="s1">&#39;A&#39;</span><span class="p">,</span>             <span class="c1"># Gate (control)</span>
            <span class="n">v_inter</span><span class="p">,</span>         <span class="c1"># Source (intermediate node)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>        <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>

        <span class="c1"># NMOS N2</span>
        <span class="c1"># Pulls the intermediate node to ground when B = 1</span>
        <span class="c1"># Completes the pull-down path for XOR operation</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
            <span class="s1">&#39;N2&#39;</span><span class="p">,</span>
            <span class="n">v_inter</span><span class="p">,</span>         <span class="c1"># Drain (intermediate node)</span>
            <span class="s1">&#39;B&#39;</span><span class="p">,</span>             <span class="c1"># Gate (control)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>        <span class="c1"># Source (ground)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>        <span class="c1"># Bulk</span>
            <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
            <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
            <span class="n">w</span><span class="o">=</span><span class="mf">0.3</span> <span class="o">@</span> <span class="n">u_um</span>
        <span class="p">)</span>
</pre></div>
</div>
</div>
</div>
</section>
</section>
<section id="comparison">
<h3>Comparison<a class="headerlink" href="#comparison" title="Link to this heading">#</a></h3>
<p>The purpose of this section is to compare all the circuits.</p>
<section id="id11">
<h4>Truth Table<a class="headerlink" href="#id11" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Store simulation results</span>
<span class="n">results</span> <span class="o">=</span> <span class="p">{</span>
    <span class="s2">&quot;xor12t&quot;</span> <span class="p">:</span> <span class="p">[],</span>
    <span class="s2">&quot;xor10t&quot;</span> <span class="p">:</span> <span class="p">[],</span>
    <span class="s2">&quot;xor6t&quot;</span>  <span class="p">:</span> <span class="p">[],</span>
    <span class="s2">&quot;xor4t&quot;</span>  <span class="p">:</span> <span class="p">[],</span>
<span class="p">}</span>

<span class="c1"># Iterate over all input combinations (truth table)</span>
<span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">product</span><span class="p">([</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">repeat</span><span class="o">=</span><span class="mi">2</span><span class="p">):</span>

    <span class="c1"># Create a new circuit for each input combination</span>
    <span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;CMOS AND A=</span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s1"> B=</span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

    <span class="c1"># Include transistor models</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>
    
    <span class="c1"># Power supply</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span><span class="p">)</span>

    <span class="c1"># Logic inputs (DC values)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">A</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">B</span><span class="p">))</span>

    <span class="c1"># ============================================================</span>
    <span class="c1"># CMOS Logic Core</span>
    <span class="c1"># XOR gate implementation</span>
    <span class="c1"># ============================================================</span>

    <span class="c1"># ===========================================================</span>
    <span class="c1"># Integration Sub-circuit</span>
    <span class="c1"># ===========================================================</span>
    <span class="c1"># Subcircuits</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Inversor</span><span class="p">(</span><span class="s1">&#39;INV&#39;</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">TransmissionGate</span><span class="p">(</span><span class="s1">&#39;TRANS&#39;</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor12T</span><span class="p">(</span><span class="s1">&#39;XOR12T&#39;</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor10T</span><span class="p">(</span><span class="s1">&#39;XOR10T&#39;</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor6T</span><span class="p">(</span><span class="s1">&#39;XOR6T&#39;</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor4T</span><span class="p">(</span><span class="s1">&#39;XOR4T&#39;</span><span class="p">))</span>
    
    
        
    <span class="c1"># ===========================================================</span>
    <span class="c1"># Add XOR</span>
    <span class="c1"># ===========================================================</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;X1&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR12T&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;xor12t&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;I1&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR10T&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;xor10t&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;I2&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR6T&#39;</span><span class="p">,</span>  <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;xor6t&#39;</span><span class="p">,</span>  <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;I3&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR4T&#39;</span><span class="p">,</span>  <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;Xor4T&#39;</span><span class="p">,</span>  <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>
    

    <span class="c1"># ========================================================</span>
    <span class="c1"># DC operating point analysis</span>
    <span class="c1"># ========================================================</span>

    <span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">()</span>
    <span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">operating_point</span><span class="p">()</span>

    <span class="c1"># Store output voltage    </span>
    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">results</span> <span class="p">:</span>
        <span class="n">Vout</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">])</span>
        <span class="n">results</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span><span class="p">))</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Truth Table Verification</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Logic threshold: midpoint of VDD</span>
<span class="n">Vth</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">VDD</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span>

<span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v_list</span> <span class="ow">in</span> <span class="n">results</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
    <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Truth Table Verification </span><span class="si">{</span><span class="n">k</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;------------------------&quot;</span><span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot; A  B   Vout (V)   Y&quot;</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span> <span class="ow">in</span> <span class="n">v_list</span><span class="p">:</span>
        <span class="c1"># Convert analog output voltage to logical value</span>
        <span class="n">Y</span> <span class="o">=</span> <span class="mi">1</span> <span class="k">if</span> <span class="n">Vout</span> <span class="o">&gt;</span> <span class="n">Vth</span> <span class="k">else</span> <span class="mi">0</span>
        <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot; </span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s2">  </span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s2">   </span><span class="si">{</span><span class="n">Vout</span><span class="si">:</span><span class="s2">.3f</span><span class="si">}</span><span class="s2">      </span><span class="si">{</span><span class="n">Y</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;======================================</span><span class="se">\n\n</span><span class="s2">&quot;</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<div class="output stream highlight-myst-ansi notranslate"><div class="highlight"><pre><span></span>Truth Table Verification xor12t
------------------------
 A  B   Vout (V)   Y
 0  0   0.001      0
 0  1   1.200      1
 1  0   1.200      1
 1  1   0.001      0
======================================


Truth Table Verification xor10t
------------------------
 A  B   Vout (V)   Y
 0  0   0.000      0
 0  1   1.200      1
 1  0   1.200      1
 1  1   0.000      0
======================================


Truth Table Verification xor6t
------------------------
 A  B   Vout (V)   Y
 0  0   0.000      0
 0  1   1.200      1
 1  0   1.200      1
 1  1   0.001      0
======================================


Truth Table Verification xor4t
------------------------
 A  B   Vout (V)   Y
 0  0   0.003      0
 0  1   1.200      1
 1  0   1.200      1
 1  1   0.001      0
======================================
</pre></div>
</div>
</div>
</div>
<p>Since all XOR implementations share the same truth table, a functional comparison based solely on logical behavior is insufficient to distinguish between the different circuit models.</p>
</section>
<section id="id12">
<h4>Chronogram XOR Gate<a class="headerlink" href="#id12" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># CMOS NOR Gate </span>
<span class="c1"># Technology: PTM 65 nm</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the circuit object</span>
<span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="s1">&#39;CMOS XOR&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Model Libraries</span>
<span class="c1"># Include NMOS and PMOS transistor models</span>
<span class="c1"># ============================================================</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Power Supply Definition</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Supply voltage</span>
<span class="n">VDD</span> <span class="o">=</span> <span class="mf">1.2</span>

<span class="c1"># DC power supply (VDD)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Input Signal Definitions</span>
<span class="c1"># Two pulse voltage sources are used to test all logic states</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Input A: faster pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;A&#39;</span><span class="p">,</span>
    <span class="s1">&#39;va&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">5</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># Input B: slower pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;B&#39;</span><span class="p">,</span>
    <span class="s1">&#39;vb&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># ===========================================================</span>
<span class="c1"># Integration Sub-circuit</span>
<span class="c1"># ===========================================================</span>
<span class="c1"># Subcircuits</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Inversor</span><span class="p">(</span><span class="s1">&#39;INV&#39;</span><span class="p">))</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">TransmissionGate</span><span class="p">(</span><span class="s1">&#39;TRANS&#39;</span><span class="p">))</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor12T</span><span class="p">(</span><span class="s1">&#39;XOR12T&#39;</span><span class="p">))</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor10T</span><span class="p">(</span><span class="s1">&#39;XOR10T&#39;</span><span class="p">))</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor6T</span><span class="p">(</span><span class="s1">&#39;XOR6T&#39;</span><span class="p">))</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">subcircuit</span><span class="p">(</span><span class="n">Xor4T</span><span class="p">(</span><span class="s1">&#39;XOR4T&#39;</span><span class="p">))</span>


    
<span class="c1"># ===========================================================</span>
<span class="c1"># Add XOR</span>
<span class="c1"># ===========================================================</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;X1&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR12T&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;xor12t&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;I1&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR10T&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;xor10t&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;I2&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR6T&#39;</span><span class="p">,</span>  <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;xor6t&#39;</span><span class="p">,</span>  <span class="s1">&#39;vdd&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">X</span><span class="p">(</span><span class="s1">&#39;I3&#39;</span><span class="p">,</span> <span class="s1">&#39;XOR4T&#39;</span><span class="p">,</span>  <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;Xor4T&#39;</span><span class="p">,</span>  <span class="s1">&#39;vdd&#39;</span><span class="p">);</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Simulation Setup</span>
<span class="c1"># Transient analysis of the CMOS logic gate</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the simulator instance</span>
<span class="c1"># Temperature parameters are set to nominal operating conditions</span>
<span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">(</span>
    <span class="n">temperature</span><span class="o">=</span><span class="mi">25</span><span class="p">,</span>
    <span class="n">nominal_temperature</span><span class="o">=</span><span class="mi">25</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Transient Analysis</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Perform a transient simulation to observe the dynamic behavior</span>
<span class="c1"># of the inputs (A, B) and the output (Vout)</span>
<span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">transient</span><span class="p">(</span>
    <span class="n">step_time</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">end_time</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Plot the transient waveforms</span>
<span class="n">plt</span><span class="o">.</span><span class="n">figure</span><span class="p">(</span><span class="n">figsize</span><span class="o">=</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">8</span><span class="p">))</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Temporal waveform of a XOR gate&quot;</span><span class="p">)</span>

<span class="c1"># Input signals (shifted vertically for clarity)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;va&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">3.5</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input A&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vb&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">2.0</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input B&quot;</span><span class="p">)</span>

<span class="c1"># Output signal</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;xor12t&quot;</span><span class="p">]),</span>     <span class="n">label</span><span class="o">=</span><span class="s2">&quot;xor12t&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;xor10t&quot;</span><span class="p">])</span><span class="o">-</span><span class="mf">2.0</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;xor10t&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;xor10t&quot;</span><span class="p">])</span><span class="o">-</span><span class="mf">3.5</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;xor6t&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;xor4t&quot;</span><span class="p">])</span><span class="o">-</span><span class="mf">5.0</span><span class="p">,</span>  <span class="n">label</span><span class="o">=</span><span class="s2">&quot;xor4t&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and legend</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Time / ns&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">legend</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/7447c75a75eb7be1d29e0935ea5d835da18b0cef182364916a787d14743c5623.png" src="../../_images/7447c75a75eb7be1d29e0935ea5d835da18b0cef182364916a787d14743c5623.png" />
</div>
</div>
<p>It can be observed that the outputs differ depending on the circuit configurations. The only configuration that is truly different is the one using four transistors, which does not return to a low level.</p>
<p>There are many possible circuit implementations. Designing a logic function follows the same reasoning as algorithmic design: there is an infinite number of possible configurations. These configurations vary according to different parameters, such as the number of transistors, circuit compactness, noise robustness, rise and fall times, and many other factors.</p>
</section>
</section>
</section>
<section id="reference">
<h2>Reference<a class="headerlink" href="#reference" title="Link to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://vlsiworlds.com/wp-content/uploads/2021/04/cmos-vlsi-design-by-weste.pdf">https://vlsiworlds.com/wp-content/uploads/2021/04/cmos-vlsi-design-by-weste.pdf</a></p></li>
</ul>
</section>
<section id="writing-matrix">
<h2>Writing Matrix<a class="headerlink" href="#writing-matrix" title="Link to this heading">#</a></h2>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Author</p></th>
<th class="head"><p>Reviewer</p></th>
<th class="head"><p>Approver</p></th>
<th class="head"><p>Section</p></th>
<th class="head"><p>Date 1</p></th>
<th class="head"><p>Date 2</p></th>
<th class="head"><p>Date 3</p></th>
<th class="head"><p>General Remarks</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Sacha</p></td>
<td><p>/</p></td>
<td><p>/</p></td>
<td><p>Entire document</p></td>
<td><p>2026-01-05</p></td>
<td><p>/</p></td>
<td><p>/</p></td>
<td><p>Initial draft of the full document</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>

    <script type="text/x-thebe-config">
    {
        requestKernel: true,
        binderOptions: {
            repo: "binder-examples/jupyter-stacks-datascience",
            ref: "master",
        },
        codeMirrorConfig: {
            theme: "abcdef",
            mode: "python"
        },
        kernelOptions: {
            name: "python3",
            path: "./Logicol\Porte"
        },
        predefinedOutput: true
    }
    </script>
    <script>kernelName = 'python3'</script>

                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="OR.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">OR and NOR Gate</p>
      </div>
    </a>
    <a class="right-next"
       href="../../Secrurity/Schmitt_Trigger/intro.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Schmitt Trigger</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#import-and-formatting">Import and Formatting</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#import">Import</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#formatting">Formatting</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#goal">Goal</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electrical-symbol">Electrical Symbol</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#truth-table">Truth Table</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#building-an-xor-gate">Building an XOR Gate</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#mathematical-representation">Mathematical Representation</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xor">XOR</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xnor-nxor">XNOR (NXOR)</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electronic-circuits">Electronic Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#logic-circuits">Logic Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">XOR</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xnor">XNOR</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#cmos-circuits">CMOS Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">XOR</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">XNOR</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#spice">Spice</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#spice-xor">Spice XOR</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#simulation">Simulation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#chronogram-xor-gate">Chronogram XOR Gate</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#xor-gate-logic-visualization">XOR Gate Logic Visualization</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#spice-xnor">Spice XNOR</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">Simulation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id5">Chronogram XOR Gate</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nxor-gate-logic-visualization">NXOR Gate Logic Visualization</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#other-reduced-circuits">Other Reduced Circuits</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#transistors">10 transistors</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#explanation">Explanation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id6">Spice</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#id7">6 transistors</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id8">Explanation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id9">Spice</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#transistor-xor-gate">4-Transistor XOR Gate</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id10">Explanation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#spice-implementation">SPICE Implementation</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#comparison">Comparison</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id11">Truth Table</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#id12">Chronogram XOR Gate</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#reference">Reference</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#writing-matrix">Writing Matrix</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Sacha COMTE
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
      © Copyright 2023.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>