$date
	Fri Oct 02 18:44:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0901 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
#4
1!
#8
0!
#12
1!
#16
0!
#20
1!
#24
0!
#28
1!
#32
0!
#36
1!
#40
0!
#44
1!
#48
0!
#52
1!
#56
0!
#60
1!
#64
0!
#68
1!
#72
0!
#76
1!
#80
0!
#84
1!
#88
0!
#92
1!
#96
0!
#100
1!
#104
0!
#108
1!
#112
0!
#116
1!
#120
0!
