// Seed: 246073065
macromodule module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri  id_3
);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3
    , id_22,
    input supply1 id_4,
    input tri id_5,
    input tri id_6
    , id_23,
    input tri id_7,
    input wand id_8,
    inout supply0 id_9,
    output wand id_10,
    input wor id_11,
    input wire id_12,
    output wire id_13,
    input tri1 id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output uwire id_18,
    output uwire id_19,
    input uwire id_20
);
  genvar id_24;
  assign id_3 = id_6;
  assign this = 1;
  module_0(
      id_2, id_4, id_2, id_13
  );
  always id_9 = 1;
endmodule
