{"sha": "43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDNkNGI5N2RlNDlmOWJjYTA4ZDUxNmIwMDc1NzVhZTlkNWNiY2M5ZQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2010-01-05T20:44:14Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2010-01-05T20:44:14Z"}, "message": "Properly convert GTU to GT for V4SI and V2DI\n\ngcc/\n\n2010-01-05  Paolo Bonzini  <bonzinI@gnu.rg>\n\t    H.J. Lu  <hongjiu.lu@intel.com>\n\n\tPR target/42542\n\t* config/i386/i386.c (ix86_expand_int_vcond): Convert GTU to GT\n\tfor V4SI and V2DI by subtracting (-(INT MAX) - 1) from both\n\toperands to make them signed.\n\n\t* config/i386/sse.md (umaxv4si3): Revert the last change.\n\t(umin<mode>3): Likewise.\n\t(uminv8hi3): Removed.\n\t(uminv4si3): Likewise.\n\ngcc/testsuite/\n\n2010-01-05  H.J. Lu  <hongjiu.lu@intel.com>\n\n\t* gcc.target/i386/pr42542-1.c (res): Make it 8 elements.\n\nFrom-SVN: r155660", "tree": {"sha": "01a83d9d0414c4a64f84368c7e3c2536f3e459e4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/01a83d9d0414c4a64f84368c7e3c2536f3e459e4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/comments", "author": null, "committer": null, "parents": [{"sha": "ac2bb4377005f9bd117fee3155c9ece00f4d5b27", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ac2bb4377005f9bd117fee3155c9ece00f4d5b27", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ac2bb4377005f9bd117fee3155c9ece00f4d5b27"}], "stats": {"total": 85, "additions": 50, "deletions": 35}, "files": [{"sha": "fc334daf61292b6fbfbd42388efc74287ce772a8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "patch": "@@ -1,3 +1,16 @@\n+2010-01-05  Paolo Bonzini  <bonzinI@gnu.rg>\n+\t    H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/42542\n+\t* config/i386/i386.c (ix86_expand_int_vcond): Convert GTU to GT\n+\tfor V4SI and V2DI by subtracting (-(INT MAX) - 1) from both\n+\toperands to make them signed.\n+\n+\t* config/i386/sse.md (umaxv4si3): Revert the last change.\n+\t(umin<mode>3): Likewise.\n+\t(uminv8hi3): Removed.\n+\t(uminv4si3): Likewise.\n+\n 2010-01-05  Martin Jambor  <mjambor@suse.cz>\n \n \tPR tree-optimization/42462"}, {"sha": "f565ebf054e455965682818f6c6834326b7dc6b9", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 26, "deletions": 3, "changes": 29, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "patch": "@@ -16252,23 +16252,46 @@ ix86_expand_int_vcond (rtx operands[])\n \n \t  switch (mode)\n \t    {\n+\t    case V4SImode:\n+\t    case V2DImode:\n+\t\t{\n+\t\t  rtx t1, t2, mask;\n+\t\t  rtx (*gen_sub3) (rtx, rtx, rtx);\n+\n+\t\t  /* Subtract (-(INT MAX) - 1) from both operands to make\n+\t\t     them signed.  */\n+\t\t  mask = ix86_build_signbit_mask (GET_MODE_INNER (mode),\n+\t\t\t\t\t\t  true, false);\n+\t\t  gen_sub3 = (mode == V4SImode\n+\t\t\t      ? gen_subv4si3 : gen_subv2di3);\n+\t\t  t1 = gen_reg_rtx (mode);\n+\t\t  emit_insn (gen_sub3 (t1, cop0, mask));\n+\n+\t\t  t2 = gen_reg_rtx (mode);\n+\t\t  emit_insn (gen_sub3 (t2, cop1, mask));\n+\n+\t\t  cop0 = t1;\n+\t\t  cop1 = t2;\n+\t\t  code = GT;\n+\t\t}\n+\t      break;\n+\n \t    case V16QImode:\n \t    case V8HImode:\n \t      /* Perform a parallel unsigned saturating subtraction.  */\n \t      x = gen_reg_rtx (mode);\n \t      emit_insn (gen_rtx_SET (VOIDmode, x,\n \t\t\t\t      gen_rtx_US_MINUS (mode, cop0, cop1)));\n \n+\t      cop0 = x;\n+\t      cop1 = CONST0_RTX (mode);\n \t      code = EQ;\n \t      negate = !negate;\n \t      break;\n \n \t    default:\n \t      gcc_unreachable ();\n \t    }\n-\n-\t  cop0 = x;\n-\t  cop1 = CONST0_RTX (mode);\n \t}\n     }\n "}, {"sha": "406dc0c7102a17b1c9afa7306773cf562bb09fef", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 6, "deletions": 31, "changes": 37, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "patch": "@@ -6138,7 +6138,7 @@\n   [(set (match_operand:V4SI 0 \"register_operand\" \"\")\n \t(umax:V4SI (match_operand:V4SI 1 \"register_operand\" \"\")\n \t\t   (match_operand:V4SI 2 \"register_operand\" \"\")))]\n-  \"TARGET_SSE4_1 || TARGET_XOP\"\n+  \"TARGET_SSE2\"\n {\n   if (TARGET_SSE4_1)\n     ix86_fixup_binary_operands_no_copy (UMAX, V4SImode, operands);\n@@ -6195,39 +6195,14 @@\n     }\n })\n \n-(define_expand \"uminv8hi3\"\n-  [(set (match_operand:V8HI 0 \"register_operand\" \"\")\n-\t(umin:V8HI (match_operand:V8HI 1 \"register_operand\" \"\")\n-\t\t   (match_operand:V8HI 2 \"register_operand\" \"\")))]\n+(define_expand \"umin<mode>3\"\n+  [(set (match_operand:SSEMODE24 0 \"register_operand\" \"\")\n+\t(umin:SSEMODE24 (match_operand:SSEMODE24 1 \"register_operand\" \"\")\n+\t\t\t(match_operand:SSEMODE24 2 \"register_operand\" \"\")))]\n   \"TARGET_SSE2\"\n {\n   if (TARGET_SSE4_1)\n-    ix86_fixup_binary_operands_no_copy (UMIN, V8HImode, operands);\n-  else\n-    {\n-      rtx xops[6];\n-      bool ok;\n-\n-      xops[0] = operands[0];\n-      xops[1] = operands[2];\n-      xops[2] = operands[1];\n-      xops[3] = gen_rtx_GTU (VOIDmode, operands[1], operands[2]);\n-      xops[4] = operands[1];\n-      xops[5] = operands[2];\n-      ok = ix86_expand_int_vcond (xops);\n-      gcc_assert (ok);\n-      DONE;\n-    }\n-})\n-\n-(define_expand \"uminv4si3\"\n-  [(set (match_operand:V4SI 0 \"register_operand\" \"\")\n-\t(umin:V4SI (match_operand:V4SI 1 \"register_operand\" \"\")\n-\t\t   (match_operand:V4SI 2 \"register_operand\" \"\")))]\n-  \"TARGET_SSE4_1 || TARGET_XOP\"\n-{\n-  if (TARGET_SSE4_1)\n-    ix86_fixup_binary_operands_no_copy (UMIN, V4SImode, operands);\n+    ix86_fixup_binary_operands_no_copy (UMIN, <MODE>mode, operands);\n   else\n     {\n       rtx xops[6];"}, {"sha": "992f31034fd43e0deec820a1a33a29868c060dc8", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "patch": "@@ -1,3 +1,7 @@\n+2010-01-05  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* gcc.target/i386/pr42542-1.c (res): Make it 8 elements.\n+\n 2010-01-05  Martin Jambor  <mjambor@suse.cz>\n \n \tPR tree-optimization/42462"}, {"sha": "60da8ee1501b0ff507e50c0c28b78c142e6bf057", "filename": "gcc/testsuite/gcc.target/i386/pr42542-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr42542-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43d4b97de49f9bca08d516b007575ae9d5cbcc9e/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr42542-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr42542-1.c?ref=43d4b97de49f9bca08d516b007575ae9d5cbcc9e", "patch": "@@ -34,7 +34,7 @@ unsigned int min[] =\n   3, 6, 7, 8\n };\n \n-unsigned int res[16] __attribute__ ((aligned(16)));\n+unsigned int res[8] __attribute__ ((aligned(16)));\n \n extern void abort (void);\n "}]}