\doxysection{SPI\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_s_p_i___init_type_def}{}\label{struct_s_p_i___init_type_def}\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}}


SPI Init structure definition ~\newline
  




{\ttfamily \#include $<$stm32f10x\+\_\+spi.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a8cf0fefa76b9238a41997db14eac62a9}{SPI\+\_\+\+Direction}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a578435d3b3a17baa5d5ff87447aa697f}{SPI\+\_\+\+Mode}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a0e63950d46a6483f9b7048b8c97800b8}{SPI\+\_\+\+Data\+Size}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a1fe46794d91fd950e06da06b0e488997}{SPI\+\_\+\+CPOL}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_acdaac9259c45f137e804f90122edb129}{SPI\+\_\+\+CPHA}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a6c1ea4b5e3d147b74799efa42e3903c6}{SPI\+\_\+\+NSS}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_adfcf6178b6a117643111c13403f32e71}{SPI\+\_\+\+Baud\+Rate\+Prescaler}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_ace7ca292c290953f8a6ae86f79949f5b}{SPI\+\_\+\+First\+Bit}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_aee6460416ade6c4016aac2bd64cae0eb}{SPI\+\_\+\+CRCPolynomial}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPI Init structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_s_p_i___init_type_def_adfcf6178b6a117643111c13403f32e71}\label{struct_s_p_i___init_type_def_adfcf6178b6a117643111c13403f32e71} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_BaudRatePrescaler@{SPI\_BaudRatePrescaler}}
\index{SPI\_BaudRatePrescaler@{SPI\_BaudRatePrescaler}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_BaudRatePrescaler}{SPI\_BaudRatePrescaler}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Baud\+Rate\+Prescaler}

Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive SCK clock. This parameter can be a value of \doxylink{group___s_p_i___baud_rate___prescaler}{SPI\+\_\+\+Baud\+Rate\+\_\+\+Prescaler}. \begin{DoxyNote}{Note}
The communication clock is derived from the master clock. The slave clock does not need to be set. 
\end{DoxyNote}
\Hypertarget{struct_s_p_i___init_type_def_acdaac9259c45f137e804f90122edb129}\label{struct_s_p_i___init_type_def_acdaac9259c45f137e804f90122edb129} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CPHA@{SPI\_CPHA}}
\index{SPI\_CPHA@{SPI\_CPHA}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_CPHA}{SPI\_CPHA}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+CPHA}

Specifies the clock active edge for the bit capture. This parameter can be a value of \doxylink{group___s_p_i___clock___phase}{SPI\+\_\+\+Clock\+\_\+\+Phase} \Hypertarget{struct_s_p_i___init_type_def_a1fe46794d91fd950e06da06b0e488997}\label{struct_s_p_i___init_type_def_a1fe46794d91fd950e06da06b0e488997} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CPOL@{SPI\_CPOL}}
\index{SPI\_CPOL@{SPI\_CPOL}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_CPOL}{SPI\_CPOL}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+CPOL}

Specifies the serial clock steady state. This parameter can be a value of \doxylink{group___s_p_i___clock___polarity}{SPI\+\_\+\+Clock\+\_\+\+Polarity} \Hypertarget{struct_s_p_i___init_type_def_aee6460416ade6c4016aac2bd64cae0eb}\label{struct_s_p_i___init_type_def_aee6460416ade6c4016aac2bd64cae0eb} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_CRCPolynomial@{SPI\_CRCPolynomial}}
\index{SPI\_CRCPolynomial@{SPI\_CRCPolynomial}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_CRCPolynomial}{SPI\_CRCPolynomial}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+CRCPolynomial}

Specifies the polynomial used for the CRC calculation. \Hypertarget{struct_s_p_i___init_type_def_a0e63950d46a6483f9b7048b8c97800b8}\label{struct_s_p_i___init_type_def_a0e63950d46a6483f9b7048b8c97800b8} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_DataSize@{SPI\_DataSize}}
\index{SPI\_DataSize@{SPI\_DataSize}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_DataSize}{SPI\_DataSize}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Data\+Size}

Specifies the SPI data size. This parameter can be a value of \doxylink{group___s_p_i__data__size}{SPI\+\_\+data\+\_\+size} \Hypertarget{struct_s_p_i___init_type_def_a8cf0fefa76b9238a41997db14eac62a9}\label{struct_s_p_i___init_type_def_a8cf0fefa76b9238a41997db14eac62a9} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_Direction@{SPI\_Direction}}
\index{SPI\_Direction@{SPI\_Direction}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_Direction}{SPI\_Direction}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Direction}

Specifies the SPI unidirectional or bidirectional data mode. This parameter can be a value of \doxylink{group___s_p_i__data__direction}{SPI\+\_\+data\+\_\+direction} \Hypertarget{struct_s_p_i___init_type_def_ace7ca292c290953f8a6ae86f79949f5b}\label{struct_s_p_i___init_type_def_ace7ca292c290953f8a6ae86f79949f5b} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_FirstBit@{SPI\_FirstBit}}
\index{SPI\_FirstBit@{SPI\_FirstBit}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_FirstBit}{SPI\_FirstBit}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+First\+Bit}

Specifies whether data transfers start from MSB or LSB bit. This parameter can be a value of \doxylink{group___s_p_i___m_s_b___l_s_b__transmission}{SPI\+\_\+\+MSB\+\_\+\+LSB\+\_\+transmission} \Hypertarget{struct_s_p_i___init_type_def_a578435d3b3a17baa5d5ff87447aa697f}\label{struct_s_p_i___init_type_def_a578435d3b3a17baa5d5ff87447aa697f} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_Mode@{SPI\_Mode}}
\index{SPI\_Mode@{SPI\_Mode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_Mode}{SPI\_Mode}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+Mode}

Specifies the SPI operating mode. This parameter can be a value of \doxylink{group___s_p_i__mode}{SPI\+\_\+mode} \Hypertarget{struct_s_p_i___init_type_def_a6c1ea4b5e3d147b74799efa42e3903c6}\label{struct_s_p_i___init_type_def_a6c1ea4b5e3d147b74799efa42e3903c6} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!SPI\_NSS@{SPI\_NSS}}
\index{SPI\_NSS@{SPI\_NSS}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SPI\_NSS}{SPI\_NSS}}
{\footnotesize\ttfamily uint16\+\_\+t SPI\+\_\+\+Init\+Type\+Def\+::\+SPI\+\_\+\+NSS}

Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit. This parameter can be a value of \doxylink{group___s_p_i___slave___select__management}{SPI\+\_\+\+Slave\+\_\+\+Select\+\_\+management} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/12-\/\+GPIO输出-\/使用固件库点亮\+LED/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/\mbox{\hyperlink{stm32f10x__spi_8h}{stm32f10x\+\_\+spi.\+h}}\end{DoxyCompactItemize}
