######################################################################
#
# File name : testbench_compile.do
# Created on: Sun Jul 02 16:44:38 +0800 2023
#
# Auto generated by Vivado for 'post-synthesis' simulation
#
######################################################################
C:\\modeltech_pe_10.4c\\win32pe\\vlib work
C:\\modeltech_pe_10.4c\\win32pe\\vlib msim

C:\\modeltech_pe_10.4c\\win32pe\\vlib msim/xil_defaultlib

C:\\modeltech_pe_10.4c\\win32pe\\vmap xil_defaultlib msim/xil_defaultlib

C:\\modeltech_pe_10.4c\\win32pe\\vlog -64 -incr -work xil_defaultlib  \
"testbench_time_synth.v" \
"../../../../CPU.srcs/sources_1/new/Controller.v" \
"../../../../CPU.srcs/sources_1/new/MUL.v" \
"../../../../CPU.srcs/sources_1/new/DIV.v" \
"../../../../CPU.srcs/sources_1/new/MUX6.v" \
"../../../../CPU.srcs/sources_1/new/MUX5.v" \
"../../../../CPU.srcs/sources_1/new/HI_or_LO.v" \
"../../../../CPU.srcs/sources_1/new/regfile.v" \
"../../../../CPU.srcs/sources_1/new/PC.v" \
"../../../../CPU.srcs/sources_1/new/MUX4.v" \
"../../../../CPU.srcs/sources_1/new/MUX3.v" \
"../../../../CPU.srcs/sources_1/new/MUX2.v" \
"../../../../CPU.srcs/sources_1/new/MUX1.v" \
"../../../../CPU.srcs/sources_1/new/EXT.v" \
"../../../../CPU.srcs/sources_1/new/CP0.v" \
"../../../../CPU.srcs/sources_1/new/Connect.v" \
"../../../../CPU.srcs/sources_1/new/ALU.v" \
"../../../../CPU.srcs/sources_1/new/ADD2.v" \
"../../../../CPU.srcs/sources_1/new/ADD1.v" \
"../../../../CPU.srcs/sources_1/new/cpu.v" \
"../../../../CPU.srcs/sources_1/new/DMEM.v" \
"../../../../CPU.srcs/sources_1/new/IMEM.v" \
"../../../../CPU.srcs/sources_1/new/sccomp_dataflow.v" \
"../../../../CPU.srcs/sim_1/new/tb.v" \


quit -force

