{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627571040231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627571040233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 12:04:00 2021 " "Processing started: Thu Jul 29 12:04:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627571040233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627571040233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_instr -c Mem_instr " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_instr -c Mem_instr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627571040233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627571040503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627571040503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file Mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_instr " "Found entity 1: Mem_instr" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627571052529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627571052529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_instr " "Elaborating entity \"Mem_instr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627571052601 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Mem_instr.v(13) " "Verilog HDL error at Mem_instr.v(13): constant value overflow" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 13 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1627571052602 "|Mem_instr"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 -1 0 Mem_instr.v(17) " "Verilog HDL warning at Mem_instr.v(17): number of words (8) in memory file does not match the number of elements in the address range \[-1:0\]" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1627571052602 "|Mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Mem_instr.v(13) " "Net \"rom.data_a\" at Mem_instr.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627571052604 "|Mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a\[0\] 0 Mem_instr.v(13) " "Net \"rom.waddr_a\[0\]\" at Mem_instr.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627571052604 "|Mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Mem_instr.v(13) " "Net \"rom.we_a\" at Mem_instr.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627571052604 "|Mem_instr"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rom " "RAM logic \"rom\" is uninferred due to inappropriate RAM size" {  } { { "Mem_instr.v" "rom" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1627571052882 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1627571052882 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] VCC " "Pin \"q\[1\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] VCC " "Pin \"q\[2\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] VCC " "Pin \"q\[3\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] VCC " "Pin \"q\[4\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[8\] GND " "Pin \"q\[8\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] VCC " "Pin \"q\[9\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] VCC " "Pin \"q\[10\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] VCC " "Pin \"q\[12\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] VCC " "Pin \"q\[13\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] VCC " "Pin \"q\[14\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[16\] GND " "Pin \"q\[16\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[17\] GND " "Pin \"q\[17\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[18\] GND " "Pin \"q\[18\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[19\] GND " "Pin \"q\[19\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[20\] GND " "Pin \"q\[20\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[21\] GND " "Pin \"q\[21\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[22\] GND " "Pin \"q\[22\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[23\] VCC " "Pin \"q\[23\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[24\] GND " "Pin \"q\[24\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[25\] VCC " "Pin \"q\[25\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[26\] GND " "Pin \"q\[26\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[27\] GND " "Pin \"q\[27\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[28\] VCC " "Pin \"q\[28\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[29\] GND " "Pin \"q\[29\]\" is stuck at GND" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[31\] VCC " "Pin \"q\[31\]\" is stuck at VCC" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627571053201 "|Mem_instr|q[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627571053201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627571053349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627571053947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627571053947 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[20\] " "No output dependent on input pin \"addr\[20\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[21\] " "No output dependent on input pin \"addr\[21\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[22\] " "No output dependent on input pin \"addr\[22\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[23\] " "No output dependent on input pin \"addr\[23\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[24\] " "No output dependent on input pin \"addr\[24\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[25\] " "No output dependent on input pin \"addr\[25\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[26\] " "No output dependent on input pin \"addr\[26\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[27\] " "No output dependent on input pin \"addr\[27\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[28\] " "No output dependent on input pin \"addr\[28\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[29\] " "No output dependent on input pin \"addr\[29\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[30\] " "No output dependent on input pin \"addr\[30\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[31\] " "No output dependent on input pin \"addr\[31\]\"" {  } { { "Mem_instr.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes1/Mem_instr.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627571054007 "|Mem_instr|addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627571054007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627571054009 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627571054009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627571054009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627571054009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627571054019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 12:04:14 2021 " "Processing ended: Thu Jul 29 12:04:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627571054019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627571054019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627571054019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627571054019 ""}
