<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Inverter: D:/MW/MW/Utility_Ip_Core/ip_repo/AXI4Stream_Inverter/hdl/AXI4Stream_Inverter.vhd File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Inverter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b95d22fb74c8ef837e5dec850a739e17.html">hdl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Entities</a>  </div>
  <div class="headertitle">
<div class="title">AXI4Stream_Inverter.vhd File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the wrapping of <a class="el" href="class_inverter.html" title="The output of this module contains: 4 ports of inverted_tdata: inverted_tdata_MSB,...">Inverter</a> for AXI4-Stream interface for IP-Core.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter.html">AXI4Stream_Inverter</a> &#160;</td><td class="memItemRight" valign="bottom">entity</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The entity of this module can be described by the following images:  <a href="class_a_x_i4_stream___inverter.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_1_1_behavioral.html">Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module instantiates the <em><a class="el" href="class_a_x_i4_stream___inverter.html" title="The entity of this module can be described by the following images:">AXI4Stream_Inverter</a></em>.  <a href="class_a_x_i4_stream___inverter_1_1_behavioral.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the wrapping of <a class="el" href="class_inverter.html" title="The output of this module contains: 4 ports of inverted_tdata: inverted_tdata_MSB,...">Inverter</a> for AXI4-Stream interface for IP-Core. </p>
<div class="image">
<img src="Inverter_IP-Core.png" alt=""/>
<div class="caption">
[IP-Core image]</div></div>
 </div></div><!-- contents -->
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a8294319c0aedd2b32a38da362c1c6105"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a8294319c0aedd2b32a38da362c1c6105">AXI4Stream_Inverter.DEBUG_MODE</a></div><div class="ttdeci">DEBUG_MODE BOOLEAN :=   TRUE</div><div class="ttdoc">If DEBUG_MODE = TRUE, the module shows the ports *counter* and *file_dimension* in such a way we can ...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:38</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a7091a7ce91e1ec16a6c7f87d70ab93ff"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a7091a7ce91e1ec16a6c7f87d70ab93ff">tb_AXI4Stream_Inverter.Behavioral.DEBUG_MODE</a></div><div class="ttdeci">BOOLEAN :=   TRUE DEBUG_MODE</div><div class="ttdoc">If DEBUG_MODE = TRUE, the module shows the ports *counter* and *file_dimension* in such a way we can ...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:40</div></div>
<div class="ttc" id="aclass_inverter_html_a54f1611d7049a4ea7f923a998aa5e231"><div class="ttname"><a href="class_inverter.html#a54f1611d7049a4ea7f923a998aa5e231">Inverter.out_tvalid</a></div><div class="ttdeci">out out_tvalid STD_LOGIC </div><div class="ttdoc">Output valid: basically it is the sampled version of *s00_axis_tvalid*.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:65</div></div>
<div class="ttc" id="aclass_inverter_html_a750c80a7328664854ccbbbb433319a87"><div class="ttname"><a href="class_inverter.html#a750c80a7328664854ccbbbb433319a87">Inverter.inverted_tdata_LSB</a></div><div class="ttdeci">out inverted_tdata_LSB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Least Significant Byte of the inverted output.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:64</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a73e637ce364e3d2788c0f1d4cbf1410a"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a73e637ce364e3d2788c0f1d4cbf1410a">tb_AXI4Stream_Inverter.Behavioral.m00_axis_tlast</a></div><div class="ttdeci">STD_LOGIC m00_axis_tlast</div><div class="ttdoc">Valid, last and ready signals.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:107</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a7dd80f39a12bc5640460118d0ff58b95"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a7dd80f39a12bc5640460118d0ff58b95">AXI4Stream_Inverter.s00_axis_tdata</a></div><div class="ttdeci">in s00_axis_tdata STD_LOGIC_VECTOR((((   DATA_WIDTH- 1)/ 32+ 1)* 32)- 1 downto  0) </div><div class="ttdoc">Incoming data from the DMA/Chip2Chip.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:58</div></div>
<div class="ttc" id="aclass_inverter_1_1_behavioral_html"><div class="ttname"><a href="class_inverter_1_1_behavioral.html">Inverter.Behavioral</a></div><div class="ttdoc">The aim of the module is basically one: inverting the bits of the incoming image, but not all the bit...</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:122</div></div>
<div class="ttc" id="aclass_inverter_html_af584e1b68a7ac19c87e3460ea5e9f31b"><div class="ttname"><a href="class_inverter.html#af584e1b68a7ac19c87e3460ea5e9f31b">Inverter.counter</a></div><div class="ttdeci">out counter STD_LOGIC_VECTOR( 31 downto  0) </div><div class="ttdoc">If *DEBUG_MODE = TRUE*, this port is shown and represents the actual value of the internal packet cou...</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:71</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_af1ab5d91d079392ae46564e3af54ee3a"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#af1ab5d91d079392ae46564e3af54ee3a">tb_AXI4Stream_Inverter.Behavioral.s00_axis_tready</a></div><div class="ttdeci">STD_LOGIC s00_axis_tready</div><div class="ttdoc">Valid, last and ready signals.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:107</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a9bdd3ed7c66d88d7874cd0730ff59cf4"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a9bdd3ed7c66d88d7874cd0730ff59cf4">tb_AXI4Stream_Inverter.Behavioral.resetn</a></div><div class="ttdeci">STD_LOGIC := '0' resetn</div><div class="ttdoc">Reset active low.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:100</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html">AXI4Stream_Inverter</a></div><div class="ttdoc">The entity of this module can be described by the following images:</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:35</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_af584e1b68a7ac19c87e3460ea5e9f31b"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#af584e1b68a7ac19c87e3460ea5e9f31b">AXI4Stream_Inverter.counter</a></div><div class="ttdeci">out counter STD_LOGIC_VECTOR( 31 downto  0) </div><div class="ttdoc">If *DEBUG_MODE = TRUE*, this port is shown and represents the actual value of the internal packet cou...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:71</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_af9ff3097861f0625e2976fc176b2ebd1"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#af9ff3097861f0625e2976fc176b2ebd1">tb_AXI4Stream_Inverter.Behavioral.s00_axis_tlast</a></div><div class="ttdeci">STD_LOGIC s00_axis_tlast</div><div class="ttdoc">Valid, last and ready signals.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:107</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a82912ed53f39722d184a6297699994a2"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a82912ed53f39722d184a6297699994a2">tb_AXI4Stream_Inverter.Behavioral.m00_axis_tdata</a></div><div class="ttdeci">STD_LOGIC_VECTOR((((   DATA_WIDTH- 1)/ 32+ 1)* 32)- 1 downto  0) m00_axis_tdata</div><div class="ttdoc">Incoming and exiting data.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:105</div></div>
<div class="ttc" id="aclass_inverter_html_a00bed8cdd919db058a4ac8338d36f3b6"><div class="ttname"><a href="class_inverter.html#a00bed8cdd919db058a4ac8338d36f3b6">Inverter.in_tvalid</a></div><div class="ttdeci">in in_tvalid STD_LOGIC </div><div class="ttdoc">Valid of the incoming data.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:55</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_1_1_behavioral_html"><div class="ttname"><a href="class_a_x_i4_stream___inverter_1_1_behavioral.html">AXI4Stream_Inverter.Behavioral</a></div><div class="ttdoc">The module instantiates the AXI4Stream_Inverter.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:81</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_acfee469b51e48178fbcc34ca1b61ae3b"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#acfee469b51e48178fbcc34ca1b61ae3b">tb_AXI4Stream_Inverter.Behavioral.m00_axis_tvalid</a></div><div class="ttdeci">STD_LOGIC m00_axis_tvalid</div><div class="ttdoc">Valid, last and ready signals.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:107</div></div>
<div class="ttc" id="aclass_inverter_html_af6dd6252576cb85406a2228aab526b20"><div class="ttname"><a href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">Inverter.DATA_WIDTH</a></div><div class="ttdeci">DATA_WIDTH POSITIVE := 8</div><div class="ttdoc">The incoming image can have values that range from 0 to 255 by definition, so the data can be represe...</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:37</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a3e32906ccf384ab6e5dbbbb3f228830c"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a3e32906ccf384ab6e5dbbbb3f228830c">tb_AXI4Stream_Inverter.Behavioral.m00_axis_tready</a></div><div class="ttdeci">STD_LOGIC := '1' m00_axis_tready</div><div class="ttdoc">Input valid and ready signals.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:109</div></div>
<div class="ttc" id="aclass_inverter_html_a384946cd7d8b58c0cb7a174634a0399c"><div class="ttname"><a href="class_inverter.html#a384946cd7d8b58c0cb7a174634a0399c">Inverter.in_tlast</a></div><div class="ttdeci">in in_tlast STD_LOGIC </div><div class="ttdoc">End of the incoming packet.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:56</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#ae4f03c286607f3181e16b9aa12d0c6d4">AXI4Stream_Inverter.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE Library.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:12</div></div>
<div class="ttc" id="aclass_inverter_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="class_inverter.html#ae4f03c286607f3181e16b9aa12d0c6d4">Inverter.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdoc">Standard IEEE Library.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:11</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a73e8dc9586e4e496fe8f9ab0f107c1ab"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a73e8dc9586e4e496fe8f9ab0f107c1ab">AXI4Stream_Inverter.m00_axis_tlast</a></div><div class="ttdeci">out m00_axis_tlast STD_LOGIC </div><div class="ttdoc">End of the exiting packets: it is the sampled version of *s00_axis_tlast*.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:67</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a49518384d56acb2dd4b7873271c38417"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49518384d56acb2dd4b7873271c38417">tb_AXI4Stream_Inverter.Behavioral.s00_axis_tdata</a></div><div class="ttdeci">STD_LOGIC_VECTOR((((   DATA_WIDTH- 1)/ 32+ 1)* 32)- 1 downto  0) s00_axis_tdata</div><div class="ttdoc">Incoming and exiting data.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:105</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a30de33c5a1f37a75de8237627c8c84e1"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a30de33c5a1f37a75de8237627c8c84e1">AXI4Stream_Inverter.s00_axis_tvalid</a></div><div class="ttdeci">in s00_axis_tvalid STD_LOGIC </div><div class="ttdoc">Valid of the incoming data.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:59</div></div>
<div class="ttc" id="aclass_inverter_html_ab94494fc37d4189a4207f6d068d25cf7"><div class="ttname"><a href="class_inverter.html#ab94494fc37d4189a4207f6d068d25cf7">Inverter.resetn</a></div><div class="ttdeci">in resetn STD_LOGIC </div><div class="ttdoc">Synchronous resetn active low.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:42</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_acdc1fe26f89b98287224a3c41b467af0"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#acdc1fe26f89b98287224a3c41b467af0">AXI4Stream_Inverter.file_dimension</a></div><div class="ttdeci">out file_dimension STD_LOGIC_VECTOR( 31 downto  0) </div><div class="ttdoc">If DEBUG_MODE = TRUE, this port is shown and represents the dimension of the incoming file,...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:74</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_ac42b0be8253dd65340bbc01fe4297a93"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#ac42b0be8253dd65340bbc01fe4297a93">AXI4Stream_Inverter.s00_axis_tready</a></div><div class="ttdeci">out s00_axis_tready STD_LOGIC </div><div class="ttdoc">Ready of the *Inverter*: basically it is the same of the ready coming from the &quot;following DMA&quot;.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:61</div></div>
<div class="ttc" id="aclass_inverter_html_a70120f1e8cec2d88609e7ce3c4d8f941"><div class="ttname"><a href="class_inverter.html#a70120f1e8cec2d88609e7ce3c4d8f941">Inverter.clk</a></div><div class="ttdeci">in clk STD_LOGIC </div><div class="ttdoc">PS Clock.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:45</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a70120f1e8cec2d88609e7ce3c4d8f941"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a70120f1e8cec2d88609e7ce3c4d8f941">AXI4Stream_Inverter.clk</a></div><div class="ttdeci">in clk STD_LOGIC </div><div class="ttdoc">PS Clock.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:52</div></div>
<div class="ttc" id="aclass_inverter_html_ae5c992bc18a7591e2eefd26906d4a776"><div class="ttname"><a href="class_inverter.html#ae5c992bc18a7591e2eefd26906d4a776">Inverter.in_tdata_MSB</a></div><div class="ttdeci">in in_tdata_MSB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Most Significant Byte of the Incoming 32 bits data from the DMA/Chip2Chip.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:51</div></div>
<div class="ttc" id="aclass_inverter_html_a496835eea63f4ad2a9f9984b54ff1892"><div class="ttname"><a href="class_inverter.html#a496835eea63f4ad2a9f9984b54ff1892">Inverter.in_tdata_2ndB</a></div><div class="ttdeci">in in_tdata_2ndB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Second Byte of the Incoming 32 bits data from the DMA/Chip2Chip.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:53</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_af6dd6252576cb85406a2228aab526b20"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#af6dd6252576cb85406a2228aab526b20">AXI4Stream_Inverter.DATA_WIDTH</a></div><div class="ttdeci">DATA_WIDTH POSITIVE := 8</div><div class="ttdoc">The incoming image can have values that range from 0 to 255 by definition, so the data can be represe...</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:44</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a1227cb1b69c530d36beda36998aa3b21"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a1227cb1b69c530d36beda36998aa3b21">AXI4Stream_Inverter.m00_axis_tready</a></div><div class="ttdeci">in m00_axis_tready STD_LOGIC </div><div class="ttdoc">Ready of the DMA/Chip2Chip.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:68</div></div>
<div class="ttc" id="aclass_inverter_html_a0a181ed300b46fcd16069ba5b6862558"><div class="ttname"><a href="class_inverter.html#a0a181ed300b46fcd16069ba5b6862558">Inverter.inverted_tdata_MSB</a></div><div class="ttdeci">out inverted_tdata_MSB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Most Significant Byte of the inverted output.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:61</div></div>
<div class="ttc" id="aclass_inverter_html_a03988ca30a0c67fcf3939558547a1630"><div class="ttname"><a href="class_inverter.html#a03988ca30a0c67fcf3939558547a1630">Inverter.out_tready</a></div><div class="ttdeci">out out_tready STD_LOGIC </div><div class="ttdoc">Ready of the *Inverter*: basically it is the same of the ready coming from the &quot;following DMA&quot;.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:57</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html">tb_AXI4Stream_Inverter.Behavioral</a></div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:24</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_ab94494fc37d4189a4207f6d068d25cf7"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#ab94494fc37d4189a4207f6d068d25cf7">AXI4Stream_Inverter.resetn</a></div><div class="ttdeci">in resetn STD_LOGIC </div><div class="ttdoc">Synchronous resetn active low.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:49</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a49f2fdc16607b020d58a45316c2c87da"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a49f2fdc16607b020d58a45316c2c87da">tb_AXI4Stream_Inverter.Behavioral.CLK_PERIOD</a></div><div class="ttdeci">TIME :=  10 ns CLK_PERIOD</div><div class="ttdoc">Period of the testing clock.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:28</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a38509f76932edd948678f4c84ac8924b"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a38509f76932edd948678f4c84ac8924b">AXI4Stream_Inverter.s00_axis_tlast</a></div><div class="ttdeci">in s00_axis_tlast STD_LOGIC </div><div class="ttdoc">End of the incoming packet.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:60</div></div>
<div class="ttc" id="aclass_inverter_1_1_behavioral_html_a0e24189d7f8aa47747227cc39b5c5855"><div class="ttname"><a href="class_inverter_1_1_behavioral.html#a0e24189d7f8aa47747227cc39b5c5855">Inverter.Behavioral.packet_counter_vct</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) :=( others =&gt; '0') packet_counter_vct</div><div class="ttdoc">Counter of the incoming packets*.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:125</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_ad5dd8230d41bf9e17125c2aa96c87d72"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#ad5dd8230d41bf9e17125c2aa96c87d72">AXI4Stream_Inverter.m00_axis_tvalid</a></div><div class="ttdeci">out m00_axis_tvalid STD_LOGIC </div><div class="ttdoc">Output valid: basically it is the sampled version of *s00_axis_tvalid*.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:66</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_ad5eeb9583aa546a278c62ab0278bbfeb"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#ad5eeb9583aa546a278c62ab0278bbfeb">tb_AXI4Stream_Inverter.Behavioral.clk</a></div><div class="ttdeci">STD_LOGIC := '1' clk</div><div class="ttdoc">Clock signal.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:97</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_html"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter.html">tb_AXI4Stream_Inverter</a></div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:21</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a5a539d4194f4a234fafe000ac5a231b9"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a5a539d4194f4a234fafe000ac5a231b9">tb_AXI4Stream_Inverter.Behavioral.s00_axis_tvalid</a></div><div class="ttdeci">STD_LOGIC := '1' s00_axis_tvalid</div><div class="ttdoc">Input valid and ready signals.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:109</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a0088d9ad545bd2655df4b2a7b32e5d42"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a0088d9ad545bd2655df4b2a7b32e5d42">tb_AXI4Stream_Inverter.Behavioral.counter</a></div><div class="ttdeci">natural := 0 counter</div><div class="ttdoc">Value assigned to the data.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:113</div></div>
<div class="ttc" id="aclass_inverter_html_a525d4583eae37e8e1b4c1b68c59a2858"><div class="ttname"><a href="class_inverter.html#a525d4583eae37e8e1b4c1b68c59a2858">Inverter.out_tlast</a></div><div class="ttdeci">out out_tlast STD_LOGIC </div><div class="ttdoc">End of the exiting packets: it is the sampled version of *s00_axis_tlast*.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:66</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_aca322291c3f03d756b158c485d8b6a88"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#aca322291c3f03d756b158c485d8b6a88">tb_AXI4Stream_Inverter.Behavioral.RESET_WAIT</a></div><div class="ttdeci">TIME := 3*   CLK_PERIOD RESET_WAIT</div><div class="ttdoc">Time for which the reset is '0'.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:30</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_aa3b043aa60646fd89f32c4b9ee27402c"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#aa3b043aa60646fd89f32c4b9ee27402c">tb_AXI4Stream_Inverter.Behavioral.VALID_WAIT</a></div><div class="ttdeci">TIME := 10*   CLK_PERIOD VALID_WAIT</div><div class="ttdoc">Time between 2 valids.</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:32</div></div>
<div class="ttc" id="aclasstb___a_x_i4_stream___inverter_1_1_behavioral_html_a842a1b50ebd167f4d9fb2a03c002aa86"><div class="ttname"><a href="classtb___a_x_i4_stream___inverter_1_1_behavioral.html#a842a1b50ebd167f4d9fb2a03c002aa86">tb_AXI4Stream_Inverter.Behavioral.DATA_WIDTH</a></div><div class="ttdeci">POSITIVE := 8 DATA_WIDTH</div><div class="ttdoc">The incoming image can have values that range from 0 to 255 by definition, so the data can be represe...</div><div class="ttdef"><b>Definition:</b> tb_AXI4Stream_Inverter.vhd:36</div></div>
<div class="ttc" id="aclass_inverter_html_ace792f291c384d9097b4f8a0d0775197"><div class="ttname"><a href="class_inverter.html#ace792f291c384d9097b4f8a0d0775197">Inverter.in_tready</a></div><div class="ttdeci">in in_tready STD_LOGIC </div><div class="ttdoc">Ready of the DMA/Chip2Chip.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:67</div></div>
<div class="ttc" id="aclass_inverter_html_a2ecc4d781fb7eefed425f9da0706da7d"><div class="ttname"><a href="class_inverter.html#a2ecc4d781fb7eefed425f9da0706da7d">Inverter.inverted_tdata_2ndB</a></div><div class="ttdeci">out inverted_tdata_2ndB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Second Byte of the inverted output.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:63</div></div>
<div class="ttc" id="aclass_inverter_html_a69becace3a511ea7817f713f0f926283"><div class="ttname"><a href="class_inverter.html#a69becace3a511ea7817f713f0f926283">Inverter.in_tdata_LSB</a></div><div class="ttdeci">in in_tdata_LSB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Least Significant Byte of the Incoming 32 bits data from the DMA/Chip2Chip.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:54</div></div>
<div class="ttc" id="aclass_inverter_html_a8294319c0aedd2b32a38da362c1c6105"><div class="ttname"><a href="class_inverter.html#a8294319c0aedd2b32a38da362c1c6105">Inverter.DEBUG_MODE</a></div><div class="ttdeci">DEBUG_MODE BOOLEAN :=   TRUE</div><div class="ttdoc">If DEBUG_MODE = TRUE, the module shows the ports counter and file_dimension in such a way we can use ...</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:31</div></div>
<div class="ttc" id="aclass_inverter_html"><div class="ttname"><a href="class_inverter.html">Inverter</a></div><div class="ttdoc">The output of this module contains: 4 ports of inverted_tdata: inverted_tdata_MSB,...</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:27</div></div>
<div class="ttc" id="aclass_a_x_i4_stream___inverter_html_a9535a438b4898bb0b5150fa7ed773b57"><div class="ttname"><a href="class_a_x_i4_stream___inverter.html#a9535a438b4898bb0b5150fa7ed773b57">AXI4Stream_Inverter.m00_axis_tdata</a></div><div class="ttdeci">out m00_axis_tdata STD_LOGIC_VECTOR((((   DATA_WIDTH- 1)/ 32+ 1)* 32)- 1 downto  0) </div><div class="ttdoc">Inverted output: Just the bytes after the 54th are inverted, indeed the Header is not touched.</div><div class="ttdef"><b>Definition:</b> AXI4Stream_Inverter.vhd:65</div></div>
<div class="ttc" id="aclass_inverter_1_1_behavioral_html_a2e927fc498f96bc8fbe129b92fd1f6b0"><div class="ttname"><a href="class_inverter_1_1_behavioral.html#a2e927fc498f96bc8fbe129b92fd1f6b0">Inverter.Behavioral.tlast_memory</a></div><div class="ttdeci">std_logic := '0' tlast_memory</div><div class="ttdoc">Signal used to store temporarily the value of *in_tlast*, in order to recognize the falling edge of *...</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:127</div></div>
<div class="ttc" id="aclass_inverter_html_a26286ecb744c0c23e921fe9561a95107"><div class="ttname"><a href="class_inverter.html#a26286ecb744c0c23e921fe9561a95107">Inverter.inverted_tdata_3rdB</a></div><div class="ttdeci">out inverted_tdata_3rdB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Third Byte of the inverted output.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:62</div></div>
<div class="ttc" id="aclass_inverter_1_1_behavioral_html_a7fdde32b3efb0055a1fd0a34bb719886"><div class="ttname"><a href="class_inverter_1_1_behavioral.html#a7fdde32b3efb0055a1fd0a34bb719886">Inverter.Behavioral.image_length_vct</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) :=( others =&gt; '0') image_length_vct</div><div class="ttdoc">Vector containing the file dimension (in Bytes) extrapolated from the Header at bit level....</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:126</div></div>
<div class="ttc" id="aclass_inverter_html_a94d028352ce99961310e81257ca22768"><div class="ttname"><a href="class_inverter.html#a94d028352ce99961310e81257ca22768">Inverter.in_tdata_3rdB</a></div><div class="ttdeci">in in_tdata_3rdB STD_LOGIC_VECTOR(   DATA_WIDTH- 1 downto  0) </div><div class="ttdoc">Third Byte of the Incoming 32 bits data from the DMA/Chip2Chip.</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:52</div></div>
<div class="ttc" id="aclass_inverter_html_acdc1fe26f89b98287224a3c41b467af0"><div class="ttname"><a href="class_inverter.html#acdc1fe26f89b98287224a3c41b467af0">Inverter.file_dimension</a></div><div class="ttdeci">out file_dimension STD_LOGIC_VECTOR( 31 downto  0) </div><div class="ttdoc">If DEBUG_MODE = TRUE, this port is shown and represents the dimension of the incoming file,...</div><div class="ttdef"><b>Definition:</b> Inverter.vhd:74</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
