{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538260994285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538260994286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 29 17:43:14 2018 " "Processing started: Sat Sep 29 17:43:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538260994286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538260994286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538260994286 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538260994645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995207 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538260995207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995212 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538260995212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2-behavior " "Found design unit 1: ShiftLeft2-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538260995215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995218 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538260995218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538260995218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR " "Elaborating entity \"IR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538260995268 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "IR.vhd(14) " "VHDL Subtype or Type Declaration warning at IR.vhd(14): subtype or type has null range" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 14 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1538260995270 "|IR"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "IR.vhd(25) " "VHDL Subtype or Type Declaration warning at IR.vhd(25): subtype or type has null range" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 25 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1538260995270 "|IR"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "IR.vhd(34) " "VHDL warning at IR.vhd(34): ignored assignment of value to null range" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 34 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1538260995270 "|IR"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "IR.vhd(44) " "VHDL warning at IR.vhd(44): ignored assignment of value to null range" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 44 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1538260995270 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"op_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538260995270 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r1_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538260995270 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r2_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538260995270 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r3_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r3_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"imm_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"jump_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[0\] IR.vhd(36) " "Inferred latch for \"jump_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[1\] IR.vhd(36) " "Inferred latch for \"jump_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[2\] IR.vhd(36) " "Inferred latch for \"jump_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[3\] IR.vhd(36) " "Inferred latch for \"jump_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[4\] IR.vhd(36) " "Inferred latch for \"jump_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[5\] IR.vhd(36) " "Inferred latch for \"jump_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[6\] IR.vhd(36) " "Inferred latch for \"jump_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995271 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[7\] IR.vhd(36) " "Inferred latch for \"jump_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[8\] IR.vhd(36) " "Inferred latch for \"jump_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[9\] IR.vhd(36) " "Inferred latch for \"jump_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[10\] IR.vhd(36) " "Inferred latch for \"jump_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[11\] IR.vhd(36) " "Inferred latch for \"jump_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[12\] IR.vhd(36) " "Inferred latch for \"jump_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[13\] IR.vhd(36) " "Inferred latch for \"jump_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[14\] IR.vhd(36) " "Inferred latch for \"jump_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[15\] IR.vhd(36) " "Inferred latch for \"jump_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[16\] IR.vhd(36) " "Inferred latch for \"jump_out\[16\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[17\] IR.vhd(36) " "Inferred latch for \"jump_out\[17\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995272 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[18\] IR.vhd(36) " "Inferred latch for \"jump_out\[18\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[19\] IR.vhd(36) " "Inferred latch for \"jump_out\[19\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[20\] IR.vhd(36) " "Inferred latch for \"jump_out\[20\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[21\] IR.vhd(36) " "Inferred latch for \"jump_out\[21\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[22\] IR.vhd(36) " "Inferred latch for \"jump_out\[22\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[23\] IR.vhd(36) " "Inferred latch for \"jump_out\[23\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[24\] IR.vhd(36) " "Inferred latch for \"jump_out\[24\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[25\] IR.vhd(36) " "Inferred latch for \"jump_out\[25\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[0\] IR.vhd(36) " "Inferred latch for \"imm_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[1\] IR.vhd(36) " "Inferred latch for \"imm_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[2\] IR.vhd(36) " "Inferred latch for \"imm_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[3\] IR.vhd(36) " "Inferred latch for \"imm_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[4\] IR.vhd(36) " "Inferred latch for \"imm_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[5\] IR.vhd(36) " "Inferred latch for \"imm_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995273 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[6\] IR.vhd(36) " "Inferred latch for \"imm_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[7\] IR.vhd(36) " "Inferred latch for \"imm_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[8\] IR.vhd(36) " "Inferred latch for \"imm_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[9\] IR.vhd(36) " "Inferred latch for \"imm_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[10\] IR.vhd(36) " "Inferred latch for \"imm_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[11\] IR.vhd(36) " "Inferred latch for \"imm_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[12\] IR.vhd(36) " "Inferred latch for \"imm_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[13\] IR.vhd(36) " "Inferred latch for \"imm_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[14\] IR.vhd(36) " "Inferred latch for \"imm_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[15\] IR.vhd(36) " "Inferred latch for \"imm_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995274 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[0\] IR.vhd(36) " "Inferred latch for \"r3_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[1\] IR.vhd(36) " "Inferred latch for \"r3_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[2\] IR.vhd(36) " "Inferred latch for \"r3_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[3\] IR.vhd(36) " "Inferred latch for \"r3_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[4\] IR.vhd(36) " "Inferred latch for \"r3_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[0\] IR.vhd(36) " "Inferred latch for \"r2_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[1\] IR.vhd(36) " "Inferred latch for \"r2_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[2\] IR.vhd(36) " "Inferred latch for \"r2_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[3\] IR.vhd(36) " "Inferred latch for \"r2_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[4\] IR.vhd(36) " "Inferred latch for \"r2_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995275 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[0\] IR.vhd(36) " "Inferred latch for \"r1_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[1\] IR.vhd(36) " "Inferred latch for \"r1_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[2\] IR.vhd(36) " "Inferred latch for \"r1_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[3\] IR.vhd(36) " "Inferred latch for \"r1_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[4\] IR.vhd(36) " "Inferred latch for \"r1_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[0\] IR.vhd(36) " "Inferred latch for \"op_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[1\] IR.vhd(36) " "Inferred latch for \"op_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[2\] IR.vhd(36) " "Inferred latch for \"op_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[3\] IR.vhd(36) " "Inferred latch for \"op_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[4\] IR.vhd(36) " "Inferred latch for \"op_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[5\] IR.vhd(36) " "Inferred latch for \"op_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538260995276 "|IR"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[21\] r1_out\[0\] " "Duplicate LATCH primitive \"jump_out\[21\]\" merged with LATCH primitive \"r1_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[22\] r1_out\[1\] " "Duplicate LATCH primitive \"jump_out\[22\]\" merged with LATCH primitive \"r1_out\[1\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[23\] r1_out\[2\] " "Duplicate LATCH primitive \"jump_out\[23\]\" merged with LATCH primitive \"r1_out\[2\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[24\] r1_out\[3\] " "Duplicate LATCH primitive \"jump_out\[24\]\" merged with LATCH primitive \"r1_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[25\] r1_out\[4\] " "Duplicate LATCH primitive \"jump_out\[25\]\" merged with LATCH primitive \"r1_out\[4\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[16\] r2_out\[0\] " "Duplicate LATCH primitive \"jump_out\[16\]\" merged with LATCH primitive \"r2_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[17\] r2_out\[1\] " "Duplicate LATCH primitive \"jump_out\[17\]\" merged with LATCH primitive \"r2_out\[1\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[18\] r2_out\[2\] " "Duplicate LATCH primitive \"jump_out\[18\]\" merged with LATCH primitive \"r2_out\[2\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[19\] r2_out\[3\] " "Duplicate LATCH primitive \"jump_out\[19\]\" merged with LATCH primitive \"r2_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[20\] r2_out\[4\] " "Duplicate LATCH primitive \"jump_out\[20\]\" merged with LATCH primitive \"r2_out\[4\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[11\] r3_out\[0\] " "Duplicate LATCH primitive \"jump_out\[11\]\" merged with LATCH primitive \"r3_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_out\[11\] r3_out\[0\] " "Duplicate LATCH primitive \"imm_out\[11\]\" merged with LATCH primitive \"r3_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[12\] r3_out\[1\] " "Duplicate LATCH primitive \"jump_out\[12\]\" merged with LATCH primitive \"r3_out\[1\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_out\[12\] r3_out\[1\] " "Duplicate LATCH primitive \"imm_out\[12\]\" merged with LATCH primitive \"r3_out\[1\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[13\] r3_out\[2\] " "Duplicate LATCH primitive \"jump_out\[13\]\" merged with LATCH primitive \"r3_out\[2\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_out\[13\] r3_out\[2\] " "Duplicate LATCH primitive \"imm_out\[13\]\" merged with LATCH primitive \"r3_out\[2\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[14\] r3_out\[3\] " "Duplicate LATCH primitive \"jump_out\[14\]\" merged with LATCH primitive \"r3_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_out\[14\] r3_out\[3\] " "Duplicate LATCH primitive \"imm_out\[14\]\" merged with LATCH primitive \"r3_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[15\] r3_out\[4\] " "Duplicate LATCH primitive \"jump_out\[15\]\" merged with LATCH primitive \"r3_out\[4\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "imm_out\[15\] r3_out\[4\] " "Duplicate LATCH primitive \"imm_out\[15\]\" merged with LATCH primitive \"r3_out\[4\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[0\] imm_out\[0\] " "Duplicate LATCH primitive \"jump_out\[0\]\" merged with LATCH primitive \"imm_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[1\] imm_out\[1\] " "Duplicate LATCH primitive \"jump_out\[1\]\" merged with LATCH primitive \"imm_out\[1\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[2\] imm_out\[2\] " "Duplicate LATCH primitive \"jump_out\[2\]\" merged with LATCH primitive \"imm_out\[2\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[3\] imm_out\[3\] " "Duplicate LATCH primitive \"jump_out\[3\]\" merged with LATCH primitive \"imm_out\[3\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[4\] imm_out\[4\] " "Duplicate LATCH primitive \"jump_out\[4\]\" merged with LATCH primitive \"imm_out\[4\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[5\] imm_out\[5\] " "Duplicate LATCH primitive \"jump_out\[5\]\" merged with LATCH primitive \"imm_out\[5\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[6\] imm_out\[6\] " "Duplicate LATCH primitive \"jump_out\[6\]\" merged with LATCH primitive \"imm_out\[6\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[7\] imm_out\[7\] " "Duplicate LATCH primitive \"jump_out\[7\]\" merged with LATCH primitive \"imm_out\[7\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[8\] imm_out\[8\] " "Duplicate LATCH primitive \"jump_out\[8\]\" merged with LATCH primitive \"imm_out\[8\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[9\] imm_out\[9\] " "Duplicate LATCH primitive \"jump_out\[9\]\" merged with LATCH primitive \"imm_out\[9\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "jump_out\[10\] imm_out\[10\] " "Duplicate LATCH primitive \"jump_out\[10\]\" merged with LATCH primitive \"imm_out\[10\]\"" {  } { { "IR.vhd" "" { Text "D:/OneDrive/Dropbox/Cuarto Semestre/Arquitectura de comptuador/Laboratorio2/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538260995737 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1538260995737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538260995954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538260995954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538260996013 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538260996013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538260996013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538260996013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538260996048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 29 17:43:16 2018 " "Processing ended: Sat Sep 29 17:43:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538260996048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538260996048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538260996048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538260996048 ""}
