xpm_cdc.sv,systemverilog,xpm,../../../../../../../Programmes/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../Programmes/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Programmes/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
design_simu_RFID_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_simu/ip/design_simu_RFID_0_0/sim/design_simu_RFID_0_0.vhd,
design_simu_UART_RX_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_simu/ip/design_simu_UART_RX_0_0/sim/design_simu_UART_RX_0_0.vhd,
design_simu_UART_TX_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_simu/ip/design_simu_UART_TX_0_0/sim/design_simu_UART_TX_0_0.vhd,
design_simu_time_pulse_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_simu/ip/design_simu_time_pulse_0_0/sim/design_simu_time_pulse_0_0.vhd,
design_simu_UART_TX_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_simu/ip/design_simu_UART_TX_0_1/sim/design_simu_UART_TX_0_1.vhd,
design_simu_UART_RX_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_simu/ip/design_simu_UART_RX_0_1/sim/design_simu_UART_RX_0_1.vhd,
design_simu.vhd,vhdl,xil_defaultlib,../../../bd/design_simu/sim/design_simu.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
