{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652336704473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652336704474 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0-nano-test-setup EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0-nano-test-setup\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652336704555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652336704612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652336704612 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652336704984 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652336704992 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652336705312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652336705312 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652336705312 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652336705312 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 15445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652336705327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 15447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652336705327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 15449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652336705327 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 15451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652336705327 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652336705327 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652336705343 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652336706069 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "iobus\[8\] 6 2.5 V 2.5V 3.3V " "Pin iobus\[8\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "clk2 6 3.3V " "Pin clk2 in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk2" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[0\] 6 3.3V " "Pin iobus\[0\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[1\] 6 3.3V " "Pin iobus\[1\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[2\] 6 3.3V " "Pin iobus\[2\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[3\] 6 3.3V " "Pin iobus\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[5\] 6 3.3V " "Pin iobus\[5\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[5\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[6\] 6 3.3V " "Pin iobus\[6\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[6\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[7\] 6 3.3V " "Pin iobus\[7\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""}  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[8\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1652336707012 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "iobus\[9\] 7 2.5 V 2.5V 3.3V " "Pin iobus\[9\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[0\] 7 3.3V " "Pin gpio_o\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_o[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_o\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[1\] 7 3.3V " "Pin gpio_o\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_o[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_o\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[2\] 7 3.3V " "Pin gpio_o\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_o[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_o\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "gpio_o\[3\] 7 3.3V " "Pin gpio_o\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_o[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_o\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[0\] 7 3.3V " "Pin pwm_o\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[1\] 7 3.3V " "Pin pwm_o\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[2\] 7 3.3V " "Pin pwm_o\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[3\] 7 3.3V " "Pin pwm_o\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[4\] 7 3.3V " "Pin pwm_o\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[4\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[5\] 7 3.3V " "Pin pwm_o\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[5\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[6\] 7 3.3V " "Pin pwm_o\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[6\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[7\] 7 3.3V " "Pin pwm_o\[7\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[8\] 7 3.3V " "Pin pwm_o\[8\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[8\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pwm_o\[9\] 7 3.3V " "Pin pwm_o\[9\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { pwm_o[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pwm_o\[9\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "spi_csn_o\[7\] 7 3.3V " "Pin spi_csn_o\[7\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_csn_o[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_csn_o\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ioclk2 7 3.3V " "Pin ioclk2 in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ioclk2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ioclk2" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "iobus\[4\] 7 3.3V " "Pin iobus\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[4\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652336707012 ""}  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[9\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1652336707012 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652336707026 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652336712937 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1652336713040 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "37 Cyclone IV E " "37 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[0\] 3.3-V LVTTL C16 " "Pin iobus\[0\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[1\] 3.3-V LVTTL C15 " "Pin iobus\[1\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[2\] 3.3-V LVTTL D16 " "Pin iobus\[2\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[3\] 3.3-V LVTTL D15 " "Pin iobus\[3\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[4\] 3.3-V LVTTL D14 " "Pin iobus\[4\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[4\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[5\] 3.3-V LVTTL F15 " "Pin iobus\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[5\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[6\] 3.3-V LVTTL F16 " "Pin iobus\[6\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[6\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iobus\[7\] 3.3-V LVTTL F14 " "Pin iobus\[7\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL R8 " "Pin clk_i uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rstn_i 3.3-V LVTTL J15 " "Pin rstn_i uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rstn_i } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rstn_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[8\] 3.3-V LVTTL T12 " "Pin gpio_i\[8\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[8\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[16\] 3.3-V LVTTL P16 " "Pin gpio_i\[16\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[16\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[0\] 3.3-V LVTTL E1 " "Pin gpio_i\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[17\] 3.3-V LVTTL N16 " "Pin gpio_i\[17\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[17\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[1\] 3.3-V LVTTL M1 " "Pin gpio_i\[1\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[11\] 3.3-V LVTTL R10 " "Pin gpio_i\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[11\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[19\] 3.3-V LVTTL N14 " "Pin gpio_i\[19\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[19\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[3\] 3.3-V LVTTL B9 " "Pin gpio_i\[3\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[3\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[10\] 3.3-V LVTTL R11 " "Pin gpio_i\[10\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[10\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[18\] 3.3-V LVTTL P14 " "Pin gpio_i\[18\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[18\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[2\] 3.3-V LVTTL T8 " "Pin gpio_i\[2\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[2\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[9\] 3.3-V LVTTL T11 " "Pin gpio_i\[9\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[9\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[14\] 3.3-V LVTTL K16 " "Pin gpio_i\[14\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[14\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[7\] 3.3-V LVTTL T13 " "Pin gpio_i\[7\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[13\] 3.3-V LVTTL N11 " "Pin gpio_i\[13\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[13\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[15\] 3.3-V LVTTL L15 " "Pin gpio_i\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[15\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[21\] 3.3-V LVTTL K15 " "Pin gpio_i\[21\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[21\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[5\] 3.3-V LVTTL F13 " "Pin gpio_i\[5\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[5\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[6\] 3.3-V LVTTL T15 " "Pin gpio_i\[6\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[6\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[12\] 3.3-V LVTTL P9 " "Pin gpio_i\[12\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[12\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[20\] 3.3-V LVTTL L13 " "Pin gpio_i\[20\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[20\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[4\] 3.3-V LVTTL M15 " "Pin gpio_i\[4\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio_i[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[4\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_sdi_i 3.3-V LVTTL A4 " "Pin spi_sdi_i uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_sdi_i } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_sdi_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xirq_i\[0\] 3.3-V LVTTL J13 " "Pin xirq_i\[0\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xirq_i[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xirq_i\[0\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xirq_i\[1\] 3.3-V LVTTL J14 " "Pin xirq_i\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xirq_i[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xirq_i\[1\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart0_rxd_i 3.3-V LVTTL C3 " "Pin uart0_rxd_i uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart0_rxd_i } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart0_rxd_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart1_rxd_i 3.3-V LVTTL B5 " "Pin uart1_rxd_i uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart1_rxd_i } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart1_rxd_i" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1652336713055 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1652336713055 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[4\] a permanently enabled " "Pin iobus\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[4\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652336713065 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[5\] a permanently enabled " "Pin iobus\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[5\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652336713065 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[6\] a permanently enabled " "Pin iobus\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[6\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652336713065 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[7\] a permanently enabled " "Pin iobus\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[7\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652336713065 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[8\] a permanently enabled " "Pin iobus\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[8\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652336713065 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iobus\[9\] a permanently enabled " "Pin iobus\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iobus[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iobus\[9\]" } } } } { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1652336713065 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1652336713065 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652336713919 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 08:25:13 2022 " "Processing ended: Thu May 12 08:25:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652336713919 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652336713919 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652336713919 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652336713919 ""}
