Model {
  Name			  "linealizada1"
<<<<<<< HEAD
  Version		  7.3
=======
  Version		  7.9
>>>>>>> develop
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
<<<<<<< HEAD
    ComputedModelVersion    "1.51"
=======
    ComputedModelVersion    "1.24"
>>>>>>> develop
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
<<<<<<< HEAD
=======
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      2
      Cell		      "HDLSubsystem"
      Cell		      "linealizada1"
      PropName		      "mdlProps"
    }
  }
>>>>>>> develop
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
<<<<<<< HEAD
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
=======
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
>>>>>>> develop
  Created		  "Tue Sep 27 10:48:53 2016"
  Creator		  "root"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
<<<<<<< HEAD
  LastModifiedBy	  "Daniel"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Sep 30 17:57:06 2016"
  RTWModifiedTimeStamp	  397159023
  ModelVersionFormat	  "1.%<AutoIncrement:51>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
=======
  LastModifiedBy	  "root"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Sep 28 00:23:01 2016"
  RTWModifiedTimeStamp	  396921028
  ModelVersionFormat	  "1.%<AutoIncrement:24>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
>>>>>>> develop
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
<<<<<<< HEAD
=======
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    2
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "linealizada1"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "linealizada1"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
>>>>>>> develop
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
<<<<<<< HEAD
=======
  CovForceBlockReductionOff on
>>>>>>> develop
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
<<<<<<< HEAD
      $ObjectID		      1
      Version		      "1.6.0"
=======
      $ObjectID		      3
      Version		      "1.12.0"
>>>>>>> develop
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
<<<<<<< HEAD
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "15000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "0.01"
=======
	  $ObjectID		  4
	  Version		  "1.12.0"
	  StartTime		  "0.0"
	  StopTime		  "500"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
>>>>>>> develop
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
<<<<<<< HEAD
	  MaxStep		  "0.03"
	  MinStep		  "0.01"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
=======
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
>>>>>>> develop
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
<<<<<<< HEAD
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
=======
	}
	Simulink.DataIOCC {
	  $ObjectID		  5
	  Version		  "1.12.0"
>>>>>>> develop
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
<<<<<<< HEAD
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
=======
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
>>>>>>> develop
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
<<<<<<< HEAD
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
=======
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  6
	  Version		  "1.12.0"
>>>>>>> develop
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
<<<<<<< HEAD
=======
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
>>>>>>> develop
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
<<<<<<< HEAD
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
=======
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
>>>>>>> develop
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
<<<<<<< HEAD
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
=======
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  7
	  Version		  "1.12.0"
>>>>>>> develop
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
<<<<<<< HEAD
=======
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
>>>>>>> develop
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
<<<<<<< HEAD
=======
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
>>>>>>> develop
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
<<<<<<< HEAD
=======
	  FrameProcessingCompatibilityMsg "warning"
>>>>>>> develop
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
<<<<<<< HEAD
=======
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
>>>>>>> develop
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
<<<<<<< HEAD
	  StrictBusMsg		  "ErrorLevel1"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
=======
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  8
	  Version		  "1.12.0"
>>>>>>> develop
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
<<<<<<< HEAD
=======
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
>>>>>>> develop
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
<<<<<<< HEAD
=======
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
>>>>>>> develop
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
<<<<<<< HEAD
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
=======
	  $ObjectID		  9
	  Version		  "1.12.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  10
	  Version		  "1.12.0"
>>>>>>> develop
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
<<<<<<< HEAD
	  SimUseLocalCustomCode	  off
=======
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
>>>>>>> develop
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
<<<<<<< HEAD
	  $ObjectID		  9
	  Version		  "1.6.0"
=======
	  $ObjectID		  11
	  Version		  "1.12.0"
>>>>>>> develop
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
<<<<<<< HEAD
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
=======
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
>>>>>>> develop
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
<<<<<<< HEAD
	      $ObjectID		      10
	      Version		      "1.6.0"
=======
	      $ObjectID		      12
	      Version		      "1.12.0"
>>>>>>> develop
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
<<<<<<< HEAD
=======
	      MATLABFcnDesc	      off
>>>>>>> develop
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
<<<<<<< HEAD
=======
	      CustomSymbolStrFcnArg   "rt$I$N$M"
>>>>>>> develop
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
<<<<<<< HEAD
	      SimulinkBlockComments   on
=======
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
>>>>>>> develop
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
<<<<<<< HEAD
	      $ObjectID		      11
	      Version		      "1.6.0"
=======
	      $ObjectID		      13
	      Version		      "1.12.0"
>>>>>>> develop
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
<<<<<<< HEAD
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
=======
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
>>>>>>> develop
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
<<<<<<< HEAD
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns on
=======
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
>>>>>>> develop
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
<<<<<<< HEAD
=======
	      SupportVariableSizeSignals off
>>>>>>> develop
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
<<<<<<< HEAD
=======
	      GRTInterface	      off
>>>>>>> develop
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
<<<<<<< HEAD
=======
	      RTWCAPIRootIO	      off
>>>>>>> develop
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
<<<<<<< HEAD
	  $ObjectID		  12
	  Version		  "1.6.0"
=======
	  $ObjectID		  14
	  Version		  "1.12.0"
>>>>>>> develop
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
<<<<<<< HEAD
      ConfigPrmDlgPosition    " [ 235, 41, 1131, 707 ] "
=======
      ConfigPrmDlgPosition     [ 235, 41, 1131, 707 ] 
>>>>>>> develop
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
<<<<<<< HEAD
    $ObjectID		    1
  }
=======
    $ObjectID		    3
  }
  ExplicitPartitioning	  off
>>>>>>> develop
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
<<<<<<< HEAD
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
=======
>>>>>>> develop
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
<<<<<<< HEAD
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
=======
      PreserveConstantTs      off
>>>>>>> develop
    }
    Block {
      BlockType		      Inport
      Port		      "1"
<<<<<<< HEAD
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
      DimensionsMode	      "auto"
=======
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
>>>>>>> develop
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
<<<<<<< HEAD
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
=======
>>>>>>> develop
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
<<<<<<< HEAD
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
=======
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
>>>>>>> develop
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
<<<<<<< HEAD
      DimensionsMode	      "auto"
=======
>>>>>>> develop
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
<<<<<<< HEAD
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
=======
>>>>>>> develop
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
<<<<<<< HEAD
=======
      DataFormat	      "Array"
>>>>>>> develop
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
<<<<<<< HEAD
      MinMaxOverflowLogging   "UseLocalSettings"
=======
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
>>>>>>> develop
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
<<<<<<< HEAD
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
=======
>>>>>>> develop
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
<<<<<<< HEAD
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
=======
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
      HasFrameUpgradeWarning  on
>>>>>>> develop
    }
  }
  System {
    Name		    "linealizada1"
<<<<<<< HEAD
    Location		    [2, 75, 1364, 707]
=======
    Location		    [176, 484, 807, 695]
>>>>>>> develop
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
<<<<<<< HEAD
    Block {
      BlockType		      Mux
      Name		      "Mux"
      Ports		      [3, 1]
      Position		      [610, 61, 615, 99]
      ShowName		      off
      Inputs		      "3"
=======
    SIDHighWatermark	    "64"
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      "22"
      Ports		      [1, 1]
      Position		      [370, 61, 375, 99]
      ZOrder		      -12
      ShowName		      off
      Inputs		      "1"
>>>>>>> develop
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
<<<<<<< HEAD
      Name		      "Planta"
      Ports		      [1, 3]
      Position		      [250, 165, 290, 225]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Planta"
	Location		[22, 83, 686, 477]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [40, 123, 70, 137]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "A"
	  Position		  [155, 60, 185, 90]
	  Value			  "0.58"
	}
	Block {
	  BlockType		  Constant
	  Name			  "A1"
	  Position		  [195, 15, 225, 45]
	  Value			  "1/3"
	}
	Block {
	  BlockType		  Constant
	  Name			  "B"
	  Position		  [115, 280, 145, 310]
	  Value			  "11.6"
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  Ports			  [1, 1]
	  Position		  [330, 54, 360, 86]
	  Inputs		  "/"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn1"
	  Position		  [45, 245, 105, 275]
	  Expr			  "sqrt(u)"
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Fcn2"
	  Position		  [525, 100, 585, 130]
	  Expr			  "u^(1/3)"
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
	  Ports			  [1, 1]
	  Position		  [465, 100, 495, 130]
	  InitialCondition	  "22.5^3"
	  LowerSaturationLimit	  "0.1"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [265, 51, 295, 84]
	  Inputs		  "**"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  Ports			  [2, 1]
	  Position		  [95, 107, 125, 138]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
	  Ports			  [2, 1]
	  Position		  [170, 207, 200, 238]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product4"
	  Ports			  [2, 1]
	  Position		  [410, 97, 440, 128]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
	  Ports			  [3, 1]
	  Position		  [200, 110, 220, 130]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "c1"
	  Position		  [30, 65, 60, 95]
	  Value			  "3.03"
	}
	Block {
	  BlockType		  Constant
	  Name			  "c2"
	  Position		  [40, 175, 70, 205]
	  Value			  "-48"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [625, 63, 655, 77]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [265, 183, 295, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [340, 148, 370, 162]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "c1"
	  SrcPort		  1
	  Points		  [0, 35]
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  Points		  [0, -17]
	  DstBlock		  "Sum4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c2"
	  SrcPort		  1
	  Points		  [114, 0]
	  DstBlock		  "Sum4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Fcn1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -45]
	  DstBlock		  "Product3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  Points		  [0, -65]
	  DstBlock		  "Product3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  Points		  [5, 0; 0, -40]
	  Branch {
	    DstBlock		    "Sum4"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [40, 0]
	    DstBlock		    "Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "Product4"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  Points		  [20, 0; 0, 35]
	  DstBlock		  "Product4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "Divide"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product4"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  Points		  [35, 0; 0, 10; 25, 0]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "A1"
	  SrcPort		  1
	  Points		  [0, 30]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  DstBlock		  "Fcn2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fcn2"
	  SrcPort		  1
	  Points		  [0, -5; 15, 0]
	  Branch {
	    Points		    [15, 0; 0, 215; -590, 0]
	    DstBlock		    "Fcn1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PlantaLinealizada_22.5cm"
      Ports		      [1, 1]
      Position		      [320, 50, 360, 110]
=======
      Name		      "PlantaLinealizada_22.5cm"
      SID		      "17"
      Ports		      [1, 1]
      Position		      [255, 50, 295, 110]
>>>>>>> develop
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"PlantaLinealizada_22.5cm"
<<<<<<< HEAD
	Location		[49, 154, 1016, 563]
	Open			off
=======
	Location		[388, 121, 1355, 530]
	Open			on
>>>>>>> develop
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
<<<<<<< HEAD
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
=======
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
>>>>>>> develop
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
<<<<<<< HEAD
=======
	  SID			  "19"
>>>>>>> develop
	  Position		  [65, 143, 95, 157]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
<<<<<<< HEAD
	  Ports			  [1, 1]
	  Position		  [650, 70, 680, 100]
	  InitialCondition	  "10"
=======
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [650, 70, 680, 100]
	  InitialCondition	  "80"
>>>>>>> develop
	  UpperSaturationLimit	  "70"
	  LowerSaturationLimit	  "0.1"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [140, 127, 170, 158]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "2"
	  Ports			  [2, 1]
	  Position		  [140, 127, 170, 158]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [335, 122, 365, 153]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "7"
	  Ports			  [2, 1]
	  Position		  [335, 122, 365, 153]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [515, 102, 545, 133]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [515, 102, 545, 133]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
<<<<<<< HEAD
=======
	  SID			  "9"
>>>>>>> develop
	  Ports			  [2, 1]
	  Position		  [430, 100, 450, 120]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
<<<<<<< HEAD
	  OutDataTypeMode	  "Inherit via internal rule"
=======
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
<<<<<<< HEAD
=======
	  SID			  "12"
>>>>>>> develop
	  Ports			  [2, 1]
	  Position		  [470, 185, 490, 205]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
<<<<<<< HEAD
	  OutDataTypeMode	  "Inherit via internal rule"
=======
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
<<<<<<< HEAD
=======
	  SID			  "14"
>>>>>>> develop
	  Ports			  [2, 1]
	  Position		  [595, 75, 615, 95]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
<<<<<<< HEAD
	  OutDataTypeMode	  "Inherit via internal rule"
=======
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
<<<<<<< HEAD
=======
	  SID			  "4"
>>>>>>> develop
	  Ports			  [2, 1]
	  Position		  [215, 135, 235, 155]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
<<<<<<< HEAD
	  OutDataTypeMode	  "Inherit via internal rule"
=======
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "c1"
<<<<<<< HEAD
=======
	  SID			  "3"
>>>>>>> develop
	  Position		  [55, 90, 85, 120]
	  Value			  "0.0101928"
	}
	Block {
	  BlockType		  Constant
	  Name			  "c2"
<<<<<<< HEAD
=======
	  SID			  "5"
>>>>>>> develop
	  Position		  [170, 195, 200, 225]
	  Value			  "0.352952"
	}
	Block {
	  BlockType		  Constant
	  Name			  "c3"
<<<<<<< HEAD
=======
	  SID			  "8"
>>>>>>> develop
	  Position		  [280, 80, 310, 110]
	  Value			  "0.00090603"
	}
	Block {
	  BlockType		  Constant
	  Name			  "c4"
<<<<<<< HEAD
=======
	  SID			  "10"
>>>>>>> develop
	  Position		  [355, 55, 385, 85]
	  Value			  "0.0271183"
	}
	Block {
	  BlockType		  Constant
	  Name			  "c5"
<<<<<<< HEAD
=======
	  SID			  "13"
>>>>>>> develop
	  Position		  [430, 220, 460, 250]
	  Value			  "22.5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
<<<<<<< HEAD
=======
	  SID			  "18"
>>>>>>> develop
	  Position		  [740, 110, 770, 125]
	  BlockRotation		  270
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "c1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Product1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 105; 190, 0; 0, -110]
	    DstBlock		    "Product2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Sum4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c2"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Sum4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Product2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c4"
	  SrcPort		  1
	  Points		  [10, 0; 0, 40]
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c5"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Sum2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  Points		  [0, -70]
	  DstBlock		  "Product3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Product3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Sum3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  Points		  [15, 0; 0, -120; 325, 0]
	  DstBlock		  "Sum3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [0, 50]
	  Branch {
	    Points		    [0, 150; -295, 0; 0, -90]
	    DstBlock		    "Sum2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 5]
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
<<<<<<< HEAD
      Ports		      [1]
      Position		      [645, 64, 675, 96]
      Floating		      off
      Location		      [346, 59, 1224, 773]
      Open		      off
      NumInputPorts	      "1"
=======
      SID		      "20"
      Ports		      [1]
      Position		      [405, 64, 435, 96]
      Floating		      off
      Location		      [685, 81, 1368, 766]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
>>>>>>> develop
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
<<<<<<< HEAD
      SaveToWorkspace	      on
      DataFormat	      "Array"
=======
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveToWorkspace	      on
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "57"
      Ports		      [1]
      Position		      [405, 134, 435, 166]
      Floating		      off
      Location		      [678, 81, 1361, 766]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveToWorkspace	      on
      SaveName		      "ScopeData1"
>>>>>>> develop
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "aprbs"
<<<<<<< HEAD
      Ports		      [0, 1]
      Position		      [25, 50, 65, 110]
=======
      SID		      "25"
      Ports		      [0, 1]
      Position		      [130, 50, 170, 110]
>>>>>>> develop
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"aprbs"
<<<<<<< HEAD
	Location		[24, 100, 1353, 697]
=======
	Location		[284, 237, 1137, 655]
>>>>>>> develop
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
<<<<<<< HEAD
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
=======
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
>>>>>>> develop
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
<<<<<<< HEAD
=======
	  SID			  "26"
>>>>>>> develop
	  Position		  [80, 210, 110, 240]
	  Value			  "2^6"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
<<<<<<< HEAD
=======
	  SID			  "27"
>>>>>>> develop
	  Position		  [200, 280, 230, 310]
	  Value			  "2^5"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
<<<<<<< HEAD
=======
	  SID			  "28"
>>>>>>> develop
	  Position		  [360, 345, 390, 375]
	  Value			  "2^4"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
<<<<<<< HEAD
=======
	  SID			  "29"
>>>>>>> develop
	  Position		  [465, 415, 495, 445]
	  Value			  "2^3"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
<<<<<<< HEAD
=======
	  SID			  "30"
>>>>>>> develop
	  Position		  [605, 460, 635, 490]
	  Value			  "2^2"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
<<<<<<< HEAD
=======
	  SID			  "31"
>>>>>>> develop
	  Position		  [735, 535, 765, 565]
	  Value			  "2^1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
<<<<<<< HEAD
=======
	  SID			  "32"
>>>>>>> develop
	  Position		  [865, 595, 895, 625]
	  Value			  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
<<<<<<< HEAD
	  Position		  [1095, 450, 1125, 480]
	  Value			  "10/(128)"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  Position		  [1105, 505, 1135, 535]
	  Value			  "30"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [95, 25, 150, 65]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "1"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [255, 25, 310, 65]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "1"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [380, 25, 435, 65]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "1"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [535, 25, 590, 65]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "1"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [675, 25, 715, 65]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "1"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [790, 25, 830, 65]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "1"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [990, 80, 1030, 120]
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "1"
	  reset_popup		  "None"
=======
	  SID			  "33"
	  Position		  [1105, 450, 1135, 480]
	  Value			  "100/(128)"
>>>>>>> develop
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
<<<<<<< HEAD
=======
	  SID			  "34"
>>>>>>> develop
	  Ports			  [2, 1]
	  Position		  [850, 132, 880, 163]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  Operator		  "XOR"
	  AllPortsSameDT	  off
<<<<<<< HEAD
	  OutDataTypeMode	  "boolean"
=======
>>>>>>> develop
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [150, 202, 180, 233]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "35"
	  Ports			  [2, 1]
	  Position		  [150, 202, 180, 233]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [275, 272, 305, 303]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "36"
	  Ports			  [2, 1]
	  Position		  [275, 272, 305, 303]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [445, 337, 475, 368]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "37"
	  Ports			  [2, 1]
	  Position		  [445, 337, 475, 368]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [560, 407, 590, 438]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "38"
	  Ports			  [2, 1]
	  Position		  [560, 407, 590, 438]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product4"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [680, 452, 710, 483]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "39"
	  Ports			  [2, 1]
	  Position		  [680, 452, 710, 483]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product5"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [810, 527, 840, 558]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "40"
	  Ports			  [2, 1]
	  Position		  [810, 527, 840, 558]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product6"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [945, 587, 975, 618]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
=======
	  SID			  "41"
	  Ports			  [2, 1]
	  Position		  [945, 587, 975, 618]
	  InputSameDT		  off
>>>>>>> develop
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product7"
<<<<<<< HEAD
	  Ports			  [2, 1]
	  Position		  [1175, 332, 1205, 363]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
=======
	  SID			  "42"
	  Ports			  [2, 1]
	  Position		  [1175, 332, 1205, 363]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
>>>>>>> develop
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
<<<<<<< HEAD
=======
	  SID			  "43"
>>>>>>> develop
	  Ports			  [1]
	  Position		  [1190, 29, 1220, 61]
	  Floating		  off
	  Location		  [1, 49, 1367, 727]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
<<<<<<< HEAD
	  SaveToWorkspace	  on
	  SaveName		  "ScopeData2"
	  DataFormat		  "Array"
=======
	  ShowLegends		  off
	  SaveToWorkspace	  on
	  SaveName		  "ScopeData2"
>>>>>>> develop
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
<<<<<<< HEAD
	  Ports			  [1]
	  Position		  [1275, 304, 1305, 336]
=======
	  SID			  "44"
	  Ports			  [1]
	  Position		  [1230, 304, 1260, 336]
>>>>>>> develop
	  Floating		  off
	  Location		  [5, 81, 1371, 759]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
<<<<<<< HEAD
=======
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.5 0.5 0.5]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
>>>>>>> develop
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
<<<<<<< HEAD
=======
	  SID			  "45"
>>>>>>> develop
	  Ports			  [7, 1]
	  Position		  [1005, 240, 1135, 440]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+++++++"
	  InputSameDT		  off
<<<<<<< HEAD
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  Ports			  [2, 1]
	  Position		  [1260, 365, 1290, 395]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "0.1"
=======
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
>>>>>>> develop
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay1"
<<<<<<< HEAD
	  Position		  [35, 28, 70, 62]
	  X0			  "1"
	  SampleTime		  "0.1"
=======
	  SID			  "46"
	  Position		  [65, 28, 100, 62]
	  X0			  "1"
>>>>>>> develop
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay2"
<<<<<<< HEAD
	  Position		  [200, 28, 235, 62]
	  X0			  "1"
	  SampleTime		  "0.1"
=======
	  SID			  "47"
	  Position		  [200, 28, 235, 62]
	  X0			  "1"
>>>>>>> develop
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay3"
<<<<<<< HEAD
	  Position		  [335, 28, 370, 62]
	  X0			  "1"
	  SampleTime		  "0.1"
=======
	  SID			  "48"
	  Position		  [335, 28, 370, 62]
	  X0			  "1"
>>>>>>> develop
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay4"
<<<<<<< HEAD
	  Position		  [475, 28, 510, 62]
	  X0			  "1"
	  SampleTime		  "0.1"
=======
	  SID			  "49"
	  Position		  [455, 28, 490, 62]
	  X0			  "1"
>>>>>>> develop
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay5"
<<<<<<< HEAD
	  Position		  [615, 28, 650, 62]
	  X0			  "1"
	  SampleTime		  "0.1"
=======
	  SID			  "50"
	  Position		  [585, 28, 620, 62]
	  X0			  "1"
>>>>>>> develop
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay6"
<<<<<<< HEAD
	  Position		  [745, 28, 780, 62]
	  X0			  "1"
	  SampleTime		  "0.1"
=======
	  SID			  "51"
	  Position		  [715, 28, 750, 62]
	  X0			  "1"
>>>>>>> develop
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay7"
<<<<<<< HEAD
	  Position		  [885, 28, 920, 62]
	  X0			  "1"
	  SampleTime		  "0.1"
=======
	  SID			  "52"
	  Position		  [830, 28, 865, 62]
	  X0			  "1"
>>>>>>> develop
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
<<<<<<< HEAD
	  Position		  [1300, 373, 1330, 387]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Unit Delay2"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
=======
	  SID			  "53"
	  Position		  [1280, 353, 1310, 367]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Unit Delay1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Unit Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, 165]
	    DstBlock		    "Product"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Unit Delay2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Unit Delay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 235]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
>>>>>>> develop
	}
	Line {
	  SrcBlock		  "Unit Delay3"
	  SrcPort		  1
<<<<<<< HEAD
	  DstBlock		  "Delay2"
	  DstPort		  1
=======
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Unit Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 300]
	    DstBlock		    "Product2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Unit Delay4"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Unit Delay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 370]
	    DstBlock		    "Product3"
	    DstPort		    1
	  }
>>>>>>> develop
	}
	Line {
	  SrcBlock		  "Unit Delay5"
	  SrcPort		  1
<<<<<<< HEAD
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [-825, 0]
=======
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "Unit Delay6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Product4"
	    DstPort		    1
	  }
	}
	Line {
	  Labels		  [2, 0]
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [-815, 0; 0, -105]
>>>>>>> develop
	  DstBlock		  "Unit Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay6"
	  SrcPort		  1
<<<<<<< HEAD
	  DstBlock		  "Delay5"
	  DstPort		  1
=======
	  Points		  [20, 0]
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      DstBlock		      "Unit Delay7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 40; 100, 0]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 490]
	    DstBlock		    "Product5"
	    DstPort		    1
	  }
>>>>>>> develop
	}
	Line {
	  SrcBlock		  "Unit Delay7"
	  SrcPort		  1
<<<<<<< HEAD
	  Points		  [25, 0]
	  Branch {
	    Points		    [5, 0; 0, 550]
	    DstBlock		    "Product6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [55, 0]
	    Branch {
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [5, 0]
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	  }
=======
	  Points		  [30, 0]
	  Branch {
	    Points		    [30, 0]
	    Branch {
	      Points		      [0, 110]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -10; 140, 0; 0, 10]
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 550]
	    DstBlock		    "Product6"
	    DstPort		    1
	  }
>>>>>>> develop
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  Points		  [425, 0; 0, 30]
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  Points		  [385, 0; 0, -31]
	  DstBlock		  "Sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  Points		  [315, 0; 0, -69]
	  DstBlock		  "Sum"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Product4"
	  SrcPort		  1
	  Points		  [245, 0; 0, -80]
	  DstBlock		  "Sum"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Product5"
	  SrcPort		  1
	  Points		  [100, 0; 0, -115]
	  DstBlock		  "Sum"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Product6"
	  SrcPort		  1
	  Points		  [30, 0; 0, -10; 60, 0]
	  DstBlock		  "Sum"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Product3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "Product6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "Product5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Product4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Product7"
	  DstPort		  1
	}
	Line {
<<<<<<< HEAD
	  SrcBlock		  "Unit Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Unit Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -45, 0]
	    DstBlock		    "Product"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Unit Delay3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 235]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Unit Delay4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 300]
	    DstBlock		    "Product2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Unit Delay4"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Unit Delay5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0; 0, 50; -65, 0; 0, 320]
	    DstBlock		    "Product3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Unit Delay6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70; -60, 0]
	    DstBlock		    "Product4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [25, 0]
	    Branch {
	      DstBlock		      "Unit Delay7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 40; 30, 0]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [5, 0; 0, 50; -50, 0]
	    DstBlock		    "Product5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [0, 30]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  Points		  [50, 0; 0, -110]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  Points		  [20, 0; 0, -110]
=======
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  Points		  [10, 0; 0, -110]
>>>>>>> develop
	  DstBlock		  "Product7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product7"
	  SrcPort		  1
<<<<<<< HEAD
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Sum1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Scope3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Annotation {
	  Position		  [321, 631]
	}
	Annotation {
	  Position		  [270, 121]
	}
	Annotation {
=======
	  Points		  [0, -5]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Scope3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Annotation {
	  SID			  "56"
	  Position		  [321, 631]
	}
	Annotation {
	  SID			  "55"
	  Position		  [270, 121]
	}
	Annotation {
	  SID			  "54"
>>>>>>> develop
	  Position		  [425, 45]
	}
      }
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "aprbs"
      SrcPort		      1
<<<<<<< HEAD
      Points		      [0, 5; 10, 0; 0, -5; 30, 0]
      Branch {
	Points			[0, 230; 340, 0; 0, -220]
	DstBlock		"Mux"
	DstPort			3
      }
      Branch {
	Points			[45, 0; 0, -10; 10, 0; 0, 60; 15, 0; 0, -50; 40, 0]
	Branch {
	  DstBlock		  "PlantaLinealizada_22.5cm"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 115]
	  DstBlock		  "Planta"
	  DstPort		  1
	}
=======
      Points		      [20, 0]
      Branch {
	DstBlock		"PlantaLinealizada_22.5cm"
	DstPort			1
      }
      Branch {
	Points			[0, 70]
	DstBlock		"Scope1"
	DstPort			1
>>>>>>> develop
      }
    }
    Line {
      SrcBlock		      "PlantaLinealizada_22.5cm"
      SrcPort		      1
<<<<<<< HEAD
      Points		      [0, -20; 125, 0; 0, 10]
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Planta"
      SrcPort		      1
      Points		      [145, 0; 0, -95]
      DstBlock		      "Mux"
      DstPort		      2
    }
=======
      DstBlock		      "Mux"
      DstPort		      1
    }
>>>>>>> develop
  }
}
