<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>message_passing.h source code [tvm/src/te/schedule/message_passing.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'tvm/src/te/schedule/message_passing.h'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>tvm</a>/<a href='../..'>src</a>/<a href='..'>te</a>/<a href='./'>schedule</a>/<a href='message_passing.h.html'>message_passing.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Licensed to the Apache Software Foundation (ASF) under one</i></td></tr>
<tr><th id="3">3</th><td><i> * or more contributor license agreements.  See the NOTICE file</i></td></tr>
<tr><th id="4">4</th><td><i> * distributed with this work for additional information</i></td></tr>
<tr><th id="5">5</th><td><i> * regarding copyright ownership.  The ASF licenses this file</i></td></tr>
<tr><th id="6">6</th><td><i> * to you under the Apache License, Version 2.0 (the</i></td></tr>
<tr><th id="7">7</th><td><i> * "License"); you may not use this file except in compliance</i></td></tr>
<tr><th id="8">8</th><td><i> * with the License.  You may obtain a copy of the License at</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> *   <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Unless required by applicable law or agreed to in writing,</i></td></tr>
<tr><th id="13">13</th><td><i> * software distributed under the License is distributed on an</i></td></tr>
<tr><th id="14">14</th><td><i> * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY</i></td></tr>
<tr><th id="15">15</th><td><i> * KIND, either express or implied.  See the License for the</i></td></tr>
<tr><th id="16">16</th><td><i> * specific language governing permissions and limitations</i></td></tr>
<tr><th id="17">17</th><td><i> * under the License.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="21">21</th><td><i class="doc"> * <span class="command">\file</span> <span class="verb">message_passing.h</span></i></td></tr>
<tr><th id="22">22</th><td><i class="doc"> * <span class="command">\brief</span> Common utilities to do message passing</i></td></tr>
<tr><th id="23">23</th><td><i class="doc"> *  on the schedule hyper graph.</i></td></tr>
<tr><th id="24">24</th><td><i class="doc"> */</i></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/TVM_TE_SCHEDULE_MESSAGE_PASSING_H_">TVM_TE_SCHEDULE_MESSAGE_PASSING_H_</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/TVM_TE_SCHEDULE_MESSAGE_PASSING_H_" data-ref="_M/TVM_TE_SCHEDULE_MESSAGE_PASSING_H_">TVM_TE_SCHEDULE_MESSAGE_PASSING_H_</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/tvm/arith/analyzer.h.html">&lt;tvm/arith/analyzer.h&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/tvm/te/operation.h.html">&lt;tvm/te/operation.h&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/tvm/te/schedule.h.html">&lt;tvm/te/schedule.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/tvm/tir/expr.h.html">&lt;tvm/tir/expr.h&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/c++/10/unordered_map.html">&lt;unordered_map&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/c++/10/unordered_set.html">&lt;unordered_set&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/c++/10/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>namespace</b> <span class="namespace">tvm</span> {</td></tr>
<tr><th id="38">38</th><td><b>namespace</b> <span class="namespace">te</span> {</td></tr>
<tr><th id="39">39</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="40">40</th><td><i class="doc"> * <span class="command">\brief</span> Downward inference of domain of each IterVar.</i></td></tr>
<tr><th id="41">41</th><td><i class="doc"> *  Caller set the range of the root, then the function</i></td></tr>
<tr><th id="42">42</th><td><i class="doc"> *  propagates it towards the leaves.</i></td></tr>
<tr><th id="43">43</th><td><i class="doc"> *</i></td></tr>
<tr><th id="44">44</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage to operate on.</i></td></tr>
<tr><th id="45">45</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">p_state</span> The state of the message passing.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">analyzer</span> Analyzer context, storing information about bounds in p_state.</i></td></tr>
<tr><th id="47">47</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">allow_missing</span> Whether allow missing value.</i></td></tr>
<tr><th id="48">48</th><td><i class="doc"> */</i></td></tr>
<tr><th id="49">49</th><td><em>void</em> <dfn class="decl fn" id="_ZN3tvm2te14PassDownDomainERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEEPNS_5arith8AnalyzerEb" title='tvm::te::PassDownDomain' data-ref="_ZN3tvm2te14PassDownDomainERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEEPNS_5arith8AnalyzerEb" data-ref-filename="_ZN3tvm2te14PassDownDomainERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEEPNS_5arith8AnalyzerEb">PassDownDomain</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col8 decl" id="18stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="18stage" data-ref-filename="18stage">stage</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;* <dfn class="local col9 decl" id="19p_state" title='p_state' data-type='std::unordered_map&lt;IterVar, Range&gt; *' data-ref="19p_state" data-ref-filename="19p_state">p_state</dfn>,</td></tr>
<tr><th id="50">50</th><td>                    <span class="namespace">arith::</span><a class="type" href="../../../include/tvm/arith/analyzer.h.html#tvm::arith::Analyzer" title='tvm::arith::Analyzer' data-ref="tvm::arith::Analyzer" data-ref-filename="tvm..arith..Analyzer">Analyzer</a>* <dfn class="local col0 decl" id="20analyzer" title='analyzer' data-type='arith::Analyzer *' data-ref="20analyzer" data-ref-filename="20analyzer">analyzer</dfn>, <em>bool</em> <dfn class="local col1 decl" id="21allow_missing" title='allow_missing' data-type='bool' data-ref="21allow_missing" data-ref-filename="21allow_missing">allow_missing</dfn> = <b>false</b>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="53">53</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">Upward</span> inference of index of each IterVar.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc"> *  given index assignement of the leaves,</i></td></tr>
<tr><th id="55">55</th><td><i class="doc"> *</i></td></tr>
<tr><th id="56">56</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage to operate on.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">dom_map</span> The domain map of each iteration variable's domain.</i></td></tr>
<tr><th id="58">58</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">p_state</span> The index state of each IterVar.</i></td></tr>
<tr><th id="59">59</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">allow_missing</span> Whether allow missing value.</i></td></tr>
<tr><th id="60">60</th><td><i class="doc"> */</i></td></tr>
<tr><th id="61">61</th><td><em>void</em> <dfn class="decl fn" id="_ZN3tvm2te11PassUpIndexERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEEPSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS7_ESaISt4pairIKS7_SD_EEEb" title='tvm::te::PassUpIndex' data-ref="_ZN3tvm2te11PassUpIndexERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEEPSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS7_ESaISt4pairIKS7_SD_EEEb" data-ref-filename="_ZN3tvm2te11PassUpIndexERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEEPSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS7_ESaISt4pairIKS7_SD_EEEb">PassUpIndex</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col2 decl" id="22stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="22stage" data-ref-filename="22stage">stage</dfn>, <em>const</em> <a class="type" href="../../../include/tvm/runtime/container/map.h.html#tvm::runtime::Map" title='tvm::runtime::Map' data-ref="tvm::runtime::Map" data-ref-filename="tvm..runtime..Map">Map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col3 decl" id="23dom_map" title='dom_map' data-type='const Map&lt;tvm::tir::IterVar, tvm::Range&gt; &amp;' data-ref="23dom_map" data-ref-filename="23dom_map">dom_map</dfn>,</td></tr>
<tr><th id="62">62</th><td>                 <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt;* <dfn class="local col4 decl" id="24p_state" title='p_state' data-type='std::unordered_map&lt;IterVar, PrimExpr&gt; *' data-ref="24p_state" data-ref-filename="24p_state">p_state</dfn>, <em>bool</em> <dfn class="local col5 decl" id="25allow_missing" title='allow_missing' data-type='bool' data-ref="25allow_missing" data-ref-filename="25allow_missing">allow_missing</dfn> = <b>false</b>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="65">65</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">Downward</span> inference of index of each IterVar.</i></td></tr>
<tr><th id="66">66</th><td><i class="doc"> *  given index assignement of roots.</i></td></tr>
<tr><th id="67">67</th><td><i class="doc"> *</i></td></tr>
<tr><th id="68">68</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage to operate on.</i></td></tr>
<tr><th id="69">69</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">dom_map</span> The domain map of each iteration variable's domain.</i></td></tr>
<tr><th id="70">70</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">p_state</span> The index state of each IterVar.</i></td></tr>
<tr><th id="71">71</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">allow_missing</span> Whether allow missing value.</i></td></tr>
<tr><th id="72">72</th><td><i class="doc"> */</i></td></tr>
<tr><th id="73">73</th><td><em>void</em> <dfn class="decl fn" id="_ZN3tvm2te13PassDownIndexERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEEPSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS7_E11371115" title='tvm::te::PassDownIndex' data-ref="_ZN3tvm2te13PassDownIndexERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEEPSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS7_E11371115" data-ref-filename="_ZN3tvm2te13PassDownIndexERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEEPSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS7_E11371115">PassDownIndex</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col6 decl" id="26stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="26stage" data-ref-filename="26stage">stage</dfn>, <em>const</em> <a class="type" href="../../../include/tvm/runtime/container/map.h.html#tvm::runtime::Map" title='tvm::runtime::Map' data-ref="tvm::runtime::Map" data-ref-filename="tvm..runtime..Map">Map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col7 decl" id="27dom_map" title='dom_map' data-type='const Map&lt;tvm::tir::IterVar, tvm::Range&gt; &amp;' data-ref="27dom_map" data-ref-filename="27dom_map">dom_map</dfn>,</td></tr>
<tr><th id="74">74</th><td>                   <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt;* <dfn class="local col8 decl" id="28p_state" title='p_state' data-type='std::unordered_map&lt;IterVar, PrimExpr&gt; *' data-ref="28p_state" data-ref-filename="28p_state">p_state</dfn>, <em>bool</em> <dfn class="local col9 decl" id="29allow_missing" title='allow_missing' data-type='bool' data-ref="29allow_missing" data-ref-filename="29allow_missing">allow_missing</dfn> = <b>false</b>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="77">77</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">Upward</span> inference of domain set of each IterVar.</i></td></tr>
<tr><th id="78">78</th><td><i class="doc"> *  given domain assignment of the leaves,</i></td></tr>
<tr><th id="79">79</th><td><i class="doc"> *</i></td></tr>
<tr><th id="80">80</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage to operate on.</i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">dom_map</span> The domain map of each iteration variable's maximum domain.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">p_state</span> The index state of each IterVar.</i></td></tr>
<tr><th id="83">83</th><td><i class="doc"> */</i></td></tr>
<tr><th id="84">84</th><td><em>void</em> <dfn class="decl fn" id="_ZN3tvm2te12PassUpDomainERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEEPS4_IS6_NS_5arith10591478" title='tvm::te::PassUpDomain' data-ref="_ZN3tvm2te12PassUpDomainERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEEPS4_IS6_NS_5arith10591478" data-ref-filename="_ZN3tvm2te12PassUpDomainERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEEPS4_IS6_NS_5arith10591478">PassUpDomain</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col0 decl" id="30stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="30stage" data-ref-filename="30stage">stage</dfn>, <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col1 decl" id="31dom_map" title='dom_map' data-type='const std::unordered_map&lt;IterVar, Range&gt; &amp;' data-ref="31dom_map" data-ref-filename="31dom_map">dom_map</dfn>,</td></tr>
<tr><th id="85">85</th><td>                  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, IntSet&gt;* <dfn class="local col2 decl" id="32p_state" title='p_state' data-type='std::unordered_map&lt;IterVar, IntSet&gt; *' data-ref="32p_state" data-ref-filename="32p_state">p_state</dfn>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="88">88</th><td><i class="doc"> * <span class="command">\brief</span> Upward message passing of bitmask with or relation.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage to operate on.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">p_state</span> The index state of each IterVar.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">allow_missing</span> Whether allow missing value.</i></td></tr>
<tr><th id="92">92</th><td><i class="doc"> */</i></td></tr>
<tr><th id="93">93</th><td><em>void</em> <dfn class="decl fn" id="_ZN3tvm2te15PassUpBitMaskOrERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarEiSt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_iEEEb" title='tvm::te::PassUpBitMaskOr' data-ref="_ZN3tvm2te15PassUpBitMaskOrERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarEiSt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_iEEEb" data-ref-filename="_ZN3tvm2te15PassUpBitMaskOrERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarEiSt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_iEEEb">PassUpBitMaskOr</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col3 decl" id="33stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="33stage" data-ref-filename="33stage">stage</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <em>int</em>&gt;* <dfn class="local col4 decl" id="34p_state" title='p_state' data-type='std::unordered_map&lt;IterVar, int&gt; *' data-ref="34p_state" data-ref-filename="34p_state">p_state</dfn>,</td></tr>
<tr><th id="94">94</th><td>                     <em>bool</em> <dfn class="local col5 decl" id="35allow_missing" title='allow_missing' data-type='bool' data-ref="35allow_missing" data-ref-filename="35allow_missing">allow_missing</dfn> = <b>false</b>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="97">97</th><td><i class="doc"> * <span class="command">\brief</span> Downward message passing of bitmask with or relation.</i></td></tr>
<tr><th id="98">98</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage to operate on.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">p_state</span> The index state of each IterVar.</i></td></tr>
<tr><th id="100">100</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">allow_missing</span> Whether allow missing value.</i></td></tr>
<tr><th id="101">101</th><td><i class="doc"> */</i></td></tr>
<tr><th id="102">102</th><td><em>void</em> <dfn class="decl fn" id="_ZN3tvm2te17PassDownBitMaskOrERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarEiSt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_iEEEb" title='tvm::te::PassDownBitMaskOr' data-ref="_ZN3tvm2te17PassDownBitMaskOrERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarEiSt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_iEEEb" data-ref-filename="_ZN3tvm2te17PassDownBitMaskOrERKNS0_5StageEPSt13unordered_mapINS_3tir7IterVarEiSt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_iEEEb">PassDownBitMaskOr</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col6 decl" id="36stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="36stage" data-ref-filename="36stage">stage</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <em>int</em>&gt;* <dfn class="local col7 decl" id="37p_state" title='p_state' data-type='std::unordered_map&lt;IterVar, int&gt; *' data-ref="37p_state" data-ref-filename="37p_state">p_state</dfn>,</td></tr>
<tr><th id="103">103</th><td>                       <em>bool</em> <dfn class="local col8 decl" id="38allow_missing" title='allow_missing' data-type='bool' data-ref="38allow_missing" data-ref-filename="38allow_missing">allow_missing</dfn> = <b>false</b>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="106">106</th><td><i class="doc"> * <span class="command">\brief</span> Create boundary check predicates given remapped value of root</i></td></tr>
<tr><th id="107">107</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">stage</span> The stage we operate on</i></td></tr>
<tr><th id="108">108</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">dom_map</span> The domain map of each value.</i></td></tr>
<tr><th id="109">109</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">value_map</span> The value map of the root iter var.</i></td></tr>
<tr><th id="110">110</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">skip_ivar_domain</span> Whether we skip check for IterVar's original domain.</i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> * <span class="command">\param</span> <span class="arg">skip_iter</span> The set of variables to skip bound condition.</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> * <span class="command">\return</span> List of predicates that we need to check.</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> */</i></td></tr>
<tr><th id="114">114</th><td><span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</a>&lt;<a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt; <dfn class="decl fn" id="_ZN3tvm2te14MakeBoundCheckERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEERKSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS75759837" title='tvm::te::MakeBoundCheck' data-ref="_ZN3tvm2te14MakeBoundCheckERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEERKSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS75759837" data-ref-filename="_ZN3tvm2te14MakeBoundCheckERKNS0_5StageERKNS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEERKSt13unordered_mapIS7_NS_8PrimExprESt4hashIS7_ESt8equal_toIS75759837">MakeBoundCheck</dfn>(<em>const</em> <a class="type" href="../../../include/tvm/te/schedule.h.html#tvm::te::Stage" title='tvm::te::Stage' data-ref="tvm::te::Stage" data-ref-filename="tvm..te..Stage">Stage</a>&amp; <dfn class="local col9 decl" id="39stage" title='stage' data-type='const tvm::te::Stage &amp;' data-ref="39stage" data-ref-filename="39stage">stage</dfn>, <em>const</em> <a class="type" href="../../../include/tvm/runtime/container/map.h.html#tvm::runtime::Map" title='tvm::runtime::Map' data-ref="tvm::runtime::Map" data-ref-filename="tvm..runtime..Map">Map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::Range" title='tvm::Range' data-ref="tvm::Range" data-ref-filename="tvm..Range">Range</a>&gt;&amp; <dfn class="local col0 decl" id="40dom_map" title='dom_map' data-type='const Map&lt;tvm::tir::IterVar, tvm::Range&gt; &amp;' data-ref="40dom_map" data-ref-filename="40dom_map">dom_map</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                     <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_map.h.html#std::unordered_map" title='std::unordered_map' data-ref="std::unordered_map" data-ref-filename="std..unordered_map">unordered_map</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>, <a class="type" href="../../../include/tvm/ir/expr.h.html#tvm::PrimExpr" title='tvm::PrimExpr' data-ref="tvm::PrimExpr" data-ref-filename="tvm..PrimExpr">PrimExpr</a>&gt;&amp; <dfn class="local col1 decl" id="41value_map" title='value_map' data-type='const std::unordered_map&lt;IterVar, PrimExpr&gt; &amp;' data-ref="41value_map" data-ref-filename="41value_map">value_map</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                     <em>bool</em> <dfn class="local col2 decl" id="42skip_ivar_domain" title='skip_ivar_domain' data-type='bool' data-ref="42skip_ivar_domain" data-ref-filename="42skip_ivar_domain">skip_ivar_domain</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                     <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/10/bits/unordered_set.h.html#std::unordered_set" title='std::unordered_set' data-ref="std::unordered_set" data-ref-filename="std..unordered_set">unordered_set</a>&lt;<a class="type" href="../../../include/tvm/tir/var.h.html#tvm::tir::IterVar" title='tvm::tir::IterVar' data-ref="tvm::tir::IterVar" data-ref-filename="tvm..tir..IterVar">IterVar</a>&gt;&amp; <dfn class="local col3 decl" id="43skip_iter" title='skip_iter' data-type='const std::unordered_set&lt;IterVar&gt; &amp;' data-ref="43skip_iter" data-ref-filename="43skip_iter">skip_iter</dfn>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>}  <i>// namespace te</i></td></tr>
<tr><th id="120">120</th><td>}  <i>// namespace tvm</i></td></tr>
<tr><th id="121">121</th><td><u>#<span data-ppcond="25">endif</span>  // TVM_TE_SCHEDULE_MESSAGE_PASSING_H_</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../operation/compute_op.cc.html'>tvm/src/te/operation/compute_op.cc</a><br/>Generated on <em>2022-Nov-10</em> from project tvm revision <em>7cd203d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
