#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb 16 18:41:35 2026
# Process ID: 783290
# Current directory: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1
# Command line: vivado -log finn_design_ConvolutionInputGenerator_rtl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_ConvolutionInputGenerator_rtl_0_0.tcl
# Log file: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1/finn_design_ConvolutionInputGenerator_rtl_0_0.vds
# Journal file: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1/vivado.jou
# Running On: patanjali-slpsk, OS: Linux, CPU Frequency: 5275.884 MHz, CPU Physical cores: 24, Host memory: 33351 MB
#-----------------------------------------------------------
source finn_design_ConvolutionInputGenerator_rtl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.996 ; gain = 60.508 ; free physical = 5433 ; free virtual = 9015
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ug_lab/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_0_9fxgdm82/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_1_4z9tob4g/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_1_5u5657md/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_2_f4g_g298/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_2_ma79cjy7/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_3_3x5e4_l0/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_3_t0395dtr/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_4_bf8hvydk/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_4_wjfji4l7/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_5_z_abwm0r/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_6_4xmley2e/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_7_qsx_7bko/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_ConvolutionInputGenerator_rtl_0_0
Command: synth_design -top finn_design_ConvolutionInputGenerator_rtl_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 784246
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_hq9z6h4u/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
CRITICAL WARNING: [Synth 8-10644] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_pkg.sv:41]
INFO: [Synth 8-9937] previous definition of design element 'swg' is here [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv:41]
WARNING: [Synth 8-9661] initial value of parameter 'BIT_WIDTH' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_impl.sv:32]
WARNING: [Synth 8-9661] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_impl.sv:33]
WARNING: [Synth 8-9661] initial value of parameter 'MMV_IN' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_impl.sv:34]
WARNING: [Synth 8-9661] initial value of parameter 'MMV_OUT' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_impl.sv:35]
WARNING: [Synth 8-9661] initial value of parameter 'LOOP_H_ITERATIONS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:36]
WARNING: [Synth 8-9661] initial value of parameter 'LOOP_W_ITERATIONS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:37]
WARNING: [Synth 8-9661] initial value of parameter 'LOOP_KH_ITERATIONS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:38]
WARNING: [Synth 8-9661] initial value of parameter 'LOOP_KW_ITERATIONS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:39]
WARNING: [Synth 8-9661] initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:40]
WARNING: [Synth 8-9661] initial value of parameter 'INCR_BITWIDTH' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:42]
WARNING: [Synth 8-9661] initial value of parameter 'IS_DEPTHWISE' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'HEAD_INCR_SIMD' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:46]
WARNING: [Synth 8-9661] initial value of parameter 'HEAD_INCR_KW' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:47]
WARNING: [Synth 8-9661] initial value of parameter 'HEAD_INCR_KH' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:48]
WARNING: [Synth 8-9661] initial value of parameter 'HEAD_INCR_W' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:49]
WARNING: [Synth 8-9661] initial value of parameter 'HEAD_INCR_H' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:50]
WARNING: [Synth 8-9661] initial value of parameter 'TAIL_INCR_W' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:51]
WARNING: [Synth 8-9661] initial value of parameter 'TAIL_INCR_H' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:52]
WARNING: [Synth 8-9661] initial value of parameter 'TAIL_INCR_LAST' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:53]
WARNING: [Synth 8-9661] initial value of parameter 'INNERMOST_STATE' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:55]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:150]
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:151]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:207]
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:208]
WARNING: [Synth 8-6901] identifier 'IN_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v:38]
WARNING: [Synth 8-6901] identifier 'OUT_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v:41]
WARNING: [Synth 8-10592] closing label :ConvolutionInputGenerator_rtl_0 is only allowed in SystemVerilog mode [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v:74]
WARNING: [Synth 8-10592] closing label :ConvolutionInputGenerator_rtl_0 is only allowed in SystemVerilog mode [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v:74]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1648.828 ; gain = 357.832 ; free physical = 5335 ; free virtual = 8936
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.586; parent = 720.314; children = 124.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2624.027; parent = 1648.832; children = 975.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGenerator_rtl_0' [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v:32]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGenerator_rtl_0_impl' [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_impl.sv:31]
INFO: [Synth 8-6157] synthesizing module 'swg_cyclic_buffer_addressable' [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'swg_cyclic_buffer_addressable' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:149]
INFO: [Synth 8-6157] synthesizing module 'swg_controller' [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:34]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'swg_controller' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGenerator_rtl_0_impl' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_impl.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGenerator_rtl_0' (0#1) [/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v:32]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.797 ; gain = 427.801 ; free physical = 5033 ; free virtual = 8639
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.586; parent = 720.314; children = 124.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2693.996; parent = 1718.801; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.609 ; gain = 445.613 ; free physical = 4945 ; free virtual = 8555
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.586; parent = 720.314; children = 124.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2711.809; parent = 1736.613; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.613 ; gain = 453.617 ; free physical = 4924 ; free virtual = 8534
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.586; parent = 720.314; children = 124.536
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2719.812; parent = 1744.617; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1753.520 ; gain = 462.523 ; free physical = 4854 ; free virtual = 8461
Synthesis current peak Physical Memory [PSS] (MB): peak = 844.586; parent = 720.314; children = 125.018
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2728.719; parent = 1753.523; children = 975.195
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 4     
	   7 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1718 ; free virtual = 5330
Synthesis current peak Physical Memory [PSS] (MB): peak = 1089.084; parent = 964.315; children = 125.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------+--------------------------------------+----------------+----------------------+---------------+
|Module Name                                   | RTL Object                           | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------+--------------------------------------+----------------+----------------------+---------------+
|finn_design_ConvolutionInputGenerator_rtl_0_0 | inst/impl/window_buffer_inst/Ram_reg | User Attribute | 4 K x 8              | RAM64M x 120  | 
+----------------------------------------------+--------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1604 ; free virtual = 5218
Synthesis current peak Physical Memory [PSS] (MB): peak = 1089.946; parent = 965.234; children = 125.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------------------+--------------------------------------+----------------+----------------------+---------------+
|Module Name                                   | RTL Object                           | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------+--------------------------------------+----------------+----------------------+---------------+
|finn_design_ConvolutionInputGenerator_rtl_0_0 | inst/impl/window_buffer_inst/Ram_reg | User Attribute | 4 K x 8              | RAM64M x 120  | 
+----------------------------------------------+--------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1627 ; free virtual = 5243
Synthesis current peak Physical Memory [PSS] (MB): peak = 1090.785; parent = 966.198; children = 125.103
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1389 ; free virtual = 5023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1094.020; parent = 968.404; children = 125.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1292 ; free virtual = 4927
Synthesis current peak Physical Memory [PSS] (MB): peak = 1094.066; parent = 968.433; children = 125.634
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1310 ; free virtual = 4945
Synthesis current peak Physical Memory [PSS] (MB): peak = 1094.074; parent = 968.468; children = 125.634
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1344 ; free virtual = 4979
Synthesis current peak Physical Memory [PSS] (MB): peak = 1094.074; parent = 968.468; children = 125.634
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1466 ; free virtual = 5095
Synthesis current peak Physical Memory [PSS] (MB): peak = 1094.074; parent = 968.468; children = 125.634
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1582 ; free virtual = 5208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1094.074; parent = 968.468; children = 125.634
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |    20|
|3     |LUT2   |    80|
|4     |LUT3   |    27|
|5     |LUT4   |    95|
|6     |LUT5   |    24|
|7     |LUT6   |   183|
|8     |MUXF7  |    40|
|9     |MUXF8  |    16|
|10    |RAM64M |   120|
|11    |FDRE   |   112|
|12    |FDSE   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------------------------+------+
|      |Instance                 |Module                               |Cells |
+------+-------------------------+-------------------------------------+------+
|1     |top                      |                                     |   791|
|2     |  inst                   |ConvolutionInputGenerator_rtl_0      |   791|
|3     |    impl                 |ConvolutionInputGenerator_rtl_0_impl |   791|
|4     |      controller_inst    |swg_controller                       |   125|
|5     |      window_buffer_inst |swg_cyclic_buffer_addressable        |   346|
+------+-------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 1897 ; free virtual = 5523
Synthesis current peak Physical Memory [PSS] (MB): peak = 1094.112; parent = 968.468; children = 125.675
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.867; parent = 1917.672; children = 975.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.668 ; gain = 626.672 ; free physical = 2190 ; free virtual = 5816
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1917.676 ; gain = 626.672 ; free physical = 2212 ; free virtual = 5837
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1920.637 ; gain = 0.000 ; free physical = 2200 ; free virtual = 5822
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2048.316 ; gain = 0.000 ; free physical = 2543 ; free virtual = 6163
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 120 instances

Synth Design complete, checksum: a4ace118
INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2048.316 ; gain = 757.320 ; free physical = 2645 ; free virtual = 6267
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1/finn_design_ConvolutionInputGenerator_rtl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2433.312 ; gain = 384.996 ; free physical = 5109 ; free virtual = 8733
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1/finn_design_ConvolutionInputGenerator_rtl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_ConvolutionInputGenerator_rtl_0_0_utilization_synth.rpt -pb finn_design_ConvolutionInputGenerator_rtl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 18:42:21 2026...
