-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Sun Feb  9 15:24:41 2025
-- Host        : Ariqfadhh running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_CONTROL_BUS_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sub_fu_579_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_img_width_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sub23_fu_591_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_img_height_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_threshold_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    \int_img_width_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_img_height_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_CONTROL_BUS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_CONTROL_BUS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_img_height0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_img_height[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_img_height_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_img_width0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_img_width[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_img_width_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal \int_task_ap_done0__3\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_0 : STD_LOGIC;
  signal \int_threshold[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold[7]_i_2_n_0\ : STD_LOGIC;
  signal \^int_threshold_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_bus_rvalid\ : STD_LOGIC;
  signal \sub120_reg_679[12]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[12]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[12]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[12]_i_5_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[16]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[16]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[16]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[16]_i_5_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[20]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[20]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[20]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[20]_i_5_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[24]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[24]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[24]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[24]_i_5_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[28]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[28]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[28]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[28]_i_5_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[31]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[31]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[31]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[4]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[4]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[4]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[4]_i_5_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[8]_i_2_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[8]_i_3_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[8]_i_4_n_0\ : STD_LOGIC;
  signal \sub120_reg_679[8]_i_5_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sub120_reg_679_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub120_reg_679_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sub120_reg_679_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub120_reg_679_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sub120_reg_679_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub120_reg_679_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sub120_reg_679_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub120_reg_679_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sub120_reg_679_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub120_reg_679_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sub120_reg_679_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sub120_reg_679_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub120_reg_679_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub120_reg_679_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sub120_reg_679_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub120_reg_679_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689[12]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[12]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[12]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[12]_i_5_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[16]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[16]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[16]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[16]_i_5_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[20]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[20]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[20]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[20]_i_5_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[24]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[24]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[24]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[24]_i_5_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[28]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[28]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[28]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[28]_i_5_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[31]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[31]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[31]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[4]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[4]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[4]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[4]_i_5_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[8]_i_2_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[8]_i_3_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[8]_i_4_n_0\ : STD_LOGIC;
  signal \sub122_reg_689[8]_i_5_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sub122_reg_689_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sub122_reg_689_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sub122_reg_689_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sub122_reg_689_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sub122_reg_689_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sub122_reg_689_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub122_reg_689_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub122_reg_689_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sub122_reg_689_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub122_reg_689_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684[12]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[12]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[12]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[12]_i_5_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[16]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[16]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[16]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[16]_i_5_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[20]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[20]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[20]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[20]_i_5_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[24]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[24]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[24]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[24]_i_5_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[28]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[28]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[28]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[28]_i_5_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[31]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[31]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[31]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[4]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[4]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[4]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[8]_i_2_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[8]_i_3_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[8]_i_4_n_0\ : STD_LOGIC;
  signal \sub23_reg_684[8]_i_5_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sub23_reg_684_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sub23_reg_684_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sub23_reg_684_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sub23_reg_684_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sub23_reg_684_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sub23_reg_684_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub23_reg_684_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub23_reg_684_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sub23_reg_684_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub23_reg_684_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674[12]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[12]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[12]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[12]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_674[16]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[16]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[16]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[16]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_674[20]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[20]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[20]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[20]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_674[24]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[24]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[24]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[24]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_674[28]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[28]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[28]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[28]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_674[31]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[31]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[31]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[4]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[4]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[4]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[8]_i_2_n_0\ : STD_LOGIC;
  signal \sub_reg_674[8]_i_3_n_0\ : STD_LOGIC;
  signal \sub_reg_674[8]_i_4_n_0\ : STD_LOGIC;
  signal \sub_reg_674[8]_i_5_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_674_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_674_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_674_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_674_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_674_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_674_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_reg_674_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub_reg_674_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sub_reg_674_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub_reg_674_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_sub120_reg_679_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub120_reg_679_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub122_reg_689_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub122_reg_689_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub23_reg_684_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub23_reg_684_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_reg_674_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_reg_674_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_img_height[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_img_height[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_img_height[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_img_height[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_img_height[13]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_img_height[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_img_height[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_img_height[16]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_img_height[17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_img_height[18]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_img_height[19]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_img_height[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_img_height[20]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_img_height[21]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_img_height[22]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_img_height[23]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_img_height[24]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_img_height[25]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_img_height[26]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_img_height[27]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_img_height[28]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_img_height[29]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_img_height[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_img_height[30]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_img_height[31]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_img_height[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_img_height[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_img_height[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_img_height[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_img_height[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_img_height[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_img_height[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_img_width[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_img_width[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_img_width[11]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_img_width[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_img_width[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_img_width[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_img_width[15]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_img_width[16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_img_width[17]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_img_width[18]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_img_width[19]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_img_width[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_img_width[20]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_img_width[21]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_img_width[22]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_img_width[23]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_img_width[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_img_width[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_img_width[26]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_img_width[27]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_img_width[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_img_width[29]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_img_width[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_img_width[30]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_img_width[31]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_img_width[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_img_width[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_img_width[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_img_width[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_img_width[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_img_width[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_img_width[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_threshold[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_threshold[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_threshold[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_threshold[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_threshold[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_threshold[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_threshold[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_threshold[7]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[2]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[3]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub120_reg_679_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub122_reg_689_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sub23_reg_684[0]_i_1\ : label is "soft_lutpair19";
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub23_reg_684_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_674_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \y_fu_306[30]_i_1\ : label is "soft_lutpair3";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  \int_img_height_reg[31]_0\(31 downto 0) <= \^int_img_height_reg[31]_0\(31 downto 0);
  \int_img_width_reg[31]_0\(31 downto 0) <= \^int_img_width_reg[31]_0\(31 downto 0);
  \int_threshold_reg[7]_0\(7 downto 0) <= \^int_threshold_reg[7]_0\(7 downto 0);
  interrupt <= \^interrupt\;
  s_axi_CONTROL_BUS_BVALID <= \^s_axi_control_bus_bvalid\;
  s_axi_CONTROL_BUS_RVALID <= \^s_axi_control_bus_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_bus_rvalid\,
      I3 => s_axi_CONTROL_BUS_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_RREADY,
      I3 => \^s_axi_control_bus_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_bus_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_BREADY,
      I1 => \^s_axi_control_bus_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_CONTROL_BUS_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CONTROL_BUS_BREADY,
      I3 => \^s_axi_control_bus_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bus_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => Q(1),
      O => D(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_3_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_3_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_done,
      I2 => \int_task_ap_done0__3\,
      I3 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => int_auto_restart_i_2_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => int_auto_restart_i_2_n_0,
      I3 => s_axi_CONTROL_BUS_WSTRB(0),
      I4 => p_3_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[3]\,
      O => int_auto_restart_i_2_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_3_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => int_auto_restart_i_2_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CONTROL_BUS_WVALID,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_img_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(0),
      O => int_img_height0(0)
    );
\int_img_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(10),
      O => int_img_height0(10)
    );
\int_img_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(11),
      O => int_img_height0(11)
    );
\int_img_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(12),
      O => int_img_height0(12)
    );
\int_img_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(13),
      O => int_img_height0(13)
    );
\int_img_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(14),
      O => int_img_height0(14)
    );
\int_img_height[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(15),
      O => int_img_height0(15)
    );
\int_img_height[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(16),
      O => int_img_height0(16)
    );
\int_img_height[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(17),
      O => int_img_height0(17)
    );
\int_img_height[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(18),
      O => int_img_height0(18)
    );
\int_img_height[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(19),
      O => int_img_height0(19)
    );
\int_img_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(1),
      O => int_img_height0(1)
    );
\int_img_height[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(20),
      O => int_img_height0(20)
    );
\int_img_height[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(21),
      O => int_img_height0(21)
    );
\int_img_height[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(22),
      O => int_img_height0(22)
    );
\int_img_height[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_height_reg[31]_0\(23),
      O => int_img_height0(23)
    );
\int_img_height[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(24),
      O => int_img_height0(24)
    );
\int_img_height[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(25),
      O => int_img_height0(25)
    );
\int_img_height[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(26),
      O => int_img_height0(26)
    );
\int_img_height[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(27),
      O => int_img_height0(27)
    );
\int_img_height[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(28),
      O => int_img_height0(28)
    );
\int_img_height[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(29),
      O => int_img_height0(29)
    );
\int_img_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(2),
      O => int_img_height0(2)
    );
\int_img_height[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(30),
      O => int_img_height0(30)
    );
\int_img_height[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CONTROL_BUS_WVALID,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_img_height[31]_i_1_n_0\
    );
\int_img_height[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_height_reg[31]_0\(31),
      O => int_img_height0(31)
    );
\int_img_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(3),
      O => int_img_height0(3)
    );
\int_img_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(4),
      O => int_img_height0(4)
    );
\int_img_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(5),
      O => int_img_height0(5)
    );
\int_img_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(6),
      O => int_img_height0(6)
    );
\int_img_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_height_reg[31]_0\(7),
      O => int_img_height0(7)
    );
\int_img_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(8),
      O => int_img_height0(8)
    );
\int_img_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_height_reg[31]_0\(9),
      O => int_img_height0(9)
    );
\int_img_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(0),
      Q => \^int_img_height_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(10),
      Q => \^int_img_height_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(11),
      Q => \^int_img_height_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(12),
      Q => \^int_img_height_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(13),
      Q => \^int_img_height_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(14),
      Q => \^int_img_height_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(15),
      Q => \^int_img_height_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(16),
      Q => \^int_img_height_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(17),
      Q => \^int_img_height_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(18),
      Q => \^int_img_height_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(19),
      Q => \^int_img_height_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(1),
      Q => \^int_img_height_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(20),
      Q => \^int_img_height_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(21),
      Q => \^int_img_height_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(22),
      Q => \^int_img_height_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(23),
      Q => \^int_img_height_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(24),
      Q => \^int_img_height_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(25),
      Q => \^int_img_height_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(26),
      Q => \^int_img_height_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(27),
      Q => \^int_img_height_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(28),
      Q => \^int_img_height_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(29),
      Q => \^int_img_height_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(2),
      Q => \^int_img_height_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(30),
      Q => \^int_img_height_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(31),
      Q => \^int_img_height_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(3),
      Q => \^int_img_height_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(4),
      Q => \^int_img_height_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(5),
      Q => \^int_img_height_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(6),
      Q => \^int_img_height_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(7),
      Q => \^int_img_height_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(8),
      Q => \^int_img_height_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_img_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_height[31]_i_1_n_0\,
      D => int_img_height0(9),
      Q => \^int_img_height_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_img_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(0),
      O => int_img_width0(0)
    );
\int_img_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(10),
      O => int_img_width0(10)
    );
\int_img_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(11),
      O => int_img_width0(11)
    );
\int_img_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(12),
      O => int_img_width0(12)
    );
\int_img_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(13),
      O => int_img_width0(13)
    );
\int_img_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(14),
      O => int_img_width0(14)
    );
\int_img_width[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(15),
      O => int_img_width0(15)
    );
\int_img_width[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(16),
      O => int_img_width0(16)
    );
\int_img_width[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(17),
      O => int_img_width0(17)
    );
\int_img_width[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(18),
      O => int_img_width0(18)
    );
\int_img_width[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(19),
      O => int_img_width0(19)
    );
\int_img_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(1),
      O => int_img_width0(1)
    );
\int_img_width[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(20),
      O => int_img_width0(20)
    );
\int_img_width[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(21),
      O => int_img_width0(21)
    );
\int_img_width[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(22),
      O => int_img_width0(22)
    );
\int_img_width[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^int_img_width_reg[31]_0\(23),
      O => int_img_width0(23)
    );
\int_img_width[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(24),
      O => int_img_width0(24)
    );
\int_img_width[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(25),
      O => int_img_width0(25)
    );
\int_img_width[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(26),
      O => int_img_width0(26)
    );
\int_img_width[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(27),
      O => int_img_width0(27)
    );
\int_img_width[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(28),
      O => int_img_width0(28)
    );
\int_img_width[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(29),
      O => int_img_width0(29)
    );
\int_img_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(2),
      O => int_img_width0(2)
    );
\int_img_width[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(30),
      O => int_img_width0(30)
    );
\int_img_width[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CONTROL_BUS_WVALID,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_img_width[31]_i_1_n_0\
    );
\int_img_width[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^int_img_width_reg[31]_0\(31),
      O => int_img_width0(31)
    );
\int_img_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(3),
      O => int_img_width0(3)
    );
\int_img_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(4),
      O => int_img_width0(4)
    );
\int_img_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(5),
      O => int_img_width0(5)
    );
\int_img_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(6),
      O => int_img_width0(6)
    );
\int_img_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_img_width_reg[31]_0\(7),
      O => int_img_width0(7)
    );
\int_img_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(8),
      O => int_img_width0(8)
    );
\int_img_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_img_width_reg[31]_0\(9),
      O => int_img_width0(9)
    );
\int_img_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(0),
      Q => \^int_img_width_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(10),
      Q => \^int_img_width_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(11),
      Q => \^int_img_width_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(12),
      Q => \^int_img_width_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(13),
      Q => \^int_img_width_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(14),
      Q => \^int_img_width_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(15),
      Q => \^int_img_width_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(16),
      Q => \^int_img_width_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(17),
      Q => \^int_img_width_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(18),
      Q => \^int_img_width_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(19),
      Q => \^int_img_width_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(1),
      Q => \^int_img_width_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(20),
      Q => \^int_img_width_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(21),
      Q => \^int_img_width_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(22),
      Q => \^int_img_width_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(23),
      Q => \^int_img_width_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(24),
      Q => \^int_img_width_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(25),
      Q => \^int_img_width_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(26),
      Q => \^int_img_width_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(27),
      Q => \^int_img_width_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(28),
      Q => \^int_img_width_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(29),
      Q => \^int_img_width_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(2),
      Q => \^int_img_width_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(30),
      Q => \^int_img_width_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(31),
      Q => \^int_img_width_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(3),
      Q => \^int_img_width_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(4),
      Q => \^int_img_width_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(5),
      Q => \^int_img_width_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(6),
      Q => \^int_img_width_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(7),
      Q => \^int_img_width_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(8),
      Q => \^int_img_width_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_img_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_img_width[31]_i_1_n_0\,
      D => int_img_width0(9),
      Q => \^int_img_width_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => \int_isr_reg_n_0_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WSTRB(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[2]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_0,
      I1 => p_3_in(2),
      I2 => ap_idle,
      I3 => ap_done,
      I4 => \int_task_ap_done0__3\,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => int_task_ap_done_i_3_n_0,
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => ar_hs,
      O => \int_task_ap_done0__3\
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      O => int_task_ap_done_i_3_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => \^ap_rst_n_inv\
    );
\int_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(0),
      O => \int_threshold[0]_i_1_n_0\
    );
\int_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(1),
      O => \int_threshold[1]_i_1_n_0\
    );
\int_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(2),
      O => \int_threshold[2]_i_1_n_0\
    );
\int_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(3),
      O => \int_threshold[3]_i_1_n_0\
    );
\int_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(4),
      O => \int_threshold[4]_i_1_n_0\
    );
\int_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(5),
      O => \int_threshold[5]_i_1_n_0\
    );
\int_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(6),
      O => \int_threshold[6]_i_1_n_0\
    );
\int_threshold[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CONTROL_BUS_WVALID,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_threshold[7]_i_1_n_0\
    );
\int_threshold[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold_reg[7]_0\(7),
      O => \int_threshold[7]_i_2_n_0\
    );
\int_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[0]_i_1_n_0\,
      Q => \^int_threshold_reg[7]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[1]_i_1_n_0\,
      Q => \^int_threshold_reg[7]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[2]_i_1_n_0\,
      Q => \^int_threshold_reg[7]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[3]_i_1_n_0\,
      Q => \^int_threshold_reg[7]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[4]_i_1_n_0\,
      Q => \^int_threshold_reg[7]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[5]_i_1_n_0\,
      Q => \^int_threshold_reg[7]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[6]_i_1_n_0\,
      Q => \^int_threshold_reg[7]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold[7]_i_1_n_0\,
      D => \int_threshold[7]_i_2_n_0\,
      Q => \^int_threshold_reg[7]_0\(7),
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => \int_ier_reg_n_0_[0]\,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => int_gie_reg_n_0,
      I4 => \rdata[31]_i_4_n_0\,
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(0),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \^int_img_height_reg[31]_0\(0),
      I3 => \rdata[31]_i_4_n_0\,
      I4 => \^int_img_width_reg[31]_0\(0),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(10),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(10),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(11),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(11),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(12),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(12),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(13),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(13),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(14),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(14),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(15),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(15),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(16),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(16),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(17),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(17),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(18),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(18),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(19),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(19),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => int_task_ap_done,
      I4 => \rdata[31]_i_4_n_0\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(1),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \^int_img_height_reg[31]_0\(1),
      I3 => \rdata[31]_i_4_n_0\,
      I4 => \^int_img_width_reg[31]_0\(1),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(20),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(20),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(21),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(21),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(22),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(22),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(23),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(23),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(24),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(24),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(25),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(25),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(26),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(26),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(27),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(27),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(28),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(28),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(29),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(29),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(2),
      I1 => \rdata[2]_i_2_n_0\,
      I2 => \rdata[9]_i_2_n_0\,
      I3 => \rdata[31]_i_4_n_0\,
      I4 => p_3_in(2),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(2),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_width_reg[31]_0\(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(30),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(30),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CONTROL_BUS_ARVALID,
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(31),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(31),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEA"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(5),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      I5 => s_axi_CONTROL_BUS_ARADDR(2),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(5),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => s_axi_CONTROL_BUS_ARADDR(2),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(3),
      I1 => \rdata[3]_i_2_n_0\,
      I2 => \rdata[9]_i_2_n_0\,
      I3 => \rdata[31]_i_4_n_0\,
      I4 => int_ap_ready,
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(3),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_width_reg[31]_0\(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(4),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \^int_img_height_reg[31]_0\(4),
      I3 => \rdata[31]_i_4_n_0\,
      I4 => \^int_img_width_reg[31]_0\(4),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(5),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \^int_img_height_reg[31]_0\(5),
      I3 => \rdata[31]_i_4_n_0\,
      I4 => \^int_img_width_reg[31]_0\(5),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(6),
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \^int_img_height_reg[31]_0\(6),
      I3 => \rdata[31]_i_4_n_0\,
      I4 => \^int_img_width_reg[31]_0\(6),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0C0CFC0C0"
    )
        port map (
      I0 => \^int_threshold_reg[7]_0\(7),
      I1 => \rdata[7]_i_2_n_0\,
      I2 => \rdata[9]_i_2_n_0\,
      I3 => \rdata[31]_i_4_n_0\,
      I4 => p_3_in(7),
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(7),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_width_reg[31]_0\(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(8),
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \^int_img_height_reg[31]_0\(8),
      I3 => \rdata[31]_i_5_n_0\,
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AFC0A0"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(9),
      I1 => \^int_img_height_reg[31]_0\(9),
      I2 => \rdata[9]_i_2_n_0\,
      I3 => \rdata[31]_i_4_n_0\,
      I4 => \^interrupt\,
      I5 => \rdata[31]_i_5_n_0\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(1),
      O => \rdata[9]_i_2_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CONTROL_BUS_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      O => rdata(0),
      S => \rdata[9]_i_2_n_0\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CONTROL_BUS_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      O => rdata(1),
      S => \rdata[9]_i_2_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CONTROL_BUS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CONTROL_BUS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CONTROL_BUS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CONTROL_BUS_RDATA(9),
      R => '0'
    );
\sub120_reg_679[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(12),
      O => \sub120_reg_679[12]_i_2_n_0\
    );
\sub120_reg_679[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(11),
      O => \sub120_reg_679[12]_i_3_n_0\
    );
\sub120_reg_679[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(10),
      O => \sub120_reg_679[12]_i_4_n_0\
    );
\sub120_reg_679[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(9),
      O => \sub120_reg_679[12]_i_5_n_0\
    );
\sub120_reg_679[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(16),
      O => \sub120_reg_679[16]_i_2_n_0\
    );
\sub120_reg_679[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(15),
      O => \sub120_reg_679[16]_i_3_n_0\
    );
\sub120_reg_679[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(14),
      O => \sub120_reg_679[16]_i_4_n_0\
    );
\sub120_reg_679[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(13),
      O => \sub120_reg_679[16]_i_5_n_0\
    );
\sub120_reg_679[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(20),
      O => \sub120_reg_679[20]_i_2_n_0\
    );
\sub120_reg_679[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(19),
      O => \sub120_reg_679[20]_i_3_n_0\
    );
\sub120_reg_679[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(18),
      O => \sub120_reg_679[20]_i_4_n_0\
    );
\sub120_reg_679[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(17),
      O => \sub120_reg_679[20]_i_5_n_0\
    );
\sub120_reg_679[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(24),
      O => \sub120_reg_679[24]_i_2_n_0\
    );
\sub120_reg_679[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(23),
      O => \sub120_reg_679[24]_i_3_n_0\
    );
\sub120_reg_679[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(22),
      O => \sub120_reg_679[24]_i_4_n_0\
    );
\sub120_reg_679[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(21),
      O => \sub120_reg_679[24]_i_5_n_0\
    );
\sub120_reg_679[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(28),
      O => \sub120_reg_679[28]_i_2_n_0\
    );
\sub120_reg_679[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(27),
      O => \sub120_reg_679[28]_i_3_n_0\
    );
\sub120_reg_679[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(26),
      O => \sub120_reg_679[28]_i_4_n_0\
    );
\sub120_reg_679[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(25),
      O => \sub120_reg_679[28]_i_5_n_0\
    );
\sub120_reg_679[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(31),
      O => \sub120_reg_679[31]_i_2_n_0\
    );
\sub120_reg_679[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(30),
      O => \sub120_reg_679[31]_i_3_n_0\
    );
\sub120_reg_679[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(29),
      O => \sub120_reg_679[31]_i_4_n_0\
    );
\sub120_reg_679[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(4),
      O => \sub120_reg_679[4]_i_2_n_0\
    );
\sub120_reg_679[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(3),
      O => \sub120_reg_679[4]_i_3_n_0\
    );
\sub120_reg_679[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(2),
      O => \sub120_reg_679[4]_i_4_n_0\
    );
\sub120_reg_679[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(1),
      O => \sub120_reg_679[4]_i_5_n_0\
    );
\sub120_reg_679[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(8),
      O => \sub120_reg_679[8]_i_2_n_0\
    );
\sub120_reg_679[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(7),
      O => \sub120_reg_679[8]_i_3_n_0\
    );
\sub120_reg_679[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(6),
      O => \sub120_reg_679[8]_i_4_n_0\
    );
\sub120_reg_679[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(5),
      O => \sub120_reg_679[8]_i_5_n_0\
    );
\sub120_reg_679_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub120_reg_679_reg[8]_i_1_n_0\,
      CO(3) => \sub120_reg_679_reg[12]_i_1_n_0\,
      CO(2) => \sub120_reg_679_reg[12]_i_1_n_1\,
      CO(1) => \sub120_reg_679_reg[12]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(12 downto 9),
      O(3 downto 0) => \int_img_width_reg[30]_0\(11 downto 8),
      S(3) => \sub120_reg_679[12]_i_2_n_0\,
      S(2) => \sub120_reg_679[12]_i_3_n_0\,
      S(1) => \sub120_reg_679[12]_i_4_n_0\,
      S(0) => \sub120_reg_679[12]_i_5_n_0\
    );
\sub120_reg_679_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub120_reg_679_reg[12]_i_1_n_0\,
      CO(3) => \sub120_reg_679_reg[16]_i_1_n_0\,
      CO(2) => \sub120_reg_679_reg[16]_i_1_n_1\,
      CO(1) => \sub120_reg_679_reg[16]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(16 downto 13),
      O(3 downto 0) => \int_img_width_reg[30]_0\(15 downto 12),
      S(3) => \sub120_reg_679[16]_i_2_n_0\,
      S(2) => \sub120_reg_679[16]_i_3_n_0\,
      S(1) => \sub120_reg_679[16]_i_4_n_0\,
      S(0) => \sub120_reg_679[16]_i_5_n_0\
    );
\sub120_reg_679_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub120_reg_679_reg[16]_i_1_n_0\,
      CO(3) => \sub120_reg_679_reg[20]_i_1_n_0\,
      CO(2) => \sub120_reg_679_reg[20]_i_1_n_1\,
      CO(1) => \sub120_reg_679_reg[20]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(20 downto 17),
      O(3 downto 0) => \int_img_width_reg[30]_0\(19 downto 16),
      S(3) => \sub120_reg_679[20]_i_2_n_0\,
      S(2) => \sub120_reg_679[20]_i_3_n_0\,
      S(1) => \sub120_reg_679[20]_i_4_n_0\,
      S(0) => \sub120_reg_679[20]_i_5_n_0\
    );
\sub120_reg_679_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub120_reg_679_reg[20]_i_1_n_0\,
      CO(3) => \sub120_reg_679_reg[24]_i_1_n_0\,
      CO(2) => \sub120_reg_679_reg[24]_i_1_n_1\,
      CO(1) => \sub120_reg_679_reg[24]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(24 downto 21),
      O(3 downto 0) => \int_img_width_reg[30]_0\(23 downto 20),
      S(3) => \sub120_reg_679[24]_i_2_n_0\,
      S(2) => \sub120_reg_679[24]_i_3_n_0\,
      S(1) => \sub120_reg_679[24]_i_4_n_0\,
      S(0) => \sub120_reg_679[24]_i_5_n_0\
    );
\sub120_reg_679_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub120_reg_679_reg[24]_i_1_n_0\,
      CO(3) => \sub120_reg_679_reg[28]_i_1_n_0\,
      CO(2) => \sub120_reg_679_reg[28]_i_1_n_1\,
      CO(1) => \sub120_reg_679_reg[28]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(28 downto 25),
      O(3 downto 0) => \int_img_width_reg[30]_0\(27 downto 24),
      S(3) => \sub120_reg_679[28]_i_2_n_0\,
      S(2) => \sub120_reg_679[28]_i_3_n_0\,
      S(1) => \sub120_reg_679[28]_i_4_n_0\,
      S(0) => \sub120_reg_679[28]_i_5_n_0\
    );
\sub120_reg_679_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub120_reg_679_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sub120_reg_679_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub120_reg_679_reg[31]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^int_img_width_reg[31]_0\(30 downto 29),
      O(3) => \NLW_sub120_reg_679_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \int_img_width_reg[30]_0\(30 downto 28),
      S(3) => '0',
      S(2) => \sub120_reg_679[31]_i_2_n_0\,
      S(1) => \sub120_reg_679[31]_i_3_n_0\,
      S(0) => \sub120_reg_679[31]_i_4_n_0\
    );
\sub120_reg_679_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub120_reg_679_reg[4]_i_1_n_0\,
      CO(2) => \sub120_reg_679_reg[4]_i_1_n_1\,
      CO(1) => \sub120_reg_679_reg[4]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[4]_i_1_n_3\,
      CYINIT => \^int_img_width_reg[31]_0\(0),
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(4 downto 1),
      O(3 downto 0) => \int_img_width_reg[30]_0\(3 downto 0),
      S(3) => \sub120_reg_679[4]_i_2_n_0\,
      S(2) => \sub120_reg_679[4]_i_3_n_0\,
      S(1) => \sub120_reg_679[4]_i_4_n_0\,
      S(0) => \sub120_reg_679[4]_i_5_n_0\
    );
\sub120_reg_679_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub120_reg_679_reg[4]_i_1_n_0\,
      CO(3) => \sub120_reg_679_reg[8]_i_1_n_0\,
      CO(2) => \sub120_reg_679_reg[8]_i_1_n_1\,
      CO(1) => \sub120_reg_679_reg[8]_i_1_n_2\,
      CO(0) => \sub120_reg_679_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(8 downto 5),
      O(3 downto 0) => \int_img_width_reg[30]_0\(7 downto 4),
      S(3) => \sub120_reg_679[8]_i_2_n_0\,
      S(2) => \sub120_reg_679[8]_i_3_n_0\,
      S(1) => \sub120_reg_679[8]_i_4_n_0\,
      S(0) => \sub120_reg_679[8]_i_5_n_0\
    );
\sub122_reg_689[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(12),
      O => \sub122_reg_689[12]_i_2_n_0\
    );
\sub122_reg_689[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(11),
      O => \sub122_reg_689[12]_i_3_n_0\
    );
\sub122_reg_689[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(10),
      O => \sub122_reg_689[12]_i_4_n_0\
    );
\sub122_reg_689[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(9),
      O => \sub122_reg_689[12]_i_5_n_0\
    );
\sub122_reg_689[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(16),
      O => \sub122_reg_689[16]_i_2_n_0\
    );
\sub122_reg_689[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(15),
      O => \sub122_reg_689[16]_i_3_n_0\
    );
\sub122_reg_689[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(14),
      O => \sub122_reg_689[16]_i_4_n_0\
    );
\sub122_reg_689[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(13),
      O => \sub122_reg_689[16]_i_5_n_0\
    );
\sub122_reg_689[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(20),
      O => \sub122_reg_689[20]_i_2_n_0\
    );
\sub122_reg_689[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(19),
      O => \sub122_reg_689[20]_i_3_n_0\
    );
\sub122_reg_689[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(18),
      O => \sub122_reg_689[20]_i_4_n_0\
    );
\sub122_reg_689[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(17),
      O => \sub122_reg_689[20]_i_5_n_0\
    );
\sub122_reg_689[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(24),
      O => \sub122_reg_689[24]_i_2_n_0\
    );
\sub122_reg_689[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(23),
      O => \sub122_reg_689[24]_i_3_n_0\
    );
\sub122_reg_689[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(22),
      O => \sub122_reg_689[24]_i_4_n_0\
    );
\sub122_reg_689[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(21),
      O => \sub122_reg_689[24]_i_5_n_0\
    );
\sub122_reg_689[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(28),
      O => \sub122_reg_689[28]_i_2_n_0\
    );
\sub122_reg_689[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(27),
      O => \sub122_reg_689[28]_i_3_n_0\
    );
\sub122_reg_689[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(26),
      O => \sub122_reg_689[28]_i_4_n_0\
    );
\sub122_reg_689[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(25),
      O => \sub122_reg_689[28]_i_5_n_0\
    );
\sub122_reg_689[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(31),
      O => \sub122_reg_689[31]_i_2_n_0\
    );
\sub122_reg_689[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(30),
      O => \sub122_reg_689[31]_i_3_n_0\
    );
\sub122_reg_689[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(29),
      O => \sub122_reg_689[31]_i_4_n_0\
    );
\sub122_reg_689[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(4),
      O => \sub122_reg_689[4]_i_2_n_0\
    );
\sub122_reg_689[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(3),
      O => \sub122_reg_689[4]_i_3_n_0\
    );
\sub122_reg_689[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(2),
      O => \sub122_reg_689[4]_i_4_n_0\
    );
\sub122_reg_689[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(1),
      O => \sub122_reg_689[4]_i_5_n_0\
    );
\sub122_reg_689[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(8),
      O => \sub122_reg_689[8]_i_2_n_0\
    );
\sub122_reg_689[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(7),
      O => \sub122_reg_689[8]_i_3_n_0\
    );
\sub122_reg_689[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(6),
      O => \sub122_reg_689[8]_i_4_n_0\
    );
\sub122_reg_689[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(5),
      O => \sub122_reg_689[8]_i_5_n_0\
    );
\sub122_reg_689_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub122_reg_689_reg[8]_i_1_n_0\,
      CO(3) => \sub122_reg_689_reg[12]_i_1_n_0\,
      CO(2) => \sub122_reg_689_reg[12]_i_1_n_1\,
      CO(1) => \sub122_reg_689_reg[12]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(12 downto 9),
      O(3 downto 0) => \int_img_height_reg[30]_0\(11 downto 8),
      S(3) => \sub122_reg_689[12]_i_2_n_0\,
      S(2) => \sub122_reg_689[12]_i_3_n_0\,
      S(1) => \sub122_reg_689[12]_i_4_n_0\,
      S(0) => \sub122_reg_689[12]_i_5_n_0\
    );
\sub122_reg_689_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub122_reg_689_reg[12]_i_1_n_0\,
      CO(3) => \sub122_reg_689_reg[16]_i_1_n_0\,
      CO(2) => \sub122_reg_689_reg[16]_i_1_n_1\,
      CO(1) => \sub122_reg_689_reg[16]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(16 downto 13),
      O(3 downto 0) => \int_img_height_reg[30]_0\(15 downto 12),
      S(3) => \sub122_reg_689[16]_i_2_n_0\,
      S(2) => \sub122_reg_689[16]_i_3_n_0\,
      S(1) => \sub122_reg_689[16]_i_4_n_0\,
      S(0) => \sub122_reg_689[16]_i_5_n_0\
    );
\sub122_reg_689_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub122_reg_689_reg[16]_i_1_n_0\,
      CO(3) => \sub122_reg_689_reg[20]_i_1_n_0\,
      CO(2) => \sub122_reg_689_reg[20]_i_1_n_1\,
      CO(1) => \sub122_reg_689_reg[20]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(20 downto 17),
      O(3 downto 0) => \int_img_height_reg[30]_0\(19 downto 16),
      S(3) => \sub122_reg_689[20]_i_2_n_0\,
      S(2) => \sub122_reg_689[20]_i_3_n_0\,
      S(1) => \sub122_reg_689[20]_i_4_n_0\,
      S(0) => \sub122_reg_689[20]_i_5_n_0\
    );
\sub122_reg_689_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub122_reg_689_reg[20]_i_1_n_0\,
      CO(3) => \sub122_reg_689_reg[24]_i_1_n_0\,
      CO(2) => \sub122_reg_689_reg[24]_i_1_n_1\,
      CO(1) => \sub122_reg_689_reg[24]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(24 downto 21),
      O(3 downto 0) => \int_img_height_reg[30]_0\(23 downto 20),
      S(3) => \sub122_reg_689[24]_i_2_n_0\,
      S(2) => \sub122_reg_689[24]_i_3_n_0\,
      S(1) => \sub122_reg_689[24]_i_4_n_0\,
      S(0) => \sub122_reg_689[24]_i_5_n_0\
    );
\sub122_reg_689_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub122_reg_689_reg[24]_i_1_n_0\,
      CO(3) => \sub122_reg_689_reg[28]_i_1_n_0\,
      CO(2) => \sub122_reg_689_reg[28]_i_1_n_1\,
      CO(1) => \sub122_reg_689_reg[28]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(28 downto 25),
      O(3 downto 0) => \int_img_height_reg[30]_0\(27 downto 24),
      S(3) => \sub122_reg_689[28]_i_2_n_0\,
      S(2) => \sub122_reg_689[28]_i_3_n_0\,
      S(1) => \sub122_reg_689[28]_i_4_n_0\,
      S(0) => \sub122_reg_689[28]_i_5_n_0\
    );
\sub122_reg_689_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub122_reg_689_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sub122_reg_689_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub122_reg_689_reg[31]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^int_img_height_reg[31]_0\(30 downto 29),
      O(3) => \NLW_sub122_reg_689_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \int_img_height_reg[30]_0\(30 downto 28),
      S(3) => '0',
      S(2) => \sub122_reg_689[31]_i_2_n_0\,
      S(1) => \sub122_reg_689[31]_i_3_n_0\,
      S(0) => \sub122_reg_689[31]_i_4_n_0\
    );
\sub122_reg_689_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub122_reg_689_reg[4]_i_1_n_0\,
      CO(2) => \sub122_reg_689_reg[4]_i_1_n_1\,
      CO(1) => \sub122_reg_689_reg[4]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[4]_i_1_n_3\,
      CYINIT => \^int_img_height_reg[31]_0\(0),
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(4 downto 1),
      O(3 downto 0) => \int_img_height_reg[30]_0\(3 downto 0),
      S(3) => \sub122_reg_689[4]_i_2_n_0\,
      S(2) => \sub122_reg_689[4]_i_3_n_0\,
      S(1) => \sub122_reg_689[4]_i_4_n_0\,
      S(0) => \sub122_reg_689[4]_i_5_n_0\
    );
\sub122_reg_689_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub122_reg_689_reg[4]_i_1_n_0\,
      CO(3) => \sub122_reg_689_reg[8]_i_1_n_0\,
      CO(2) => \sub122_reg_689_reg[8]_i_1_n_1\,
      CO(1) => \sub122_reg_689_reg[8]_i_1_n_2\,
      CO(0) => \sub122_reg_689_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(8 downto 5),
      O(3 downto 0) => \int_img_height_reg[30]_0\(7 downto 4),
      S(3) => \sub122_reg_689[8]_i_2_n_0\,
      S(2) => \sub122_reg_689[8]_i_3_n_0\,
      S(1) => \sub122_reg_689[8]_i_4_n_0\,
      S(0) => \sub122_reg_689[8]_i_5_n_0\
    );
\sub23_reg_684[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(0),
      O => sub23_fu_591_p2(0)
    );
\sub23_reg_684[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(12),
      O => \sub23_reg_684[12]_i_2_n_0\
    );
\sub23_reg_684[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(11),
      O => \sub23_reg_684[12]_i_3_n_0\
    );
\sub23_reg_684[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(10),
      O => \sub23_reg_684[12]_i_4_n_0\
    );
\sub23_reg_684[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(9),
      O => \sub23_reg_684[12]_i_5_n_0\
    );
\sub23_reg_684[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(16),
      O => \sub23_reg_684[16]_i_2_n_0\
    );
\sub23_reg_684[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(15),
      O => \sub23_reg_684[16]_i_3_n_0\
    );
\sub23_reg_684[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(14),
      O => \sub23_reg_684[16]_i_4_n_0\
    );
\sub23_reg_684[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(13),
      O => \sub23_reg_684[16]_i_5_n_0\
    );
\sub23_reg_684[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(20),
      O => \sub23_reg_684[20]_i_2_n_0\
    );
\sub23_reg_684[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(19),
      O => \sub23_reg_684[20]_i_3_n_0\
    );
\sub23_reg_684[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(18),
      O => \sub23_reg_684[20]_i_4_n_0\
    );
\sub23_reg_684[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(17),
      O => \sub23_reg_684[20]_i_5_n_0\
    );
\sub23_reg_684[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(24),
      O => \sub23_reg_684[24]_i_2_n_0\
    );
\sub23_reg_684[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(23),
      O => \sub23_reg_684[24]_i_3_n_0\
    );
\sub23_reg_684[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(22),
      O => \sub23_reg_684[24]_i_4_n_0\
    );
\sub23_reg_684[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(21),
      O => \sub23_reg_684[24]_i_5_n_0\
    );
\sub23_reg_684[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(28),
      O => \sub23_reg_684[28]_i_2_n_0\
    );
\sub23_reg_684[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(27),
      O => \sub23_reg_684[28]_i_3_n_0\
    );
\sub23_reg_684[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(26),
      O => \sub23_reg_684[28]_i_4_n_0\
    );
\sub23_reg_684[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(25),
      O => \sub23_reg_684[28]_i_5_n_0\
    );
\sub23_reg_684[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(31),
      O => \sub23_reg_684[31]_i_2_n_0\
    );
\sub23_reg_684[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(30),
      O => \sub23_reg_684[31]_i_3_n_0\
    );
\sub23_reg_684[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(29),
      O => \sub23_reg_684[31]_i_4_n_0\
    );
\sub23_reg_684[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(4),
      O => \sub23_reg_684[4]_i_2_n_0\
    );
\sub23_reg_684[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(3),
      O => \sub23_reg_684[4]_i_3_n_0\
    );
\sub23_reg_684[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(2),
      O => \sub23_reg_684[4]_i_4_n_0\
    );
\sub23_reg_684[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(8),
      O => \sub23_reg_684[8]_i_2_n_0\
    );
\sub23_reg_684[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(7),
      O => \sub23_reg_684[8]_i_3_n_0\
    );
\sub23_reg_684[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(6),
      O => \sub23_reg_684[8]_i_4_n_0\
    );
\sub23_reg_684[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_height_reg[31]_0\(5),
      O => \sub23_reg_684[8]_i_5_n_0\
    );
\sub23_reg_684_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub23_reg_684_reg[8]_i_1_n_0\,
      CO(3) => \sub23_reg_684_reg[12]_i_1_n_0\,
      CO(2) => \sub23_reg_684_reg[12]_i_1_n_1\,
      CO(1) => \sub23_reg_684_reg[12]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(12 downto 9),
      O(3 downto 0) => sub23_fu_591_p2(12 downto 9),
      S(3) => \sub23_reg_684[12]_i_2_n_0\,
      S(2) => \sub23_reg_684[12]_i_3_n_0\,
      S(1) => \sub23_reg_684[12]_i_4_n_0\,
      S(0) => \sub23_reg_684[12]_i_5_n_0\
    );
\sub23_reg_684_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub23_reg_684_reg[12]_i_1_n_0\,
      CO(3) => \sub23_reg_684_reg[16]_i_1_n_0\,
      CO(2) => \sub23_reg_684_reg[16]_i_1_n_1\,
      CO(1) => \sub23_reg_684_reg[16]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(16 downto 13),
      O(3 downto 0) => sub23_fu_591_p2(16 downto 13),
      S(3) => \sub23_reg_684[16]_i_2_n_0\,
      S(2) => \sub23_reg_684[16]_i_3_n_0\,
      S(1) => \sub23_reg_684[16]_i_4_n_0\,
      S(0) => \sub23_reg_684[16]_i_5_n_0\
    );
\sub23_reg_684_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub23_reg_684_reg[16]_i_1_n_0\,
      CO(3) => \sub23_reg_684_reg[20]_i_1_n_0\,
      CO(2) => \sub23_reg_684_reg[20]_i_1_n_1\,
      CO(1) => \sub23_reg_684_reg[20]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(20 downto 17),
      O(3 downto 0) => sub23_fu_591_p2(20 downto 17),
      S(3) => \sub23_reg_684[20]_i_2_n_0\,
      S(2) => \sub23_reg_684[20]_i_3_n_0\,
      S(1) => \sub23_reg_684[20]_i_4_n_0\,
      S(0) => \sub23_reg_684[20]_i_5_n_0\
    );
\sub23_reg_684_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub23_reg_684_reg[20]_i_1_n_0\,
      CO(3) => \sub23_reg_684_reg[24]_i_1_n_0\,
      CO(2) => \sub23_reg_684_reg[24]_i_1_n_1\,
      CO(1) => \sub23_reg_684_reg[24]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(24 downto 21),
      O(3 downto 0) => sub23_fu_591_p2(24 downto 21),
      S(3) => \sub23_reg_684[24]_i_2_n_0\,
      S(2) => \sub23_reg_684[24]_i_3_n_0\,
      S(1) => \sub23_reg_684[24]_i_4_n_0\,
      S(0) => \sub23_reg_684[24]_i_5_n_0\
    );
\sub23_reg_684_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub23_reg_684_reg[24]_i_1_n_0\,
      CO(3) => \sub23_reg_684_reg[28]_i_1_n_0\,
      CO(2) => \sub23_reg_684_reg[28]_i_1_n_1\,
      CO(1) => \sub23_reg_684_reg[28]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(28 downto 25),
      O(3 downto 0) => sub23_fu_591_p2(28 downto 25),
      S(3) => \sub23_reg_684[28]_i_2_n_0\,
      S(2) => \sub23_reg_684[28]_i_3_n_0\,
      S(1) => \sub23_reg_684[28]_i_4_n_0\,
      S(0) => \sub23_reg_684[28]_i_5_n_0\
    );
\sub23_reg_684_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub23_reg_684_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sub23_reg_684_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub23_reg_684_reg[31]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^int_img_height_reg[31]_0\(30 downto 29),
      O(3) => \NLW_sub23_reg_684_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub23_fu_591_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub23_reg_684[31]_i_2_n_0\,
      S(1) => \sub23_reg_684[31]_i_3_n_0\,
      S(0) => \sub23_reg_684[31]_i_4_n_0\
    );
\sub23_reg_684_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub23_reg_684_reg[4]_i_1_n_0\,
      CO(2) => \sub23_reg_684_reg[4]_i_1_n_1\,
      CO(1) => \sub23_reg_684_reg[4]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[4]_i_1_n_3\,
      CYINIT => \^int_img_height_reg[31]_0\(0),
      DI(3 downto 1) => \^int_img_height_reg[31]_0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => sub23_fu_591_p2(4 downto 1),
      S(3) => \sub23_reg_684[4]_i_2_n_0\,
      S(2) => \sub23_reg_684[4]_i_3_n_0\,
      S(1) => \sub23_reg_684[4]_i_4_n_0\,
      S(0) => \^int_img_height_reg[31]_0\(1)
    );
\sub23_reg_684_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub23_reg_684_reg[4]_i_1_n_0\,
      CO(3) => \sub23_reg_684_reg[8]_i_1_n_0\,
      CO(2) => \sub23_reg_684_reg[8]_i_1_n_1\,
      CO(1) => \sub23_reg_684_reg[8]_i_1_n_2\,
      CO(0) => \sub23_reg_684_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_height_reg[31]_0\(8 downto 5),
      O(3 downto 0) => sub23_fu_591_p2(8 downto 5),
      S(3) => \sub23_reg_684[8]_i_2_n_0\,
      S(2) => \sub23_reg_684[8]_i_3_n_0\,
      S(1) => \sub23_reg_684[8]_i_4_n_0\,
      S(0) => \sub23_reg_684[8]_i_5_n_0\
    );
\sub_reg_674[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(0),
      O => sub_fu_579_p2(0)
    );
\sub_reg_674[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(12),
      O => \sub_reg_674[12]_i_2_n_0\
    );
\sub_reg_674[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(11),
      O => \sub_reg_674[12]_i_3_n_0\
    );
\sub_reg_674[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(10),
      O => \sub_reg_674[12]_i_4_n_0\
    );
\sub_reg_674[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(9),
      O => \sub_reg_674[12]_i_5_n_0\
    );
\sub_reg_674[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(16),
      O => \sub_reg_674[16]_i_2_n_0\
    );
\sub_reg_674[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(15),
      O => \sub_reg_674[16]_i_3_n_0\
    );
\sub_reg_674[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(14),
      O => \sub_reg_674[16]_i_4_n_0\
    );
\sub_reg_674[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(13),
      O => \sub_reg_674[16]_i_5_n_0\
    );
\sub_reg_674[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(20),
      O => \sub_reg_674[20]_i_2_n_0\
    );
\sub_reg_674[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(19),
      O => \sub_reg_674[20]_i_3_n_0\
    );
\sub_reg_674[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(18),
      O => \sub_reg_674[20]_i_4_n_0\
    );
\sub_reg_674[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(17),
      O => \sub_reg_674[20]_i_5_n_0\
    );
\sub_reg_674[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(24),
      O => \sub_reg_674[24]_i_2_n_0\
    );
\sub_reg_674[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(23),
      O => \sub_reg_674[24]_i_3_n_0\
    );
\sub_reg_674[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(22),
      O => \sub_reg_674[24]_i_4_n_0\
    );
\sub_reg_674[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(21),
      O => \sub_reg_674[24]_i_5_n_0\
    );
\sub_reg_674[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(28),
      O => \sub_reg_674[28]_i_2_n_0\
    );
\sub_reg_674[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(27),
      O => \sub_reg_674[28]_i_3_n_0\
    );
\sub_reg_674[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(26),
      O => \sub_reg_674[28]_i_4_n_0\
    );
\sub_reg_674[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(25),
      O => \sub_reg_674[28]_i_5_n_0\
    );
\sub_reg_674[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(31),
      O => \sub_reg_674[31]_i_2_n_0\
    );
\sub_reg_674[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(30),
      O => \sub_reg_674[31]_i_3_n_0\
    );
\sub_reg_674[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(29),
      O => \sub_reg_674[31]_i_4_n_0\
    );
\sub_reg_674[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(4),
      O => \sub_reg_674[4]_i_2_n_0\
    );
\sub_reg_674[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(3),
      O => \sub_reg_674[4]_i_3_n_0\
    );
\sub_reg_674[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(2),
      O => \sub_reg_674[4]_i_4_n_0\
    );
\sub_reg_674[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(8),
      O => \sub_reg_674[8]_i_2_n_0\
    );
\sub_reg_674[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(7),
      O => \sub_reg_674[8]_i_3_n_0\
    );
\sub_reg_674[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(6),
      O => \sub_reg_674[8]_i_4_n_0\
    );
\sub_reg_674[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_img_width_reg[31]_0\(5),
      O => \sub_reg_674[8]_i_5_n_0\
    );
\sub_reg_674_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_674_reg[8]_i_1_n_0\,
      CO(3) => \sub_reg_674_reg[12]_i_1_n_0\,
      CO(2) => \sub_reg_674_reg[12]_i_1_n_1\,
      CO(1) => \sub_reg_674_reg[12]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(12 downto 9),
      O(3 downto 0) => sub_fu_579_p2(12 downto 9),
      S(3) => \sub_reg_674[12]_i_2_n_0\,
      S(2) => \sub_reg_674[12]_i_3_n_0\,
      S(1) => \sub_reg_674[12]_i_4_n_0\,
      S(0) => \sub_reg_674[12]_i_5_n_0\
    );
\sub_reg_674_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_674_reg[12]_i_1_n_0\,
      CO(3) => \sub_reg_674_reg[16]_i_1_n_0\,
      CO(2) => \sub_reg_674_reg[16]_i_1_n_1\,
      CO(1) => \sub_reg_674_reg[16]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(16 downto 13),
      O(3 downto 0) => sub_fu_579_p2(16 downto 13),
      S(3) => \sub_reg_674[16]_i_2_n_0\,
      S(2) => \sub_reg_674[16]_i_3_n_0\,
      S(1) => \sub_reg_674[16]_i_4_n_0\,
      S(0) => \sub_reg_674[16]_i_5_n_0\
    );
\sub_reg_674_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_674_reg[16]_i_1_n_0\,
      CO(3) => \sub_reg_674_reg[20]_i_1_n_0\,
      CO(2) => \sub_reg_674_reg[20]_i_1_n_1\,
      CO(1) => \sub_reg_674_reg[20]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(20 downto 17),
      O(3 downto 0) => sub_fu_579_p2(20 downto 17),
      S(3) => \sub_reg_674[20]_i_2_n_0\,
      S(2) => \sub_reg_674[20]_i_3_n_0\,
      S(1) => \sub_reg_674[20]_i_4_n_0\,
      S(0) => \sub_reg_674[20]_i_5_n_0\
    );
\sub_reg_674_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_674_reg[20]_i_1_n_0\,
      CO(3) => \sub_reg_674_reg[24]_i_1_n_0\,
      CO(2) => \sub_reg_674_reg[24]_i_1_n_1\,
      CO(1) => \sub_reg_674_reg[24]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(24 downto 21),
      O(3 downto 0) => sub_fu_579_p2(24 downto 21),
      S(3) => \sub_reg_674[24]_i_2_n_0\,
      S(2) => \sub_reg_674[24]_i_3_n_0\,
      S(1) => \sub_reg_674[24]_i_4_n_0\,
      S(0) => \sub_reg_674[24]_i_5_n_0\
    );
\sub_reg_674_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_674_reg[24]_i_1_n_0\,
      CO(3) => \sub_reg_674_reg[28]_i_1_n_0\,
      CO(2) => \sub_reg_674_reg[28]_i_1_n_1\,
      CO(1) => \sub_reg_674_reg[28]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(28 downto 25),
      O(3 downto 0) => sub_fu_579_p2(28 downto 25),
      S(3) => \sub_reg_674[28]_i_2_n_0\,
      S(2) => \sub_reg_674[28]_i_3_n_0\,
      S(1) => \sub_reg_674[28]_i_4_n_0\,
      S(0) => \sub_reg_674[28]_i_5_n_0\
    );
\sub_reg_674_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_674_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sub_reg_674_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_reg_674_reg[31]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^int_img_width_reg[31]_0\(30 downto 29),
      O(3) => \NLW_sub_reg_674_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_fu_579_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_reg_674[31]_i_2_n_0\,
      S(1) => \sub_reg_674[31]_i_3_n_0\,
      S(0) => \sub_reg_674[31]_i_4_n_0\
    );
\sub_reg_674_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_reg_674_reg[4]_i_1_n_0\,
      CO(2) => \sub_reg_674_reg[4]_i_1_n_1\,
      CO(1) => \sub_reg_674_reg[4]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[4]_i_1_n_3\,
      CYINIT => \^int_img_width_reg[31]_0\(0),
      DI(3 downto 1) => \^int_img_width_reg[31]_0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => sub_fu_579_p2(4 downto 1),
      S(3) => \sub_reg_674[4]_i_2_n_0\,
      S(2) => \sub_reg_674[4]_i_3_n_0\,
      S(1) => \sub_reg_674[4]_i_4_n_0\,
      S(0) => \^int_img_width_reg[31]_0\(1)
    );
\sub_reg_674_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_reg_674_reg[4]_i_1_n_0\,
      CO(3) => \sub_reg_674_reg[8]_i_1_n_0\,
      CO(2) => \sub_reg_674_reg[8]_i_1_n_1\,
      CO(1) => \sub_reg_674_reg[8]_i_1_n_2\,
      CO(0) => \sub_reg_674_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_img_width_reg[31]_0\(8 downto 5),
      O(3 downto 0) => sub_fu_579_p2(8 downto 5),
      S(3) => \sub_reg_674[8]_i_2_n_0\,
      S(2) => \sub_reg_674[8]_i_3_n_0\,
      S(1) => \sub_reg_674[8]_i_4_n_0\,
      S(0) => \sub_reg_674[8]_i_5_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CONTROL_BUS_AWVALID,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\y_fu_306[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_31\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__26_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__30_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__28_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__24_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__24_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__24_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__22_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  WEA(0) <= \^wea\(0);
\bright_cont_14_reg_9794[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(6),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(6),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(6),
      O => ram_reg_1
    );
\bright_cont_14_reg_9794[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(7),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(7),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(7),
      O => ram_reg_0
    );
\bright_cont_14_reg_9794[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(4),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(4),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(4),
      O => ram_reg_3
    );
\bright_cont_14_reg_9794[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(5),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(5),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(5),
      O => ram_reg_2
    );
\bright_cont_14_reg_9794[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(2),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(2),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(2),
      O => ram_reg_5
    );
\bright_cont_14_reg_9794[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(3),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(3),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(3),
      O => ram_reg_4
    );
\bright_cont_14_reg_9794[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(0),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(0),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(0),
      O => ram_reg_7
    );
\bright_cont_14_reg_9794[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21\(1),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(1),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__26_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__30_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__28_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__24_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__24_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__24_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__22_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_9,
      I3 => ram_reg_12,
      I4 => ram_reg_11,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^wea\(0)
    );
\ram_reg_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000808"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_9,
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_ce0_local
    );
\ram_reg_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => Q(6),
      I2 => ram_reg_13,
      I3 => ram_reg_20,
      I4 => ram_reg_12,
      I5 => ADDRARDADDR(5),
      O => \ram_reg_i_2__26_n_0\
    );
\ram_reg_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => Q(5),
      I2 => ram_reg_13,
      I3 => ram_reg_21,
      I4 => ram_reg_12,
      I5 => ADDRARDADDR(4),
      O => \ram_reg_i_3__30_n_0\
    );
\ram_reg_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => Q(4),
      I2 => ram_reg_13,
      I3 => ram_reg_22,
      I4 => ram_reg_12,
      I5 => ADDRARDADDR(3),
      O => \ram_reg_i_4__28_n_0\
    );
\ram_reg_i_5__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => Q(3),
      I2 => ram_reg_13,
      I3 => ram_reg_19,
      I4 => ram_reg_12,
      I5 => ADDRARDADDR(2),
      O => \ram_reg_i_5__24_n_0\
    );
\ram_reg_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => Q(2),
      I2 => ram_reg_13,
      I3 => ram_reg_18,
      I4 => ram_reg_10,
      I5 => ADDRARDADDR(1),
      O => \ram_reg_i_6__24_n_0\
    );
\ram_reg_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF4F400000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => Q(1),
      I2 => ram_reg_13,
      I3 => ram_reg_16,
      I4 => ram_reg_10,
      I5 => ram_reg_17(0),
      O => \ram_reg_i_7__24_n_0\
    );
\ram_reg_i_8__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_13,
      I2 => ram_reg_14,
      I3 => ram_reg_9,
      I4 => ram_reg_12,
      I5 => ADDRARDADDR(0),
      O => \ram_reg_i_8__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_106 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_106 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_106 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__31_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__33_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__33_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__33_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__33_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__33_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__31_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__31_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__33_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__33_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__33_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__33_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__33_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__31_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000800"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_ce0_local
    );
\ram_reg_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6),
      I3 => ram_reg_5,
      I4 => ram_reg_4,
      I5 => Q(6),
      O => \ram_reg_i_2__31_n_0\
    );
\ram_reg_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      I3 => ram_reg_5,
      I4 => ram_reg_4,
      I5 => Q(5),
      O => \ram_reg_i_3__33_n_0\
    );
\ram_reg_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I3 => ram_reg_5,
      I4 => ram_reg_4,
      I5 => Q(4),
      O => \ram_reg_i_4__33_n_0\
    );
\ram_reg_i_5__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I3 => ram_reg_5,
      I4 => ram_reg_4,
      I5 => Q(3),
      O => \ram_reg_i_5__33_n_0\
    );
\ram_reg_i_6__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I3 => ram_reg_5,
      I4 => ram_reg_4,
      I5 => Q(2),
      O => \ram_reg_i_6__33_n_0\
    );
\ram_reg_i_7__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I3 => ram_reg_5,
      I4 => ram_reg_4,
      I5 => Q(1),
      O => \ram_reg_i_7__33_n_0\
    );
\ram_reg_i_8__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => ram_reg_5,
      I4 => ram_reg_4,
      I5 => Q(0),
      O => \ram_reg_i_8__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_107 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_30\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_107 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_107 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_ce0_local : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_2__33_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__35_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__35_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__35_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__35_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__35_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__33_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_14_reg_9794[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(6),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(6),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(6),
      O => ram_reg_2
    );
\bright_cont_14_reg_9794[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(7),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(7),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(7),
      O => ram_reg_1
    );
\bright_cont_14_reg_9794[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(4),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(4),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(4),
      O => ram_reg_4
    );
\bright_cont_14_reg_9794[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(5),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(5),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(5),
      O => ram_reg_3
    );
\bright_cont_14_reg_9794[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(2),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(2),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(2),
      O => ram_reg_6
    );
\bright_cont_14_reg_9794[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(3),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(3),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(3),
      O => ram_reg_5
    );
\bright_cont_14_reg_9794[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(0),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(0),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(0),
      O => ram_reg_8
    );
\bright_cont_14_reg_9794[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20\(1),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30\,
      I3 => DOADO(1),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__33_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__35_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__35_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__35_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__35_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__35_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__33_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000008080"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_13,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_ce0_local
    );
\ram_reg_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_13,
      I3 => Q(6),
      I4 => ram_reg_11,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6),
      O => \ram_reg_i_2__33_n_0\
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_13,
      O => \^wea\(0)
    );
\ram_reg_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_13,
      I3 => Q(5),
      I4 => ram_reg_11,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      O => \ram_reg_i_3__35_n_0\
    );
\ram_reg_i_4__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_13,
      I3 => Q(4),
      I4 => ram_reg_11,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      O => \ram_reg_i_4__35_n_0\
    );
\ram_reg_i_5__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_13,
      I3 => Q(3),
      I4 => ram_reg_11,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => \ram_reg_i_5__35_n_0\
    );
\ram_reg_i_6__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_13,
      I3 => Q(2),
      I4 => ram_reg_11,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => \ram_reg_i_6__35_n_0\
    );
\ram_reg_i_7__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_13,
      I3 => Q(1),
      I4 => ram_reg_11,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => \ram_reg_i_7__35_n_0\
    );
\ram_reg_i_8__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_13,
      I3 => Q(0),
      I4 => ram_reg_11,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => \ram_reg_i_8__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_108 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_108 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_108 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__34_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__36_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__36_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__36_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__36_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__36_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__34_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__34_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__36_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__36_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__36_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__36_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__36_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__34_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000000000080"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_ce0_local
    );
\ram_reg_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0E0F0F0F0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6),
      I3 => ram_reg_7,
      I4 => ram_reg_5,
      I5 => Q(6),
      O => \ram_reg_i_2__34_n_0\
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \^wea\(0)
    );
\ram_reg_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0E0F0F0F0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      I3 => ram_reg_7,
      I4 => ram_reg_5,
      I5 => Q(5),
      O => \ram_reg_i_3__36_n_0\
    );
\ram_reg_i_4__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0E0F0F0F0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I3 => ram_reg_7,
      I4 => ram_reg_5,
      I5 => Q(4),
      O => \ram_reg_i_4__36_n_0\
    );
\ram_reg_i_5__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0E0F0F0F0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I3 => ram_reg_7,
      I4 => ram_reg_5,
      I5 => Q(3),
      O => \ram_reg_i_5__36_n_0\
    );
\ram_reg_i_6__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0E0F0F0F0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I3 => ram_reg_7,
      I4 => ram_reg_5,
      I5 => Q(2),
      O => \ram_reg_i_6__36_n_0\
    );
\ram_reg_i_7__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0E0F0F0F0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I3 => ram_reg_7,
      I4 => ram_reg_5,
      I5 => Q(1),
      O => \ram_reg_i_7__36_n_0\
    );
\ram_reg_i_8__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0F0F0E0F0F0F0"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => ram_reg_7,
      I4 => ram_reg_5,
      I5 => Q(0),
      O => \ram_reg_i_8__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_109 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_14 : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_30\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_109 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_109 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__22_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__15_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__15_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__15_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__15_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__15_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__15_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  WEA(0) <= \^wea\(0);
\bright_cont_18_reg_9838[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(6),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(6),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(6),
      O => ram_reg_1
    );
\bright_cont_18_reg_9838[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(7),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(7),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(7),
      O => ram_reg_0
    );
\bright_cont_18_reg_9838[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(4),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(4),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(4),
      O => ram_reg_3
    );
\bright_cont_18_reg_9838[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(5),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(5),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(5),
      O => ram_reg_2
    );
\bright_cont_18_reg_9838[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(2),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(2),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(2),
      O => ram_reg_5
    );
\bright_cont_18_reg_9838[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(3),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(3),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(3),
      O => ram_reg_4
    );
\bright_cont_18_reg_9838[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(0),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(0),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(0),
      O => ram_reg_7
    );
\bright_cont_18_reg_9838[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20\(1),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(1),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__22_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__15_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__15_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__15_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__15_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__15_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__15_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_8(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000008000000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => ram_reg_12,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_ce0_local
    );
\ram_reg_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_13,
      I2 => Q(6),
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6),
      O => \ram_reg_i_2__22_n_0\
    );
\ram_reg_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => ram_reg_12,
      O => \^wea\(0)
    );
\ram_reg_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_13,
      I2 => Q(5),
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      O => \ram_reg_i_3__15_n_0\
    );
\ram_reg_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_13,
      I2 => Q(4),
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      O => \ram_reg_i_4__15_n_0\
    );
\ram_reg_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_13,
      I2 => Q(3),
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => \ram_reg_i_5__15_n_0\
    );
\ram_reg_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_13,
      I2 => Q(2),
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => \ram_reg_i_6__15_n_0\
    );
\ram_reg_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_13,
      I2 => Q(1),
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => \ram_reg_i_7__15_n_0\
    );
\ram_reg_i_8__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_13,
      I2 => Q(0),
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => \ram_reg_i_8__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_11 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_11 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_11 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_ce0_local : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep_0\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[6]\ : STD_LOGIC;
  signal \ram_reg_i_2__30_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__29_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__32_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__28_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__28_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__28_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__26_n_0\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_10__13\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ram_reg_i_11__0\ : label is "soft_lutpair63";
begin
  WEA(0) <= \^wea\(0);
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep_0\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[6]\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__30_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__29_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__32_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__28_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__28_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__28_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__26_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => ram_reg_0,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_0,
      I5 => ram_reg_7(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_0,
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\
    );
\ram_reg_i_11__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I2 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\,
      I3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]\
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I2 => ram_reg_7(0),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\,
      I4 => ram_reg_8(0),
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]\
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I1 => ram_reg_8(0),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\,
      I3 => ram_reg_7(0),
      I4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]\
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_0,
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\
    );
ram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I1 => ram_reg_7(0),
      I2 => ram_reg_0,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_9,
      I5 => ram_reg_8(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]\
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_0,
      I5 => ram_reg_7(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep_0\
    );
\ram_reg_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000088800"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_ce0_local
    );
\ram_reg_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_3,
      I3 => ram_reg_2,
      I4 => ram_reg_4,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => \^wea\(0)
    );
\ram_reg_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[6]\,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\,
      I5 => Q(6),
      O => \ram_reg_i_2__30_n_0\
    );
\ram_reg_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB5111FAFF5000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]\,
      I2 => Q(5),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I5 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\,
      O => \ram_reg_i_3__29_n_0\
    );
\ram_reg_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB5111FAFF5000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]\,
      I2 => Q(4),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I5 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\,
      O => \ram_reg_i_4__32_n_0\
    );
\ram_reg_i_5__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB5111FAFF5000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]\,
      I2 => Q(3),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I5 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\,
      O => \ram_reg_i_5__28_n_0\
    );
\ram_reg_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]\,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\,
      I5 => Q(2),
      O => \ram_reg_i_6__28_n_0\
    );
\ram_reg_i_7__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB5111FAFF5000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep_0\,
      I2 => Q(1),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => ram_reg_8(0),
      I5 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\,
      O => \ram_reg_i_7__28_n_0\
    );
\ram_reg_i_8__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000400"
    )
        port map (
      I0 => ram_reg_5,
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => ram_reg_6,
      I5 => ram_reg_7(0),
      O => \ram_reg_i_8__26_n_0\
    );
\ram_reg_i_9__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\,
      I4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_12 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_14_reg_9805[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794[0]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_14_reg_9794[0]_i_6_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_11_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_30_1\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_10_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_13_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_12_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_15_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_14_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_17_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794[0]_i_9_2\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_16_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_12 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_12 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bright_cont_14_reg_9794[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_34_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_38_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_42_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_46_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_50_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_54_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_58_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_62_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_14_reg_9805_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__20_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__12_n_0\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\ : STD_LOGIC;
  signal \NLW_bright_cont_14_reg_9794_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_14_reg_9805_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_14_reg_9794_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_14_reg_9805_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_10__11\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ram_reg_i_9__13\ : label is "soft_lutpair64";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  WEA(0) <= \^wea\(0);
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\;
\bright_cont_14_reg_9794[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_11_n_0\,
      O => \bright_cont_14_reg_9794[0]_i_2_n_0\
    );
\bright_cont_14_reg_9794[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_13_n_0\,
      O => \bright_cont_14_reg_9794[0]_i_3_n_0\
    );
\bright_cont_14_reg_9794[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(6),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(6),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(6),
      O => \bright_cont_14_reg_9794[0]_i_34_n_0\
    );
\bright_cont_14_reg_9794[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(7),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(7),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(7),
      O => \bright_cont_14_reg_9794[0]_i_38_n_0\
    );
\bright_cont_14_reg_9794[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_15_n_0\,
      O => \bright_cont_14_reg_9794[0]_i_4_n_0\
    );
\bright_cont_14_reg_9794[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(4),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(4),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(4),
      O => \bright_cont_14_reg_9794[0]_i_42_n_0\
    );
\bright_cont_14_reg_9794[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(5),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(5),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(5),
      O => \bright_cont_14_reg_9794[0]_i_46_n_0\
    );
\bright_cont_14_reg_9794[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_17_n_0\,
      O => \bright_cont_14_reg_9794[0]_i_5_n_0\
    );
\bright_cont_14_reg_9794[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(2),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(2),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(2),
      O => \bright_cont_14_reg_9794[0]_i_50_n_0\
    );
\bright_cont_14_reg_9794[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(3),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(3),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(3),
      O => \bright_cont_14_reg_9794[0]_i_54_n_0\
    );
\bright_cont_14_reg_9794[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(0),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(0),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(0),
      O => \bright_cont_14_reg_9794[0]_i_58_n_0\
    );
\bright_cont_14_reg_9794[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_14_reg_9794[0]_i_6_n_0\
    );
\bright_cont_14_reg_9794[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_20_0\(1),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_30_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_20_1\(1),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_30_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_20_2\(1),
      O => \bright_cont_14_reg_9794[0]_i_62_n_0\
    );
\bright_cont_14_reg_9794[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_14_reg_9794[0]_i_7_n_0\
    );
\bright_cont_14_reg_9794[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_14_reg_9794[0]_i_8_n_0\
    );
\bright_cont_14_reg_9794[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_14_reg_9794[0]_i_9_n_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_14_reg_9794_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_14_reg_9794_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_14_reg_9794_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_14_reg_9794[0]_i_2_n_0\,
      DI(2) => \bright_cont_14_reg_9794[0]_i_3_n_0\,
      DI(1) => \bright_cont_14_reg_9794[0]_i_4_n_0\,
      DI(0) => \bright_cont_14_reg_9794[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_14_reg_9794_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_14_reg_9794[0]_i_6_n_0\,
      S(2) => \bright_cont_14_reg_9794[0]_i_7_n_0\,
      S(1) => \bright_cont_14_reg_9794[0]_i_8_n_0\,
      S(0) => \bright_cont_14_reg_9794[0]_i_9_n_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_18_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_6_1\,
      O => \bright_cont_14_reg_9794_reg[0]_i_10_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_20_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_6_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_11_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_22_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_7_1\,
      O => \bright_cont_14_reg_9794_reg[0]_i_12_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_24_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_7_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_13_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_26_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_8_1\,
      O => \bright_cont_14_reg_9794_reg[0]_i_14_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_28_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_8_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_15_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_30_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_9_2\,
      O => \bright_cont_14_reg_9794_reg[0]_i_16_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_14_reg_9794_reg[0]_i_32_n_0\,
      I1 => \bright_cont_14_reg_9794[0]_i_9_1\,
      O => \bright_cont_14_reg_9794_reg[0]_i_17_n_0\,
      S => \bright_cont_14_reg_9794[0]_i_9_0\(0)
    );
\bright_cont_14_reg_9794_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_34_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_10_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_18_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_38_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_11_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_20_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_42_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_12_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_22_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_46_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_13_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_24_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_50_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_14_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_26_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_54_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_15_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_28_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_58_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_16_1\,
      O => \bright_cont_14_reg_9794_reg[0]_i_30_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_62_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_17_0\,
      O => \bright_cont_14_reg_9794_reg[0]_i_32_n_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16_0\
    );
\dark_cont_14_reg_9805[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_10_n_0\,
      I2 => \bright_cont_14_reg_9794_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_14_reg_9805[0]_i_2_n_0\
    );
\dark_cont_14_reg_9805[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_12_n_0\,
      I2 => \bright_cont_14_reg_9794_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_14_reg_9805[0]_i_3_n_0\
    );
\dark_cont_14_reg_9805[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_14_n_0\,
      I2 => \bright_cont_14_reg_9794_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_14_reg_9805[0]_i_4_n_0\
    );
\dark_cont_14_reg_9805[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_16_n_0\,
      I2 => \bright_cont_14_reg_9794_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_14_reg_9805[0]_i_5_n_0\
    );
\dark_cont_14_reg_9805[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_11_n_0\,
      O => \dark_cont_14_reg_9805[0]_i_6_n_0\
    );
\dark_cont_14_reg_9805[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_13_n_0\,
      O => \dark_cont_14_reg_9805[0]_i_7_n_0\
    );
\dark_cont_14_reg_9805[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_15_n_0\,
      O => \dark_cont_14_reg_9805[0]_i_8_n_0\
    );
\dark_cont_14_reg_9805[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_14_reg_9794_reg[0]_i_17_n_0\,
      O => \dark_cont_14_reg_9805[0]_i_9_n_0\
    );
\dark_cont_14_reg_9805_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_14_reg_9805[0]_i_9_0\(0),
      CO(2) => \dark_cont_14_reg_9805_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_14_reg_9805_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_14_reg_9805_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_14_reg_9805[0]_i_2_n_0\,
      DI(2) => \dark_cont_14_reg_9805[0]_i_3_n_0\,
      DI(1) => \dark_cont_14_reg_9805[0]_i_4_n_0\,
      DI(0) => \dark_cont_14_reg_9805[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_14_reg_9805_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_14_reg_9805[0]_i_6_n_0\,
      S(2) => \dark_cont_14_reg_9805[0]_i_7_n_0\,
      S(1) => \dark_cont_14_reg_9805[0]_i_8_n_0\,
      S(0) => \dark_cont_14_reg_9805[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__20_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__12_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__12_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__12_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__12_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__12_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__12_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ram_reg_0,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\
    );
\ram_reg_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008088000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_ce0_local
    );
\ram_reg_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_3,
      I4 => ram_reg_2,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => \^wea\(0)
    );
\ram_reg_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_12,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\,
      I5 => Q(6),
      O => \ram_reg_i_2__20_n_0\
    );
\ram_reg_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_11,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\,
      I5 => Q(5),
      O => \ram_reg_i_3__12_n_0\
    );
\ram_reg_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_10,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\,
      I5 => Q(4),
      O => \ram_reg_i_4__12_n_0\
    );
\ram_reg_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_9,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\,
      I5 => Q(3),
      O => \ram_reg_i_5__12_n_0\
    );
\ram_reg_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_8,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\,
      I5 => Q(2),
      O => \ram_reg_i_6__12_n_0\
    );
\ram_reg_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5B1F5F0B1B1A0F0"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_6,
      I2 => ram_reg_7(0),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\,
      I5 => Q(1),
      O => \ram_reg_i_7__12_n_0\
    );
\ram_reg_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDCCCCCCC8CCC"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_5(0),
      I2 => ram_reg_3,
      I3 => ram_reg_2,
      I4 => ram_reg_4,
      I5 => Q(0),
      O => \ram_reg_i_8__12_n_0\
    );
\ram_reg_i_9__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_0,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_13 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_13 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_13 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__32_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__34_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__34_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__34_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__34_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__34_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__32_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__32_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__34_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__34_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__34_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__34_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__34_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__32_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000008080000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_ce0_local
    );
\ram_reg_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_3,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^wea\(0)
    );
\ram_reg_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6),
      I3 => ram_reg_3,
      I4 => ram_reg_1,
      I5 => Q(6),
      O => \ram_reg_i_2__32_n_0\
    );
\ram_reg_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      I3 => ram_reg_3,
      I4 => ram_reg_1,
      I5 => Q(5),
      O => \ram_reg_i_3__34_n_0\
    );
\ram_reg_i_4__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I3 => ram_reg_3,
      I4 => ram_reg_1,
      I5 => Q(4),
      O => \ram_reg_i_4__34_n_0\
    );
\ram_reg_i_5__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I3 => ram_reg_3,
      I4 => ram_reg_1,
      I5 => Q(3),
      O => \ram_reg_i_5__34_n_0\
    );
\ram_reg_i_6__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I3 => ram_reg_3,
      I4 => ram_reg_1,
      I5 => Q(2),
      O => \ram_reg_i_6__34_n_0\
    );
\ram_reg_i_7__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I3 => ram_reg_3,
      I4 => ram_reg_1,
      I5 => Q(1),
      O => \ram_reg_i_7__34_n_0\
    );
\ram_reg_i_8__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F4F0F0F0B0"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => ram_reg_3,
      I4 => ram_reg_1,
      I5 => Q(0),
      O => \ram_reg_i_8__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_2 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_2 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_2 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__25_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__21_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__21_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__21_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__21_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__21_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__19_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__25_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__21_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__21_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__21_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__21_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__21_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__19_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_1,
      I3 => ram_reg_2,
      I4 => ram_reg_3,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_ce0_local
    );
\ram_reg_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0E0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      I3 => ram_reg_4,
      I4 => ram_reg_1,
      I5 => Q(6),
      O => \ram_reg_i_2__25_n_0\
    );
\ram_reg_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0E0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I3 => ram_reg_4,
      I4 => ram_reg_1,
      I5 => Q(5),
      O => \ram_reg_i_3__21_n_0\
    );
\ram_reg_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0E0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I3 => ram_reg_4,
      I4 => ram_reg_1,
      I5 => Q(4),
      O => \ram_reg_i_4__21_n_0\
    );
\ram_reg_i_5__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0E0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I3 => ram_reg_4,
      I4 => ram_reg_1,
      I5 => Q(3),
      O => \ram_reg_i_5__21_n_0\
    );
\ram_reg_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0E0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I3 => ram_reg_4,
      I4 => ram_reg_1,
      I5 => Q(2),
      O => \ram_reg_i_6__21_n_0\
    );
\ram_reg_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0E0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => ram_reg_4,
      I4 => ram_reg_1,
      I5 => Q(1),
      O => \ram_reg_i_7__21_n_0\
    );
\ram_reg_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0E0"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => ADDRARDADDR(0),
      I3 => ram_reg_4,
      I4 => ram_reg_1,
      I5 => Q(0),
      O => \ram_reg_i_8__19_n_0\
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_1,
      I3 => ram_reg_4,
      I4 => ram_reg_3,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_3 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_16\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_11\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_31_1\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_10\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_13\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_12\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_15\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_14\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_17\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_3 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_3 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bright_cont_18_reg_9838[0]_i_36_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_40_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_44_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_48_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_52_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_56_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_60_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_64_n_0\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__21_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__14_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__14_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__14_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__14_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__14_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__14_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  WEA(0) <= \^wea\(0);
\bright_cont_18_reg_9838[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(6),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(6),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(6),
      O => \bright_cont_18_reg_9838[0]_i_36_n_0\
    );
\bright_cont_18_reg_9838[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(7),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(7),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(7),
      O => \bright_cont_18_reg_9838[0]_i_40_n_0\
    );
\bright_cont_18_reg_9838[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(4),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(4),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(4),
      O => \bright_cont_18_reg_9838[0]_i_44_n_0\
    );
\bright_cont_18_reg_9838[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(5),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(5),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(5),
      O => \bright_cont_18_reg_9838[0]_i_48_n_0\
    );
\bright_cont_18_reg_9838[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(2),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(2),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(2),
      O => \bright_cont_18_reg_9838[0]_i_52_n_0\
    );
\bright_cont_18_reg_9838[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(3),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(3),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(3),
      O => \bright_cont_18_reg_9838[0]_i_56_n_0\
    );
\bright_cont_18_reg_9838[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(0),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(0),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(0),
      O => \bright_cont_18_reg_9838[0]_i_60_n_0\
    );
\bright_cont_18_reg_9838[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(1),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_21_1\(1),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_2\(1),
      O => \bright_cont_18_reg_9838[0]_i_64_n_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_36_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
\bright_cont_18_reg_9838_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_40_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
\bright_cont_18_reg_9838_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_44_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
\bright_cont_18_reg_9838_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_48_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
\bright_cont_18_reg_9838_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_52_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
\bright_cont_18_reg_9838_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_56_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
\bright_cont_18_reg_9838_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_60_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_16_0\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
\bright_cont_18_reg_9838_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_64_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__21_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__14_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__14_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__14_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__14_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__14_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__14_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080808000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_ce0_local
    );
\ram_reg_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => Q(6),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6),
      O => \ram_reg_i_2__21_n_0\
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => \^wea\(0)
    );
\ram_reg_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => Q(5),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      O => \ram_reg_i_3__14_n_0\
    );
\ram_reg_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => Q(4),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      O => \ram_reg_i_4__14_n_0\
    );
\ram_reg_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(3),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => \ram_reg_i_5__14_n_0\
    );
\ram_reg_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(2),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => \ram_reg_i_6__14_n_0\
    );
\ram_reg_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(1),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => \ram_reg_i_7__14_n_0\
    );
\ram_reg_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(0),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => \ram_reg_i_8__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_4 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_4 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_4 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__29_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__28_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__31_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__27_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__27_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__27_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__25_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__29_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__28_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__31_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__27_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__27_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__27_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__25_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008808000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_1,
      I3 => ram_reg_2,
      I4 => ram_reg_3,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_ce0_local
    );
\ram_reg_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => ram_reg_7,
      I2 => ram_reg_8,
      I3 => Q(6),
      I4 => ram_reg_5,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      O => \ram_reg_i_2__29_n_0\
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_2,
      I4 => ram_reg_1,
      I5 => ram_reg_3,
      O => \^wea\(0)
    );
\ram_reg_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5CFFFFFD5C00000"
    )
        port map (
      I0 => ram_reg_13,
      I1 => Q(5),
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => ram_reg_5,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => \ram_reg_i_3__28_n_0\
    );
\ram_reg_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5CFFFFFD5C00000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => Q(4),
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => ram_reg_5,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => \ram_reg_i_4__31_n_0\
    );
\ram_reg_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5CFFFFFD5C00000"
    )
        port map (
      I0 => ram_reg_11,
      I1 => Q(3),
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => ram_reg_5,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => \ram_reg_i_5__27_n_0\
    );
\ram_reg_i_6__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_7,
      I2 => ram_reg_8,
      I3 => Q(2),
      I4 => ram_reg_5,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => \ram_reg_i_6__27_n_0\
    );
\ram_reg_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5CFFFFFD5C00000"
    )
        port map (
      I0 => ram_reg_6,
      I1 => Q(1),
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ram_reg_9(0),
      O => \ram_reg_i_7__27_n_0\
    );
\ram_reg_i_8__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_2,
      I2 => ram_reg_1,
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ADDRARDADDR(0),
      O => \ram_reg_i_8__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_5 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_16\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_11\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_31_1\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_14_reg_9794_reg[0]_i_10\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_13\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_12\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_15\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_14\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_17\ : in STD_LOGIC;
    \bright_cont_14_reg_9794_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_5 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_5 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bright_cont_14_reg_9794[0]_i_36_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_40_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_44_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_48_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_52_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_56_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_60_n_0\ : STD_LOGIC;
  signal \bright_cont_14_reg_9794[0]_i_64_n_0\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__19_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__11_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  WEA(0) <= \^wea\(0);
\bright_cont_14_reg_9794[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(6),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(6),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(6),
      O => \bright_cont_14_reg_9794[0]_i_36_n_0\
    );
\bright_cont_14_reg_9794[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(7),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(7),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(7),
      O => \bright_cont_14_reg_9794[0]_i_40_n_0\
    );
\bright_cont_14_reg_9794[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(4),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(4),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(4),
      O => \bright_cont_14_reg_9794[0]_i_44_n_0\
    );
\bright_cont_14_reg_9794[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(5),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(5),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(5),
      O => \bright_cont_14_reg_9794[0]_i_48_n_0\
    );
\bright_cont_14_reg_9794[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(2),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(2),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(2),
      O => \bright_cont_14_reg_9794[0]_i_52_n_0\
    );
\bright_cont_14_reg_9794[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(3),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(3),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(3),
      O => \bright_cont_14_reg_9794[0]_i_56_n_0\
    );
\bright_cont_14_reg_9794[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(0),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(0),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(0),
      O => \bright_cont_14_reg_9794[0]_i_60_n_0\
    );
\bright_cont_14_reg_9794[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_14_reg_9794_reg[0]_i_21_0\(1),
      I2 => \bright_cont_14_reg_9794_reg[0]_i_31_0\,
      I3 => \bright_cont_14_reg_9794_reg[0]_i_21_1\(1),
      I4 => \bright_cont_14_reg_9794_reg[0]_i_31_1\,
      I5 => \bright_cont_14_reg_9794_reg[0]_i_21_2\(1),
      O => \bright_cont_14_reg_9794[0]_i_64_n_0\
    );
\bright_cont_14_reg_9794_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_36_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
\bright_cont_14_reg_9794_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_40_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
\bright_cont_14_reg_9794_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_44_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
\bright_cont_14_reg_9794_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_48_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
\bright_cont_14_reg_9794_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_52_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
\bright_cont_14_reg_9794_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_56_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
\bright_cont_14_reg_9794_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_60_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_16_0\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
\bright_cont_14_reg_9794_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_14_reg_9794[0]_i_64_n_0\,
      I1 => \bright_cont_14_reg_9794_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\,
      S => \bright_cont_14_reg_9794_reg[0]_i_16\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__19_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__11_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__11_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__11_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__11_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__11_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__11_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808080000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_ce0_local
    );
\ram_reg_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => Q(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      O => \ram_reg_i_2__19_n_0\
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_2,
      I3 => ram_reg_1,
      I4 => ram_reg_3,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^wea\(0)
    );
\ram_reg_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_11,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => Q(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => \ram_reg_i_3__11_n_0\
    );
\ram_reg_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => Q(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => \ram_reg_i_4__11_n_0\
    );
\ram_reg_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => Q(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => \ram_reg_i_5__11_n_0\
    );
\ram_reg_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => Q(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => \ram_reg_i_6__11_n_0\
    );
\ram_reg_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF53FFFFDC500000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => Q(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ram_reg_7(0),
      O => \ram_reg_i_7__11_n_0\
    );
\ram_reg_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF08000000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => Q(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ADDRARDADDR(0),
      O => \ram_reg_i_8__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_6 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_6 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_6 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__18_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__18_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__0_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__0_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__0_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__0_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__0_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__0_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_ce0_local
    );
\ram_reg_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F070"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      I3 => ram_reg_2,
      I4 => ram_reg_5,
      I5 => Q(6),
      O => \ram_reg_i_2__18_n_0\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F070"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      I3 => ram_reg_2,
      I4 => ram_reg_5,
      I5 => Q(5),
      O => \ram_reg_i_3__0_n_0\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F070"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      I3 => ram_reg_2,
      I4 => ram_reg_5,
      I5 => Q(4),
      O => \ram_reg_i_4__0_n_0\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F070"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      I3 => ram_reg_2,
      I4 => ram_reg_5,
      I5 => Q(3),
      O => \ram_reg_i_5__0_n_0\
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F070"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      I3 => ram_reg_2,
      I4 => ram_reg_5,
      I5 => Q(2),
      O => \ram_reg_i_6__0_n_0\
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F070"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      I3 => ram_reg_2,
      I4 => ram_reg_5,
      I5 => Q(1),
      O => \ram_reg_i_7__0_n_0\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F8F0F0F070"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ADDRARDADDR(0),
      I3 => ram_reg_2,
      I4 => ram_reg_5,
      I5 => Q(0),
      O => \ram_reg_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_7 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_31\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_7 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_7 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_ce0_local : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_2__17_n_0\ : STD_LOGIC;
  signal ram_reg_i_3_n_0 : STD_LOGIC;
  signal ram_reg_i_4_n_0 : STD_LOGIC;
  signal ram_reg_i_5_n_0 : STD_LOGIC;
  signal ram_reg_i_6_n_0 : STD_LOGIC;
  signal ram_reg_i_7_n_0 : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_18_reg_9838[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(6),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(6),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(6),
      O => ram_reg_2
    );
\bright_cont_18_reg_9838[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(7),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(7),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(7),
      O => ram_reg_1
    );
\bright_cont_18_reg_9838[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(4),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(4),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(4),
      O => ram_reg_4
    );
\bright_cont_18_reg_9838[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(5),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(5),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(5),
      O => ram_reg_3
    );
\bright_cont_18_reg_9838[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(2),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(2),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(2),
      O => ram_reg_6
    );
\bright_cont_18_reg_9838[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(3),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(3),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(3),
      O => ram_reg_5
    );
\bright_cont_18_reg_9838[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(0),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(0),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(0),
      O => ram_reg_8
    );
\bright_cont_18_reg_9838[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_21\(1),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_31\,
      I3 => DOADO(1),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_31_0\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_21_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__17_n_0\,
      ADDRARDADDR(9) => ram_reg_i_3_n_0,
      ADDRARDADDR(8) => ram_reg_i_4_n_0,
      ADDRARDADDR(7) => ram_reg_i_5_n_0,
      ADDRARDADDR(6) => ram_reg_i_6_n_0,
      ADDRARDADDR(5) => ram_reg_i_7_n_0,
      ADDRARDADDR(4) => ram_reg_i_8_n_0,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_10,
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_ce0_local
    );
\ram_reg_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(6),
      I3 => ram_reg_13,
      I4 => ram_reg_10,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      O => \ram_reg_i_2__17_n_0\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(5),
      I3 => ram_reg_13,
      I4 => ram_reg_10,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      O => ram_reg_i_3_n_0
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(4),
      I3 => ram_reg_13,
      I4 => ram_reg_10,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => ram_reg_i_4_n_0
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(3),
      I3 => ram_reg_13,
      I4 => ram_reg_10,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => ram_reg_i_5_n_0
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(2),
      I3 => ram_reg_13,
      I4 => ram_reg_10,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => ram_reg_i_6_n_0
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(1),
      I3 => ram_reg_13,
      I4 => ram_reg_10,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => ram_reg_i_7_n_0
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(0),
      I3 => ram_reg_13,
      I4 => ram_reg_10,
      I5 => ADDRARDADDR(0),
      O => ram_reg_i_8_n_0
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_13,
      I3 => ram_reg_10,
      I4 => ram_reg_12,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_8 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_8 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_8 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__27_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__31_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__29_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__25_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__25_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__25_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__23_n_0\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__27_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__31_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__29_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__25_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__25_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__25_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__23_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_3,
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\
    );
\ram_reg_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000000000008"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_ce0_local
    );
\ram_reg_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_10(4),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\,
      I3 => Q(6),
      I4 => ram_reg_5,
      I5 => ram_reg_13,
      O => \ram_reg_i_2__27_n_0\
    );
\ram_reg_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_10(3),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\,
      I3 => Q(5),
      I4 => ram_reg_5,
      I5 => ram_reg_14,
      O => \ram_reg_i_3__31_n_0\
    );
\ram_reg_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_10(2),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\,
      I3 => Q(4),
      I4 => ram_reg_5,
      I5 => ram_reg_15,
      O => \ram_reg_i_4__29_n_0\
    );
\ram_reg_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_10(1),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\,
      I3 => Q(3),
      I4 => ram_reg_5,
      I5 => ram_reg_12,
      O => \ram_reg_i_5__25_n_0\
    );
\ram_reg_i_6__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_10(0),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\,
      I3 => Q(2),
      I4 => ram_reg_5,
      I5 => ram_reg_11,
      O => \ram_reg_i_6__25_n_0\
    );
\ram_reg_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_8(0),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\,
      I3 => Q(1),
      I4 => ram_reg_5,
      I5 => ram_reg_9,
      O => \ram_reg_i_7__25_n_0\
    );
\ram_reg_i_8__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFA40000005"
    )
        port map (
      I0 => ram_reg_2,
      I1 => Q(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_3,
      I5 => ADDRARDADDR(0),
      O => \ram_reg_i_8__23_n_0\
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_3,
      I3 => ram_reg_2,
      I4 => ram_reg_4,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_9 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_18_reg_9849[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838[0]_i_9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_18_reg_9838[0]_i_6_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_11_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838_reg[0]_i_30_1\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_18_reg_9838[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_10_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_13_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_12_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_15_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_14_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_17_0\ : in STD_LOGIC;
    \bright_cont_18_reg_9838[0]_i_9_2\ : in STD_LOGIC;
    \bright_cont_18_reg_9838_reg[0]_i_16_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_9 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_9 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bright_cont_18_reg_9838[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_34_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_38_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_42_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_46_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_50_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_54_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_58_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_62_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \bright_cont_18_reg_9838_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_18_reg_9849_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_ce0_local : STD_LOGIC;
  signal \ram_reg_i_2__23_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__16_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__16_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__16_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__16_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__16_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__16_n_0\ : STD_LOGIC;
  signal \NLW_bright_cont_18_reg_9838_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_18_reg_9849_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_18_reg_9838_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_18_reg_9849_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  WEA(0) <= \^wea\(0);
\bright_cont_18_reg_9838[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_11_n_0\,
      O => \bright_cont_18_reg_9838[0]_i_2_n_0\
    );
\bright_cont_18_reg_9838[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_13_n_0\,
      O => \bright_cont_18_reg_9838[0]_i_3_n_0\
    );
\bright_cont_18_reg_9838[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(6),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(6),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(6),
      O => \bright_cont_18_reg_9838[0]_i_34_n_0\
    );
\bright_cont_18_reg_9838[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(7),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(7),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(7),
      O => \bright_cont_18_reg_9838[0]_i_38_n_0\
    );
\bright_cont_18_reg_9838[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_15_n_0\,
      O => \bright_cont_18_reg_9838[0]_i_4_n_0\
    );
\bright_cont_18_reg_9838[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(4),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(4),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(4),
      O => \bright_cont_18_reg_9838[0]_i_42_n_0\
    );
\bright_cont_18_reg_9838[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(5),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(5),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(5),
      O => \bright_cont_18_reg_9838[0]_i_46_n_0\
    );
\bright_cont_18_reg_9838[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_17_n_0\,
      O => \bright_cont_18_reg_9838[0]_i_5_n_0\
    );
\bright_cont_18_reg_9838[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(2),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(2),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(2),
      O => \bright_cont_18_reg_9838[0]_i_50_n_0\
    );
\bright_cont_18_reg_9838[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(3),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(3),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(3),
      O => \bright_cont_18_reg_9838[0]_i_54_n_0\
    );
\bright_cont_18_reg_9838[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(0),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(0),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(0),
      O => \bright_cont_18_reg_9838[0]_i_58_n_0\
    );
\bright_cont_18_reg_9838[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_18_reg_9838[0]_i_6_n_0\
    );
\bright_cont_18_reg_9838[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_20_0\(1),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_30_0\,
      I3 => \bright_cont_18_reg_9838_reg[0]_i_20_1\(1),
      I4 => \bright_cont_18_reg_9838_reg[0]_i_30_1\,
      I5 => \bright_cont_18_reg_9838_reg[0]_i_20_2\(1),
      O => \bright_cont_18_reg_9838[0]_i_62_n_0\
    );
\bright_cont_18_reg_9838[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_18_reg_9838[0]_i_7_n_0\
    );
\bright_cont_18_reg_9838[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_18_reg_9838[0]_i_8_n_0\
    );
\bright_cont_18_reg_9838[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_18_reg_9838_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_18_reg_9838[0]_i_9_n_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_18_reg_9838_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_18_reg_9838_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_18_reg_9838_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_18_reg_9838[0]_i_2_n_0\,
      DI(2) => \bright_cont_18_reg_9838[0]_i_3_n_0\,
      DI(1) => \bright_cont_18_reg_9838[0]_i_4_n_0\,
      DI(0) => \bright_cont_18_reg_9838[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_18_reg_9838_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_18_reg_9838[0]_i_6_n_0\,
      S(2) => \bright_cont_18_reg_9838[0]_i_7_n_0\,
      S(1) => \bright_cont_18_reg_9838[0]_i_8_n_0\,
      S(0) => \bright_cont_18_reg_9838[0]_i_9_n_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_18_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_6_1\,
      O => \bright_cont_18_reg_9838_reg[0]_i_10_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_20_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_6_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_11_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_22_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_7_1\,
      O => \bright_cont_18_reg_9838_reg[0]_i_12_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_24_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_7_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_13_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_26_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_8_1\,
      O => \bright_cont_18_reg_9838_reg[0]_i_14_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_28_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_8_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_15_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_30_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_9_2\,
      O => \bright_cont_18_reg_9838_reg[0]_i_16_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_18_reg_9838_reg[0]_i_32_n_0\,
      I1 => \bright_cont_18_reg_9838[0]_i_9_1\,
      O => \bright_cont_18_reg_9838_reg[0]_i_17_n_0\,
      S => \bright_cont_18_reg_9838[0]_i_9_0\(0)
    );
\bright_cont_18_reg_9838_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_34_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_10_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_18_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_38_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_11_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_20_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_42_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_12_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_22_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_46_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_13_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_24_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_50_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_14_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_26_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_54_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_15_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_28_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_58_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_16_1\,
      O => \bright_cont_18_reg_9838_reg[0]_i_30_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\bright_cont_18_reg_9838_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_18_reg_9838[0]_i_62_n_0\,
      I1 => \bright_cont_18_reg_9838_reg[0]_i_17_0\,
      O => \bright_cont_18_reg_9838_reg[0]_i_32_n_0\,
      S => \bright_cont_18_reg_9838_reg[0]_i_16_0\
    );
\dark_cont_18_reg_9849[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_10_n_0\,
      I2 => \bright_cont_18_reg_9838_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_18_reg_9849[0]_i_2_n_0\
    );
\dark_cont_18_reg_9849[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_12_n_0\,
      I2 => \bright_cont_18_reg_9838_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_18_reg_9849[0]_i_3_n_0\
    );
\dark_cont_18_reg_9849[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_14_n_0\,
      I2 => \bright_cont_18_reg_9838_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_18_reg_9849[0]_i_4_n_0\
    );
\dark_cont_18_reg_9849[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_16_n_0\,
      I2 => \bright_cont_18_reg_9838_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_18_reg_9849[0]_i_5_n_0\
    );
\dark_cont_18_reg_9849[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_11_n_0\,
      O => \dark_cont_18_reg_9849[0]_i_6_n_0\
    );
\dark_cont_18_reg_9849[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_13_n_0\,
      O => \dark_cont_18_reg_9849[0]_i_7_n_0\
    );
\dark_cont_18_reg_9849[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_15_n_0\,
      O => \dark_cont_18_reg_9849[0]_i_8_n_0\
    );
\dark_cont_18_reg_9849[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_18_reg_9838_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_18_reg_9838_reg[0]_i_17_n_0\,
      O => \dark_cont_18_reg_9849[0]_i_9_n_0\
    );
\dark_cont_18_reg_9849_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_18_reg_9849[0]_i_9_0\(0),
      CO(2) => \dark_cont_18_reg_9849_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_18_reg_9849_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_18_reg_9849_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_18_reg_9849[0]_i_2_n_0\,
      DI(2) => \dark_cont_18_reg_9849[0]_i_3_n_0\,
      DI(1) => \dark_cont_18_reg_9849[0]_i_4_n_0\,
      DI(0) => \dark_cont_18_reg_9849[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_18_reg_9849_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_18_reg_9849[0]_i_6_n_0\,
      S(2) => \dark_cont_18_reg_9849[0]_i_7_n_0\,
      S(1) => \dark_cont_18_reg_9849[0]_i_8_n_0\,
      S(0) => \dark_cont_18_reg_9849[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => \ram_reg_i_2__23_n_0\,
      ADDRARDADDR(9) => \ram_reg_i_3__16_n_0\,
      ADDRARDADDR(8) => \ram_reg_i_4__16_n_0\,
      ADDRARDADDR(7) => \ram_reg_i_5__16_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_6__16_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_7__16_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_8__16_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_ce0_local,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_1,
      I3 => ram_reg_2,
      I4 => ram_reg_3,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_ce0_local
    );
\ram_reg_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_1,
      I3 => ram_reg_2,
      I4 => ram_reg_3,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^wea\(0)
    );
\ram_reg_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00001000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => Q(6),
      I3 => ram_reg_1,
      I4 => ram_reg_6,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      O => \ram_reg_i_2__23_n_0\
    );
\ram_reg_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00001000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => Q(5),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      O => \ram_reg_i_3__16_n_0\
    );
\ram_reg_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00001000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => Q(4),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      O => \ram_reg_i_4__16_n_0\
    );
\ram_reg_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00001000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => Q(3),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      O => \ram_reg_i_5__16_n_0\
    );
\ram_reg_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00001000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(2),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      O => \ram_reg_i_6__16_n_0\
    );
\ram_reg_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00001000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => Q(1),
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      O => \ram_reg_i_7__16_n_0\
    );
\ram_reg_i_8__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => ram_reg_5,
      I2 => ram_reg_4,
      I3 => ram_reg_6,
      I4 => ram_reg_1,
      I5 => Q(0),
      O => \ram_reg_i_8__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce1_local : STD_LOGIC;
  signal \ram_reg_i_3__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__7_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__9_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__9_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__9_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__9_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__9_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__9_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__7_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => trunc_ln29_reg_7864(0),
      I3 => trunc_ln29_reg_7864(2),
      I4 => trunc_ln29_reg_7864(3),
      I5 => trunc_ln29_reg_7864(1),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce0_local
    );
\ram_reg_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_16,
      I2 => ram_reg_5,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_2,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_ce1_local
    );
\ram_reg_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_3,
      I2 => ram_reg_16,
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_17,
      O => \ram_reg_i_3__9_n_0\
    );
\ram_reg_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_15,
      O => \ram_reg_i_4__9_n_0\
    );
\ram_reg_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_14,
      O => \ram_reg_i_5__9_n_0\
    );
\ram_reg_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_13,
      O => \ram_reg_i_6__9_n_0\
    );
\ram_reg_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_9,
      I4 => ram_reg_10,
      I5 => ram_reg_12,
      O => \ram_reg_i_7__9_n_0\
    );
\ram_reg_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_7,
      I2 => ram_reg_8,
      I3 => ram_reg_9,
      I4 => ram_reg_10,
      I5 => ram_reg_11,
      O => \ram_reg_i_8__9_n_0\
    );
\ram_reg_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6(0),
      O => \ram_reg_i_9__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_10 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_2_reg_9662_reg[0]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_2_reg_9662_reg[0]_i_11\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_31_1\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_10\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_13\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_12\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_15\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_14\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_17\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_10 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_10 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_2_reg_9662[0]_i_36_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_40_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_44_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_48_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_52_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_56_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_60_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_64_n_0\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce1_local : STD_LOGIC;
  signal \ram_reg_i_3__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__8_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
\bright_cont_2_reg_9662[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(6),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(6),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(6),
      O => \bright_cont_2_reg_9662[0]_i_36_n_0\
    );
\bright_cont_2_reg_9662[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(7),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(7),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(7),
      O => \bright_cont_2_reg_9662[0]_i_40_n_0\
    );
\bright_cont_2_reg_9662[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(4),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(4),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(4),
      O => \bright_cont_2_reg_9662[0]_i_44_n_0\
    );
\bright_cont_2_reg_9662[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(5),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(5),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(5),
      O => \bright_cont_2_reg_9662[0]_i_48_n_0\
    );
\bright_cont_2_reg_9662[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(2),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(2),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(2),
      O => \bright_cont_2_reg_9662[0]_i_52_n_0\
    );
\bright_cont_2_reg_9662[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(3),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(3),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(3),
      O => \bright_cont_2_reg_9662[0]_i_56_n_0\
    );
\bright_cont_2_reg_9662[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(0),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(0),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(0),
      O => \bright_cont_2_reg_9662[0]_i_60_n_0\
    );
\bright_cont_2_reg_9662[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(1),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(1),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_2\(1),
      O => \bright_cont_2_reg_9662[0]_i_64_n_0\
    );
\bright_cont_2_reg_9662_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_36_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_40_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_44_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_48_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_52_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_56_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_60_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_16_0\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_64_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\,
      S => \bright_cont_2_reg_9662_reg[0]_i_16\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__10_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__10_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__10_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__10_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__10_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__10_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__8_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(0),
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => trunc_ln29_reg_7864(2),
      I4 => trunc_ln29_reg_7864(3),
      I5 => trunc_ln29_reg_7864(1),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce0_local
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000000000000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_2,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_ce1_local
    );
\ram_reg_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => Q(6),
      O => \ram_reg_i_3__10_n_0\
    );
\ram_reg_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => Q(5),
      O => \ram_reg_i_4__10_n_0\
    );
\ram_reg_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => Q(4),
      O => \ram_reg_i_5__10_n_0\
    );
\ram_reg_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => Q(3),
      O => \ram_reg_i_6__10_n_0\
    );
\ram_reg_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_11,
      I2 => ram_reg_12,
      I3 => ram_reg_5,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => Q(2),
      O => \ram_reg_i_7__10_n_0\
    );
\ram_reg_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ram_reg_11,
      I2 => ram_reg_12,
      I3 => ram_reg_14,
      I4 => ram_reg_15,
      I5 => Q(1),
      O => \ram_reg_i_8__10_n_0\
    );
\ram_reg_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_16(0),
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => Q(0),
      O => \ram_reg_i_9__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_100 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_20_reg_9871[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_20_reg_9860[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_9_0\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_6_2\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_12_reg_9772[0]_i_16\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_12_reg_9772[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_6_3\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_6_4\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_6_5\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_7_2\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_7_3\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_7_4\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_7_5\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_8_2\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_8_3\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_8_4\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_8_5\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_9_2\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_9_3\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_9_4\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_9_5\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_9_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_100 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_100 is
  signal \bright_cont_20_reg_9860[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_20_reg_9860_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_20_reg_9871_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_26_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \^ram_reg_8\ : STD_LOGIC;
  signal \NLW_bright_cont_20_reg_9860_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_20_reg_9871_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_20_reg_9860_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_20_reg_9871_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_26_ce0_local\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  ram_reg_8 <= \^ram_reg_8\;
\bright_cont_12_reg_9772[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(6),
      I1 => DOADO(6),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(6),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(6),
      O => \^ram_reg_2\
    );
\bright_cont_12_reg_9772[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(7),
      I1 => DOADO(7),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(7),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(7),
      O => \^ram_reg_1\
    );
\bright_cont_12_reg_9772[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(4),
      I1 => DOADO(4),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(4),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(4),
      O => \^ram_reg_4\
    );
\bright_cont_12_reg_9772[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(5),
      I1 => DOADO(5),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(5),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(5),
      O => \^ram_reg_3\
    );
\bright_cont_12_reg_9772[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(2),
      I1 => DOADO(2),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(2),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(2),
      O => \^ram_reg_6\
    );
\bright_cont_12_reg_9772[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(3),
      I1 => DOADO(3),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(3),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(3),
      O => \^ram_reg_5\
    );
\bright_cont_12_reg_9772[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(0),
      I1 => DOADO(0),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(0),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(0),
      O => \^ram_reg_8\
    );
\bright_cont_12_reg_9772[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(1),
      I1 => DOADO(1),
      I2 => \bright_cont_12_reg_9772[0]_i_16\,
      I3 => \bright_cont_12_reg_9772[0]_i_11\(1),
      I4 => \bright_cont_12_reg_9772[0]_i_16_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_11_0\(1),
      O => \^ram_reg_7\
    );
\bright_cont_20_reg_9860[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \bright_cont_20_reg_9860[0]_i_6_3\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_6_4\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_6_5\,
      O => \bright_cont_20_reg_9860[0]_i_10_n_0\
    );
\bright_cont_20_reg_9860[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \bright_cont_20_reg_9860[0]_i_6_0\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_6_1\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_6_2\,
      O => \bright_cont_20_reg_9860[0]_i_11_n_0\
    );
\bright_cont_20_reg_9860[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \bright_cont_20_reg_9860[0]_i_7_3\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_7_4\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_7_5\,
      O => \bright_cont_20_reg_9860[0]_i_12_n_0\
    );
\bright_cont_20_reg_9860[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \bright_cont_20_reg_9860[0]_i_7_0\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_7_1\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_7_2\,
      O => \bright_cont_20_reg_9860[0]_i_13_n_0\
    );
\bright_cont_20_reg_9860[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \bright_cont_20_reg_9860[0]_i_8_3\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_8_4\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_8_5\,
      O => \bright_cont_20_reg_9860[0]_i_14_n_0\
    );
\bright_cont_20_reg_9860[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \bright_cont_20_reg_9860[0]_i_8_0\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_8_1\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_8_2\,
      O => \bright_cont_20_reg_9860[0]_i_15_n_0\
    );
\bright_cont_20_reg_9860[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_8\,
      I1 => \bright_cont_20_reg_9860[0]_i_9_4\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_9_5\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_9_6\,
      O => \bright_cont_20_reg_9860[0]_i_16_n_0\
    );
\bright_cont_20_reg_9860[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \bright_cont_20_reg_9860[0]_i_9_1\,
      I2 => Q(0),
      I3 => \bright_cont_20_reg_9860[0]_i_9_2\,
      I4 => \bright_cont_20_reg_9860[0]_i_9_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_9_3\,
      O => \bright_cont_20_reg_9860[0]_i_17_n_0\
    );
\bright_cont_20_reg_9860[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_20_reg_9860[0]_i_11_n_0\,
      O => \bright_cont_20_reg_9860[0]_i_2_n_0\
    );
\bright_cont_20_reg_9860[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_20_reg_9860[0]_i_13_n_0\,
      O => \bright_cont_20_reg_9860[0]_i_3_n_0\
    );
\bright_cont_20_reg_9860[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_20_reg_9860[0]_i_15_n_0\,
      O => \bright_cont_20_reg_9860[0]_i_4_n_0\
    );
\bright_cont_20_reg_9860[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_20_reg_9860[0]_i_17_n_0\,
      O => \bright_cont_20_reg_9860[0]_i_5_n_0\
    );
\bright_cont_20_reg_9860[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_20_reg_9860[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_20_reg_9860[0]_i_6_n_0\
    );
\bright_cont_20_reg_9860[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_20_reg_9860[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_20_reg_9860[0]_i_7_n_0\
    );
\bright_cont_20_reg_9860[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_20_reg_9860[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_20_reg_9860[0]_i_8_n_0\
    );
\bright_cont_20_reg_9860[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_20_reg_9860[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_20_reg_9860[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_20_reg_9860[0]_i_9_n_0\
    );
\bright_cont_20_reg_9860_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_20_reg_9860_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_20_reg_9860_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_20_reg_9860_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_20_reg_9860[0]_i_2_n_0\,
      DI(2) => \bright_cont_20_reg_9860[0]_i_3_n_0\,
      DI(1) => \bright_cont_20_reg_9860[0]_i_4_n_0\,
      DI(0) => \bright_cont_20_reg_9860[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_20_reg_9860_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_20_reg_9860[0]_i_6_n_0\,
      S(2) => \bright_cont_20_reg_9860[0]_i_7_n_0\,
      S(1) => \bright_cont_20_reg_9860[0]_i_8_n_0\,
      S(0) => \bright_cont_20_reg_9860[0]_i_9_n_0\
    );
\dark_cont_20_reg_9871[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_20_reg_9860[0]_i_10_n_0\,
      I2 => \bright_cont_20_reg_9860[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_20_reg_9871[0]_i_2_n_0\
    );
\dark_cont_20_reg_9871[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_20_reg_9860[0]_i_12_n_0\,
      I2 => \bright_cont_20_reg_9860[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_20_reg_9871[0]_i_3_n_0\
    );
\dark_cont_20_reg_9871[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_20_reg_9860[0]_i_14_n_0\,
      I2 => \bright_cont_20_reg_9860[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_20_reg_9871[0]_i_4_n_0\
    );
\dark_cont_20_reg_9871[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_20_reg_9860[0]_i_16_n_0\,
      I2 => \bright_cont_20_reg_9860[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_20_reg_9871[0]_i_5_n_0\
    );
\dark_cont_20_reg_9871[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_20_reg_9860[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_20_reg_9860[0]_i_11_n_0\,
      O => \dark_cont_20_reg_9871[0]_i_6_n_0\
    );
\dark_cont_20_reg_9871[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_20_reg_9860[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_20_reg_9860[0]_i_13_n_0\,
      O => \dark_cont_20_reg_9871[0]_i_7_n_0\
    );
\dark_cont_20_reg_9871[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_20_reg_9860[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_20_reg_9860[0]_i_15_n_0\,
      O => \dark_cont_20_reg_9871[0]_i_8_n_0\
    );
\dark_cont_20_reg_9871[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_20_reg_9860[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_20_reg_9860[0]_i_17_n_0\,
      O => \dark_cont_20_reg_9871[0]_i_9_n_0\
    );
\dark_cont_20_reg_9871_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_20_reg_9871[0]_i_9_0\(0),
      CO(2) => \dark_cont_20_reg_9871_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_20_reg_9871_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_20_reg_9871_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_20_reg_9871[0]_i_2_n_0\,
      DI(2) => \dark_cont_20_reg_9871[0]_i_3_n_0\,
      DI(1) => \dark_cont_20_reg_9871[0]_i_4_n_0\,
      DI(0) => \dark_cont_20_reg_9871[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_20_reg_9871_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_20_reg_9871[0]_i_6_n_0\,
      S(2) => \dark_cont_20_reg_9871[0]_i_7_n_0\,
      S(1) => \dark_cont_20_reg_9871[0]_i_8_n_0\,
      S(0) => \dark_cont_20_reg_9871[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_10(4 downto 0),
      ADDRARDADDR(5) => ram_reg_11(0),
      ADDRARDADDR(4) => ram_reg_12(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_26_ce0_local\,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ram_reg_15,
      I5 => ram_reg_16,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_26_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_101 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_101 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_101 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_27_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_27_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 8) => ram_reg_2(2 downto 0),
      ADDRARDADDR(7 downto 6) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_27_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_6,
      I3 => ram_reg_7,
      I4 => ram_reg_8,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_27_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_102 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_31__0_0\ : in STD_LOGIC;
    \ram_reg_i_19__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_19__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    \ram_reg_i_33__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_102 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_102 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_28_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_60_n_0 : STD_LOGIC;
  signal ram_reg_i_64_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_28_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_28_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_19__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_36__0_n_0\,
      I1 => ram_reg_10,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\,
      S => ram_reg_9
    );
\ram_reg_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_8,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_28_ce0_local\
    );
\ram_reg_i_21__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_40__0_n_0\,
      I1 => ram_reg_11,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0\,
      S => ram_reg_9
    );
\ram_reg_i_23__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_44__0_n_0\,
      I1 => ram_reg_12,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1\,
      S => ram_reg_9
    );
\ram_reg_i_25__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_48__0_n_0\,
      I1 => ram_reg_13,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2\,
      S => ram_reg_9
    );
\ram_reg_i_27__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_52__0_n_0\,
      I1 => ram_reg_14,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3\,
      S => ram_reg_9
    );
\ram_reg_i_29__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_56__0_n_0\,
      I1 => ram_reg_15,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4\,
      S => ram_reg_9
    );
\ram_reg_i_31__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_60_n_0,
      I1 => ram_reg_16,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5\,
      S => ram_reg_9
    );
\ram_reg_i_33__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_64_n_0,
      I1 => ram_reg_17,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6\,
      S => ram_reg_9
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_31__0_0\,
      I3 => \ram_reg_i_19__1_0\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(7),
      O => \ram_reg_i_36__0_n_0\
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_31__0_0\,
      I3 => \ram_reg_i_19__1_0\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(6),
      O => \ram_reg_i_40__0_n_0\
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_31__0_0\,
      I3 => \ram_reg_i_19__1_0\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(5),
      O => \ram_reg_i_44__0_n_0\
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_31__0_0\,
      I3 => \ram_reg_i_19__1_0\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(4),
      O => \ram_reg_i_48__0_n_0\
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_31__0_0\,
      I3 => \ram_reg_i_19__1_0\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(3),
      O => \ram_reg_i_52__0_n_0\
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_31__0_0\,
      I3 => \ram_reg_i_19__1_0\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(2),
      O => \ram_reg_i_56__0_n_0\
    );
ram_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_31__0_0\,
      I3 => \ram_reg_i_19__1_0\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(1),
      O => ram_reg_i_60_n_0
    );
ram_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_33__0_0\,
      I3 => \ram_reg_i_19__1_0\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_1\(0),
      O => ram_reg_i_64_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_103 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_103 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_103 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_29_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_29_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_29_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008008800000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_6,
      I3 => ram_reg_7,
      I4 => ram_reg_8,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_29_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_104 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\ : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_12_reg_9783[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_12_reg_9772[0]_i_6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_12_reg_9772[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_9_0\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_6_2\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_16\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_12_reg_9772[0]_i_6_3\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_6_4\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_6_5\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_7_2\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_7_3\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_7_4\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_7_5\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_8_2\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_8_3\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_8_4\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_8_5\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_9_2\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_9_3\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_9_4\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_9_5\ : in STD_LOGIC;
    \bright_cont_12_reg_9772[0]_i_9_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_104 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_104 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \bright_cont_12_reg_9772[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_12_reg_9772_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_12_reg_9783_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_30_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \^ram_reg_8\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\ : STD_LOGIC;
  signal \NLW_bright_cont_12_reg_9772_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_12_reg_9783_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_12_reg_9772_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_12_reg_9783_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ADDRARDADDR(6 downto 0) <= \^addrardaddr\(6 downto 0);
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_30_ce0_local\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  ram_reg_8 <= \^ram_reg_8\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\;
\bright_cont_12_reg_9772[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \bright_cont_12_reg_9772[0]_i_6_3\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_6_4\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_6_5\,
      O => \bright_cont_12_reg_9772[0]_i_10_n_0\
    );
\bright_cont_12_reg_9772[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \bright_cont_12_reg_9772[0]_i_6_0\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_6_1\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_6_2\,
      O => \bright_cont_12_reg_9772[0]_i_11_n_0\
    );
\bright_cont_12_reg_9772[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \bright_cont_12_reg_9772[0]_i_7_3\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_7_4\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_7_5\,
      O => \bright_cont_12_reg_9772[0]_i_12_n_0\
    );
\bright_cont_12_reg_9772[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \bright_cont_12_reg_9772[0]_i_7_0\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_7_1\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_7_2\,
      O => \bright_cont_12_reg_9772[0]_i_13_n_0\
    );
\bright_cont_12_reg_9772[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \bright_cont_12_reg_9772[0]_i_8_3\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_8_4\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_8_5\,
      O => \bright_cont_12_reg_9772[0]_i_14_n_0\
    );
\bright_cont_12_reg_9772[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \bright_cont_12_reg_9772[0]_i_8_0\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_8_1\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_8_2\,
      O => \bright_cont_12_reg_9772[0]_i_15_n_0\
    );
\bright_cont_12_reg_9772[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_8\,
      I1 => \bright_cont_12_reg_9772[0]_i_9_4\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_9_5\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_9_6\,
      O => \bright_cont_12_reg_9772[0]_i_16_n_0\
    );
\bright_cont_12_reg_9772[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \bright_cont_12_reg_9772[0]_i_9_1\,
      I2 => Q(0),
      I3 => \bright_cont_12_reg_9772[0]_i_9_2\,
      I4 => \bright_cont_12_reg_9772[0]_i_9_0\,
      I5 => \bright_cont_12_reg_9772[0]_i_9_3\,
      O => \bright_cont_12_reg_9772[0]_i_17_n_0\
    );
\bright_cont_12_reg_9772[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(6),
      I1 => DOADO(6),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(6),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(6),
      O => \^ram_reg_2\
    );
\bright_cont_12_reg_9772[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_12_reg_9772[0]_i_11_n_0\,
      O => \bright_cont_12_reg_9772[0]_i_2_n_0\
    );
\bright_cont_12_reg_9772[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(7),
      I1 => DOADO(7),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(7),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(7),
      O => \^ram_reg_1\
    );
\bright_cont_12_reg_9772[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(4),
      I1 => DOADO(4),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(4),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(4),
      O => \^ram_reg_4\
    );
\bright_cont_12_reg_9772[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_12_reg_9772[0]_i_13_n_0\,
      O => \bright_cont_12_reg_9772[0]_i_3_n_0\
    );
\bright_cont_12_reg_9772[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(5),
      I1 => DOADO(5),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(5),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(5),
      O => \^ram_reg_3\
    );
\bright_cont_12_reg_9772[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(2),
      I1 => DOADO(2),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(2),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(2),
      O => \^ram_reg_6\
    );
\bright_cont_12_reg_9772[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(3),
      I1 => DOADO(3),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(3),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(3),
      O => \^ram_reg_5\
    );
\bright_cont_12_reg_9772[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_12_reg_9772[0]_i_15_n_0\,
      O => \bright_cont_12_reg_9772[0]_i_4_n_0\
    );
\bright_cont_12_reg_9772[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(0),
      I1 => DOADO(0),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(0),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(0),
      O => \^ram_reg_8\
    );
\bright_cont_12_reg_9772[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(1),
      I1 => DOADO(1),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(1),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(1),
      O => \^ram_reg_7\
    );
\bright_cont_12_reg_9772[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_12_reg_9772[0]_i_17_n_0\,
      O => \bright_cont_12_reg_9772[0]_i_5_n_0\
    );
\bright_cont_12_reg_9772[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_12_reg_9772[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_12_reg_9772[0]_i_6_n_0\
    );
\bright_cont_12_reg_9772[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_12_reg_9772[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_12_reg_9772[0]_i_7_n_0\
    );
\bright_cont_12_reg_9772[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_12_reg_9772[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_12_reg_9772[0]_i_8_n_0\
    );
\bright_cont_12_reg_9772[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_12_reg_9772[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_12_reg_9772[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_12_reg_9772[0]_i_9_n_0\
    );
\bright_cont_12_reg_9772_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_12_reg_9772_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_12_reg_9772_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_12_reg_9772_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_12_reg_9772[0]_i_2_n_0\,
      DI(2) => \bright_cont_12_reg_9772[0]_i_3_n_0\,
      DI(1) => \bright_cont_12_reg_9772[0]_i_4_n_0\,
      DI(0) => \bright_cont_12_reg_9772[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_12_reg_9772_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_12_reg_9772[0]_i_6_n_0\,
      S(2) => \bright_cont_12_reg_9772[0]_i_7_n_0\,
      S(1) => \bright_cont_12_reg_9772[0]_i_8_n_0\,
      S(0) => \bright_cont_12_reg_9772[0]_i_9_n_0\
    );
\dark_cont_12_reg_9783[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_12_reg_9772[0]_i_10_n_0\,
      I2 => \bright_cont_12_reg_9772[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_12_reg_9783[0]_i_2_n_0\
    );
\dark_cont_12_reg_9783[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_12_reg_9772[0]_i_12_n_0\,
      I2 => \bright_cont_12_reg_9772[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_12_reg_9783[0]_i_3_n_0\
    );
\dark_cont_12_reg_9783[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_12_reg_9772[0]_i_14_n_0\,
      I2 => \bright_cont_12_reg_9772[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_12_reg_9783[0]_i_4_n_0\
    );
\dark_cont_12_reg_9783[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_12_reg_9772[0]_i_16_n_0\,
      I2 => \bright_cont_12_reg_9772[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_12_reg_9783[0]_i_5_n_0\
    );
\dark_cont_12_reg_9783[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_12_reg_9772[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_12_reg_9772[0]_i_11_n_0\,
      O => \dark_cont_12_reg_9783[0]_i_6_n_0\
    );
\dark_cont_12_reg_9783[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_12_reg_9772[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_12_reg_9772[0]_i_13_n_0\,
      O => \dark_cont_12_reg_9783[0]_i_7_n_0\
    );
\dark_cont_12_reg_9783[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_12_reg_9772[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_12_reg_9772[0]_i_15_n_0\,
      O => \dark_cont_12_reg_9783[0]_i_8_n_0\
    );
\dark_cont_12_reg_9783[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_12_reg_9772[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_12_reg_9772[0]_i_17_n_0\,
      O => \dark_cont_12_reg_9783[0]_i_9_n_0\
    );
\dark_cont_12_reg_9783_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_12_reg_9783[0]_i_9_0\(0),
      CO(2) => \dark_cont_12_reg_9783_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_12_reg_9783_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_12_reg_9783_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_12_reg_9783[0]_i_2_n_0\,
      DI(2) => \dark_cont_12_reg_9783[0]_i_3_n_0\,
      DI(1) => \dark_cont_12_reg_9783[0]_i_4_n_0\,
      DI(0) => \dark_cont_12_reg_9783[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_12_reg_9783_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_12_reg_9783[0]_i_6_n_0\,
      S(2) => \dark_cont_12_reg_9783[0]_i_7_n_0\,
      S(1) => \dark_cont_12_reg_9783[0]_i_8_n_0\,
      S(0) => \dark_cont_12_reg_9783[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => \^addrardaddr\(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_30_ce0_local\,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F0F0B4F0F0C3"
    )
        port map (
      I0 => ram_reg_20,
      I1 => ram_reg_21,
      I2 => ram_reg_11(4),
      I3 => ram_reg_11(3),
      I4 => ram_reg_11(2),
      I5 => ram_reg_22,
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\
    );
\ram_reg_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000008800"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_14,
      I3 => ram_reg_15,
      I4 => ram_reg_16,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_30_ce0_local\
    );
\ram_reg_i_2__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8F0"
    )
        port map (
      I0 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\,
      I1 => ram_reg_10,
      I2 => ram_reg_11(4),
      I3 => ram_reg_12,
      O => \^addrardaddr\(6)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_23,
      I1 => ram_reg_15,
      I2 => ram_reg_18,
      I3 => ram_reg_11(3),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_24,
      I1 => ram_reg_18,
      I2 => ram_reg_11(2),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFF47000000"
    )
        port map (
      I0 => ram_reg_25,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => ram_reg_26,
      I3 => ram_reg_10,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ram_reg_11(1),
      O => \^addrardaddr\(3)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_27,
      I1 => ram_reg_10,
      I2 => ram_reg_16,
      I3 => ram_reg_11(0),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ram_reg_17,
      I1 => ram_reg_14,
      I2 => ram_reg_19(0),
      I3 => ram_reg_10,
      I4 => ram_reg_18,
      I5 => ram_reg_28(0),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ram_reg_17,
      I1 => ram_reg_14,
      I2 => ram_reg_15,
      I3 => ram_reg_18,
      I4 => ram_reg_19(0),
      O => \^addrardaddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_105 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_105 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_105 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_31_ce0_local\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\ : STD_LOGIC;
  signal ram_reg_i_21_n_0 : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ADDRARDADDR(6 downto 0) <= \^addrardaddr\(6 downto 0);
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_31_ce0_local\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => \^addrardaddr\(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_31_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => ram_reg_3(0),
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I4 => ram_reg_4,
      I5 => ram_reg_2(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\
    );
\ram_reg_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ram_reg_3(0),
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I4 => ram_reg_4,
      I5 => ram_reg_5(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\
    );
\ram_reg_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000808"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => ram_reg_9,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_31_ce0_local\
    );
ram_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0B4F0F0F0F0C3"
    )
        port map (
      I0 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => ram_reg_5(3),
      I3 => ram_reg_5(1),
      I4 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\,
      I5 => ram_reg_5(2),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\
    );
ram_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0C3"
    )
        port map (
      I0 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => ram_reg_5(2),
      I3 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\,
      I4 => ram_reg_5(1),
      O => ram_reg_i_21_n_0
    );
ram_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCC9"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => ram_reg_5(0),
      I2 => ram_reg_3(0),
      I3 => ram_reg_9,
      I4 => ram_reg_4,
      I5 => ram_reg_2(0),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ram_reg_5(4),
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => ram_reg_14,
      O => \^addrardaddr\(6)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\,
      O => \^addrardaddr\(5)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ram_reg_5(2),
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => ram_reg_i_21_n_0,
      O => \^addrardaddr\(4)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF0400FBBB0444"
    )
        port map (
      I0 => ram_reg_10,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I4 => ram_reg_5(1),
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\,
      O => \^addrardaddr\(3)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => ram_reg_10,
      I2 => ram_reg_9,
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0\,
      O => \^addrardaddr\(2)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40FF00FF00FF00"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_11,
      I2 => ram_reg_12,
      I3 => ram_reg_2(0),
      I4 => ram_reg_13,
      I5 => ram_reg_3(0),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_11,
      I2 => ram_reg_12,
      I3 => ram_reg_3(0),
      I4 => ram_reg_13,
      O => \^addrardaddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_110 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_12 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_31\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_110 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_110 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce1_local : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_3__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__6_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_30_reg_9970[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => DOBDO(6),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(6),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(6),
      O => ram_reg_2
    );
\bright_cont_30_reg_9970[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => DOBDO(7),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(7),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(7),
      O => ram_reg_1
    );
\bright_cont_30_reg_9970[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => DOBDO(4),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(4),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(4),
      O => ram_reg_4
    );
\bright_cont_30_reg_9970[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => DOBDO(5),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(5),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(5),
      O => ram_reg_3
    );
\bright_cont_30_reg_9970[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => DOBDO(2),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(2),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(2),
      O => ram_reg_6
    );
\bright_cont_30_reg_9970[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => DOBDO(3),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(3),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(3),
      O => ram_reg_5
    );
\bright_cont_30_reg_9970[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => DOBDO(0),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(0),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(0),
      O => ram_reg_8
    );
\bright_cont_30_reg_9970[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => DOBDO(1),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_21\(1),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__8_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__8_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__8_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__8_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__8_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__8_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__6_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(0),
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(3),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce0_local
    );
\ram_reg_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_13,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_11,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_ce1_local
    );
\ram_reg_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => ram_reg_25,
      O => \ram_reg_i_3__8_n_0\
    );
\ram_reg_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => ram_reg_24,
      O => \ram_reg_i_4__8_n_0\
    );
\ram_reg_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => ram_reg_23,
      O => \ram_reg_i_5__8_n_0\
    );
\ram_reg_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => ram_reg_22,
      O => \ram_reg_i_6__8_n_0\
    );
\ram_reg_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_18,
      I4 => ram_reg_19,
      I5 => ram_reg_21,
      O => \ram_reg_i_7__8_n_0\
    );
\ram_reg_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_16,
      I2 => ram_reg_17,
      I3 => ram_reg_18,
      I4 => ram_reg_19,
      I5 => ram_reg_20,
      O => \ram_reg_i_8__8_n_0\
    );
\ram_reg_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => ram_reg_15(0),
      O => \ram_reg_i_9__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_111 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_111 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_111 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce1_local : STD_LOGIC;
  signal \ram_reg_i_3__25_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__25_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__30_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__30_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__30_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__28_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__18_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__25_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__25_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__30_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__30_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__30_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__28_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__18_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864(0),
      I3 => trunc_ln29_reg_7864(2),
      I4 => trunc_ln29_reg_7864(3),
      I5 => trunc_ln29_reg_7864(1),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce0_local
    );
\ram_reg_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_6,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_4,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_ce1_local
    );
\ram_reg_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I5 => ram_reg_15,
      O => \ram_reg_i_3__25_n_0\
    );
\ram_reg_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I5 => ram_reg_16,
      O => \ram_reg_i_4__25_n_0\
    );
\ram_reg_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I5 => ram_reg_17,
      O => \ram_reg_i_5__30_n_0\
    );
\ram_reg_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I5 => ram_reg_14,
      O => \ram_reg_i_6__30_n_0\
    );
\ram_reg_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_8,
      I2 => ram_reg_9,
      I3 => ram_reg_6,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I5 => ram_reg_13,
      O => \ram_reg_i_7__30_n_0\
    );
\ram_reg_i_8__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_8,
      I2 => ram_reg_9,
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => ram_reg_12,
      O => \ram_reg_i_8__28_n_0\
    );
\ram_reg_i_9__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I5 => ram_reg_7(0),
      O => \ram_reg_i_9__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_14 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_34__4_0\ : in STD_LOGIC;
    \ram_reg_i_24__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_38__4_0\ : in STD_LOGIC;
    \ram_reg_i_24__4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_14 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_14 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce1_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_3__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_45__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_69_n_0 : STD_LOGIC;
  signal \ram_reg_i_6__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__5_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__7_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__7_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__7_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__7_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__7_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__7_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__5_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864(0),
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(3),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce0_local
    );
\ram_reg_i_24__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_41__4_n_0\,
      I1 => ram_reg_18,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\,
      S => ram_reg_9
    );
\ram_reg_i_26__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_45__4_n_0\,
      I1 => ram_reg_19,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\,
      S => ram_reg_9
    );
\ram_reg_i_28__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_49__4_n_0\,
      I1 => ram_reg_20,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\,
      S => ram_reg_9
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208000000000000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_3,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_ce1_local
    );
\ram_reg_i_30__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_53__4_n_0\,
      I1 => ram_reg_21,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\,
      S => ram_reg_9
    );
\ram_reg_i_32__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_57__4_n_0\,
      I1 => ram_reg_22,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\,
      S => ram_reg_9
    );
\ram_reg_i_34__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_61__1_n_0\,
      I1 => ram_reg_23,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\,
      S => ram_reg_9
    );
\ram_reg_i_36__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_65__1_n_0\,
      I1 => ram_reg_24,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\,
      S => ram_reg_9
    );
\ram_reg_i_38__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_69_n_0,
      I1 => ram_reg_25,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\,
      S => ram_reg_9
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_5,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ram_reg_17,
      O => \ram_reg_i_3__7_n_0\
    );
\ram_reg_i_41__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(7),
      I1 => DOADO(7),
      I2 => \ram_reg_i_34__4_0\,
      I3 => \ram_reg_i_24__4_0\(7),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(7),
      O => \ram_reg_i_41__4_n_0\
    );
\ram_reg_i_45__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(6),
      I1 => DOADO(6),
      I2 => \ram_reg_i_34__4_0\,
      I3 => \ram_reg_i_24__4_0\(6),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(6),
      O => \ram_reg_i_45__4_n_0\
    );
\ram_reg_i_49__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(5),
      I1 => DOADO(5),
      I2 => \ram_reg_i_34__4_0\,
      I3 => \ram_reg_i_24__4_0\(5),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(5),
      O => \ram_reg_i_49__4_n_0\
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_16,
      O => \ram_reg_i_4__7_n_0\
    );
\ram_reg_i_53__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(4),
      I1 => DOADO(4),
      I2 => \ram_reg_i_34__4_0\,
      I3 => \ram_reg_i_24__4_0\(4),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(4),
      O => \ram_reg_i_53__4_n_0\
    );
\ram_reg_i_57__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(3),
      I1 => DOADO(3),
      I2 => \ram_reg_i_34__4_0\,
      I3 => \ram_reg_i_24__4_0\(3),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(3),
      O => \ram_reg_i_57__4_n_0\
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_15,
      O => \ram_reg_i_5__7_n_0\
    );
\ram_reg_i_61__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(2),
      I1 => DOADO(2),
      I2 => \ram_reg_i_34__4_0\,
      I3 => \ram_reg_i_24__4_0\(2),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(2),
      O => \ram_reg_i_61__1_n_0\
    );
\ram_reg_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(1),
      I1 => DOADO(1),
      I2 => ram_reg_11,
      I3 => \ram_reg_i_24__4_0\(1),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(1),
      O => \ram_reg_i_65__1_n_0\
    );
ram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q0(0),
      I1 => DOADO(0),
      I2 => ram_reg_11,
      I3 => \ram_reg_i_24__4_0\(0),
      I4 => \ram_reg_i_38__4_0\,
      I5 => \ram_reg_i_24__4_1\(0),
      O => ram_reg_i_69_n_0
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_14,
      O => \ram_reg_i_6__7_n_0\
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => ram_reg_13,
      O => \ram_reg_i_7__7_n_0\
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_8,
      I2 => ram_reg_9,
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => ram_reg_12,
      O => \ram_reg_i_8__7_n_0\
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_7(0),
      O => \ram_reg_i_9__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_15 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_30_reg_9970_reg[0]_i_11\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_31_0\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_31_1\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_10\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_13\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_12\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_15\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_14\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_17\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_15 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_15 is
  signal \bright_cont_30_reg_9970[0]_i_36_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_40_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_44_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_48_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_52_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_56_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_60_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_64_n_0\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce1_local : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_3__19_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__19_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__19_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__19_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__19_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__18_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__12_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_30_reg_9970[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(6),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(6),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(6),
      O => \bright_cont_30_reg_9970[0]_i_36_n_0\
    );
\bright_cont_30_reg_9970[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(7),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(7),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(7),
      O => \bright_cont_30_reg_9970[0]_i_40_n_0\
    );
\bright_cont_30_reg_9970[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(4),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(4),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(4),
      O => \bright_cont_30_reg_9970[0]_i_44_n_0\
    );
\bright_cont_30_reg_9970[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(5),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(5),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(5),
      O => \bright_cont_30_reg_9970[0]_i_48_n_0\
    );
\bright_cont_30_reg_9970[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(2),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(2),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(2),
      O => \bright_cont_30_reg_9970[0]_i_52_n_0\
    );
\bright_cont_30_reg_9970[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(3),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(3),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(3),
      O => \bright_cont_30_reg_9970[0]_i_56_n_0\
    );
\bright_cont_30_reg_9970[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(0),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(0),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(0),
      O => \bright_cont_30_reg_9970[0]_i_60_n_0\
    );
\bright_cont_30_reg_9970[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_21_0\(1),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_31_0\,
      I3 => DOBDO(1),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_31_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_21_1\(1),
      O => \bright_cont_30_reg_9970[0]_i_64_n_0\
    );
\bright_cont_30_reg_9970_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_36_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_40_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_44_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_48_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_52_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_56_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_60_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_16_0\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_64_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\,
      S => \bright_cont_30_reg_9970_reg[0]_i_16\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__19_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__19_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__19_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__19_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__19_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__18_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__12_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(0),
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(3),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce0_local
    );
\ram_reg_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I1 => ram_reg_6,
      I2 => ram_reg_7,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_3,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_ce1_local
    );
\ram_reg_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => Q(6),
      O => \ram_reg_i_3__19_n_0\
    );
\ram_reg_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_8,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => Q(5),
      O => \ram_reg_i_4__19_n_0\
    );
\ram_reg_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => Q(4),
      O => \ram_reg_i_5__19_n_0\
    );
\ram_reg_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => Q(3),
      O => \ram_reg_i_6__19_n_0\
    );
\ram_reg_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_11,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_12,
      I3 => ram_reg_13,
      I4 => ram_reg_7,
      I5 => Q(2),
      O => \ram_reg_i_7__19_n_0\
    );
\ram_reg_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_12,
      I3 => ram_reg_13,
      I4 => ram_reg_16,
      I5 => Q(1),
      O => \ram_reg_i_8__18_n_0\
    );
\ram_reg_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => ram_reg_17(0),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => Q(0),
      O => \ram_reg_i_9__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_16 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_16 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_16 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce1_local : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep__1\ : STD_LOGIC;
  signal \ram_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_13__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__7_n_0\ : STD_LOGIC;
  signal ram_reg_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_i_3__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__3_n_0\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_10__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of ram_reg_i_15 : label is "soft_lutpair65";
begin
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep__1\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__6_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__6_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__5_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__5_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__5_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__5_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__3_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \ram_reg_i_10__1_n_0\
    );
\ram_reg_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_1(0),
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I3 => ram_reg_i_16_n_0,
      I4 => ram_reg_2,
      I5 => ram_reg_1(2),
      O => \ram_reg_i_11__8_n_0\
    );
\ram_reg_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => ram_reg_1(0),
      I5 => ram_reg_1(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep__1\
    );
\ram_reg_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => ram_reg_1(1),
      I2 => ram_reg_1(0),
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => ram_reg_i_16_n_0,
      I5 => ram_reg_2,
      O => \ram_reg_i_13__7_n_0\
    );
\ram_reg_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA666AAAAAAAAA"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I5 => ram_reg_1(0),
      O => \ram_reg_i_14__7_n_0\
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_3,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => ram_reg_i_16_n_0
    );
\ram_reg_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(2),
      I1 => trunc_ln29_reg_7864(3),
      I2 => trunc_ln29_reg_7864(1),
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => trunc_ln29_reg_7864(0),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce0_local
    );
\ram_reg_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_8,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_5,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_ce1_local
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B88BB8B8B8"
    )
        port map (
      I0 => Q(6),
      I1 => \ram_reg_i_10__1_n_0\,
      I2 => ram_reg_1(5),
      I3 => ram_reg_1(4),
      I4 => ram_reg_1(3),
      I5 => \ram_reg_i_11__8_n_0\,
      O => \ram_reg_i_3__6_n_0\
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => Q(5),
      I1 => \ram_reg_i_10__1_n_0\,
      I2 => ram_reg_1(4),
      I3 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep__1\,
      I4 => ram_reg_1(2),
      I5 => ram_reg_1(3),
      O => \ram_reg_i_4__6_n_0\
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAA8AAA8AAABA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_6,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_1(3),
      I5 => \ram_reg_i_11__8_n_0\,
      O => \ram_reg_i_5__5_n_0\
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAA8AA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_7,
      I2 => ram_reg_8,
      I3 => ram_reg_3,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_13__7_n_0\,
      O => \ram_reg_i_6__5_n_0\
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAA8AA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_7,
      I2 => ram_reg_8,
      I3 => ram_reg_3,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_14__7_n_0\,
      O => \ram_reg_i_7__5_n_0\
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(1),
      I1 => \ram_reg_i_10__1_n_0\,
      I2 => ram_reg_2,
      I3 => ram_reg_1(0),
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I5 => ram_reg_i_16_n_0,
      O => \ram_reg_i_8__5_n_0\
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAA8AA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_7,
      I2 => ram_reg_8,
      I3 => ram_reg_3,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ram_reg_1(0),
      O => \ram_reg_i_9__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_17 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_31\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_17 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_17 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce1_local : STD_LOGIC;
  signal \ram_reg_i_3__17_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__17_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__17_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__17_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__17_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__39_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__10_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
\bright_cont_2_reg_9662[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(6),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(6),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(6),
      O => ram_reg_1
    );
\bright_cont_2_reg_9662[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(7),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(7),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(7),
      O => ram_reg_0
    );
\bright_cont_2_reg_9662[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(4),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(4),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(4),
      O => ram_reg_3
    );
\bright_cont_2_reg_9662[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(5),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(5),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(5),
      O => ram_reg_2
    );
\bright_cont_2_reg_9662[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(2),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(2),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(2),
      O => ram_reg_5
    );
\bright_cont_2_reg_9662[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(3),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(3),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(3),
      O => ram_reg_4
    );
\bright_cont_2_reg_9662[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(0),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(0),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(0),
      O => ram_reg_7
    );
\bright_cont_2_reg_9662[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_21\(1),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_31\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_21_0\(1),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_31_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_21_1\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__17_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__17_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__17_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__17_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__17_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__39_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__10_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_8(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(2),
      I1 => trunc_ln29_reg_7864(3),
      I2 => trunc_ln29_reg_7864(1),
      I3 => trunc_ln29_reg_7864(0),
      I4 => ram_reg_9,
      I5 => ram_reg_10,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce0_local
    );
\ram_reg_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010000000000000"
    )
        port map (
      I0 => ram_reg_11,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_12,
      I3 => ram_reg_13,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_10,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_ce1_local
    );
\ram_reg_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_12,
      I5 => ram_reg_21,
      O => \ram_reg_i_3__17_n_0\
    );
\ram_reg_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_12,
      I5 => ram_reg_20,
      O => \ram_reg_i_4__17_n_0\
    );
\ram_reg_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_12,
      I5 => ram_reg_19,
      O => \ram_reg_i_5__17_n_0\
    );
\ram_reg_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_12,
      I5 => ram_reg_18,
      O => \ram_reg_i_6__17_n_0\
    );
\ram_reg_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_15,
      I4 => ram_reg_16,
      I5 => ram_reg_17,
      O => \ram_reg_i_7__17_n_0\
    );
\ram_reg_i_8__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_22,
      I2 => ram_reg_13,
      I3 => ram_reg_12,
      I4 => ram_reg_23,
      O => \ram_reg_i_8__39_n_0\
    );
\ram_reg_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_12,
      I5 => ram_reg_14(0),
      O => \ram_reg_i_9__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_18 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_16\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_16_0\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_18 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_18 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
\bright_cont_4_reg_9684[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(6),
      I1 => DOADO(6),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(6),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(6),
      O => ram_reg_1
    );
\bright_cont_4_reg_9684[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(7),
      I1 => DOADO(7),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(7),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(7),
      O => ram_reg_0
    );
\bright_cont_4_reg_9684[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(4),
      I1 => DOADO(4),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(4),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(4),
      O => ram_reg_3
    );
\bright_cont_4_reg_9684[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(5),
      I1 => DOADO(5),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(5),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(5),
      O => ram_reg_2
    );
\bright_cont_4_reg_9684[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(2),
      I1 => DOADO(2),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(2),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(2),
      O => ram_reg_5
    );
\bright_cont_4_reg_9684[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(3),
      I1 => DOADO(3),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(3),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(3),
      O => ram_reg_4
    );
\bright_cont_4_reg_9684[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(0),
      I1 => DOADO(0),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(0),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(0),
      O => ram_reg_7
    );
\bright_cont_4_reg_9684[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(1),
      I1 => DOADO(1),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(1),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_9(5 downto 1),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_9(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local,
      ENBWREN => ram_reg_8,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_13,
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_19 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_19 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_19 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_1(4 downto 0),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_2(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_20 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_33__1\ : in STD_LOGIC;
    \ram_reg_i_19__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_19__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_33__1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_20 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_20 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_10(5 downto 1),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_10(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__2_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__2_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__2_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(4),
      I4 => \ram_reg_i_33__1_0\,
      I5 => \ram_reg_i_19__2_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(3),
      I4 => \ram_reg_i_33__1_0\,
      I5 => \ram_reg_i_19__2_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(2),
      I4 => \ram_reg_i_33__1_0\,
      I5 => \ram_reg_i_19__2_0\(2),
      O => ram_reg_6
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(1),
      I4 => \ram_reg_i_33__1_0\,
      I5 => \ram_reg_i_19__2_0\(1),
      O => ram_reg_7
    );
\ram_reg_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_33__1\,
      I3 => \ram_reg_i_19__2\(0),
      I4 => \ram_reg_i_33__1_0\,
      I5 => \ram_reg_i_19__2_0\(0),
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_21 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_21 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_21 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_22 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_2_reg_9662_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_30\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_22 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_22 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce1_local : STD_LOGIC;
  signal \ram_reg_i_3__24_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__24_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__29_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__29_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__29_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__27_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__22_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
\bright_cont_2_reg_9662[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(6),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(6),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(6),
      O => ram_reg_2
    );
\bright_cont_2_reg_9662[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(7),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(7),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(7),
      O => ram_reg_1
    );
\bright_cont_2_reg_9662[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(4),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(4),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(4),
      O => ram_reg_4
    );
\bright_cont_2_reg_9662[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(5),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(5),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(5),
      O => ram_reg_3
    );
\bright_cont_2_reg_9662[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(2),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(2),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(2),
      O => ram_reg_6
    );
\bright_cont_2_reg_9662[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(3),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(3),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(3),
      O => ram_reg_5
    );
\bright_cont_2_reg_9662[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(0),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(0),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(0),
      O => ram_reg_8
    );
\bright_cont_2_reg_9662[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20\(1),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(1),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__24_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__24_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__29_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__29_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__29_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__27_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__22_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(0),
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => trunc_ln29_reg_7864(2),
      I4 => trunc_ln29_reg_7864(3),
      I5 => trunc_ln29_reg_7864(1),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce0_local
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1080000000000000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_13,
      I3 => ram_reg_14,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_11,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_ce1_local
    );
\ram_reg_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => ram_reg_22,
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => Q(6),
      O => \ram_reg_i_3__24_n_0\
    );
\ram_reg_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => ram_reg_23,
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => Q(5),
      O => \ram_reg_i_4__24_n_0\
    );
\ram_reg_i_5__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => ram_reg_24,
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => Q(4),
      O => \ram_reg_i_5__29_n_0\
    );
\ram_reg_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => ram_reg_21,
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => Q(3),
      O => \ram_reg_i_6__29_n_0\
    );
\ram_reg_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => ram_reg_20,
      I1 => ram_reg_16,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_18,
      I4 => ram_reg_14,
      I5 => Q(2),
      O => \ram_reg_i_7__29_n_0\
    );
\ram_reg_i_8__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => ram_reg_16,
      I2 => ram_reg_17,
      I3 => ram_reg_18,
      I4 => ram_reg_19,
      I5 => Q(1),
      O => \ram_reg_i_8__27_n_0\
    );
\ram_reg_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => ram_reg_25(0),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => Q(0),
      O => \ram_reg_i_9__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_23 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_16\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_16_0\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_23 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_23 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
\bright_cont_4_reg_9684[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(6),
      I1 => DOADO(6),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(6),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(6),
      O => ram_reg_2
    );
\bright_cont_4_reg_9684[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(7),
      I1 => DOADO(7),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(7),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(7),
      O => ram_reg_1
    );
\bright_cont_4_reg_9684[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(4),
      I1 => DOADO(4),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(4),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(4),
      O => ram_reg_4
    );
\bright_cont_4_reg_9684[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(5),
      I1 => DOADO(5),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(5),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(5),
      O => ram_reg_3
    );
\bright_cont_4_reg_9684[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(2),
      I1 => DOADO(2),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(2),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(2),
      O => ram_reg_6
    );
\bright_cont_4_reg_9684[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(3),
      I1 => DOADO(3),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(3),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(3),
      O => ram_reg_5
    );
\bright_cont_4_reg_9684[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(0),
      I1 => DOADO(0),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(0),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(0),
      O => ram_reg_8
    );
\bright_cont_4_reg_9684[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(1),
      I1 => DOADO(1),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(1),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_10(5 downto 1),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_10(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_24 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_24 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_24 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_25 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_33__1_0\ : in STD_LOGIC;
    \ram_reg_i_19__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_19__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    \ram_reg_i_33__1_1\ : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_25 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_25 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_19__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_39__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(5 downto 1),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_2(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_19__2_n_0\,
      I1 => ram_reg_4,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(7),
      S => ram_reg_3
    );
\ram_reg_i_11__3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_21__2_n_0\,
      I1 => ram_reg_7,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(6),
      S => ram_reg_3
    );
\ram_reg_i_12__3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_23__1_n_0\,
      I1 => ram_reg_9,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(5),
      S => ram_reg_3
    );
\ram_reg_i_13__3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_25__1_n_0\,
      I1 => ram_reg_11,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(4),
      S => ram_reg_3
    );
\ram_reg_i_14__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_27__1_n_0\,
      I1 => ram_reg_13,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(3),
      S => ram_reg_3
    );
\ram_reg_i_15__3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_29__1_n_0\,
      I1 => ram_reg_15,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(2),
      S => ram_reg_3
    );
\ram_reg_i_16__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_31__1_n_0\,
      I1 => ram_reg_17,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(1),
      S => ram_reg_3
    );
\ram_reg_i_17__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_33__1_n_0\,
      I1 => ram_reg_19,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(0),
      S => ram_reg_3
    );
\ram_reg_i_19__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_35__1_n_0\,
      I1 => ram_reg_6,
      O => \ram_reg_i_19__2_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_21__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_39__1_n_0\,
      I1 => ram_reg_8,
      O => \ram_reg_i_21__2_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_23__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_43__1_n_0\,
      I1 => ram_reg_10,
      O => \ram_reg_i_23__1_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_25__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_47__1_n_0\,
      I1 => ram_reg_12,
      O => \ram_reg_i_25__1_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_27__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_51__1_n_0\,
      I1 => ram_reg_14,
      O => \ram_reg_i_27__1_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_29__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_55__1_n_0\,
      I1 => ram_reg_16,
      O => \ram_reg_i_29__1_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_31__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_59__0_n_0\,
      I1 => ram_reg_18,
      O => \ram_reg_i_31__1_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_33__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_63__0_n_0\,
      I1 => ram_reg_20,
      O => \ram_reg_i_33__1_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__2_1\(7),
      O => \ram_reg_i_35__1_n_0\
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__2_1\(6),
      O => \ram_reg_i_39__1_n_0\
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__2_1\(5),
      O => \ram_reg_i_43__1_n_0\
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(4),
      I4 => \ram_reg_i_33__1_1\,
      I5 => \ram_reg_i_19__2_1\(4),
      O => \ram_reg_i_47__1_n_0\
    );
\ram_reg_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(3),
      I4 => \ram_reg_i_33__1_1\,
      I5 => \ram_reg_i_19__2_1\(3),
      O => \ram_reg_i_51__1_n_0\
    );
\ram_reg_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(2),
      I4 => \ram_reg_i_33__1_1\,
      I5 => \ram_reg_i_19__2_1\(2),
      O => \ram_reg_i_55__1_n_0\
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(1),
      I4 => \ram_reg_i_33__1_1\,
      I5 => \ram_reg_i_19__2_1\(1),
      O => \ram_reg_i_59__0_n_0\
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_33__1_0\,
      I3 => \ram_reg_i_19__2_0\(0),
      I4 => \ram_reg_i_33__1_1\,
      I5 => \ram_reg_i_19__2_1\(0),
      O => \ram_reg_i_63__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_26 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_26 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_26 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(5 downto 1),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_2(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_27 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_34__1\ : in STD_LOGIC;
    \ram_reg_i_20__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_20__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_34__1_0\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_27 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_27 is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local,
      ENBWREN => \^ap_enable_reg_pp0_iter1_reg\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_9,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_0\(7),
      O => ram_reg_0
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_0\(6),
      O => ram_reg_1
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_0\(5),
      O => ram_reg_2
    );
\ram_reg_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_0\(4),
      O => ram_reg_3
    );
\ram_reg_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(3),
      I4 => \ram_reg_i_34__1_0\,
      I5 => \ram_reg_i_20__2_0\(3),
      O => ram_reg_4
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(2),
      I4 => \ram_reg_i_34__1_0\,
      I5 => \ram_reg_i_20__2_0\(2),
      O => ram_reg_5
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(1),
      I4 => \ram_reg_i_34__1_0\,
      I5 => \ram_reg_i_20__2_0\(1),
      O => ram_reg_6
    );
ram_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_34__1\,
      I3 => \ram_reg_i_20__2\(0),
      I4 => \ram_reg_i_34__1_0\,
      I5 => \ram_reg_i_20__2_0\(0),
      O => ram_reg_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_28 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_28 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_28 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => ram_reg_1,
      ADDRARDADDR(9) => ram_reg_2,
      ADDRARDADDR(8) => ram_reg_3,
      ADDRARDADDR(7) => ram_reg_4,
      ADDRARDADDR(6) => ram_reg_5,
      ADDRARDADDR(5) => ram_reg_6,
      ADDRARDADDR(4) => \^addrardaddr\(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_8__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_8,
      I2 => ram_reg_9,
      I3 => ram_reg_10,
      I4 => ram_reg_11(0),
      O => \^addrardaddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_29 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_28_reg_9948[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dark_cont_28_reg_9959[0]_i_6_1\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_6_2\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_4_reg_9684[0]_i_16\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_4_reg_9684[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_6_3\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_6_4\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_6_5\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_7_0\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_7_1\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_7_2\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_7_3\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_7_4\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_7_5\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_8_0\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_8_1\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_8_2\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_8_3\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_8_4\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_8_5\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_9_0\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_9_1\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_9_2\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_9_3\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_9_4\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_9_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_29 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_29 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bright_cont_28_reg_9948[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_28_reg_9948_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_10_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_11_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_12_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_13_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_14_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_15_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_16_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_17_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_28_reg_9959_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \^ram_reg_8\ : STD_LOGIC;
  signal \NLW_bright_cont_28_reg_9948_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_28_reg_9959_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_28_reg_9948_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_28_reg_9959_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  ram_reg_8 <= \^ram_reg_8\;
\bright_cont_28_reg_9948[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \dark_cont_28_reg_9959[0]_i_11_n_0\,
      O => \bright_cont_28_reg_9948[0]_i_2_n_0\
    );
\bright_cont_28_reg_9948[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \dark_cont_28_reg_9959[0]_i_13_n_0\,
      O => \bright_cont_28_reg_9948[0]_i_3_n_0\
    );
\bright_cont_28_reg_9948[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \dark_cont_28_reg_9959[0]_i_15_n_0\,
      O => \bright_cont_28_reg_9948[0]_i_4_n_0\
    );
\bright_cont_28_reg_9948[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \dark_cont_28_reg_9959[0]_i_17_n_0\,
      O => \bright_cont_28_reg_9948[0]_i_5_n_0\
    );
\bright_cont_28_reg_9948[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \dark_cont_28_reg_9959[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_28_reg_9948[0]_i_6_n_0\
    );
\bright_cont_28_reg_9948[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \dark_cont_28_reg_9959[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_28_reg_9948[0]_i_7_n_0\
    );
\bright_cont_28_reg_9948[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \dark_cont_28_reg_9959[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_28_reg_9948[0]_i_8_n_0\
    );
\bright_cont_28_reg_9948[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_28_reg_9959[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \dark_cont_28_reg_9959[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_28_reg_9948[0]_i_9_n_0\
    );
\bright_cont_28_reg_9948_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bright_cont_28_reg_9948[0]_i_9_0\(0),
      CO(2) => \bright_cont_28_reg_9948_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_28_reg_9948_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_28_reg_9948_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_28_reg_9948[0]_i_2_n_0\,
      DI(2) => \bright_cont_28_reg_9948[0]_i_3_n_0\,
      DI(1) => \bright_cont_28_reg_9948[0]_i_4_n_0\,
      DI(0) => \bright_cont_28_reg_9948[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_28_reg_9948_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_28_reg_9948[0]_i_6_n_0\,
      S(2) => \bright_cont_28_reg_9948[0]_i_7_n_0\,
      S(1) => \bright_cont_28_reg_9948[0]_i_8_n_0\,
      S(0) => \bright_cont_28_reg_9948[0]_i_9_n_0\
    );
\bright_cont_4_reg_9684[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(6),
      I1 => DOADO(6),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(6),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(6),
      O => \^ram_reg_2\
    );
\bright_cont_4_reg_9684[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(7),
      I1 => DOADO(7),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(7),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(7),
      O => \^ram_reg_1\
    );
\bright_cont_4_reg_9684[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(4),
      I1 => DOADO(4),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(4),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(4),
      O => \^ram_reg_4\
    );
\bright_cont_4_reg_9684[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(5),
      I1 => DOADO(5),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(5),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(5),
      O => \^ram_reg_3\
    );
\bright_cont_4_reg_9684[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(2),
      I1 => DOADO(2),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(2),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(2),
      O => \^ram_reg_6\
    );
\bright_cont_4_reg_9684[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(3),
      I1 => DOADO(3),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(3),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(3),
      O => \^ram_reg_5\
    );
\bright_cont_4_reg_9684[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(0),
      I1 => DOADO(0),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(0),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(0),
      O => \^ram_reg_8\
    );
\bright_cont_4_reg_9684[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(1),
      I1 => DOADO(1),
      I2 => \bright_cont_4_reg_9684[0]_i_16\,
      I3 => \bright_cont_4_reg_9684[0]_i_11\(1),
      I4 => \bright_cont_4_reg_9684[0]_i_16_0\,
      I5 => \bright_cont_4_reg_9684[0]_i_11_0\(1),
      O => \^ram_reg_7\
    );
\dark_cont_28_reg_9959[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \dark_cont_28_reg_9959[0]_i_6_3\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_6_4\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_6_5\,
      O => \dark_cont_28_reg_9959[0]_i_10_n_0\
    );
\dark_cont_28_reg_9959[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \dark_cont_28_reg_9959[0]_i_6_0\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_6_1\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_6_2\,
      O => \dark_cont_28_reg_9959[0]_i_11_n_0\
    );
\dark_cont_28_reg_9959[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \dark_cont_28_reg_9959[0]_i_7_3\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_7_4\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_7_5\,
      O => \dark_cont_28_reg_9959[0]_i_12_n_0\
    );
\dark_cont_28_reg_9959[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \dark_cont_28_reg_9959[0]_i_7_0\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_7_1\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_7_2\,
      O => \dark_cont_28_reg_9959[0]_i_13_n_0\
    );
\dark_cont_28_reg_9959[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \dark_cont_28_reg_9959[0]_i_8_3\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_8_4\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_8_5\,
      O => \dark_cont_28_reg_9959[0]_i_14_n_0\
    );
\dark_cont_28_reg_9959[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \dark_cont_28_reg_9959[0]_i_8_0\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_8_1\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_8_2\,
      O => \dark_cont_28_reg_9959[0]_i_15_n_0\
    );
\dark_cont_28_reg_9959[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_8\,
      I1 => \dark_cont_28_reg_9959[0]_i_9_3\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_9_4\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_9_5\,
      O => \dark_cont_28_reg_9959[0]_i_16_n_0\
    );
\dark_cont_28_reg_9959[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \dark_cont_28_reg_9959[0]_i_9_0\,
      I2 => Q(1),
      I3 => \dark_cont_28_reg_9959[0]_i_9_1\,
      I4 => Q(0),
      I5 => \dark_cont_28_reg_9959[0]_i_9_2\,
      O => \dark_cont_28_reg_9959[0]_i_17_n_0\
    );
\dark_cont_28_reg_9959[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_28_reg_9959[0]_i_10_n_0\,
      I2 => \dark_cont_28_reg_9959[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_28_reg_9959[0]_i_2_n_0\
    );
\dark_cont_28_reg_9959[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_28_reg_9959[0]_i_12_n_0\,
      I2 => \dark_cont_28_reg_9959[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_28_reg_9959[0]_i_3_n_0\
    );
\dark_cont_28_reg_9959[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_28_reg_9959[0]_i_14_n_0\,
      I2 => \dark_cont_28_reg_9959[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_28_reg_9959[0]_i_4_n_0\
    );
\dark_cont_28_reg_9959[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_28_reg_9959[0]_i_16_n_0\,
      I2 => \dark_cont_28_reg_9959[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_28_reg_9959[0]_i_5_n_0\
    );
\dark_cont_28_reg_9959[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_28_reg_9959[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \dark_cont_28_reg_9959[0]_i_11_n_0\,
      O => \dark_cont_28_reg_9959[0]_i_6_n_0\
    );
\dark_cont_28_reg_9959[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_28_reg_9959[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \dark_cont_28_reg_9959[0]_i_13_n_0\,
      O => \dark_cont_28_reg_9959[0]_i_7_n_0\
    );
\dark_cont_28_reg_9959[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_28_reg_9959[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \dark_cont_28_reg_9959[0]_i_15_n_0\,
      O => \dark_cont_28_reg_9959[0]_i_8_n_0\
    );
\dark_cont_28_reg_9959[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_28_reg_9959[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \dark_cont_28_reg_9959[0]_i_17_n_0\,
      O => \dark_cont_28_reg_9959[0]_i_9_n_0\
    );
\dark_cont_28_reg_9959_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \dark_cont_28_reg_9959_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_28_reg_9959_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_28_reg_9959_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_28_reg_9959[0]_i_2_n_0\,
      DI(2) => \dark_cont_28_reg_9959[0]_i_3_n_0\,
      DI(1) => \dark_cont_28_reg_9959[0]_i_4_n_0\,
      DI(0) => \dark_cont_28_reg_9959[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_28_reg_9959_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_28_reg_9959[0]_i_6_n_0\,
      S(2) => \dark_cont_28_reg_9959[0]_i_7_n_0\,
      S(1) => \dark_cont_28_reg_9959[0]_i_8_n_0\,
      S(0) => \dark_cont_28_reg_9959[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_10(5 downto 1),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_10(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ram_reg_11,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_12,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_13,
      I5 => ram_reg_14,
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_30 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_30 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_30 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_31 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_34__1_0\ : in STD_LOGIC;
    \ram_reg_i_20__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_20__2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \ram_reg_i_34__1_1\ : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_31 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_31 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_37__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_45__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_65__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(5 downto 1),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_2(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_20__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_37__1_n_0\,
      I1 => ram_reg_4,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\,
      S => ram_reg_3
    );
\ram_reg_i_22__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_41__1_n_0\,
      I1 => ram_reg_5,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\,
      S => ram_reg_3
    );
\ram_reg_i_24__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_45__1_n_0\,
      I1 => ram_reg_6,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\,
      S => ram_reg_3
    );
\ram_reg_i_26__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_49__1_n_0\,
      I1 => ram_reg_7,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\,
      S => ram_reg_3
    );
\ram_reg_i_28__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_53__1_n_0\,
      I1 => ram_reg_8,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\,
      S => ram_reg_3
    );
\ram_reg_i_30__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_57__1_n_0\,
      I1 => ram_reg_9,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\,
      S => ram_reg_3
    );
\ram_reg_i_32__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_61__0_n_0\,
      I1 => ram_reg_10,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\,
      S => ram_reg_3
    );
\ram_reg_i_34__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_65__0_n_0\,
      I1 => ram_reg_11,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\,
      S => ram_reg_3
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_1\(7),
      O => \ram_reg_i_37__1_n_0\
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_1\(6),
      O => \ram_reg_i_41__1_n_0\
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_1\(5),
      O => \ram_reg_i_45__1_n_0\
    );
\ram_reg_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_20__2_1\(4),
      O => \ram_reg_i_49__1_n_0\
    );
\ram_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(3),
      I4 => \ram_reg_i_34__1_1\,
      I5 => \ram_reg_i_20__2_1\(3),
      O => \ram_reg_i_53__1_n_0\
    );
\ram_reg_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(2),
      I4 => \ram_reg_i_34__1_1\,
      I5 => \ram_reg_i_20__2_1\(2),
      O => \ram_reg_i_57__1_n_0\
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(1),
      I4 => \ram_reg_i_34__1_1\,
      I5 => \ram_reg_i_20__2_1\(1),
      O => \ram_reg_i_61__0_n_0\
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_34__1_0\,
      I3 => \ram_reg_i_20__2_0\(0),
      I4 => \ram_reg_i_34__1_1\,
      I5 => \ram_reg_i_20__2_1\(0),
      O => \ram_reg_i_65__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_32 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_32 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_32 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ADDRARDADDR(0),
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_33 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\ : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_17 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_31__4\ : in STD_LOGIC;
    \ram_reg_i_23__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_37__4\ : in STD_LOGIC;
    \ram_reg_i_23__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_37__4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_33 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_33 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce1_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\ : STD_LOGIC;
  signal \ram_reg_i_10__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_13__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__22_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__22_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__22_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__22_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__22_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__20_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__16_n_0\ : STD_LOGIC;
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_10__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram_reg_i_10__4\ : label is "soft_lutpair66";
begin
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__22_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__22_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__22_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__22_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__22_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__20_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__16_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => ram_reg_13,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => \ram_reg_i_10__4_n_0\
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_10(2),
      I1 => ram_reg_14(0),
      I2 => ram_reg_13,
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => ram_reg_10(0),
      I5 => ram_reg_10(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\
    );
\ram_reg_i_13__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => ram_reg_10(2),
      I1 => ram_reg_14(0),
      I2 => ram_reg_13,
      I3 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I4 => ram_reg_10(0),
      I5 => ram_reg_10(1),
      O => \ram_reg_i_13__8_n_0\
    );
\ram_reg_i_14__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => ram_reg_10(1),
      I1 => ram_reg_10(0),
      I2 => ram_reg_11,
      I3 => ram_reg_12,
      I4 => ram_reg_13,
      I5 => ram_reg_14(0),
      O => \ram_reg_i_14__8_n_0\
    );
\ram_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => ram_reg_16,
      I2 => trunc_ln29_reg_7864(0),
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(3),
      I5 => trunc_ln29_reg_7864(2),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce0_local
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0108000000000000"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_12,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_16,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_ce1_local
    );
\ram_reg_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => Q(6),
      I1 => \ram_reg_i_10__4_n_0\,
      I2 => ram_reg_10(5),
      I3 => ram_reg_10(4),
      I4 => ram_reg_10(3),
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\,
      O => \ram_reg_i_3__22_n_0\
    );
\ram_reg_i_40__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(7),
      I1 => DOADO(7),
      I2 => \ram_reg_i_31__4\,
      I3 => \ram_reg_i_23__4\(7),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_44__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(6),
      I1 => DOADO(6),
      I2 => \ram_reg_i_31__4\,
      I3 => \ram_reg_i_23__4\(6),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_48__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(5),
      I1 => DOADO(5),
      I2 => \ram_reg_i_31__4\,
      I3 => \ram_reg_i_23__4\(5),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => Q(5),
      I1 => \ram_reg_i_10__4_n_0\,
      I2 => ram_reg_10(4),
      I3 => ram_reg_10(2),
      I4 => ram_reg_17,
      I5 => ram_reg_10(3),
      O => \ram_reg_i_4__22_n_0\
    );
\ram_reg_i_52__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(4),
      I1 => DOADO(4),
      I2 => \ram_reg_i_31__4\,
      I3 => \ram_reg_i_23__4\(4),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_56__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(3),
      I1 => DOADO(3),
      I2 => \ram_reg_i_31__4\,
      I3 => \ram_reg_i_23__4\(3),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_5__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => Q(4),
      I1 => \ram_reg_i_10__4_n_0\,
      I2 => ram_reg_10(3),
      I3 => ram_reg_17,
      I4 => ram_reg_10(2),
      O => \ram_reg_i_5__22_n_0\
    );
\ram_reg_i_60__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(2),
      I1 => DOADO(2),
      I2 => \ram_reg_i_37__4_0\,
      I3 => \ram_reg_i_23__4\(2),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(2),
      O => ram_reg_6
    );
\ram_reg_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(1),
      I1 => DOADO(1),
      I2 => \ram_reg_i_37__4_0\,
      I3 => \ram_reg_i_23__4\(1),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(1),
      O => ram_reg_7
    );
ram_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q0(0),
      I1 => DOADO(0),
      I2 => \ram_reg_i_37__4_0\,
      I3 => \ram_reg_i_23__4\(0),
      I4 => \ram_reg_i_37__4\,
      I5 => \ram_reg_i_23__4_0\(0),
      O => ram_reg_8
    );
\ram_reg_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_13,
      I2 => ram_reg_11,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_12,
      I5 => \ram_reg_i_13__8_n_0\,
      O => \ram_reg_i_6__22_n_0\
    );
\ram_reg_i_7__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_13,
      I2 => ram_reg_11,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_12,
      I5 => \ram_reg_i_14__8_n_0\,
      O => \ram_reg_i_7__22_n_0\
    );
\ram_reg_i_8__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => Q(1),
      I1 => \ram_reg_i_10__4_n_0\,
      I2 => ram_reg_14(0),
      I3 => ram_reg_13,
      I4 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\,
      I5 => ram_reg_10(0),
      O => \ram_reg_i_8__20_n_0\
    );
\ram_reg_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_13,
      I2 => ram_reg_11,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_12,
      I5 => ram_reg_10(0),
      O => \ram_reg_i_9__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_34 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_4_reg_9695[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_4_reg_9684[0]_i_6_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bright_cont_4_reg_9684[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_6_2\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_16\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_28_reg_9959[0]_i_16_0\ : in STD_LOGIC;
    \dark_cont_28_reg_9959[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_4_reg_9684[0]_i_6_3\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_6_4\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_6_5\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_7_2\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_7_3\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_7_4\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_7_5\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_8_2\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_8_3\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_8_4\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_8_5\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_9_0\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_9_2\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_9_3\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_9_4\ : in STD_LOGIC;
    \bright_cont_4_reg_9684[0]_i_9_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_34 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_34 is
  signal \bright_cont_4_reg_9684[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_4_reg_9684_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_4_reg_9695_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal \^ram_reg_8\ : STD_LOGIC;
  signal \NLW_bright_cont_4_reg_9684_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_4_reg_9695_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_4_reg_9684_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_4_reg_9695_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  ram_reg_8 <= \^ram_reg_8\;
\bright_cont_4_reg_9684[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \bright_cont_4_reg_9684[0]_i_6_3\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_6_4\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_6_5\,
      O => \bright_cont_4_reg_9684[0]_i_10_n_0\
    );
\bright_cont_4_reg_9684[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \bright_cont_4_reg_9684[0]_i_6_0\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_6_1\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_6_2\,
      O => \bright_cont_4_reg_9684[0]_i_11_n_0\
    );
\bright_cont_4_reg_9684[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \bright_cont_4_reg_9684[0]_i_7_3\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_7_4\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_7_5\,
      O => \bright_cont_4_reg_9684[0]_i_12_n_0\
    );
\bright_cont_4_reg_9684[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \bright_cont_4_reg_9684[0]_i_7_0\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_7_1\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_7_2\,
      O => \bright_cont_4_reg_9684[0]_i_13_n_0\
    );
\bright_cont_4_reg_9684[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \bright_cont_4_reg_9684[0]_i_8_3\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_8_4\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_8_5\,
      O => \bright_cont_4_reg_9684[0]_i_14_n_0\
    );
\bright_cont_4_reg_9684[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \bright_cont_4_reg_9684[0]_i_8_0\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_8_1\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_8_2\,
      O => \bright_cont_4_reg_9684[0]_i_15_n_0\
    );
\bright_cont_4_reg_9684[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_8\,
      I1 => \bright_cont_4_reg_9684[0]_i_9_3\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_9_4\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_9_5\,
      O => \bright_cont_4_reg_9684[0]_i_16_n_0\
    );
\bright_cont_4_reg_9684[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \bright_cont_4_reg_9684[0]_i_9_0\,
      I2 => Q(1),
      I3 => \bright_cont_4_reg_9684[0]_i_9_1\,
      I4 => Q(0),
      I5 => \bright_cont_4_reg_9684[0]_i_9_2\,
      O => \bright_cont_4_reg_9684[0]_i_17_n_0\
    );
\bright_cont_4_reg_9684[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(6),
      I1 => DOADO(6),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(6),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(6),
      O => \^ram_reg_2\
    );
\bright_cont_4_reg_9684[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_4_reg_9684[0]_i_11_n_0\,
      O => \bright_cont_4_reg_9684[0]_i_2_n_0\
    );
\bright_cont_4_reg_9684[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(7),
      I1 => DOADO(7),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(7),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(7),
      O => \^ram_reg_1\
    );
\bright_cont_4_reg_9684[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(4),
      I1 => DOADO(4),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(4),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(4),
      O => \^ram_reg_4\
    );
\bright_cont_4_reg_9684[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_4_reg_9684[0]_i_13_n_0\,
      O => \bright_cont_4_reg_9684[0]_i_3_n_0\
    );
\bright_cont_4_reg_9684[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(5),
      I1 => DOADO(5),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(5),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(5),
      O => \^ram_reg_3\
    );
\bright_cont_4_reg_9684[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(2),
      I1 => DOADO(2),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(2),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(2),
      O => \^ram_reg_6\
    );
\bright_cont_4_reg_9684[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(3),
      I1 => DOADO(3),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(3),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(3),
      O => \^ram_reg_5\
    );
\bright_cont_4_reg_9684[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_4_reg_9684[0]_i_15_n_0\,
      O => \bright_cont_4_reg_9684[0]_i_4_n_0\
    );
\bright_cont_4_reg_9684[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(0),
      I1 => DOADO(0),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(0),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(0),
      O => \^ram_reg_8\
    );
\bright_cont_4_reg_9684[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(1),
      I1 => DOADO(1),
      I2 => \dark_cont_28_reg_9959[0]_i_16\,
      I3 => \dark_cont_28_reg_9959[0]_i_11\(1),
      I4 => \dark_cont_28_reg_9959[0]_i_16_0\,
      I5 => \dark_cont_28_reg_9959[0]_i_11_0\(1),
      O => \^ram_reg_7\
    );
\bright_cont_4_reg_9684[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_4_reg_9684[0]_i_17_n_0\,
      O => \bright_cont_4_reg_9684[0]_i_5_n_0\
    );
\bright_cont_4_reg_9684[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_4_reg_9684[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_4_reg_9684[0]_i_6_n_0\
    );
\bright_cont_4_reg_9684[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_4_reg_9684[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_4_reg_9684[0]_i_7_n_0\
    );
\bright_cont_4_reg_9684[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_4_reg_9684[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_4_reg_9684[0]_i_8_n_0\
    );
\bright_cont_4_reg_9684[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_4_reg_9684[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_4_reg_9684[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_4_reg_9684[0]_i_9_n_0\
    );
\bright_cont_4_reg_9684_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_4_reg_9684_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_4_reg_9684_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_4_reg_9684_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_4_reg_9684[0]_i_2_n_0\,
      DI(2) => \bright_cont_4_reg_9684[0]_i_3_n_0\,
      DI(1) => \bright_cont_4_reg_9684[0]_i_4_n_0\,
      DI(0) => \bright_cont_4_reg_9684[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_4_reg_9684_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_4_reg_9684[0]_i_6_n_0\,
      S(2) => \bright_cont_4_reg_9684[0]_i_7_n_0\,
      S(1) => \bright_cont_4_reg_9684[0]_i_8_n_0\,
      S(0) => \bright_cont_4_reg_9684[0]_i_9_n_0\
    );
\dark_cont_4_reg_9695[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_4_reg_9684[0]_i_10_n_0\,
      I2 => \bright_cont_4_reg_9684[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_4_reg_9695[0]_i_2_n_0\
    );
\dark_cont_4_reg_9695[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_4_reg_9684[0]_i_12_n_0\,
      I2 => \bright_cont_4_reg_9684[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_4_reg_9695[0]_i_3_n_0\
    );
\dark_cont_4_reg_9695[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_4_reg_9684[0]_i_14_n_0\,
      I2 => \bright_cont_4_reg_9684[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_4_reg_9695[0]_i_4_n_0\
    );
\dark_cont_4_reg_9695[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_4_reg_9684[0]_i_16_n_0\,
      I2 => \bright_cont_4_reg_9684[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_4_reg_9695[0]_i_5_n_0\
    );
\dark_cont_4_reg_9695[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_4_reg_9684[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_4_reg_9684[0]_i_11_n_0\,
      O => \dark_cont_4_reg_9695[0]_i_6_n_0\
    );
\dark_cont_4_reg_9695[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_4_reg_9684[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_4_reg_9684[0]_i_13_n_0\,
      O => \dark_cont_4_reg_9695[0]_i_7_n_0\
    );
\dark_cont_4_reg_9695[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_4_reg_9684[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_4_reg_9684[0]_i_15_n_0\,
      O => \dark_cont_4_reg_9695[0]_i_8_n_0\
    );
\dark_cont_4_reg_9695[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_4_reg_9684[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_4_reg_9684[0]_i_17_n_0\,
      O => \dark_cont_4_reg_9695[0]_i_9_n_0\
    );
\dark_cont_4_reg_9695_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_4_reg_9695[0]_i_9_0\(0),
      CO(2) => \dark_cont_4_reg_9695_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_4_reg_9695_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_4_reg_9695_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_4_reg_9695[0]_i_2_n_0\,
      DI(2) => \dark_cont_4_reg_9695[0]_i_3_n_0\,
      DI(1) => \dark_cont_4_reg_9695[0]_i_4_n_0\,
      DI(0) => \dark_cont_4_reg_9695[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_4_reg_9695_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_4_reg_9695[0]_i_6_n_0\,
      S(2) => \dark_cont_4_reg_9695[0]_i_7_n_0\,
      S(1) => \dark_cont_4_reg_9695[0]_i_8_n_0\,
      S(0) => \dark_cont_4_reg_9695[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_35 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_35 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_35 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_36 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_36 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_36 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_1,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_37 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_11\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_10\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_13\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_12\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_15\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_14\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_17\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_16\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_37 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_37 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dark_cont_26_reg_9937[0]_i_36_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_40_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_44_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_48_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_52_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_56_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_60_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_64_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\dark_cont_26_reg_9937[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(6),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(6),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(6),
      O => \dark_cont_26_reg_9937[0]_i_36_n_0\
    );
\dark_cont_26_reg_9937[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(7),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(7),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(7),
      O => \dark_cont_26_reg_9937[0]_i_40_n_0\
    );
\dark_cont_26_reg_9937[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(4),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(4),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(4),
      O => \dark_cont_26_reg_9937[0]_i_44_n_0\
    );
\dark_cont_26_reg_9937[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(5),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(5),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(5),
      O => \dark_cont_26_reg_9937[0]_i_48_n_0\
    );
\dark_cont_26_reg_9937[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(2),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(2),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(2),
      O => \dark_cont_26_reg_9937[0]_i_52_n_0\
    );
\dark_cont_26_reg_9937[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(3),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(3),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(3),
      O => \dark_cont_26_reg_9937[0]_i_56_n_0\
    );
\dark_cont_26_reg_9937[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(0),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(0),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(0),
      O => \dark_cont_26_reg_9937[0]_i_60_n_0\
    );
\dark_cont_26_reg_9937[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(1),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_21_1\(1),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_2\(1),
      O => \dark_cont_26_reg_9937[0]_i_64_n_0\
    );
\dark_cont_26_reg_9937_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_36_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_40_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_44_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_48_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_52_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_56_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_60_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_16\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_64_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\,
      S => Q(2)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_1,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_38 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_24 : in STD_LOGIC;
    \ram_reg_i_10__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_10__5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_38 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_38 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_10,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_11(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(7),
      I1 => DOBDO(7),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(7),
      O => ram_reg_1
    );
ram_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(6),
      I1 => DOBDO(6),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(6),
      O => ram_reg_2
    );
ram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(5),
      I1 => DOBDO(5),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(5),
      O => ram_reg_3
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(4),
      I1 => DOBDO(4),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(4),
      O => ram_reg_4
    );
ram_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(3),
      I1 => DOBDO(3),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(3),
      O => ram_reg_5
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(2),
      I1 => DOBDO(2),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(2),
      O => ram_reg_6
    );
ram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(1),
      I1 => DOBDO(1),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(1),
      O => ram_reg_7
    );
ram_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q1(0),
      I1 => DOBDO(0),
      I2 => ram_reg_i_24,
      I3 => \ram_reg_i_10__5\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_0\(0),
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_39 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_6_reg_9717[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bright_cont_6_reg_9706[0]_i_6_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_12_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_26_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_26_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_6_reg_9706[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_10_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_14_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_13_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_17_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_15_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706[0]_i_9_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_19_0\ : in STD_LOGIC;
    \bright_cont_6_reg_9706[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_18_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_39 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_39 is
  signal \bright_cont_6_reg_9706[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_44_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_48_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_52_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_56_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_60_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_64_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_68_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_72_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_6_reg_9717_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal dout_tmp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_bright_cont_6_reg_9706_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_6_reg_9717_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_6_reg_9706_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_6_reg_9717_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_6_reg_9706[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => dout_tmp(6),
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => dout_tmp(7),
      O => \bright_cont_6_reg_9706[0]_i_2_n_0\
    );
\bright_cont_6_reg_9706[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => dout_tmp(4),
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => dout_tmp(5),
      O => \bright_cont_6_reg_9706[0]_i_3_n_0\
    );
\bright_cont_6_reg_9706[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => dout_tmp(2),
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => dout_tmp(3),
      O => \bright_cont_6_reg_9706[0]_i_4_n_0\
    );
\bright_cont_6_reg_9706[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(6),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(6),
      O => \bright_cont_6_reg_9706[0]_i_44_n_0\
    );
\bright_cont_6_reg_9706[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(7),
      I2 => Q(1),
      I3 => DOADO(7),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(7),
      O => \bright_cont_6_reg_9706[0]_i_48_n_0\
    );
\bright_cont_6_reg_9706[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => dout_tmp(0),
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => dout_tmp(1),
      O => \bright_cont_6_reg_9706[0]_i_5_n_0\
    );
\bright_cont_6_reg_9706[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(4),
      I2 => Q(1),
      I3 => DOADO(4),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(4),
      O => \bright_cont_6_reg_9706[0]_i_52_n_0\
    );
\bright_cont_6_reg_9706[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(5),
      I2 => Q(1),
      I3 => DOADO(5),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(5),
      O => \bright_cont_6_reg_9706[0]_i_56_n_0\
    );
\bright_cont_6_reg_9706[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dout_tmp(6),
      I1 => th_high_fu_6106_p2(6),
      I2 => dout_tmp(7),
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_6_reg_9706[0]_i_6_n_0\
    );
\bright_cont_6_reg_9706[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(2),
      I2 => Q(1),
      I3 => DOADO(2),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(2),
      O => \bright_cont_6_reg_9706[0]_i_60_n_0\
    );
\bright_cont_6_reg_9706[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(3),
      I2 => Q(1),
      I3 => DOADO(3),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(3),
      O => \bright_cont_6_reg_9706[0]_i_64_n_0\
    );
\bright_cont_6_reg_9706[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(0),
      I2 => Q(1),
      I3 => DOADO(0),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(0),
      O => \bright_cont_6_reg_9706[0]_i_68_n_0\
    );
\bright_cont_6_reg_9706[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dout_tmp(4),
      I1 => th_high_fu_6106_p2(4),
      I2 => dout_tmp(5),
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_6_reg_9706[0]_i_7_n_0\
    );
\bright_cont_6_reg_9706[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(1),
      I2 => Q(1),
      I3 => DOADO(1),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(1),
      O => \bright_cont_6_reg_9706[0]_i_72_n_0\
    );
\bright_cont_6_reg_9706[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dout_tmp(2),
      I1 => th_high_fu_6106_p2(2),
      I2 => dout_tmp(3),
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_6_reg_9706[0]_i_8_n_0\
    );
\bright_cont_6_reg_9706[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dout_tmp(0),
      I1 => th_high_fu_6106_p2(0),
      I2 => dout_tmp(1),
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_6_reg_9706[0]_i_9_n_0\
    );
\bright_cont_6_reg_9706_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_6_reg_9706_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_6_reg_9706_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_6_reg_9706_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_6_reg_9706[0]_i_2_n_0\,
      DI(2) => \bright_cont_6_reg_9706[0]_i_3_n_0\,
      DI(1) => \bright_cont_6_reg_9706[0]_i_4_n_0\,
      DI(0) => \bright_cont_6_reg_9706[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_6_reg_9706_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_6_reg_9706[0]_i_6_n_0\,
      S(2) => \bright_cont_6_reg_9706[0]_i_7_n_0\,
      S(1) => \bright_cont_6_reg_9706[0]_i_8_n_0\,
      S(0) => \bright_cont_6_reg_9706[0]_i_9_n_0\
    );
\bright_cont_6_reg_9706_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_20_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_6_1\,
      O => dout_tmp(6),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_26_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_6_0\,
      O => dout_tmp(7),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_28_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_7_1\,
      O => dout_tmp(4),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_30_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_7_0\,
      O => dout_tmp(5),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_32_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_8_1\,
      O => dout_tmp(2),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_38_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_8_0\,
      O => dout_tmp(3),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_40_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_9_1\,
      O => dout_tmp(0),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_6_reg_9706_reg[0]_i_42_n_0\,
      I1 => \bright_cont_6_reg_9706[0]_i_9_0\,
      O => dout_tmp(1),
      S => Q(3)
    );
\bright_cont_6_reg_9706_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_44_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_10_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_20_n_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_48_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_12_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_26_n_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_52_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_13_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_28_n_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_56_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_14_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_30_n_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_60_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_15_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_32_n_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_64_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_17_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_38_n_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_68_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_18_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_40_n_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_72_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_19_0\,
      O => \bright_cont_6_reg_9706_reg[0]_i_42_n_0\,
      S => Q(2)
    );
\dark_cont_6_reg_9717[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => dout_tmp(6),
      I2 => dout_tmp(7),
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_6_reg_9717[0]_i_2_n_0\
    );
\dark_cont_6_reg_9717[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => dout_tmp(4),
      I2 => dout_tmp(5),
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_6_reg_9717[0]_i_3_n_0\
    );
\dark_cont_6_reg_9717[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => dout_tmp(2),
      I2 => dout_tmp(3),
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_6_reg_9717[0]_i_4_n_0\
    );
\dark_cont_6_reg_9717[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => dout_tmp(0),
      I2 => dout_tmp(1),
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_6_reg_9717[0]_i_5_n_0\
    );
\dark_cont_6_reg_9717[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => dout_tmp(6),
      I2 => th_low_fu_6110_p20_out(7),
      I3 => dout_tmp(7),
      O => \dark_cont_6_reg_9717[0]_i_6_n_0\
    );
\dark_cont_6_reg_9717[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => dout_tmp(4),
      I2 => th_low_fu_6110_p20_out(5),
      I3 => dout_tmp(5),
      O => \dark_cont_6_reg_9717[0]_i_7_n_0\
    );
\dark_cont_6_reg_9717[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => dout_tmp(2),
      I2 => th_low_fu_6110_p20_out(3),
      I3 => dout_tmp(3),
      O => \dark_cont_6_reg_9717[0]_i_8_n_0\
    );
\dark_cont_6_reg_9717[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => dout_tmp(0),
      I2 => th_low_fu_6110_p20_out(1),
      I3 => dout_tmp(1),
      O => \dark_cont_6_reg_9717[0]_i_9_n_0\
    );
\dark_cont_6_reg_9717_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_6_reg_9717[0]_i_9_0\(0),
      CO(2) => \dark_cont_6_reg_9717_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_6_reg_9717_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_6_reg_9717_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_6_reg_9717[0]_i_2_n_0\,
      DI(2) => \dark_cont_6_reg_9717[0]_i_3_n_0\,
      DI(1) => \dark_cont_6_reg_9717[0]_i_4_n_0\,
      DI(0) => \dark_cont_6_reg_9717[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_6_reg_9717_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_6_reg_9717[0]_i_6_n_0\,
      S(2) => \dark_cont_6_reg_9717[0]_i_7_n_0\,
      S(1) => \dark_cont_6_reg_9717[0]_i_8_n_0\,
      S(0) => \dark_cont_6_reg_9717[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_2,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_40 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_40 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_40 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_3,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_4(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_41 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_26_reg_9937_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_41 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_41 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\dark_cont_26_reg_9937[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(6),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(6),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(6),
      O => ram_reg_2
    );
\dark_cont_26_reg_9937[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(7),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(7),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(7),
      O => ram_reg_1
    );
\dark_cont_26_reg_9937[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(4),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(4),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(4),
      O => ram_reg_4
    );
\dark_cont_26_reg_9937[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(5),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(5),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(5),
      O => ram_reg_3
    );
\dark_cont_26_reg_9937[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(2),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(2),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(2),
      O => ram_reg_6
    );
\dark_cont_26_reg_9937[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(3),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(3),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(3),
      O => ram_reg_5
    );
\dark_cont_26_reg_9937[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(0),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(0),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(0),
      O => ram_reg_8
    );
\dark_cont_26_reg_9937[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20\(1),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(1),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_10,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_11(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_42 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_24_0 : in STD_LOGIC;
    \ram_reg_i_10__5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_10__5_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_42 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_42 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_24_n_0 : STD_LOGIC;
  signal ram_reg_i_26_n_0 : STD_LOGIC;
  signal ram_reg_i_30_n_0 : STD_LOGIC;
  signal ram_reg_i_34_n_0 : STD_LOGIC;
  signal ram_reg_i_38_n_0 : STD_LOGIC;
  signal ram_reg_i_42_n_0 : STD_LOGIC;
  signal ram_reg_i_46_n_0 : STD_LOGIC;
  signal ram_reg_i_50_n_0 : STD_LOGIC;
  signal ram_reg_i_54_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_2,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_26_n_0,
      I1 => ram_reg_7,
      O => \ram_reg_i_10__5_n_0\,
      S => ram_reg_6
    );
\ram_reg_i_12__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_30_n_0,
      I1 => ram_reg_9,
      O => \ram_reg_i_12__1_n_0\,
      S => ram_reg_6
    );
\ram_reg_i_14__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_34_n_0,
      I1 => ram_reg_11,
      O => \ram_reg_i_14__0_n_0\,
      S => ram_reg_6
    );
\ram_reg_i_16__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_38_n_0,
      I1 => ram_reg_13,
      O => \ram_reg_i_16__0_n_0\,
      S => ram_reg_6
    );
\ram_reg_i_18__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_42_n_0,
      I1 => ram_reg_15,
      O => \ram_reg_i_18__0_n_0\,
      S => ram_reg_6
    );
\ram_reg_i_20__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_46_n_0,
      I1 => ram_reg_17,
      O => \ram_reg_i_20__0_n_0\,
      S => ram_reg_6
    );
\ram_reg_i_22__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_50_n_0,
      I1 => ram_reg_19,
      O => \ram_reg_i_22__0_n_0\,
      S => ram_reg_6
    );
ram_reg_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_54_n_0,
      I1 => ram_reg_21,
      O => ram_reg_i_24_n_0,
      S => ram_reg_6
    );
ram_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(7),
      I1 => DOBDO(7),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(7),
      O => ram_reg_i_26_n_0
    );
\ram_reg_i_2__35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_10__5_n_0\,
      I1 => ram_reg_5,
      O => DIADI(7),
      S => ram_reg_4
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(6),
      I1 => DOBDO(6),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(6),
      O => ram_reg_i_30_n_0
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(5),
      I1 => DOBDO(5),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(5),
      O => ram_reg_i_34_n_0
    );
ram_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(4),
      I1 => DOBDO(4),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(4),
      O => ram_reg_i_38_n_0
    );
\ram_reg_i_3__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_12__1_n_0\,
      I1 => ram_reg_8,
      O => DIADI(6),
      S => ram_reg_4
    );
ram_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(3),
      I1 => DOBDO(3),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(3),
      O => ram_reg_i_42_n_0
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(2),
      I1 => DOBDO(2),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(2),
      O => ram_reg_i_46_n_0
    );
\ram_reg_i_4__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_14__0_n_0\,
      I1 => ram_reg_10,
      O => DIADI(5),
      S => ram_reg_4
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(1),
      I1 => DOBDO(1),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(1),
      O => ram_reg_i_50_n_0
    );
ram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q1(0),
      I1 => DOBDO(0),
      I2 => ram_reg_i_24_0,
      I3 => \ram_reg_i_10__5_0\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_10__5_1\(0),
      O => ram_reg_i_54_n_0
    );
\ram_reg_i_5__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_16__0_n_0\,
      I1 => ram_reg_12,
      O => DIADI(4),
      S => ram_reg_4
    );
\ram_reg_i_6__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_18__0_n_0\,
      I1 => ram_reg_14,
      O => DIADI(3),
      S => ram_reg_4
    );
\ram_reg_i_7__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_20__0_n_0\,
      I1 => ram_reg_16,
      O => DIADI(2),
      S => ram_reg_4
    );
\ram_reg_i_8__35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_22__0_n_0\,
      I1 => ram_reg_18,
      O => DIADI(1),
      S => ram_reg_4
    );
\ram_reg_i_9__23\: unisim.vcomponents.MUXF8
     port map (
      I0 => ram_reg_i_24_n_0,
      I1 => ram_reg_20,
      O => DIADI(0),
      S => ram_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_43 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_6_reg_9706_reg[0]_i_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_27_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_43 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_43 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_6_reg_9706[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(6),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(6),
      O => ram_reg_2
    );
\bright_cont_6_reg_9706[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(7),
      I2 => Q(1),
      I3 => DOADO(7),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(7),
      O => ram_reg_1
    );
\bright_cont_6_reg_9706[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(4),
      I2 => Q(1),
      I3 => DOADO(4),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(4),
      O => ram_reg_4
    );
\bright_cont_6_reg_9706[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(5),
      I2 => Q(1),
      I3 => DOADO(5),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(5),
      O => ram_reg_3
    );
\bright_cont_6_reg_9706[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(2),
      I2 => Q(1),
      I3 => DOADO(2),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(2),
      O => ram_reg_6
    );
\bright_cont_6_reg_9706[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(3),
      I2 => Q(1),
      I3 => DOADO(3),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(3),
      O => ram_reg_5
    );
\bright_cont_6_reg_9706[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(0),
      I2 => Q(1),
      I3 => DOADO(0),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(0),
      O => ram_reg_8
    );
\bright_cont_6_reg_9706[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27\(1),
      I2 => Q(1),
      I3 => DOADO(1),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_10(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_44 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_12 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_30\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_44 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_44 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce1_local : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_3__26_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__26_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__31_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__31_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__31_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__29_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__19_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_30_reg_9970[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(6),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(6),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(6),
      O => ram_reg_2
    );
\bright_cont_30_reg_9970[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(7),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(7),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(7),
      O => ram_reg_1
    );
\bright_cont_30_reg_9970[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(4),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(4),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(4),
      O => ram_reg_4
    );
\bright_cont_30_reg_9970[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(5),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(5),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(5),
      O => ram_reg_3
    );
\bright_cont_30_reg_9970[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(2),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(2),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(2),
      O => ram_reg_6
    );
\bright_cont_30_reg_9970[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(3),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(3),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(3),
      O => ram_reg_5
    );
\bright_cont_30_reg_9970[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(0),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(0),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(0),
      O => ram_reg_8
    );
\bright_cont_30_reg_9970[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_20\(1),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30\,
      I3 => DOBDO(1),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__26_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__26_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__31_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__31_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__31_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__29_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__19_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(0),
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(3),
      I5 => trunc_ln29_reg_7864(2),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce0_local
    );
\ram_reg_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_13,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_11,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_ce1_local
    );
\ram_reg_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_13,
      I5 => ram_reg_22,
      O => \ram_reg_i_3__26_n_0\
    );
\ram_reg_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_13,
      I5 => ram_reg_23,
      O => \ram_reg_i_4__26_n_0\
    );
\ram_reg_i_5__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_13,
      I5 => ram_reg_24,
      O => \ram_reg_i_5__31_n_0\
    );
\ram_reg_i_6__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_13,
      I5 => ram_reg_21,
      O => \ram_reg_i_6__31_n_0\
    );
\ram_reg_i_7__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_15,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_17,
      I4 => ram_reg_13,
      I5 => ram_reg_20,
      O => \ram_reg_i_7__31_n_0\
    );
\ram_reg_i_8__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_15,
      I2 => ram_reg_16,
      I3 => ram_reg_17,
      I4 => ram_reg_18,
      I5 => ram_reg_19,
      O => \ram_reg_i_8__29_n_0\
    );
\ram_reg_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAA2AAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_13,
      I5 => ram_reg_14(0),
      O => \ram_reg_i_9__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_45 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_25 : in STD_LOGIC;
    \ram_reg_i_11__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_11__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_45 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_45 is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
      ENBWREN => \^ap_enable_reg_pp0_iter1_reg\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(7),
      I1 => DOBDO(7),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_11,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(6),
      I1 => DOBDO(6),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(6),
      O => ram_reg_2
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(5),
      I1 => DOBDO(5),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(5),
      O => ram_reg_3
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(4),
      I1 => DOBDO(4),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(4),
      O => ram_reg_4
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(3),
      I1 => DOBDO(3),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(3),
      O => ram_reg_5
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(2),
      I1 => DOBDO(2),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(2),
      O => ram_reg_6
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(1),
      I1 => DOBDO(1),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(1),
      O => ram_reg_7
    );
ram_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q1(0),
      I1 => DOBDO(0),
      I2 => ram_reg_i_25,
      I3 => \ram_reg_i_11__1\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_0\(0),
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_46 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_12\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_27_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_27_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_27_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_10\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_14\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_13\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_17\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_15\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_19\ : in STD_LOGIC;
    \bright_cont_6_reg_9706_reg[0]_i_18\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_46 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_46 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_6_reg_9706[0]_i_46_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_50_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_54_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_58_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_62_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_66_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_70_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_74_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\bright_cont_6_reg_9706[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(6),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(6),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(6),
      O => \bright_cont_6_reg_9706[0]_i_46_n_0\
    );
\bright_cont_6_reg_9706[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(7),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(7),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(7),
      O => \bright_cont_6_reg_9706[0]_i_50_n_0\
    );
\bright_cont_6_reg_9706[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(4),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(4),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(4),
      O => \bright_cont_6_reg_9706[0]_i_54_n_0\
    );
\bright_cont_6_reg_9706[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(5),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(5),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(5),
      O => \bright_cont_6_reg_9706[0]_i_58_n_0\
    );
\bright_cont_6_reg_9706[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(2),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(2),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(2),
      O => \bright_cont_6_reg_9706[0]_i_62_n_0\
    );
\bright_cont_6_reg_9706[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(3),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(3),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(3),
      O => \bright_cont_6_reg_9706[0]_i_66_n_0\
    );
\bright_cont_6_reg_9706[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(0),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(0),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(0),
      O => \bright_cont_6_reg_9706[0]_i_70_n_0\
    );
\bright_cont_6_reg_9706[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_27_0\(1),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_27_1\(1),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_27_2\(1),
      O => \bright_cont_6_reg_9706[0]_i_74_n_0\
    );
\bright_cont_6_reg_9706_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_46_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_50_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_54_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_58_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_62_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_66_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_70_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_18\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\,
      S => Q(2)
    );
\bright_cont_6_reg_9706_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_6_reg_9706[0]_i_74_n_0\,
      I1 => \bright_cont_6_reg_9706_reg[0]_i_19\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\,
      S => Q(2)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_47 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_47 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_47 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => ram_reg_3,
      ADDRARDADDR(9) => ram_reg_4,
      ADDRARDADDR(8) => ram_reg_5,
      ADDRARDADDR(7) => ram_reg_6,
      ADDRARDADDR(6) => ram_reg_7,
      ADDRARDADDR(5) => ram_reg_8,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_48 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_26_reg_9937_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_48 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_48 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\dark_cont_26_reg_9937[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(6),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(6),
      O => ram_reg_3
    );
\dark_cont_26_reg_9937[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(7),
      I2 => Q(1),
      I3 => DOADO(7),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(7),
      O => ram_reg_2
    );
\dark_cont_26_reg_9937[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(4),
      I2 => Q(1),
      I3 => DOADO(4),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(4),
      O => ram_reg_5
    );
\dark_cont_26_reg_9937[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(5),
      I2 => Q(1),
      I3 => DOADO(5),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(5),
      O => ram_reg_4
    );
\dark_cont_26_reg_9937[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(2),
      I2 => Q(1),
      I3 => DOADO(2),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(2),
      O => ram_reg_7
    );
\dark_cont_26_reg_9937[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(3),
      I2 => Q(1),
      I3 => DOADO(3),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(3),
      O => ram_reg_6
    );
\dark_cont_26_reg_9937[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(0),
      I2 => Q(1),
      I3 => DOADO(0),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(0),
      O => ram_reg_9
    );
\dark_cont_26_reg_9937[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_21\(1),
      I2 => Q(1),
      I3 => DOADO(1),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_21_0\(1),
      O => ram_reg_8
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_11(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_12(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
      ENBWREN => ram_reg_10,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_49 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_25_0 : in STD_LOGIC;
    \ram_reg_i_11__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_11__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_49 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_49 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_i_28_n_0 : STD_LOGIC;
  signal ram_reg_i_32_n_0 : STD_LOGIC;
  signal ram_reg_i_36_n_0 : STD_LOGIC;
  signal ram_reg_i_40_n_0 : STD_LOGIC;
  signal ram_reg_i_44_n_0 : STD_LOGIC;
  signal ram_reg_i_48_n_0 : STD_LOGIC;
  signal ram_reg_i_52_n_0 : STD_LOGIC;
  signal ram_reg_i_56_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_2,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_11__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_28_n_0,
      I1 => ram_reg_5,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\,
      S => ram_reg_4
    );
\ram_reg_i_13__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_32_n_0,
      I1 => ram_reg_6,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\,
      S => ram_reg_4
    );
\ram_reg_i_15__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_36_n_0,
      I1 => ram_reg_7,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\,
      S => ram_reg_4
    );
\ram_reg_i_17__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_40_n_0,
      I1 => ram_reg_8,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\,
      S => ram_reg_4
    );
\ram_reg_i_19__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_44_n_0,
      I1 => ram_reg_9,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\,
      S => ram_reg_4
    );
\ram_reg_i_21__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_48_n_0,
      I1 => ram_reg_10,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\,
      S => ram_reg_4
    );
ram_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_52_n_0,
      I1 => ram_reg_11,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\,
      S => ram_reg_4
    );
ram_reg_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_56_n_0,
      I1 => ram_reg_12,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\,
      S => ram_reg_4
    );
ram_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(7),
      I1 => DOBDO(7),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(7),
      O => ram_reg_i_28_n_0
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(6),
      I1 => DOBDO(6),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(6),
      O => ram_reg_i_32_n_0
    );
ram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(5),
      I1 => DOBDO(5),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(5),
      O => ram_reg_i_36_n_0
    );
ram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(4),
      I1 => DOBDO(4),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(4),
      O => ram_reg_i_40_n_0
    );
ram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(3),
      I1 => DOBDO(3),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(3),
      O => ram_reg_i_44_n_0
    );
ram_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(2),
      I1 => DOBDO(2),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(2),
      O => ram_reg_i_48_n_0
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(1),
      I1 => DOBDO(1),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(1),
      O => ram_reg_i_52_n_0
    );
ram_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q1(0),
      I1 => DOBDO(0),
      I2 => ram_reg_i_25_0,
      I3 => \ram_reg_i_11__1_0\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_11__1_1\(0),
      O => ram_reg_i_56_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_50 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_6_reg_9706_reg[0]_i_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_26_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_6_reg_9706_reg[0]_i_26_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_50 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_50 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\bright_cont_6_reg_9706[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(6),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(6),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(6),
      O => ram_reg_1
    );
\bright_cont_6_reg_9706[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(7),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(7),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(7),
      O => ram_reg_0
    );
\bright_cont_6_reg_9706[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(4),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(4),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(4),
      O => ram_reg_3
    );
\bright_cont_6_reg_9706[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(5),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(5),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(5),
      O => ram_reg_2
    );
\bright_cont_6_reg_9706[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(2),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(2),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(2),
      O => ram_reg_5
    );
\bright_cont_6_reg_9706[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(3),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(3),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(3),
      O => ram_reg_4
    );
\bright_cont_6_reg_9706[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(0),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(0),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(0),
      O => ram_reg_7
    );
\bright_cont_6_reg_9706[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_6_reg_9706_reg[0]_i_26\(1),
      I2 => Q(1),
      I3 => \bright_cont_6_reg_9706_reg[0]_i_26_0\(1),
      I4 => Q(0),
      I5 => \bright_cont_6_reg_9706_reg[0]_i_26_1\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_9(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_10(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
      ENBWREN => ram_reg_8,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_51 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_51 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_51 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_52 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_26_reg_9926[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dark_cont_26_reg_9937[0]_i_6_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_11_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937_reg[0]_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_26_reg_9937[0]_i_6_1\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_10_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937[0]_i_7_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_13_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937[0]_i_7_1\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_12_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937[0]_i_8_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_15_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937[0]_i_8_1\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_14_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937[0]_i_9_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_17_0\ : in STD_LOGIC;
    \dark_cont_26_reg_9937[0]_i_9_1\ : in STD_LOGIC;
    \dark_cont_26_reg_9937_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_52 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_52 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_26_reg_9926[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_26_reg_9926_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_34_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_38_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_42_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_46_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_50_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_54_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_58_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_62_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \dark_cont_26_reg_9937_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \NLW_bright_cont_26_reg_9926_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_26_reg_9937_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_26_reg_9926_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_26_reg_9937_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\bright_cont_26_reg_9926[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_11_n_0\,
      O => \bright_cont_26_reg_9926[0]_i_2_n_0\
    );
\bright_cont_26_reg_9926[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_13_n_0\,
      O => \bright_cont_26_reg_9926[0]_i_3_n_0\
    );
\bright_cont_26_reg_9926[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_15_n_0\,
      O => \bright_cont_26_reg_9926[0]_i_4_n_0\
    );
\bright_cont_26_reg_9926[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_17_n_0\,
      O => \bright_cont_26_reg_9926[0]_i_5_n_0\
    );
\bright_cont_26_reg_9926[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \dark_cont_26_reg_9937_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_26_reg_9926[0]_i_6_n_0\
    );
\bright_cont_26_reg_9926[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \dark_cont_26_reg_9937_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_26_reg_9926[0]_i_7_n_0\
    );
\bright_cont_26_reg_9926[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \dark_cont_26_reg_9937_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_26_reg_9926[0]_i_8_n_0\
    );
\bright_cont_26_reg_9926[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \dark_cont_26_reg_9937_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_26_reg_9926[0]_i_9_n_0\
    );
\bright_cont_26_reg_9926_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bright_cont_26_reg_9926[0]_i_9_0\(0),
      CO(2) => \bright_cont_26_reg_9926_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_26_reg_9926_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_26_reg_9926_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_26_reg_9926[0]_i_2_n_0\,
      DI(2) => \bright_cont_26_reg_9926[0]_i_3_n_0\,
      DI(1) => \bright_cont_26_reg_9926[0]_i_4_n_0\,
      DI(0) => \bright_cont_26_reg_9926[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_26_reg_9926_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_26_reg_9926[0]_i_6_n_0\,
      S(2) => \bright_cont_26_reg_9926[0]_i_7_n_0\,
      S(1) => \bright_cont_26_reg_9926[0]_i_8_n_0\,
      S(0) => \bright_cont_26_reg_9926[0]_i_9_n_0\
    );
\dark_cont_26_reg_9937[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_10_n_0\,
      I2 => \dark_cont_26_reg_9937_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_26_reg_9937[0]_i_2_n_0\
    );
\dark_cont_26_reg_9937[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_12_n_0\,
      I2 => \dark_cont_26_reg_9937_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_26_reg_9937[0]_i_3_n_0\
    );
\dark_cont_26_reg_9937[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(6),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(6),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(6),
      O => \dark_cont_26_reg_9937[0]_i_34_n_0\
    );
\dark_cont_26_reg_9937[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(7),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(7),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(7),
      O => \dark_cont_26_reg_9937[0]_i_38_n_0\
    );
\dark_cont_26_reg_9937[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_14_n_0\,
      I2 => \dark_cont_26_reg_9937_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_26_reg_9937[0]_i_4_n_0\
    );
\dark_cont_26_reg_9937[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(4),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(4),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(4),
      O => \dark_cont_26_reg_9937[0]_i_42_n_0\
    );
\dark_cont_26_reg_9937[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(5),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(5),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(5),
      O => \dark_cont_26_reg_9937[0]_i_46_n_0\
    );
\dark_cont_26_reg_9937[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_16_n_0\,
      I2 => \dark_cont_26_reg_9937_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_26_reg_9937[0]_i_5_n_0\
    );
\dark_cont_26_reg_9937[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(2),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(2),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(2),
      O => \dark_cont_26_reg_9937[0]_i_50_n_0\
    );
\dark_cont_26_reg_9937[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(3),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(3),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(3),
      O => \dark_cont_26_reg_9937[0]_i_54_n_0\
    );
\dark_cont_26_reg_9937[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(0),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(0),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(0),
      O => \dark_cont_26_reg_9937[0]_i_58_n_0\
    );
\dark_cont_26_reg_9937[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_11_n_0\,
      O => \dark_cont_26_reg_9937[0]_i_6_n_0\
    );
\dark_cont_26_reg_9937[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_20_0\(1),
      I2 => Q(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_20_1\(1),
      I4 => Q(0),
      I5 => \dark_cont_26_reg_9937_reg[0]_i_20_2\(1),
      O => \dark_cont_26_reg_9937[0]_i_62_n_0\
    );
\dark_cont_26_reg_9937[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_13_n_0\,
      O => \dark_cont_26_reg_9937[0]_i_7_n_0\
    );
\dark_cont_26_reg_9937[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_15_n_0\,
      O => \dark_cont_26_reg_9937[0]_i_8_n_0\
    );
\dark_cont_26_reg_9937[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_26_reg_9937_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \dark_cont_26_reg_9937_reg[0]_i_17_n_0\,
      O => \dark_cont_26_reg_9937[0]_i_9_n_0\
    );
\dark_cont_26_reg_9937_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \dark_cont_26_reg_9937_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_26_reg_9937_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_26_reg_9937_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_26_reg_9937[0]_i_2_n_0\,
      DI(2) => \dark_cont_26_reg_9937[0]_i_3_n_0\,
      DI(1) => \dark_cont_26_reg_9937[0]_i_4_n_0\,
      DI(0) => \dark_cont_26_reg_9937[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_26_reg_9937_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_26_reg_9937[0]_i_6_n_0\,
      S(2) => \dark_cont_26_reg_9937[0]_i_7_n_0\,
      S(1) => \dark_cont_26_reg_9937[0]_i_8_n_0\,
      S(0) => \dark_cont_26_reg_9937[0]_i_9_n_0\
    );
\dark_cont_26_reg_9937_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_18_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_6_1\,
      O => \dark_cont_26_reg_9937_reg[0]_i_10_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_20_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_6_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_11_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_22_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_7_1\,
      O => \dark_cont_26_reg_9937_reg[0]_i_12_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_24_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_7_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_13_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_26_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_8_1\,
      O => \dark_cont_26_reg_9937_reg[0]_i_14_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_28_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_8_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_15_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_30_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_9_1\,
      O => \dark_cont_26_reg_9937_reg[0]_i_16_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_26_reg_9937_reg[0]_i_32_n_0\,
      I1 => \dark_cont_26_reg_9937[0]_i_9_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_17_n_0\,
      S => Q(3)
    );
\dark_cont_26_reg_9937_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_34_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_10_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_18_n_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_38_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_11_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_20_n_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_42_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_12_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_22_n_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_46_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_13_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_24_n_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_50_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_14_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_26_n_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_54_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_15_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_28_n_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_58_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_16_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_30_n_0\,
      S => Q(2)
    );
\dark_cont_26_reg_9937_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_26_reg_9937[0]_i_62_n_0\,
      I1 => \dark_cont_26_reg_9937_reg[0]_i_17_0\,
      O => \dark_cont_26_reg_9937_reg[0]_i_32_n_0\,
      S => Q(2)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_53 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_53 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_53 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_1(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_54 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_11\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_10\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_13\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_12\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_15\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_14\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_17\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_16\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_54 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_54 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dark_cont_24_reg_9915[0]_i_36_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_40_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_44_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_48_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_52_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_56_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_60_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_64_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\dark_cont_24_reg_9915[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(6),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(6),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(6),
      O => \dark_cont_24_reg_9915[0]_i_36_n_0\
    );
\dark_cont_24_reg_9915[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(7),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(7),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(7),
      O => \dark_cont_24_reg_9915[0]_i_40_n_0\
    );
\dark_cont_24_reg_9915[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(4),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(4),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(4),
      O => \dark_cont_24_reg_9915[0]_i_44_n_0\
    );
\dark_cont_24_reg_9915[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(5),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(5),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(5),
      O => \dark_cont_24_reg_9915[0]_i_48_n_0\
    );
\dark_cont_24_reg_9915[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(2),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(2),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(2),
      O => \dark_cont_24_reg_9915[0]_i_52_n_0\
    );
\dark_cont_24_reg_9915[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(3),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(3),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(3),
      O => \dark_cont_24_reg_9915[0]_i_56_n_0\
    );
\dark_cont_24_reg_9915[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(0),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(0),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(0),
      O => \dark_cont_24_reg_9915[0]_i_60_n_0\
    );
\dark_cont_24_reg_9915[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(1),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_21_1\(1),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_2\(1),
      O => \dark_cont_24_reg_9915[0]_i_64_n_0\
    );
\dark_cont_24_reg_9915_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_36_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_40_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_44_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_48_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_52_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_56_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_60_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_16\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_64_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\,
      S => Q(2)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_1(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_55 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep\ : out STD_LOGIC;
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_55 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_55 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce1_local : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[0]_rep\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]_rep\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]_rep\ : STD_LOGIC;
  signal \ram_reg_i_3__27_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__27_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__32_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__32_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__32_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__30_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__20_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[0]_rep\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]_rep\;
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]_rep\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__27_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__27_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__32_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__32_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__32_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__30_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__20_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864(0),
      I3 => trunc_ln29_reg_7864(3),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(1),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce0_local
    );
\ram_reg_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => ram_reg_7(2),
      I2 => ram_reg_15,
      I3 => ram_reg_7(1),
      I4 => ram_reg_7(3),
      I5 => ram_reg_7(5),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]_rep\
    );
\ram_reg_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_6,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_4,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_ce1_local
    );
\ram_reg_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_6,
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[5]_rep\,
      O => \ram_reg_i_3__27_n_0\
    );
\ram_reg_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => ram_reg_7(1),
      I2 => ram_reg_15,
      I3 => ram_reg_7(2),
      I4 => ram_reg_7(4),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]_rep\
    );
\ram_reg_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_6,
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[4]_rep\,
      O => \ram_reg_i_4__27_n_0\
    );
\ram_reg_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => ram_reg_12(0),
      I2 => ram_reg_14,
      I3 => ram_reg_7(0),
      I4 => ram_reg_7(1),
      I5 => ram_reg_7(3),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\
    );
\ram_reg_i_5__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => ram_reg_7(0),
      I2 => ram_reg_14,
      I3 => ram_reg_12(0),
      I4 => ram_reg_7(2),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\
    );
\ram_reg_i_5__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_6,
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[3]_rep\,
      O => \ram_reg_i_5__32_n_0\
    );
\ram_reg_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => ram_reg_12(0),
      I1 => ram_reg_13,
      I2 => ram_reg_10,
      I3 => ram_reg_8,
      I4 => ram_reg_7(0),
      I5 => ram_reg_7(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\
    );
\ram_reg_i_6__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_6,
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\,
      O => \ram_reg_i_6__32_n_0\
    );
\ram_reg_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ram_reg_8,
      I2 => ram_reg_10,
      I3 => ram_reg_9,
      I4 => ram_reg_11,
      I5 => ram_reg_12(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[0]_rep\
    );
\ram_reg_i_7__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_8,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_10,
      I4 => ram_reg_6,
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[1]_rep\,
      O => \ram_reg_i_7__32_n_0\
    );
\ram_reg_i_8__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_8,
      I2 => ram_reg_9,
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[0]_rep\,
      O => \ram_reg_i_8__30_n_0\
    );
\ram_reg_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_5,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_6,
      I5 => ram_reg_7(0),
      O => \ram_reg_i_9__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_56 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__2\ : in STD_LOGIC;
    \ram_reg_i_10__8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__2_0\ : in STD_LOGIC;
    \ram_reg_i_10__8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_56 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_56 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_10(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(7),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(6),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(5),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(4),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(3),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(2),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(2),
      O => ram_reg_6
    );
\ram_reg_i_51__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(1),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(1),
      O => ram_reg_7
    );
\ram_reg_i_55__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_24__2\,
      I3 => \ram_reg_i_10__8\(0),
      I4 => \ram_reg_i_24__2_0\,
      I5 => \ram_reg_i_10__8_0\(0),
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_57 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_8_reg_9739[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bright_cont_8_reg_9728[0]_i_6_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_11_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_8_reg_9728[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_10_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_13_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_12_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_15_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_14_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728[0]_i_9_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_17_0\ : in STD_LOGIC;
    \bright_cont_8_reg_9728[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_57 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_57 is
  signal \bright_cont_8_reg_9728[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_34_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_38_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_42_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_46_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_50_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_54_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_58_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_62_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_8_reg_9739_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_bright_cont_8_reg_9728_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_8_reg_9739_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_8_reg_9728_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_8_reg_9739_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_8_reg_9728[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_11_n_0\,
      O => \bright_cont_8_reg_9728[0]_i_2_n_0\
    );
\bright_cont_8_reg_9728[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_13_n_0\,
      O => \bright_cont_8_reg_9728[0]_i_3_n_0\
    );
\bright_cont_8_reg_9728[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(6),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(6),
      O => \bright_cont_8_reg_9728[0]_i_34_n_0\
    );
\bright_cont_8_reg_9728[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(7),
      I2 => Q(1),
      I3 => DOADO(7),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(7),
      O => \bright_cont_8_reg_9728[0]_i_38_n_0\
    );
\bright_cont_8_reg_9728[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_15_n_0\,
      O => \bright_cont_8_reg_9728[0]_i_4_n_0\
    );
\bright_cont_8_reg_9728[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(4),
      I2 => Q(1),
      I3 => DOADO(4),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(4),
      O => \bright_cont_8_reg_9728[0]_i_42_n_0\
    );
\bright_cont_8_reg_9728[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(5),
      I2 => Q(1),
      I3 => DOADO(5),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(5),
      O => \bright_cont_8_reg_9728[0]_i_46_n_0\
    );
\bright_cont_8_reg_9728[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_17_n_0\,
      O => \bright_cont_8_reg_9728[0]_i_5_n_0\
    );
\bright_cont_8_reg_9728[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(2),
      I2 => Q(1),
      I3 => DOADO(2),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(2),
      O => \bright_cont_8_reg_9728[0]_i_50_n_0\
    );
\bright_cont_8_reg_9728[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(3),
      I2 => Q(1),
      I3 => DOADO(3),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(3),
      O => \bright_cont_8_reg_9728[0]_i_54_n_0\
    );
\bright_cont_8_reg_9728[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(0),
      I2 => Q(1),
      I3 => DOADO(0),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(0),
      O => \bright_cont_8_reg_9728[0]_i_58_n_0\
    );
\bright_cont_8_reg_9728[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_8_reg_9728_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_8_reg_9728[0]_i_6_n_0\
    );
\bright_cont_8_reg_9728[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(1),
      I2 => Q(1),
      I3 => DOADO(1),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(1),
      O => \bright_cont_8_reg_9728[0]_i_62_n_0\
    );
\bright_cont_8_reg_9728[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_8_reg_9728_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_8_reg_9728[0]_i_7_n_0\
    );
\bright_cont_8_reg_9728[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_8_reg_9728_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_8_reg_9728[0]_i_8_n_0\
    );
\bright_cont_8_reg_9728[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_8_reg_9728_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_8_reg_9728[0]_i_9_n_0\
    );
\bright_cont_8_reg_9728_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_8_reg_9728_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_8_reg_9728_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_8_reg_9728_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_8_reg_9728[0]_i_2_n_0\,
      DI(2) => \bright_cont_8_reg_9728[0]_i_3_n_0\,
      DI(1) => \bright_cont_8_reg_9728[0]_i_4_n_0\,
      DI(0) => \bright_cont_8_reg_9728[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_8_reg_9728_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_8_reg_9728[0]_i_6_n_0\,
      S(2) => \bright_cont_8_reg_9728[0]_i_7_n_0\,
      S(1) => \bright_cont_8_reg_9728[0]_i_8_n_0\,
      S(0) => \bright_cont_8_reg_9728[0]_i_9_n_0\
    );
\bright_cont_8_reg_9728_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_18_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_6_1\,
      O => \bright_cont_8_reg_9728_reg[0]_i_10_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_20_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_6_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_11_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_22_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_7_1\,
      O => \bright_cont_8_reg_9728_reg[0]_i_12_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_24_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_7_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_13_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_26_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_8_1\,
      O => \bright_cont_8_reg_9728_reg[0]_i_14_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_28_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_8_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_15_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_30_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_9_1\,
      O => \bright_cont_8_reg_9728_reg[0]_i_16_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_8_reg_9728_reg[0]_i_32_n_0\,
      I1 => \bright_cont_8_reg_9728[0]_i_9_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_17_n_0\,
      S => Q(3)
    );
\bright_cont_8_reg_9728_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_34_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_10_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_18_n_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_38_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_11_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_20_n_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_42_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_12_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_22_n_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_46_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_13_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_24_n_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_50_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_14_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_26_n_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_54_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_15_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_28_n_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_58_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_16_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_30_n_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_62_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_17_0\,
      O => \bright_cont_8_reg_9728_reg[0]_i_32_n_0\,
      S => Q(2)
    );
\dark_cont_8_reg_9739[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_10_n_0\,
      I2 => \bright_cont_8_reg_9728_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_8_reg_9739[0]_i_2_n_0\
    );
\dark_cont_8_reg_9739[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_12_n_0\,
      I2 => \bright_cont_8_reg_9728_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_8_reg_9739[0]_i_3_n_0\
    );
\dark_cont_8_reg_9739[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_14_n_0\,
      I2 => \bright_cont_8_reg_9728_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_8_reg_9739[0]_i_4_n_0\
    );
\dark_cont_8_reg_9739[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_16_n_0\,
      I2 => \bright_cont_8_reg_9728_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_8_reg_9739[0]_i_5_n_0\
    );
\dark_cont_8_reg_9739[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_11_n_0\,
      O => \dark_cont_8_reg_9739[0]_i_6_n_0\
    );
\dark_cont_8_reg_9739[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_13_n_0\,
      O => \dark_cont_8_reg_9739[0]_i_7_n_0\
    );
\dark_cont_8_reg_9739[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_15_n_0\,
      O => \dark_cont_8_reg_9739[0]_i_8_n_0\
    );
\dark_cont_8_reg_9739[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_17_n_0\,
      O => \dark_cont_8_reg_9739[0]_i_9_n_0\
    );
\dark_cont_8_reg_9739_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_8_reg_9739[0]_i_9_0\(0),
      CO(2) => \dark_cont_8_reg_9739_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_8_reg_9739_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_8_reg_9739_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_8_reg_9739[0]_i_2_n_0\,
      DI(2) => \dark_cont_8_reg_9739[0]_i_3_n_0\,
      DI(1) => \dark_cont_8_reg_9739[0]_i_4_n_0\,
      DI(0) => \dark_cont_8_reg_9739[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_8_reg_9739_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_8_reg_9739[0]_i_6_n_0\,
      S(2) => \dark_cont_8_reg_9739[0]_i_7_n_0\,
      S(1) => \dark_cont_8_reg_9739[0]_i_8_n_0\,
      S(0) => \dark_cont_8_reg_9739[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_2(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_58 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_58 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_58 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_59 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_24_reg_9915_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_59 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_59 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\dark_cont_24_reg_9915[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(6),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(6),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(6),
      O => ram_reg_2
    );
\dark_cont_24_reg_9915[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(7),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(7),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(7),
      O => ram_reg_1
    );
\dark_cont_24_reg_9915[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(4),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(4),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(4),
      O => ram_reg_4
    );
\dark_cont_24_reg_9915[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(5),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(5),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(5),
      O => ram_reg_3
    );
\dark_cont_24_reg_9915[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(2),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(2),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(2),
      O => ram_reg_6
    );
\dark_cont_24_reg_9915[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(3),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(3),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(3),
      O => ram_reg_5
    );
\dark_cont_24_reg_9915[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(0),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(0),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(0),
      O => ram_reg_8
    );
\dark_cont_24_reg_9915[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20\(1),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(1),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_10(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_60 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__2_0\ : in STD_LOGIC;
    \ram_reg_i_10__8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__2_1\ : in STD_LOGIC;
    \ram_reg_i_10__8_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_60 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_60 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_12__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__2_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_2(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_26__2_n_0\,
      I1 => ram_reg_6,
      O => \ram_reg_i_10__8_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_12__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_30__2_n_0\,
      I1 => ram_reg_8,
      O => \ram_reg_i_12__4_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_14__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_34__2_n_0\,
      I1 => ram_reg_10,
      O => \ram_reg_i_14__3_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_16__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_38__2_n_0\,
      I1 => ram_reg_12,
      O => \ram_reg_i_16__3_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_18__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_42__2_n_0\,
      I1 => ram_reg_14,
      O => \ram_reg_i_18__2_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_20__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_46__2_n_0\,
      I1 => ram_reg_16,
      O => \ram_reg_i_20__3_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_22__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_50__2_n_0\,
      I1 => ram_reg_19,
      O => \ram_reg_i_22__3_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_24__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_54__2_n_0\,
      I1 => ram_reg_21,
      O => \ram_reg_i_24__2_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(7),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(7),
      O => \ram_reg_i_26__2_n_0\
    );
\ram_reg_i_2__36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_10__8_n_0\,
      I1 => ram_reg_4,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(7),
      S => ram_reg_3
    );
\ram_reg_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(6),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(6),
      O => \ram_reg_i_30__2_n_0\
    );
\ram_reg_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(5),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(5),
      O => \ram_reg_i_34__2_n_0\
    );
\ram_reg_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(4),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(4),
      O => \ram_reg_i_38__2_n_0\
    );
\ram_reg_i_3__38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_12__4_n_0\,
      I1 => ram_reg_7,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(6),
      S => ram_reg_3
    );
\ram_reg_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(3),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(3),
      O => \ram_reg_i_42__2_n_0\
    );
\ram_reg_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(2),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(2),
      O => \ram_reg_i_46__2_n_0\
    );
\ram_reg_i_4__38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_14__3_n_0\,
      I1 => ram_reg_9,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(5),
      S => ram_reg_3
    );
\ram_reg_i_50__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(1),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(1),
      O => \ram_reg_i_50__2_n_0\
    );
\ram_reg_i_54__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_24__2_0\,
      I3 => \ram_reg_i_10__8_0\(0),
      I4 => \ram_reg_i_24__2_1\,
      I5 => \ram_reg_i_10__8_1\(0),
      O => \ram_reg_i_54__2_n_0\
    );
\ram_reg_i_5__38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_16__3_n_0\,
      I1 => ram_reg_11,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(4),
      S => ram_reg_3
    );
\ram_reg_i_6__38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_18__2_n_0\,
      I1 => ram_reg_13,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(3),
      S => ram_reg_3
    );
\ram_reg_i_7__38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_20__3_n_0\,
      I1 => ram_reg_15,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(2),
      S => ram_reg_3
    );
\ram_reg_i_8__36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_22__3_n_0\,
      I1 => ram_reg_18,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(1),
      S => ram_reg_17
    );
\ram_reg_i_9__25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_24__2_n_0\,
      I1 => ram_reg_20,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(0),
      S => ram_reg_17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_61 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_8_reg_9728_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_61 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_61 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_8_reg_9728[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(6),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(6),
      O => ram_reg_2
    );
\bright_cont_8_reg_9728[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(7),
      I2 => Q(1),
      I3 => DOADO(7),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(7),
      O => ram_reg_1
    );
\bright_cont_8_reg_9728[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(4),
      I2 => Q(1),
      I3 => DOADO(4),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(4),
      O => ram_reg_4
    );
\bright_cont_8_reg_9728[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(5),
      I2 => Q(1),
      I3 => DOADO(5),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(5),
      O => ram_reg_3
    );
\bright_cont_8_reg_9728[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(2),
      I2 => Q(1),
      I3 => DOADO(2),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(2),
      O => ram_reg_6
    );
\bright_cont_8_reg_9728[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(3),
      I2 => Q(1),
      I3 => DOADO(3),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(3),
      O => ram_reg_5
    );
\bright_cont_8_reg_9728[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(0),
      I2 => Q(1),
      I3 => DOADO(0),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(0),
      O => ram_reg_8
    );
\bright_cont_8_reg_9728[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21\(1),
      I2 => Q(1),
      I3 => DOADO(1),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_62 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_25__2\ : in STD_LOGIC;
    \ram_reg_i_11__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_25__2_0\ : in STD_LOGIC;
    \ram_reg_i_11__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_62 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_62 is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
      ENBWREN => \^ap_enable_reg_pp0_iter1_reg\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ram_reg_10,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ram_reg_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(7),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(6),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(5),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(4),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_45__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(3),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(2),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(2),
      O => ram_reg_6
    );
\ram_reg_i_53__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(1),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(1),
      O => ram_reg_7
    );
\ram_reg_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_25__2\,
      I3 => \ram_reg_i_11__4\(0),
      I4 => \ram_reg_i_25__2_0\,
      I5 => \ram_reg_i_11__4_0\(0),
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_63 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_11\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_10\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_13\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_12\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_15\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_14\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_17\ : in STD_LOGIC;
    \bright_cont_8_reg_9728_reg[0]_i_16\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_63 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_63 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_8_reg_9728[0]_i_36_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_40_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_44_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_48_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_52_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_56_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_60_n_0\ : STD_LOGIC;
  signal \bright_cont_8_reg_9728[0]_i_64_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\bright_cont_8_reg_9728[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(6),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(6),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(6),
      O => \bright_cont_8_reg_9728[0]_i_36_n_0\
    );
\bright_cont_8_reg_9728[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(7),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(7),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(7),
      O => \bright_cont_8_reg_9728[0]_i_40_n_0\
    );
\bright_cont_8_reg_9728[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(4),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(4),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(4),
      O => \bright_cont_8_reg_9728[0]_i_44_n_0\
    );
\bright_cont_8_reg_9728[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(5),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(5),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(5),
      O => \bright_cont_8_reg_9728[0]_i_48_n_0\
    );
\bright_cont_8_reg_9728[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(2),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(2),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(2),
      O => \bright_cont_8_reg_9728[0]_i_52_n_0\
    );
\bright_cont_8_reg_9728[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(3),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(3),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(3),
      O => \bright_cont_8_reg_9728[0]_i_56_n_0\
    );
\bright_cont_8_reg_9728[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(0),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(0),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(0),
      O => \bright_cont_8_reg_9728[0]_i_60_n_0\
    );
\bright_cont_8_reg_9728[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_21_0\(1),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_21_1\(1),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_21_2\(1),
      O => \bright_cont_8_reg_9728[0]_i_64_n_0\
    );
\bright_cont_8_reg_9728_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_36_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_40_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_44_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_48_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_52_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_56_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_60_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_16\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\,
      S => Q(2)
    );
\bright_cont_8_reg_9728_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_8_reg_9728[0]_i_64_n_0\,
      I1 => \bright_cont_8_reg_9728_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\,
      S => Q(2)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_64 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_64 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_64 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => ram_reg_3,
      ADDRARDADDR(9) => ram_reg_4,
      ADDRARDADDR(8) => ram_reg_5,
      ADDRARDADDR(7) => ram_reg_6,
      ADDRARDADDR(6) => ram_reg_7,
      ADDRARDADDR(5) => ram_reg_8,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_65 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_24_reg_9915_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_65 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_65 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\dark_cont_24_reg_9915[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(6),
      I2 => Q(1),
      I3 => DOADO(6),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(6),
      O => ram_reg_3
    );
\dark_cont_24_reg_9915[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(7),
      I2 => Q(1),
      I3 => DOADO(7),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(7),
      O => ram_reg_2
    );
\dark_cont_24_reg_9915[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(4),
      I2 => Q(1),
      I3 => DOADO(4),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(4),
      O => ram_reg_5
    );
\dark_cont_24_reg_9915[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(5),
      I2 => Q(1),
      I3 => DOADO(5),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(5),
      O => ram_reg_4
    );
\dark_cont_24_reg_9915[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(2),
      I2 => Q(1),
      I3 => DOADO(2),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(2),
      O => ram_reg_7
    );
\dark_cont_24_reg_9915[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(3),
      I2 => Q(1),
      I3 => DOADO(3),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(3),
      O => ram_reg_6
    );
\dark_cont_24_reg_9915[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(0),
      I2 => Q(1),
      I3 => DOADO(0),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(0),
      O => ram_reg_9
    );
\dark_cont_24_reg_9915[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_21\(1),
      I2 => Q(1),
      I3 => DOADO(1),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_21_0\(1),
      O => ram_reg_8
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_11(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
      ENBWREN => ram_reg_10,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_66 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_2_reg_9673[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662[0]_i_9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bright_cont_2_reg_9662[0]_i_6_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_11_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662_reg[0]_i_30_1\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_2_reg_9662[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_10_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_13_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_12_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_15_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_14_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_17_0\ : in STD_LOGIC;
    \bright_cont_2_reg_9662[0]_i_9_2\ : in STD_LOGIC;
    \bright_cont_2_reg_9662_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_66 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_66 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_2_reg_9662[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_34_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_38_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_42_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_46_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_50_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_54_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_58_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_62_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \bright_cont_2_reg_9662_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_2_reg_9673_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce1_local : STD_LOGIC;
  signal \ram_reg_i_3__13_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__13_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__13_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__13_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__13_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__13_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__9_n_0\ : STD_LOGIC;
  signal \NLW_bright_cont_2_reg_9662_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_2_reg_9673_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_2_reg_9662_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_2_reg_9673_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
\bright_cont_2_reg_9662[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_11_n_0\,
      O => \bright_cont_2_reg_9662[0]_i_2_n_0\
    );
\bright_cont_2_reg_9662[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_13_n_0\,
      O => \bright_cont_2_reg_9662[0]_i_3_n_0\
    );
\bright_cont_2_reg_9662[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(6),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(6),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(6),
      O => \bright_cont_2_reg_9662[0]_i_34_n_0\
    );
\bright_cont_2_reg_9662[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(7),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(7),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(7),
      O => \bright_cont_2_reg_9662[0]_i_38_n_0\
    );
\bright_cont_2_reg_9662[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_15_n_0\,
      O => \bright_cont_2_reg_9662[0]_i_4_n_0\
    );
\bright_cont_2_reg_9662[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(4),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(4),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(4),
      O => \bright_cont_2_reg_9662[0]_i_42_n_0\
    );
\bright_cont_2_reg_9662[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(5),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(5),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(5),
      O => \bright_cont_2_reg_9662[0]_i_46_n_0\
    );
\bright_cont_2_reg_9662[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_17_n_0\,
      O => \bright_cont_2_reg_9662[0]_i_5_n_0\
    );
\bright_cont_2_reg_9662[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(2),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(2),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(2),
      O => \bright_cont_2_reg_9662[0]_i_50_n_0\
    );
\bright_cont_2_reg_9662[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(3),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(3),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(3),
      O => \bright_cont_2_reg_9662[0]_i_54_n_0\
    );
\bright_cont_2_reg_9662[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(0),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(0),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(0),
      O => \bright_cont_2_reg_9662[0]_i_58_n_0\
    );
\bright_cont_2_reg_9662[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_2_reg_9662[0]_i_6_n_0\
    );
\bright_cont_2_reg_9662[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_20_0\(1),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_30_0\,
      I3 => \bright_cont_2_reg_9662_reg[0]_i_20_1\(1),
      I4 => \bright_cont_2_reg_9662_reg[0]_i_30_1\,
      I5 => \bright_cont_2_reg_9662_reg[0]_i_20_2\(1),
      O => \bright_cont_2_reg_9662[0]_i_62_n_0\
    );
\bright_cont_2_reg_9662[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_2_reg_9662[0]_i_7_n_0\
    );
\bright_cont_2_reg_9662[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_2_reg_9662[0]_i_8_n_0\
    );
\bright_cont_2_reg_9662[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_2_reg_9662_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_2_reg_9662[0]_i_9_n_0\
    );
\bright_cont_2_reg_9662_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_2_reg_9662_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_2_reg_9662_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_2_reg_9662_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_2_reg_9662[0]_i_2_n_0\,
      DI(2) => \bright_cont_2_reg_9662[0]_i_3_n_0\,
      DI(1) => \bright_cont_2_reg_9662[0]_i_4_n_0\,
      DI(0) => \bright_cont_2_reg_9662[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_2_reg_9662_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_2_reg_9662[0]_i_6_n_0\,
      S(2) => \bright_cont_2_reg_9662[0]_i_7_n_0\,
      S(1) => \bright_cont_2_reg_9662[0]_i_8_n_0\,
      S(0) => \bright_cont_2_reg_9662[0]_i_9_n_0\
    );
\bright_cont_2_reg_9662_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_18_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_6_1\,
      O => \bright_cont_2_reg_9662_reg[0]_i_10_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_20_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_6_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_11_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_22_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_7_1\,
      O => \bright_cont_2_reg_9662_reg[0]_i_12_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_24_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_7_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_13_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_26_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_8_1\,
      O => \bright_cont_2_reg_9662_reg[0]_i_14_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_28_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_8_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_15_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_30_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_9_2\,
      O => \bright_cont_2_reg_9662_reg[0]_i_16_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_2_reg_9662_reg[0]_i_32_n_0\,
      I1 => \bright_cont_2_reg_9662[0]_i_9_1\,
      O => \bright_cont_2_reg_9662_reg[0]_i_17_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(1)
    );
\bright_cont_2_reg_9662_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_34_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_10_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_18_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_38_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_11_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_20_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_42_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_12_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_22_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_46_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_13_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_24_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_50_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_14_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_26_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_54_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_15_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_28_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_58_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_16_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_30_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\bright_cont_2_reg_9662_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_2_reg_9662[0]_i_62_n_0\,
      I1 => \bright_cont_2_reg_9662_reg[0]_i_17_0\,
      O => \bright_cont_2_reg_9662_reg[0]_i_32_n_0\,
      S => \bright_cont_2_reg_9662[0]_i_9_0\(0)
    );
\dark_cont_2_reg_9673[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_10_n_0\,
      I2 => \bright_cont_2_reg_9662_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_2_reg_9673[0]_i_2_n_0\
    );
\dark_cont_2_reg_9673[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_12_n_0\,
      I2 => \bright_cont_2_reg_9662_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_2_reg_9673[0]_i_3_n_0\
    );
\dark_cont_2_reg_9673[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_14_n_0\,
      I2 => \bright_cont_2_reg_9662_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_2_reg_9673[0]_i_4_n_0\
    );
\dark_cont_2_reg_9673[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_16_n_0\,
      I2 => \bright_cont_2_reg_9662_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_2_reg_9673[0]_i_5_n_0\
    );
\dark_cont_2_reg_9673[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_11_n_0\,
      O => \dark_cont_2_reg_9673[0]_i_6_n_0\
    );
\dark_cont_2_reg_9673[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_13_n_0\,
      O => \dark_cont_2_reg_9673[0]_i_7_n_0\
    );
\dark_cont_2_reg_9673[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_15_n_0\,
      O => \dark_cont_2_reg_9673[0]_i_8_n_0\
    );
\dark_cont_2_reg_9673[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_2_reg_9662_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_2_reg_9662_reg[0]_i_17_n_0\,
      O => \dark_cont_2_reg_9673[0]_i_9_n_0\
    );
\dark_cont_2_reg_9673_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_2_reg_9673[0]_i_9_0\(0),
      CO(2) => \dark_cont_2_reg_9673_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_2_reg_9673_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_2_reg_9673_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_2_reg_9673[0]_i_2_n_0\,
      DI(2) => \dark_cont_2_reg_9673[0]_i_3_n_0\,
      DI(1) => \dark_cont_2_reg_9673[0]_i_4_n_0\,
      DI(0) => \dark_cont_2_reg_9673[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_2_reg_9673_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_2_reg_9673[0]_i_6_n_0\,
      S(2) => \dark_cont_2_reg_9673[0]_i_7_n_0\,
      S(1) => \dark_cont_2_reg_9673[0]_i_8_n_0\,
      S(0) => \dark_cont_2_reg_9673[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__13_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__13_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__13_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__13_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__13_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__13_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__9_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(0),
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864(3),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(1),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce0_local
    );
\ram_reg_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1040000000000000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_3,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_ce1_local
    );
\ram_reg_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_7,
      O => \ram_reg_i_3__13_n_0\
    );
\ram_reg_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_8,
      O => \ram_reg_i_4__13_n_0\
    );
\ram_reg_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_9,
      O => \ram_reg_i_5__13_n_0\
    );
\ram_reg_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_10,
      O => \ram_reg_i_6__13_n_0\
    );
\ram_reg_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_13,
      O => \ram_reg_i_7__13_n_0\
    );
\ram_reg_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_14,
      I2 => ram_reg_15,
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_16,
      O => \ram_reg_i_8__13_n_0\
    );
\ram_reg_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_4,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_17(0),
      O => \ram_reg_i_9__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_67 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_25__2_0\ : in STD_LOGIC;
    \ram_reg_i_11__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_25__2_1\ : in STD_LOGIC;
    \ram_reg_i_11__4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_67 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_67 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__2_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_2(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_11__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_28__2_n_0\,
      I1 => ram_reg_4,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\,
      S => ram_reg_3
    );
\ram_reg_i_13__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_32__2_n_0\,
      I1 => ram_reg_5,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\,
      S => ram_reg_3
    );
\ram_reg_i_15__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_36__2_n_0\,
      I1 => ram_reg_6,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\,
      S => ram_reg_3
    );
\ram_reg_i_17__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_40__2_n_0\,
      I1 => ram_reg_7,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\,
      S => ram_reg_3
    );
\ram_reg_i_19__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_44__2_n_0\,
      I1 => ram_reg_8,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\,
      S => ram_reg_3
    );
\ram_reg_i_21__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_48__2_n_0\,
      I1 => ram_reg_9,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\,
      S => ram_reg_3
    );
\ram_reg_i_23__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_52__2_n_0\,
      I1 => ram_reg_10,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\,
      S => ram_reg_3
    );
\ram_reg_i_25__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_56__2_n_0\,
      I1 => ram_reg_11,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\,
      S => ram_reg_3
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(7),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(7),
      O => \ram_reg_i_28__2_n_0\
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(6),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(6),
      O => \ram_reg_i_32__2_n_0\
    );
\ram_reg_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(5),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(5),
      O => \ram_reg_i_36__2_n_0\
    );
\ram_reg_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(4),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(4),
      O => \ram_reg_i_40__2_n_0\
    );
\ram_reg_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(3),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(3),
      O => \ram_reg_i_44__2_n_0\
    );
\ram_reg_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(2),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(2),
      O => \ram_reg_i_48__2_n_0\
    );
\ram_reg_i_52__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(1),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(1),
      O => \ram_reg_i_52__2_n_0\
    );
\ram_reg_i_56__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_25__2_0\,
      I3 => \ram_reg_i_11__4_0\(0),
      I4 => \ram_reg_i_25__2_1\,
      I5 => \ram_reg_i_11__4_1\(0),
      O => \ram_reg_i_56__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_68 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_8_reg_9728_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_8_reg_9728_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_68 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_68 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\bright_cont_8_reg_9728[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(6),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(6),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(6),
      O => ram_reg_1
    );
\bright_cont_8_reg_9728[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(7),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(7),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(7),
      O => ram_reg_0
    );
\bright_cont_8_reg_9728[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(4),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(4),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(4),
      O => ram_reg_3
    );
\bright_cont_8_reg_9728[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(5),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(5),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(5),
      O => ram_reg_2
    );
\bright_cont_8_reg_9728[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(2),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(2),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(2),
      O => ram_reg_5
    );
\bright_cont_8_reg_9728[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(3),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(3),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(3),
      O => ram_reg_4
    );
\bright_cont_8_reg_9728[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(0),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(0),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(0),
      O => ram_reg_7
    );
\bright_cont_8_reg_9728[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_8_reg_9728_reg[0]_i_20\(1),
      I2 => Q(1),
      I3 => \bright_cont_8_reg_9728_reg[0]_i_20_0\(1),
      I4 => Q(0),
      I5 => \bright_cont_8_reg_9728_reg[0]_i_20_1\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_9(0),
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
      ENBWREN => ram_reg_8,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_69 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_69 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_69 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_70 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_24_reg_9904[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dark_cont_24_reg_9915[0]_i_6_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_11_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915_reg[0]_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_24_reg_9915[0]_i_6_1\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_10_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915[0]_i_7_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_13_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915[0]_i_7_1\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_12_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915[0]_i_8_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_15_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915[0]_i_8_1\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_14_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915[0]_i_9_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_17_0\ : in STD_LOGIC;
    \dark_cont_24_reg_9915[0]_i_9_1\ : in STD_LOGIC;
    \dark_cont_24_reg_9915_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_70 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_70 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_24_reg_9904[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_24_reg_9904_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_34_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_38_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_42_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_46_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_50_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_54_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_58_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_62_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \dark_cont_24_reg_9915_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \NLW_bright_cont_24_reg_9904_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_24_reg_9915_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_24_reg_9904_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_24_reg_9915_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
\bright_cont_24_reg_9904[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_11_n_0\,
      O => \bright_cont_24_reg_9904[0]_i_2_n_0\
    );
\bright_cont_24_reg_9904[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_13_n_0\,
      O => \bright_cont_24_reg_9904[0]_i_3_n_0\
    );
\bright_cont_24_reg_9904[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_15_n_0\,
      O => \bright_cont_24_reg_9904[0]_i_4_n_0\
    );
\bright_cont_24_reg_9904[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_17_n_0\,
      O => \bright_cont_24_reg_9904[0]_i_5_n_0\
    );
\bright_cont_24_reg_9904[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \dark_cont_24_reg_9915_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_24_reg_9904[0]_i_6_n_0\
    );
\bright_cont_24_reg_9904[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \dark_cont_24_reg_9915_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_24_reg_9904[0]_i_7_n_0\
    );
\bright_cont_24_reg_9904[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \dark_cont_24_reg_9915_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_24_reg_9904[0]_i_8_n_0\
    );
\bright_cont_24_reg_9904[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \dark_cont_24_reg_9915_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_24_reg_9904[0]_i_9_n_0\
    );
\bright_cont_24_reg_9904_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bright_cont_24_reg_9904[0]_i_9_0\(0),
      CO(2) => \bright_cont_24_reg_9904_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_24_reg_9904_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_24_reg_9904_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_24_reg_9904[0]_i_2_n_0\,
      DI(2) => \bright_cont_24_reg_9904[0]_i_3_n_0\,
      DI(1) => \bright_cont_24_reg_9904[0]_i_4_n_0\,
      DI(0) => \bright_cont_24_reg_9904[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_24_reg_9904_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_24_reg_9904[0]_i_6_n_0\,
      S(2) => \bright_cont_24_reg_9904[0]_i_7_n_0\,
      S(1) => \bright_cont_24_reg_9904[0]_i_8_n_0\,
      S(0) => \bright_cont_24_reg_9904[0]_i_9_n_0\
    );
\dark_cont_24_reg_9915[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_10_n_0\,
      I2 => \dark_cont_24_reg_9915_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_24_reg_9915[0]_i_2_n_0\
    );
\dark_cont_24_reg_9915[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_12_n_0\,
      I2 => \dark_cont_24_reg_9915_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_24_reg_9915[0]_i_3_n_0\
    );
\dark_cont_24_reg_9915[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(6),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(6),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(6),
      O => \dark_cont_24_reg_9915[0]_i_34_n_0\
    );
\dark_cont_24_reg_9915[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(7),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(7),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(7),
      O => \dark_cont_24_reg_9915[0]_i_38_n_0\
    );
\dark_cont_24_reg_9915[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_14_n_0\,
      I2 => \dark_cont_24_reg_9915_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_24_reg_9915[0]_i_4_n_0\
    );
\dark_cont_24_reg_9915[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(4),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(4),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(4),
      O => \dark_cont_24_reg_9915[0]_i_42_n_0\
    );
\dark_cont_24_reg_9915[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(5),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(5),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(5),
      O => \dark_cont_24_reg_9915[0]_i_46_n_0\
    );
\dark_cont_24_reg_9915[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_16_n_0\,
      I2 => \dark_cont_24_reg_9915_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_24_reg_9915[0]_i_5_n_0\
    );
\dark_cont_24_reg_9915[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(2),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(2),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(2),
      O => \dark_cont_24_reg_9915[0]_i_50_n_0\
    );
\dark_cont_24_reg_9915[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(3),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(3),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(3),
      O => \dark_cont_24_reg_9915[0]_i_54_n_0\
    );
\dark_cont_24_reg_9915[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(0),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(0),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(0),
      O => \dark_cont_24_reg_9915[0]_i_58_n_0\
    );
\dark_cont_24_reg_9915[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_11_n_0\,
      O => \dark_cont_24_reg_9915[0]_i_6_n_0\
    );
\dark_cont_24_reg_9915[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_20_0\(1),
      I2 => Q(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_20_1\(1),
      I4 => Q(0),
      I5 => \dark_cont_24_reg_9915_reg[0]_i_20_2\(1),
      O => \dark_cont_24_reg_9915[0]_i_62_n_0\
    );
\dark_cont_24_reg_9915[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_13_n_0\,
      O => \dark_cont_24_reg_9915[0]_i_7_n_0\
    );
\dark_cont_24_reg_9915[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_15_n_0\,
      O => \dark_cont_24_reg_9915[0]_i_8_n_0\
    );
\dark_cont_24_reg_9915[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_24_reg_9915_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \dark_cont_24_reg_9915_reg[0]_i_17_n_0\,
      O => \dark_cont_24_reg_9915[0]_i_9_n_0\
    );
\dark_cont_24_reg_9915_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \dark_cont_24_reg_9915_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_24_reg_9915_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_24_reg_9915_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_24_reg_9915[0]_i_2_n_0\,
      DI(2) => \dark_cont_24_reg_9915[0]_i_3_n_0\,
      DI(1) => \dark_cont_24_reg_9915[0]_i_4_n_0\,
      DI(0) => \dark_cont_24_reg_9915[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_24_reg_9915_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_24_reg_9915[0]_i_6_n_0\,
      S(2) => \dark_cont_24_reg_9915[0]_i_7_n_0\,
      S(1) => \dark_cont_24_reg_9915[0]_i_8_n_0\,
      S(0) => \dark_cont_24_reg_9915[0]_i_9_n_0\
    );
\dark_cont_24_reg_9915_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_18_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_6_1\,
      O => \dark_cont_24_reg_9915_reg[0]_i_10_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_20_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_6_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_11_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_22_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_7_1\,
      O => \dark_cont_24_reg_9915_reg[0]_i_12_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_24_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_7_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_13_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_26_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_8_1\,
      O => \dark_cont_24_reg_9915_reg[0]_i_14_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_28_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_8_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_15_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_30_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_9_1\,
      O => \dark_cont_24_reg_9915_reg[0]_i_16_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_24_reg_9915_reg[0]_i_32_n_0\,
      I1 => \dark_cont_24_reg_9915[0]_i_9_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_17_n_0\,
      S => Q(3)
    );
\dark_cont_24_reg_9915_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_34_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_10_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_18_n_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_38_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_11_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_20_n_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_42_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_12_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_22_n_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_46_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_13_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_24_n_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_50_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_14_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_26_n_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_54_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_15_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_28_n_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_58_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_16_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_30_n_0\,
      S => Q(2)
    );
\dark_cont_24_reg_9915_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_24_reg_9915[0]_i_62_n_0\,
      I1 => \dark_cont_24_reg_9915_reg[0]_i_17_0\,
      O => \dark_cont_24_reg_9915_reg[0]_i_32_n_0\,
      S => Q(2)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_71 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_71 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_71 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_32_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_32_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_1,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_32_ce0_local\,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080000800000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_32_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_72 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_22_reg_9893_reg[0]_i_11\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_31_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_31_1\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_10\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_13\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_12\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_15\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_14\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_17\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_16\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_72 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_72 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dark_cont_22_reg_9893[0]_i_36_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_40_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_44_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_48_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_52_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_56_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_60_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_64_n_0\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_33_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_33_ce0_local\;
\dark_cont_22_reg_9893[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(6),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(6),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(6),
      O => \dark_cont_22_reg_9893[0]_i_36_n_0\
    );
\dark_cont_22_reg_9893[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(7),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(7),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(7),
      O => \dark_cont_22_reg_9893[0]_i_40_n_0\
    );
\dark_cont_22_reg_9893[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(4),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(4),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(4),
      O => \dark_cont_22_reg_9893[0]_i_44_n_0\
    );
\dark_cont_22_reg_9893[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(5),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(5),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(5),
      O => \dark_cont_22_reg_9893[0]_i_48_n_0\
    );
\dark_cont_22_reg_9893[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(2),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(2),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(2),
      O => \dark_cont_22_reg_9893[0]_i_52_n_0\
    );
\dark_cont_22_reg_9893[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(3),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(3),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(3),
      O => \dark_cont_22_reg_9893[0]_i_56_n_0\
    );
\dark_cont_22_reg_9893[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(0),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(0),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(0),
      O => \dark_cont_22_reg_9893[0]_i_60_n_0\
    );
\dark_cont_22_reg_9893[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(1),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_21_1\(1),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_2\(1),
      O => \dark_cont_22_reg_9893[0]_i_64_n_0\
    );
\dark_cont_22_reg_9893_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_36_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_40_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_44_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_48_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_52_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_56_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_60_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_16\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_64_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\,
      S => Q(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(5) => ram_reg_1,
      ADDRARDADDR(4) => ram_reg_2(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_33_ce0_local\,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4120000000000000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_7,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_33_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_73 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_14 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__3\ : in STD_LOGIC;
    \ram_reg_i_10__9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__3_0\ : in STD_LOGIC;
    \ram_reg_i_10__9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_73 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_73 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_34_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_34_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(5 downto 1),
      ADDRARDADDR(5) => ram_reg_10,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_11(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_34_ce0_local\,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920000000000000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => ram_reg_13,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_15,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_34_ce0_local\
    );
\ram_reg_i_27__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(7),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_31__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(6),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_35__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(5),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_39__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(4),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_43__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(3),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_47__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(2),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(2),
      O => ram_reg_6
    );
\ram_reg_i_51__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(1),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(1),
      O => ram_reg_7
    );
\ram_reg_i_55__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_24__3\,
      I3 => \ram_reg_i_10__9\(0),
      I4 => \ram_reg_i_24__3_0\,
      I5 => \ram_reg_i_10__9_0\(0),
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_74 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_10_reg_9761[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_10_reg_9750[0]_i_6_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_11_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_30_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_30_1\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_10_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_13_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_12_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_15_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_14_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750[0]_i_9_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_17_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_16_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_74 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_74 is
  signal \bright_cont_10_reg_9750[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_34_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_38_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_42_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_46_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_50_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_54_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_58_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_62_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_10_reg_9761_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_35_ce0_local\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_bright_cont_10_reg_9750_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_10_reg_9761_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_10_reg_9750_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_10_reg_9761_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_35_ce0_local\;
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_10_reg_9750[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_11_n_0\,
      O => \bright_cont_10_reg_9750[0]_i_2_n_0\
    );
\bright_cont_10_reg_9750[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_13_n_0\,
      O => \bright_cont_10_reg_9750[0]_i_3_n_0\
    );
\bright_cont_10_reg_9750[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(6),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(6),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(6),
      O => \bright_cont_10_reg_9750[0]_i_34_n_0\
    );
\bright_cont_10_reg_9750[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(7),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(7),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(7),
      O => \bright_cont_10_reg_9750[0]_i_38_n_0\
    );
\bright_cont_10_reg_9750[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_15_n_0\,
      O => \bright_cont_10_reg_9750[0]_i_4_n_0\
    );
\bright_cont_10_reg_9750[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(4),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(4),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(4),
      O => \bright_cont_10_reg_9750[0]_i_42_n_0\
    );
\bright_cont_10_reg_9750[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(5),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(5),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(5),
      O => \bright_cont_10_reg_9750[0]_i_46_n_0\
    );
\bright_cont_10_reg_9750[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_17_n_0\,
      O => \bright_cont_10_reg_9750[0]_i_5_n_0\
    );
\bright_cont_10_reg_9750[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(2),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(2),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(2),
      O => \bright_cont_10_reg_9750[0]_i_50_n_0\
    );
\bright_cont_10_reg_9750[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(3),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(3),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(3),
      O => \bright_cont_10_reg_9750[0]_i_54_n_0\
    );
\bright_cont_10_reg_9750[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(0),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(0),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(0),
      O => \bright_cont_10_reg_9750[0]_i_58_n_0\
    );
\bright_cont_10_reg_9750[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_10_reg_9750[0]_i_6_n_0\
    );
\bright_cont_10_reg_9750[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(1),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I3 => DOADO(1),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(1),
      O => \bright_cont_10_reg_9750[0]_i_62_n_0\
    );
\bright_cont_10_reg_9750[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_10_reg_9750[0]_i_7_n_0\
    );
\bright_cont_10_reg_9750[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_10_reg_9750[0]_i_8_n_0\
    );
\bright_cont_10_reg_9750[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_10_reg_9750[0]_i_9_n_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_10_reg_9750_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_10_reg_9750_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_10_reg_9750_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_10_reg_9750[0]_i_2_n_0\,
      DI(2) => \bright_cont_10_reg_9750[0]_i_3_n_0\,
      DI(1) => \bright_cont_10_reg_9750[0]_i_4_n_0\,
      DI(0) => \bright_cont_10_reg_9750[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_10_reg_9750_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_10_reg_9750[0]_i_6_n_0\,
      S(2) => \bright_cont_10_reg_9750[0]_i_7_n_0\,
      S(1) => \bright_cont_10_reg_9750[0]_i_8_n_0\,
      S(0) => \bright_cont_10_reg_9750[0]_i_9_n_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_18_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_6_1\,
      O => \bright_cont_10_reg_9750_reg[0]_i_10_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_20_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_6_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_11_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_22_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_7_1\,
      O => \bright_cont_10_reg_9750_reg[0]_i_12_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_24_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_7_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_13_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_26_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_8_1\,
      O => \bright_cont_10_reg_9750_reg[0]_i_14_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_28_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_8_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_15_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_30_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_9_1\,
      O => \bright_cont_10_reg_9750_reg[0]_i_16_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_10_reg_9750_reg[0]_i_32_n_0\,
      I1 => \bright_cont_10_reg_9750[0]_i_9_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_17_n_0\,
      S => Q(0)
    );
\bright_cont_10_reg_9750_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_34_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_10_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_18_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_38_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_11_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_20_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_42_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_12_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_22_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_46_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_13_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_24_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_50_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_14_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_26_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_54_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_15_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_28_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_58_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_16_1\,
      O => \bright_cont_10_reg_9750_reg[0]_i_30_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_62_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_17_0\,
      O => \bright_cont_10_reg_9750_reg[0]_i_32_n_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16_0\
    );
\dark_cont_10_reg_9761[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_10_n_0\,
      I2 => \bright_cont_10_reg_9750_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_10_reg_9761[0]_i_2_n_0\
    );
\dark_cont_10_reg_9761[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_12_n_0\,
      I2 => \bright_cont_10_reg_9750_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_10_reg_9761[0]_i_3_n_0\
    );
\dark_cont_10_reg_9761[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_14_n_0\,
      I2 => \bright_cont_10_reg_9750_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_10_reg_9761[0]_i_4_n_0\
    );
\dark_cont_10_reg_9761[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_16_n_0\,
      I2 => \bright_cont_10_reg_9750_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_10_reg_9761[0]_i_5_n_0\
    );
\dark_cont_10_reg_9761[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_11_n_0\,
      O => \dark_cont_10_reg_9761[0]_i_6_n_0\
    );
\dark_cont_10_reg_9761[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_13_n_0\,
      O => \dark_cont_10_reg_9761[0]_i_7_n_0\
    );
\dark_cont_10_reg_9761[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_15_n_0\,
      O => \dark_cont_10_reg_9761[0]_i_8_n_0\
    );
\dark_cont_10_reg_9761[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_10_reg_9750_reg[0]_i_17_n_0\,
      O => \dark_cont_10_reg_9761[0]_i_9_n_0\
    );
\dark_cont_10_reg_9761_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_10_reg_9761[0]_i_9_0\(0),
      CO(2) => \dark_cont_10_reg_9761_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_10_reg_9761_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_10_reg_9761_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_10_reg_9761[0]_i_2_n_0\,
      DI(2) => \dark_cont_10_reg_9761[0]_i_3_n_0\,
      DI(1) => \dark_cont_10_reg_9761[0]_i_4_n_0\,
      DI(0) => \dark_cont_10_reg_9761[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_10_reg_9761_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_10_reg_9761[0]_i_6_n_0\,
      S(2) => \dark_cont_10_reg_9761[0]_i_7_n_0\,
      S(1) => \dark_cont_10_reg_9761[0]_i_8_n_0\,
      S(0) => \dark_cont_10_reg_9761[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(5) => ram_reg_2,
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_4(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_35_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1028000000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => ram_reg_7,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_8,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_35_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_75 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_75 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_75 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_36_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_36_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(5) => ram_reg_3,
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_5(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_36_ce0_local\,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000808000080"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_7,
      I4 => ram_reg_8,
      I5 => ram_reg_9,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_36_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_76 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_22_reg_9893_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_30\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_30_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_76 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_76 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_37_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_37_ce0_local\;
\dark_cont_22_reg_9893[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(6),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(6),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(6),
      O => ram_reg_2
    );
\dark_cont_22_reg_9893[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(7),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(7),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(7),
      O => ram_reg_1
    );
\dark_cont_22_reg_9893[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(4),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(4),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(4),
      O => ram_reg_4
    );
\dark_cont_22_reg_9893[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(5),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(5),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(5),
      O => ram_reg_3
    );
\dark_cont_22_reg_9893[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(2),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(2),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(2),
      O => ram_reg_6
    );
\dark_cont_22_reg_9893[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(3),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(3),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(3),
      O => ram_reg_5
    );
\dark_cont_22_reg_9893[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(0),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(0),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(0),
      O => ram_reg_8
    );
\dark_cont_22_reg_9893[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20\(1),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(1),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(5) => ram_reg_10,
      ADDRARDADDR(4) => ram_reg_11(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_12(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_37_ce0_local\,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080080080"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_14,
      I3 => ram_reg_15,
      I4 => ram_reg_16,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_37_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_77 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_33__4_0\ : in STD_LOGIC;
    \ram_reg_i_23__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_37__4_0\ : in STD_LOGIC;
    \ram_reg_i_23__4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    \ram_reg_i_37__4_1\ : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_77 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_77 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce1_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_15__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_39__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_67_n_0 : STD_LOGIC;
  signal \ram_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__15_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__2_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__2_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__1_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__1_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__1_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__3_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__15_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_23__4_n_0\,
      I1 => ram_reg_14,
      O => DIADI(7),
      S => ram_reg_13
    );
\ram_reg_i_10__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I1 => ram_reg_3,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      O => \ram_reg_i_10__12_n_0\
    );
\ram_reg_i_11__6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_25__4_n_0\,
      I1 => ram_reg_16,
      O => DIADI(6),
      S => ram_reg_13
    );
\ram_reg_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_2(0),
      I4 => ram_reg_5(0),
      I5 => ram_reg_2(2),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\
    );
\ram_reg_i_12__6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_27__4_n_0\,
      I1 => ram_reg_18,
      O => DIADI(5),
      S => ram_reg_13
    );
\ram_reg_i_13__6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_29__4_n_0\,
      I1 => ram_reg_20,
      O => DIADI(4),
      S => ram_reg_13
    );
\ram_reg_i_14__5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_31__4_n_0\,
      I1 => ram_reg_22,
      O => DIADI(3),
      S => ram_reg_13
    );
\ram_reg_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => ram_reg_2(1),
      I2 => ram_reg_3,
      I3 => ram_reg_4,
      I4 => ram_reg_2(0),
      I5 => ram_reg_5(0),
      O => \ram_reg_i_14__6_n_0\
    );
\ram_reg_i_15__6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_33__4_n_0\,
      I1 => ram_reg_24,
      O => DIADI(2),
      S => ram_reg_13
    );
\ram_reg_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => ram_reg_6,
      I2 => ram_reg_2(0),
      I3 => ram_reg_7,
      I4 => ram_reg_8,
      I5 => ram_reg_3,
      O => \ram_reg_i_15__7_n_0\
    );
\ram_reg_i_16__5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_35__4_n_0\,
      I1 => ram_reg_26,
      O => DIADI(1),
      S => ram_reg_13
    );
\ram_reg_i_17__4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_37__4_n_0\,
      I1 => ram_reg_28,
      O => DIADI(0),
      S => ram_reg_13
    );
\ram_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ram_reg_10,
      I2 => trunc_ln29_reg_7864(0),
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(3),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce0_local
    );
\ram_reg_i_23__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_39__4_n_0\,
      I1 => ram_reg_15,
      O => \ram_reg_i_23__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_25__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_43__4_n_0\,
      I1 => ram_reg_17,
      O => \ram_reg_i_25__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_27__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_47__4_n_0\,
      I1 => ram_reg_19,
      O => \ram_reg_i_27__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_29__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_51__4_n_0\,
      I1 => ram_reg_21,
      O => \ram_reg_i_29__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014000000000000"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_7,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_10,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_ce1_local
    );
\ram_reg_i_31__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_55__4_n_0\,
      I1 => ram_reg_23,
      O => \ram_reg_i_31__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_33__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_59__1_n_0\,
      I1 => ram_reg_25,
      O => \ram_reg_i_33__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_35__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_63__1_n_0\,
      I1 => ram_reg_27,
      O => \ram_reg_i_35__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_37__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_67_n_0,
      I1 => ram_reg_29,
      O => \ram_reg_i_37__4_n_0\,
      S => ram_reg_7
    );
\ram_reg_i_39__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(7),
      I1 => DOADO(7),
      I2 => \ram_reg_i_33__4_0\,
      I3 => \ram_reg_i_23__4_0\(7),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(7),
      O => \ram_reg_i_39__4_n_0\
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B88BB8B8B8"
    )
        port map (
      I0 => Q(6),
      I1 => \ram_reg_i_10__12_n_0\,
      I2 => ram_reg_2(5),
      I3 => ram_reg_2(4),
      I4 => ram_reg_2(3),
      I5 => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_571_reg_7948_reg[2]_rep\,
      O => \ram_reg_i_3__2_n_0\
    );
\ram_reg_i_43__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(6),
      I1 => DOADO(6),
      I2 => \ram_reg_i_33__4_0\,
      I3 => \ram_reg_i_23__4_0\(6),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(6),
      O => \ram_reg_i_43__4_n_0\
    );
\ram_reg_i_47__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(5),
      I1 => DOADO(5),
      I2 => \ram_reg_i_33__4_0\,
      I3 => \ram_reg_i_23__4_0\(5),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(5),
      O => \ram_reg_i_47__4_n_0\
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => Q(5),
      I1 => \ram_reg_i_10__12_n_0\,
      I2 => ram_reg_2(4),
      I3 => ram_reg_11,
      I4 => ram_reg_2(2),
      I5 => ram_reg_2(3),
      O => \ram_reg_i_4__2_n_0\
    );
\ram_reg_i_51__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(4),
      I1 => DOADO(4),
      I2 => \ram_reg_i_33__4_0\,
      I3 => \ram_reg_i_23__4_0\(4),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(4),
      O => \ram_reg_i_51__4_n_0\
    );
\ram_reg_i_55__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(3),
      I1 => DOADO(3),
      I2 => \ram_reg_i_33__4_0\,
      I3 => \ram_reg_i_23__4_0\(3),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(3),
      O => \ram_reg_i_55__4_n_0\
    );
\ram_reg_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(2),
      I1 => DOADO(2),
      I2 => \ram_reg_i_33__4_0\,
      I3 => \ram_reg_i_23__4_0\(2),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(2),
      O => \ram_reg_i_59__1_n_0\
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8A8ABABA8A"
    )
        port map (
      I0 => Q(4),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I2 => ram_reg_12,
      I3 => ram_reg_2(3),
      I4 => ram_reg_2(2),
      I5 => ram_reg_11,
      O => \ram_reg_i_5__1_n_0\
    );
\ram_reg_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(1),
      I1 => DOADO(1),
      I2 => \ram_reg_i_37__4_1\,
      I3 => \ram_reg_i_23__4_0\(1),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(1),
      O => \ram_reg_i_63__1_n_0\
    );
ram_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q0(0),
      I1 => DOADO(0),
      I2 => \ram_reg_i_37__4_1\,
      I3 => \ram_reg_i_23__4_0\(0),
      I4 => \ram_reg_i_37__4_0\,
      I5 => \ram_reg_i_23__4_1\(0),
      O => ram_reg_i_67_n_0
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_8,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_7,
      I5 => \ram_reg_i_14__6_n_0\,
      O => \ram_reg_i_6__1_n_0\
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_8,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_7,
      I5 => \ram_reg_i_15__7_n_0\,
      O => \ram_reg_i_7__1_n_0\
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(1),
      I1 => \ram_reg_i_10__12_n_0\,
      I2 => ram_reg_6,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_2(0),
      O => \ram_reg_i_8__3_n_0\
    );
\ram_reg_i_9__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_8,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_7,
      I5 => ram_reg_2(0),
      O => \ram_reg_i_9__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_78 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__3_0\ : in STD_LOGIC;
    \ram_reg_i_10__9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_24__3_1\ : in STD_LOGIC;
    \ram_reg_i_10__9_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_78 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_78 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_38_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_12__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__3_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_38_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(5) => ram_reg_2,
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_4(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_38_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_26__3_n_0\,
      I1 => ram_reg_12,
      O => \ram_reg_i_10__9_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_12__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_30__3_n_0\,
      I1 => ram_reg_14,
      O => \ram_reg_i_12__5_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_14__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_34__3_n_0\,
      I1 => ram_reg_16,
      O => \ram_reg_i_14__4_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_16__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_38__3_n_0\,
      I1 => ram_reg_18,
      O => \ram_reg_i_16__4_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_18__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_42__3_n_0\,
      I1 => ram_reg_20,
      O => \ram_reg_i_18__3_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080000000008"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_8,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_38_ce0_local\
    );
\ram_reg_i_20__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_46__3_n_0\,
      I1 => ram_reg_22,
      O => \ram_reg_i_20__4_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_22__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_50__3_n_0\,
      I1 => ram_reg_24,
      O => \ram_reg_i_22__4_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_24__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_54__3_n_0\,
      I1 => ram_reg_26,
      O => \ram_reg_i_24__3_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_26__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(7),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(7),
      O => \ram_reg_i_26__3_n_0\
    );
\ram_reg_i_2__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_10__9_n_0\,
      I1 => ram_reg_10,
      O => DIADI(7),
      S => ram_reg_9
    );
\ram_reg_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(6),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(6),
      O => \ram_reg_i_30__3_n_0\
    );
\ram_reg_i_34__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(5),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(5),
      O => \ram_reg_i_34__3_n_0\
    );
\ram_reg_i_38__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(4),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(4),
      O => \ram_reg_i_38__3_n_0\
    );
\ram_reg_i_3__39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_12__5_n_0\,
      I1 => ram_reg_13,
      O => DIADI(6),
      S => ram_reg_9
    );
\ram_reg_i_42__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(3),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(3),
      O => \ram_reg_i_42__3_n_0\
    );
\ram_reg_i_46__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(2),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(2),
      O => \ram_reg_i_46__3_n_0\
    );
\ram_reg_i_4__39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_14__4_n_0\,
      I1 => ram_reg_15,
      O => DIADI(5),
      S => ram_reg_9
    );
\ram_reg_i_50__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(1),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(1),
      O => \ram_reg_i_50__3_n_0\
    );
\ram_reg_i_54__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_24__3_0\,
      I3 => \ram_reg_i_10__9_0\(0),
      I4 => \ram_reg_i_24__3_1\,
      I5 => \ram_reg_i_10__9_1\(0),
      O => \ram_reg_i_54__3_n_0\
    );
\ram_reg_i_5__39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_16__4_n_0\,
      I1 => ram_reg_17,
      O => DIADI(4),
      S => ram_reg_9
    );
\ram_reg_i_6__39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_18__3_n_0\,
      I1 => ram_reg_19,
      O => DIADI(3),
      S => ram_reg_9
    );
\ram_reg_i_7__39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_20__4_n_0\,
      I1 => ram_reg_21,
      O => DIADI(2),
      S => ram_reg_9
    );
\ram_reg_i_8__37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_22__4_n_0\,
      I1 => ram_reg_23,
      O => DIADI(1),
      S => ram_reg_9
    );
\ram_reg_i_9__26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_24__3_n_0\,
      I1 => ram_reg_25,
      O => DIADI(0),
      S => ram_reg_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_79 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_10_reg_9750_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_31\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_79 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_79 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_39_ce0_local\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_39_ce0_local\;
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_10_reg_9750[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(6),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(6),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(6),
      O => ram_reg_2
    );
\bright_cont_10_reg_9750[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(7),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(7),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(7),
      O => ram_reg_1
    );
\bright_cont_10_reg_9750[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(4),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(4),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(4),
      O => ram_reg_4
    );
\bright_cont_10_reg_9750[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(5),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(5),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(5),
      O => ram_reg_3
    );
\bright_cont_10_reg_9750[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(2),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(2),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(2),
      O => ram_reg_6
    );
\bright_cont_10_reg_9750[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(3),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(3),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(3),
      O => ram_reg_5
    );
\bright_cont_10_reg_9750[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(0),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(0),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(0),
      O => ram_reg_8
    );
\bright_cont_10_reg_9750[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21\(1),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31\,
      I3 => DOADO(1),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_10(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_39_ce0_local\,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000800800"
    )
        port map (
      I0 => ram_reg_11,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_12,
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_39_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_80 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ack_in_t_reg : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    dst_axi_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_16_reg_9827_reg[0]\ : in STD_LOGIC;
    \dark_cont_16_reg_9827_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_25__3\ : in STD_LOGIC;
    \ram_reg_i_11__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_11__5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_80 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_80 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ack_in_t_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_40_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__11_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ADDRARDADDR(6 downto 0) <= \^addrardaddr\(6 downto 0);
  ack_in_t_reg <= \^ack_in_t_reg\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_40_ce0_local\;
\center_reg_8514[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008F8F"
    )
        port map (
      I0 => dst_axi_TREADY_int_regslice,
      I1 => Q(0),
      I2 => \dark_cont_16_reg_9827_reg[0]\,
      I3 => \dark_cont_16_reg_9827_reg[0]_0\(0),
      I4 => ram_reg_13,
      O => \^ack_in_t_reg\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => \^addrardaddr\(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_40_ce0_local\,
      ENBWREN => \^ap_enable_reg_pp0_iter1_reg\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => ram_reg_18(0),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_20,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I4 => ram_reg_10,
      I5 => ram_reg_17(0),
      O => \ram_reg_i_10__0_n_0\
    );
\ram_reg_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8108000000000000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => ram_reg_12,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^ack_in_t_reg\,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_40_ce0_local\
    );
\ram_reg_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_13,
      I1 => \^ack_in_t_reg\,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ram_reg_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(7),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00010000"
    )
        port map (
      I0 => ram_reg_17(4),
      I1 => ram_reg_17(3),
      I2 => \ram_reg_i_9__11_n_0\,
      I3 => ram_reg_17(2),
      I4 => ram_reg_20,
      I5 => ram_reg_17(5),
      O => \^addrardaddr\(6)
    );
\ram_reg_i_33__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(6),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_37__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(5),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00010000"
    )
        port map (
      I0 => ram_reg_17(2),
      I1 => \ram_reg_i_10__0_n_0\,
      I2 => ram_reg_17(1),
      I3 => ram_reg_17(3),
      I4 => ram_reg_20,
      I5 => ram_reg_17(4),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_41__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(4),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_45__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(3),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_49__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(2),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(2),
      O => ram_reg_6
    );
\ram_reg_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => ram_reg_17(1),
      I1 => \ram_reg_i_10__0_n_0\,
      I2 => ram_reg_17(2),
      I3 => ram_reg_20,
      I4 => ram_reg_17(3),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_53__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(1),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(1),
      O => ram_reg_7
    );
\ram_reg_i_57__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_25__3\,
      I3 => \ram_reg_i_11__5\(0),
      I4 => ram_reg_11,
      I5 => \ram_reg_i_11__5_0\(0),
      O => ram_reg_8
    );
\ram_reg_i_5__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \ram_reg_i_10__0_n_0\,
      I1 => ram_reg_17(1),
      I2 => ram_reg_20,
      I3 => ram_reg_17(2),
      O => \^addrardaddr\(3)
    );
\ram_reg_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00010000"
    )
        port map (
      I0 => ram_reg_17(0),
      I1 => ram_reg_19,
      I2 => ram_reg_16,
      I3 => ram_reg_18(0),
      I4 => ram_reg_12,
      I5 => ram_reg_17(1),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_7__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00010000"
    )
        port map (
      I0 => ram_reg_16,
      I1 => ram_reg_15,
      I2 => ram_reg_14,
      I3 => ram_reg_17(0),
      I4 => ram_reg_12,
      I5 => ram_reg_18(0),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_8__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => ram_reg_14,
      I1 => ram_reg_15,
      I2 => ram_reg_16,
      I3 => ram_reg_12,
      I4 => ram_reg_17(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => ram_reg_17(1),
      I1 => ram_reg_17(0),
      I2 => ram_reg_19,
      I3 => ram_reg_20,
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ram_reg_18(0),
      O => \ram_reg_i_9__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_81 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_16\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_11\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_31_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_21_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_31_1\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_21_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_10\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_13\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_12\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_15\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_14\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_17\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_81 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_81 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_10_reg_9750[0]_i_36_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_40_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_44_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_48_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_52_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_56_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_60_n_0\ : STD_LOGIC;
  signal \bright_cont_10_reg_9750[0]_i_64_n_0\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_41_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_41_ce0_local\;
\bright_cont_10_reg_9750[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(6),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(6),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(6),
      O => \bright_cont_10_reg_9750[0]_i_36_n_0\
    );
\bright_cont_10_reg_9750[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(7),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(7),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(7),
      O => \bright_cont_10_reg_9750[0]_i_40_n_0\
    );
\bright_cont_10_reg_9750[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(4),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(4),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(4),
      O => \bright_cont_10_reg_9750[0]_i_44_n_0\
    );
\bright_cont_10_reg_9750[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(5),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(5),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(5),
      O => \bright_cont_10_reg_9750[0]_i_48_n_0\
    );
\bright_cont_10_reg_9750[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(2),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(2),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(2),
      O => \bright_cont_10_reg_9750[0]_i_52_n_0\
    );
\bright_cont_10_reg_9750[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(3),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(3),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(3),
      O => \bright_cont_10_reg_9750[0]_i_56_n_0\
    );
\bright_cont_10_reg_9750[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(0),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(0),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(0),
      O => \bright_cont_10_reg_9750[0]_i_60_n_0\
    );
\bright_cont_10_reg_9750[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_21_0\(1),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_31_0\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_21_1\(1),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_31_1\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_21_2\(1),
      O => \bright_cont_10_reg_9750[0]_i_64_n_0\
    );
\bright_cont_10_reg_9750_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_36_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_10\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
\bright_cont_10_reg_9750_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_40_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_11\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
\bright_cont_10_reg_9750_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_44_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_12\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
\bright_cont_10_reg_9750_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_48_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_13\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
\bright_cont_10_reg_9750_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_52_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_14\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
\bright_cont_10_reg_9750_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_56_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_15\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
\bright_cont_10_reg_9750_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_60_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_16_0\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
\bright_cont_10_reg_9750_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_10_reg_9750[0]_i_64_n_0\,
      I1 => \bright_cont_10_reg_9750_reg[0]_i_17\,
      O => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\,
      S => \bright_cont_10_reg_9750_reg[0]_i_16\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_41_ce0_local\,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080000800"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_41_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_82 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_82 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_82 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_42_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_42_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => ram_reg_3,
      ADDRARDADDR(9) => ram_reg_4,
      ADDRARDADDR(8) => ram_reg_5,
      ADDRARDADDR(7) => ram_reg_6,
      ADDRARDADDR(6) => ram_reg_7,
      ADDRARDADDR(5) => ram_reg_8,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_42_ce0_local\,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4021000000000000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_12,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_13,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_42_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_83 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ram_reg_9 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_15 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_22_reg_9893_reg[0]_i_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_31\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_31_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_21_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_83 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_83 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_43_ce0_local\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_43_ce0_local\;
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\dark_cont_22_reg_9893[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(6),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(6),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(6),
      O => ram_reg_3
    );
\dark_cont_22_reg_9893[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(7),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(7),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(7),
      O => ram_reg_2
    );
\dark_cont_22_reg_9893[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(4),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(4),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(4),
      O => ram_reg_5
    );
\dark_cont_22_reg_9893[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(5),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(5),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(5),
      O => ram_reg_4
    );
\dark_cont_22_reg_9893[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(2),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(2),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(2),
      O => ram_reg_7
    );
\dark_cont_22_reg_9893[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(3),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(3),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(3),
      O => ram_reg_6
    );
\dark_cont_22_reg_9893[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(0),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(0),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(0),
      O => ram_reg_9
    );
\dark_cont_22_reg_9893[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_21\(1),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_31\,
      I3 => DOADO(1),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_31_0\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_21_0\(1),
      O => ram_reg_8
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 9) => ram_reg_11(1 downto 0),
      ADDRARDADDR(8 downto 6) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(5) => ram_reg_12,
      ADDRARDADDR(4) => ram_reg_13(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_14(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_43_ce0_local\,
      ENBWREN => ram_reg_10,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008080000000000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_16,
      I3 => ram_reg_17,
      I4 => ram_reg_18,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_43_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_84 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_25__3_0\ : in STD_LOGIC;
    \ram_reg_i_11__5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_25__3_1\ : in STD_LOGIC;
    \ram_reg_i_11__5_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_84 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_84 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_44_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_28__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__3_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_44_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(5) => ram_reg_2,
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_4(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_44_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_11__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_28__3_n_0\,
      I1 => ram_reg_10,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\,
      S => ram_reg_9
    );
\ram_reg_i_13__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_32__3_n_0\,
      I1 => ram_reg_11,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\,
      S => ram_reg_9
    );
\ram_reg_i_15__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_36__3_n_0\,
      I1 => ram_reg_12,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\,
      S => ram_reg_9
    );
\ram_reg_i_17__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_40__3_n_0\,
      I1 => ram_reg_13,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\,
      S => ram_reg_9
    );
\ram_reg_i_19__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_44__3_n_0\,
      I1 => ram_reg_14,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\,
      S => ram_reg_9
    );
\ram_reg_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000080000080"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_8,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_44_ce0_local\
    );
\ram_reg_i_21__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_48__3_n_0\,
      I1 => ram_reg_15,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\,
      S => ram_reg_9
    );
\ram_reg_i_23__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_52__3_n_0\,
      I1 => ram_reg_16,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\,
      S => ram_reg_9
    );
\ram_reg_i_25__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_56__3_n_0\,
      I1 => ram_reg_17,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\,
      S => ram_reg_9
    );
\ram_reg_i_28__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(7),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(7),
      O => \ram_reg_i_28__3_n_0\
    );
\ram_reg_i_32__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(6),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(6),
      O => \ram_reg_i_32__3_n_0\
    );
\ram_reg_i_36__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(5),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(5),
      O => \ram_reg_i_36__3_n_0\
    );
\ram_reg_i_40__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(4),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(4),
      O => \ram_reg_i_40__3_n_0\
    );
\ram_reg_i_44__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(3),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(3),
      O => \ram_reg_i_44__3_n_0\
    );
\ram_reg_i_48__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(2),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(2),
      O => \ram_reg_i_48__3_n_0\
    );
\ram_reg_i_52__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(1),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(1),
      O => \ram_reg_i_52__3_n_0\
    );
\ram_reg_i_56__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_25__3_0\,
      I3 => \ram_reg_i_11__5_0\(0),
      I4 => \ram_reg_i_25__3_1\,
      I5 => \ram_reg_i_11__5_1\(0),
      O => \ram_reg_i_56__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_85 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_30\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_10_reg_9750_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_10_reg_9750_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_85 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_85 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_45_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_45_ce0_local\;
\bright_cont_10_reg_9750[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(6),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(6),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(6),
      O => ram_reg_1
    );
\bright_cont_10_reg_9750[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(7),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(7),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(7),
      O => ram_reg_0
    );
\bright_cont_10_reg_9750[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(4),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(4),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(4),
      O => ram_reg_3
    );
\bright_cont_10_reg_9750[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(5),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(5),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(5),
      O => ram_reg_2
    );
\bright_cont_10_reg_9750[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(2),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(2),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(2),
      O => ram_reg_5
    );
\bright_cont_10_reg_9750[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(3),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(3),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(3),
      O => ram_reg_4
    );
\bright_cont_10_reg_9750[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(0),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(0),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(0),
      O => ram_reg_7
    );
\bright_cont_10_reg_9750[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \bright_cont_10_reg_9750_reg[0]_i_20\(1),
      I2 => \bright_cont_10_reg_9750_reg[0]_i_30\,
      I3 => \bright_cont_10_reg_9750_reg[0]_i_20_0\(1),
      I4 => \bright_cont_10_reg_9750_reg[0]_i_30_0\,
      I5 => \bright_cont_10_reg_9750_reg[0]_i_20_1\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => ram_reg_9(0),
      ADDRARDADDR(9 downto 6) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(5) => ram_reg_10,
      ADDRARDADDR(4) => ram_reg_11(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_12(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_45_ce0_local\,
      ENBWREN => ram_reg_8,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080080080000000"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_14,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_15,
      I5 => ram_reg_16,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_45_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_86 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_86 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_86 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_46_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_46_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_46_ce0_local\,
      ENBWREN => ram_reg_2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000080080"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_46_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_87 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bright_cont_22_reg_9882[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dark_cont_22_reg_9893[0]_i_6_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_11_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_30_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893_reg[0]_i_30_1\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_20_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dark_cont_22_reg_9893[0]_i_6_1\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_10_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893[0]_i_7_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_13_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893[0]_i_7_1\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_12_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893[0]_i_8_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_15_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893[0]_i_8_1\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_14_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893[0]_i_9_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_17_0\ : in STD_LOGIC;
    \dark_cont_22_reg_9893[0]_i_9_1\ : in STD_LOGIC;
    \dark_cont_22_reg_9893_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_87 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_87 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bright_cont_22_reg_9882[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_22_reg_9882_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_34_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_38_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_42_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_46_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_50_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_54_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_58_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_62_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \dark_cont_22_reg_9893_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_47_ce0_local\ : STD_LOGIC;
  signal \ram_reg_i_18__4_n_0\ : STD_LOGIC;
  signal \NLW_bright_cont_22_reg_9882_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_22_reg_9893_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_22_reg_9882_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_22_reg_9893_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ADDRARDADDR(6 downto 0) <= \^addrardaddr\(6 downto 0);
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_47_ce0_local\;
\bright_cont_22_reg_9882[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_11_n_0\,
      O => \bright_cont_22_reg_9882[0]_i_2_n_0\
    );
\bright_cont_22_reg_9882[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_13_n_0\,
      O => \bright_cont_22_reg_9882[0]_i_3_n_0\
    );
\bright_cont_22_reg_9882[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_15_n_0\,
      O => \bright_cont_22_reg_9882[0]_i_4_n_0\
    );
\bright_cont_22_reg_9882[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_17_n_0\,
      O => \bright_cont_22_reg_9882[0]_i_5_n_0\
    );
\bright_cont_22_reg_9882[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_22_reg_9882[0]_i_6_n_0\
    );
\bright_cont_22_reg_9882[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_22_reg_9882[0]_i_7_n_0\
    );
\bright_cont_22_reg_9882[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_22_reg_9882[0]_i_8_n_0\
    );
\bright_cont_22_reg_9882[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_22_reg_9882[0]_i_9_n_0\
    );
\bright_cont_22_reg_9882_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bright_cont_22_reg_9882[0]_i_9_0\(0),
      CO(2) => \bright_cont_22_reg_9882_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_22_reg_9882_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_22_reg_9882_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_22_reg_9882[0]_i_2_n_0\,
      DI(2) => \bright_cont_22_reg_9882[0]_i_3_n_0\,
      DI(1) => \bright_cont_22_reg_9882[0]_i_4_n_0\,
      DI(0) => \bright_cont_22_reg_9882[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_22_reg_9882_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_22_reg_9882[0]_i_6_n_0\,
      S(2) => \bright_cont_22_reg_9882[0]_i_7_n_0\,
      S(1) => \bright_cont_22_reg_9882[0]_i_8_n_0\,
      S(0) => \bright_cont_22_reg_9882[0]_i_9_n_0\
    );
\dark_cont_22_reg_9893[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_10_n_0\,
      I2 => \dark_cont_22_reg_9893_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_22_reg_9893[0]_i_2_n_0\
    );
\dark_cont_22_reg_9893[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_12_n_0\,
      I2 => \dark_cont_22_reg_9893_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_22_reg_9893[0]_i_3_n_0\
    );
\dark_cont_22_reg_9893[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(6),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(6),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(6),
      O => \dark_cont_22_reg_9893[0]_i_34_n_0\
    );
\dark_cont_22_reg_9893[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(7),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(7),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(7),
      O => \dark_cont_22_reg_9893[0]_i_38_n_0\
    );
\dark_cont_22_reg_9893[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_14_n_0\,
      I2 => \dark_cont_22_reg_9893_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_22_reg_9893[0]_i_4_n_0\
    );
\dark_cont_22_reg_9893[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(4),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(4),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(4),
      O => \dark_cont_22_reg_9893[0]_i_42_n_0\
    );
\dark_cont_22_reg_9893[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(5),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(5),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(5),
      O => \dark_cont_22_reg_9893[0]_i_46_n_0\
    );
\dark_cont_22_reg_9893[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_16_n_0\,
      I2 => \dark_cont_22_reg_9893_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_22_reg_9893[0]_i_5_n_0\
    );
\dark_cont_22_reg_9893[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(2),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(2),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(2),
      O => \dark_cont_22_reg_9893[0]_i_50_n_0\
    );
\dark_cont_22_reg_9893[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(3),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(3),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(3),
      O => \dark_cont_22_reg_9893[0]_i_54_n_0\
    );
\dark_cont_22_reg_9893[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(0),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(0),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(0),
      O => \dark_cont_22_reg_9893[0]_i_58_n_0\
    );
\dark_cont_22_reg_9893[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_11_n_0\,
      O => \dark_cont_22_reg_9893[0]_i_6_n_0\
    );
\dark_cont_22_reg_9893[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_20_0\(1),
      I2 => \dark_cont_22_reg_9893_reg[0]_i_30_0\,
      I3 => \dark_cont_22_reg_9893_reg[0]_i_20_1\(1),
      I4 => \dark_cont_22_reg_9893_reg[0]_i_30_1\,
      I5 => \dark_cont_22_reg_9893_reg[0]_i_20_2\(1),
      O => \dark_cont_22_reg_9893[0]_i_62_n_0\
    );
\dark_cont_22_reg_9893[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_13_n_0\,
      O => \dark_cont_22_reg_9893[0]_i_7_n_0\
    );
\dark_cont_22_reg_9893[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_15_n_0\,
      O => \dark_cont_22_reg_9893[0]_i_8_n_0\
    );
\dark_cont_22_reg_9893[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \dark_cont_22_reg_9893_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \dark_cont_22_reg_9893_reg[0]_i_17_n_0\,
      O => \dark_cont_22_reg_9893[0]_i_9_n_0\
    );
\dark_cont_22_reg_9893_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \dark_cont_22_reg_9893_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_22_reg_9893_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_22_reg_9893_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_22_reg_9893[0]_i_2_n_0\,
      DI(2) => \dark_cont_22_reg_9893[0]_i_3_n_0\,
      DI(1) => \dark_cont_22_reg_9893[0]_i_4_n_0\,
      DI(0) => \dark_cont_22_reg_9893[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_22_reg_9893_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_22_reg_9893[0]_i_6_n_0\,
      S(2) => \dark_cont_22_reg_9893[0]_i_7_n_0\,
      S(1) => \dark_cont_22_reg_9893[0]_i_8_n_0\,
      S(0) => \dark_cont_22_reg_9893[0]_i_9_n_0\
    );
\dark_cont_22_reg_9893_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_18_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_6_1\,
      O => \dark_cont_22_reg_9893_reg[0]_i_10_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_20_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_6_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_11_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_22_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_7_1\,
      O => \dark_cont_22_reg_9893_reg[0]_i_12_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_24_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_7_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_13_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_26_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_8_1\,
      O => \dark_cont_22_reg_9893_reg[0]_i_14_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_28_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_8_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_15_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_30_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_9_1\,
      O => \dark_cont_22_reg_9893_reg[0]_i_16_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dark_cont_22_reg_9893_reg[0]_i_32_n_0\,
      I1 => \dark_cont_22_reg_9893[0]_i_9_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_17_n_0\,
      S => Q(1)
    );
\dark_cont_22_reg_9893_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_34_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_10_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_18_n_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_38_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_11_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_20_n_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_42_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_12_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_22_n_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_46_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_13_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_24_n_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_50_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_14_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_26_n_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_54_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_15_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_28_n_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_58_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_16_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_30_n_0\,
      S => Q(0)
    );
\dark_cont_22_reg_9893_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dark_cont_22_reg_9893[0]_i_62_n_0\,
      I1 => \dark_cont_22_reg_9893_reg[0]_i_17_0\,
      O => \dark_cont_22_reg_9893_reg[0]_i_32_n_0\,
      S => Q(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => \^addrardaddr\(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_47_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I2 => ram_reg_4,
      I3 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => \ram_reg_i_18__4_n_0\
    );
\ram_reg_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000008008"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_8,
      I3 => ram_reg_9,
      I4 => ram_reg_4,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_47_ce0_local\
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC9CCCCCCC"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_3(5),
      I2 => ram_reg_3(4),
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(2),
      I5 => ram_reg_10,
      O => \^addrardaddr\(6)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9CCCCCCCCCCCCC"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_3(4),
      I2 => ram_reg_3(1),
      I3 => \ram_reg_i_18__4_n_0\,
      I4 => ram_reg_3(2),
      I5 => ram_reg_3(3),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CCCCC"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(2),
      I3 => \ram_reg_i_18__4_n_0\,
      I4 => ram_reg_3(1),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC9C"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_3(2),
      I2 => ram_reg_3(1),
      I3 => \ram_reg_i_18__4_n_0\,
      O => \^addrardaddr\(3)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9CCCCCCCCCCC"
    )
        port map (
      I0 => ram_reg_11,
      I1 => ram_reg_3(1),
      I2 => ram_reg_6,
      I3 => ram_reg_12,
      I4 => ram_reg_13,
      I5 => ram_reg_3(0),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => ram_reg_11,
      I1 => ram_reg_6,
      I2 => ram_reg_3(0),
      I3 => ram_reg_14,
      I4 => ram_reg_15,
      I5 => ram_reg_12,
      O => \^addrardaddr\(1)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => ram_reg_11,
      I1 => ram_reg_3(0),
      I2 => ram_reg_12,
      I3 => ram_reg_15,
      I4 => ram_reg_14,
      O => \^addrardaddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_88 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dark_cont_30_reg_9981[0]_i_9_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    th_high_fu_6106_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    th_low_fu_6110_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970[0]_i_9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bright_cont_30_reg_9970[0]_i_6_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_11_0\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_30_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_20_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970_reg[0]_i_30_1\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_20_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_30_reg_9970[0]_i_6_1\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_10_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970[0]_i_7_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_13_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970[0]_i_7_1\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_12_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970[0]_i_8_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_15_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970[0]_i_8_1\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_14_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970[0]_i_9_1\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_17_0\ : in STD_LOGIC;
    \bright_cont_30_reg_9970[0]_i_9_2\ : in STD_LOGIC;
    \bright_cont_30_reg_9970_reg[0]_i_16_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_88 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_88 is
  signal \bright_cont_30_reg_9970[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_34_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_38_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_42_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_46_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_50_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_54_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_58_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_62_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \bright_cont_30_reg_9970_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce1_local : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_3__20_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__20_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__20_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__20_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__20_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__38_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__14_n_0\ : STD_LOGIC;
  signal \NLW_bright_cont_30_reg_9970_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_30_reg_9981_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_30_reg_9970_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_30_reg_9981_reg[0]_i_1\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\bright_cont_30_reg_9970[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_11_n_0\,
      O => \bright_cont_30_reg_9970[0]_i_2_n_0\
    );
\bright_cont_30_reg_9970[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_13_n_0\,
      O => \bright_cont_30_reg_9970[0]_i_3_n_0\
    );
\bright_cont_30_reg_9970[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => DOBDO(6),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(6),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(6),
      O => \bright_cont_30_reg_9970[0]_i_34_n_0\
    );
\bright_cont_30_reg_9970[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => DOBDO(7),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(7),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(7),
      O => \bright_cont_30_reg_9970[0]_i_38_n_0\
    );
\bright_cont_30_reg_9970[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_15_n_0\,
      O => \bright_cont_30_reg_9970[0]_i_4_n_0\
    );
\bright_cont_30_reg_9970[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => DOBDO(4),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(4),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(4),
      O => \bright_cont_30_reg_9970[0]_i_42_n_0\
    );
\bright_cont_30_reg_9970[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => DOBDO(5),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(5),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(5),
      O => \bright_cont_30_reg_9970[0]_i_46_n_0\
    );
\bright_cont_30_reg_9970[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_17_n_0\,
      O => \bright_cont_30_reg_9970[0]_i_5_n_0\
    );
\bright_cont_30_reg_9970[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => DOBDO(2),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(2),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(2),
      O => \bright_cont_30_reg_9970[0]_i_50_n_0\
    );
\bright_cont_30_reg_9970[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => DOBDO(3),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(3),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(3),
      O => \bright_cont_30_reg_9970[0]_i_54_n_0\
    );
\bright_cont_30_reg_9970[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => DOBDO(0),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(0),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(0),
      O => \bright_cont_30_reg_9970[0]_i_58_n_0\
    );
\bright_cont_30_reg_9970[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_10_n_0\,
      I1 => th_high_fu_6106_p2(6),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_11_n_0\,
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_30_reg_9970[0]_i_6_n_0\
    );
\bright_cont_30_reg_9970[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => DOBDO(1),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_30_0\,
      I3 => \bright_cont_30_reg_9970_reg[0]_i_20_0\(1),
      I4 => \bright_cont_30_reg_9970_reg[0]_i_30_1\,
      I5 => \bright_cont_30_reg_9970_reg[0]_i_20_1\(1),
      O => \bright_cont_30_reg_9970[0]_i_62_n_0\
    );
\bright_cont_30_reg_9970[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_12_n_0\,
      I1 => th_high_fu_6106_p2(4),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_13_n_0\,
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_30_reg_9970[0]_i_7_n_0\
    );
\bright_cont_30_reg_9970[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_14_n_0\,
      I1 => th_high_fu_6106_p2(2),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_15_n_0\,
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_30_reg_9970[0]_i_8_n_0\
    );
\bright_cont_30_reg_9970[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_16_n_0\,
      I1 => th_high_fu_6106_p2(0),
      I2 => \bright_cont_30_reg_9970_reg[0]_i_17_n_0\,
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_30_reg_9970[0]_i_9_n_0\
    );
\bright_cont_30_reg_9970_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \bright_cont_30_reg_9970_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_30_reg_9970_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_30_reg_9970_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_30_reg_9970[0]_i_2_n_0\,
      DI(2) => \bright_cont_30_reg_9970[0]_i_3_n_0\,
      DI(1) => \bright_cont_30_reg_9970[0]_i_4_n_0\,
      DI(0) => \bright_cont_30_reg_9970[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_30_reg_9970_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_30_reg_9970[0]_i_6_n_0\,
      S(2) => \bright_cont_30_reg_9970[0]_i_7_n_0\,
      S(1) => \bright_cont_30_reg_9970[0]_i_8_n_0\,
      S(0) => \bright_cont_30_reg_9970[0]_i_9_n_0\
    );
\bright_cont_30_reg_9970_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_18_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_6_1\,
      O => \bright_cont_30_reg_9970_reg[0]_i_10_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_20_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_6_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_11_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_22_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_7_1\,
      O => \bright_cont_30_reg_9970_reg[0]_i_12_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_24_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_7_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_13_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_26_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_8_1\,
      O => \bright_cont_30_reg_9970_reg[0]_i_14_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_28_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_8_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_15_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_30_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_9_2\,
      O => \bright_cont_30_reg_9970_reg[0]_i_16_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bright_cont_30_reg_9970_reg[0]_i_32_n_0\,
      I1 => \bright_cont_30_reg_9970[0]_i_9_1\,
      O => \bright_cont_30_reg_9970_reg[0]_i_17_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(1)
    );
\bright_cont_30_reg_9970_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_34_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_10_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_18_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_38_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_11_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_20_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_42_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_12_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_22_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_46_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_13_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_24_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_50_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_14_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_26_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_54_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_15_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_28_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_58_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_16_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_30_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\bright_cont_30_reg_9970_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bright_cont_30_reg_9970[0]_i_62_n_0\,
      I1 => \bright_cont_30_reg_9970_reg[0]_i_17_0\,
      O => \bright_cont_30_reg_9970_reg[0]_i_32_n_0\,
      S => \bright_cont_30_reg_9970[0]_i_9_0\(0)
    );
\dark_cont_30_reg_9981[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_10_n_0\,
      I2 => \bright_cont_30_reg_9970_reg[0]_i_11_n_0\,
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_30_reg_9981[0]_i_2_n_0\
    );
\dark_cont_30_reg_9981[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_12_n_0\,
      I2 => \bright_cont_30_reg_9970_reg[0]_i_13_n_0\,
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_30_reg_9981[0]_i_3_n_0\
    );
\dark_cont_30_reg_9981[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_14_n_0\,
      I2 => \bright_cont_30_reg_9970_reg[0]_i_15_n_0\,
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_30_reg_9981[0]_i_4_n_0\
    );
\dark_cont_30_reg_9981[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_16_n_0\,
      I2 => \bright_cont_30_reg_9970_reg[0]_i_17_n_0\,
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_30_reg_9981[0]_i_5_n_0\
    );
\dark_cont_30_reg_9981[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_10_n_0\,
      I2 => th_low_fu_6110_p20_out(7),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_11_n_0\,
      O => \dark_cont_30_reg_9981[0]_i_6_n_0\
    );
\dark_cont_30_reg_9981[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_12_n_0\,
      I2 => th_low_fu_6110_p20_out(5),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_13_n_0\,
      O => \dark_cont_30_reg_9981[0]_i_7_n_0\
    );
\dark_cont_30_reg_9981[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_14_n_0\,
      I2 => th_low_fu_6110_p20_out(3),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_15_n_0\,
      O => \dark_cont_30_reg_9981[0]_i_8_n_0\
    );
\dark_cont_30_reg_9981[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => \bright_cont_30_reg_9970_reg[0]_i_16_n_0\,
      I2 => th_low_fu_6110_p20_out(1),
      I3 => \bright_cont_30_reg_9970_reg[0]_i_17_n_0\,
      O => \dark_cont_30_reg_9981[0]_i_9_n_0\
    );
\dark_cont_30_reg_9981_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_30_reg_9981[0]_i_9_0\(0),
      CO(2) => \dark_cont_30_reg_9981_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_30_reg_9981_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_30_reg_9981_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_30_reg_9981[0]_i_2_n_0\,
      DI(2) => \dark_cont_30_reg_9981[0]_i_3_n_0\,
      DI(1) => \dark_cont_30_reg_9981[0]_i_4_n_0\,
      DI(0) => \dark_cont_30_reg_9981[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_30_reg_9981_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_30_reg_9981[0]_i_6_n_0\,
      S(2) => \dark_cont_30_reg_9981[0]_i_7_n_0\,
      S(1) => \dark_cont_30_reg_9981[0]_i_8_n_0\,
      S(0) => \dark_cont_30_reg_9981[0]_i_9_n_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__20_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__20_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__20_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__20_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__20_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__38_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__14_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => trunc_ln29_reg_7864(0),
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(3),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce0_local
    );
\ram_reg_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ram_reg_3,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_ce1_local
    );
\ram_reg_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_15,
      O => \ram_reg_i_3__20_n_0\
    );
\ram_reg_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_14,
      O => \ram_reg_i_4__20_n_0\
    );
\ram_reg_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_13,
      O => \ram_reg_i_5__20_n_0\
    );
\ram_reg_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_12,
      O => \ram_reg_i_6__20_n_0\
    );
\ram_reg_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_9,
      I4 => ram_reg_10,
      I5 => ram_reg_11,
      O => \ram_reg_i_7__20_n_0\
    );
\ram_reg_i_8__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_16,
      I2 => ram_reg_6,
      I3 => ram_reg_7,
      I4 => ram_reg_17,
      O => \ram_reg_i_8__38_n_0\
    );
\ram_reg_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_8(0),
      O => \ram_reg_i_9__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_89 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_16\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_89 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_89 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_16_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_16_ce0_local\;
\bright_cont_12_reg_9772[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(6),
      I1 => DOADO(6),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(6),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(6),
      O => ram_reg_1
    );
\bright_cont_12_reg_9772[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(7),
      I1 => DOADO(7),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(7),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(7),
      O => ram_reg_0
    );
\bright_cont_12_reg_9772[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(4),
      I1 => DOADO(4),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(4),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(4),
      O => ram_reg_3
    );
\bright_cont_12_reg_9772[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(5),
      I1 => DOADO(5),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(5),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(5),
      O => ram_reg_2
    );
\bright_cont_12_reg_9772[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(2),
      I1 => DOADO(2),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(2),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(2),
      O => ram_reg_5
    );
\bright_cont_12_reg_9772[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(3),
      I1 => DOADO(3),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(3),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(3),
      O => ram_reg_4
    );
\bright_cont_12_reg_9772[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(0),
      I1 => DOADO(0),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(0),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(0),
      O => ram_reg_7
    );
\bright_cont_12_reg_9772[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(1),
      I1 => DOADO(1),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(1),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(1),
      O => ram_reg_6
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_9(4 downto 0),
      ADDRARDADDR(5) => ram_reg_10(0),
      ADDRARDADDR(4) => ram_reg_11(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_16_ce0_local\,
      ENBWREN => ram_reg_8,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000080008000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_13,
      I4 => ram_reg_14,
      I5 => ram_reg_15,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_16_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_90 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_90 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_90 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_17_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_17_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_1(4 downto 0),
      ADDRARDADDR(5) => ram_reg_2(0),
      ADDRARDADDR(4) => ram_reg_3(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_17_ce0_local\,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008008000000080"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_7,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_17_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_91 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_30__0\ : in STD_LOGIC;
    \ram_reg_i_18__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_18__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_32__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_91 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_91 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_18_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_18_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_10(4 downto 0),
      ADDRARDADDR(5) => ram_reg_11(0),
      ADDRARDADDR(4) => ram_reg_12(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_18_ce0_local\,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008008000"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I3 => ram_reg_14,
      I4 => ram_reg_15,
      I5 => ram_reg_16,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_18_ce0_local\
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_30__0\,
      I3 => \ram_reg_i_18__1\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_30__0\,
      I3 => \ram_reg_i_18__1\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_30__0\,
      I3 => \ram_reg_i_18__1\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_30__0\,
      I3 => \ram_reg_i_18__1\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_30__0\,
      I3 => \ram_reg_i_18__1\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_30__0\,
      I3 => \ram_reg_i_18__1\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(2),
      O => ram_reg_6
    );
ram_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_30__0\,
      I3 => \ram_reg_i_18__1\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(1),
      O => ram_reg_7
    );
ram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_32__0\,
      I3 => \ram_reg_i_18__1\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_0\(0),
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_92 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_92 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_92 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_19_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_19_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_19_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000080080"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_8,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_19_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_93 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_16\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bright_cont_20_reg_9860[0]_i_16_0\ : in STD_LOGIC;
    \bright_cont_20_reg_9860[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_93 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_93 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_20_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_20_ce0_local\;
\bright_cont_12_reg_9772[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(6),
      I1 => DOADO(6),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(6),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(6),
      O => ram_reg_2
    );
\bright_cont_12_reg_9772[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(7),
      I1 => DOADO(7),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(7),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(7),
      O => ram_reg_1
    );
\bright_cont_12_reg_9772[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(4),
      I1 => DOADO(4),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(4),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(4),
      O => ram_reg_4
    );
\bright_cont_12_reg_9772[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(5),
      I1 => DOADO(5),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(5),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(5),
      O => ram_reg_3
    );
\bright_cont_12_reg_9772[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(2),
      I1 => DOADO(2),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(2),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(2),
      O => ram_reg_6
    );
\bright_cont_12_reg_9772[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(3),
      I1 => DOADO(3),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(3),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(3),
      O => ram_reg_5
    );
\bright_cont_12_reg_9772[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(0),
      I1 => DOADO(0),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(0),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(0),
      O => ram_reg_8
    );
\bright_cont_12_reg_9772[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(1),
      I1 => DOADO(1),
      I2 => \bright_cont_20_reg_9860[0]_i_16\,
      I3 => \bright_cont_20_reg_9860[0]_i_11\(1),
      I4 => \bright_cont_20_reg_9860[0]_i_16_0\,
      I5 => \bright_cont_20_reg_9860[0]_i_11_0\(1),
      O => ram_reg_7
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_10(4 downto 0),
      ADDRARDADDR(5) => ram_reg_11(0),
      ADDRARDADDR(4) => ram_reg_12(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_20_ce0_local\,
      ENBWREN => ram_reg_9,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008000000"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ram_reg_15,
      I5 => ram_reg_16,
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_20_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_94 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_94 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_94 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_21_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_21_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_21_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080800"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_6,
      I3 => ram_reg_7,
      I4 => ram_reg_8,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_21_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_95 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local : out STD_LOGIC;
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_30__0_0\ : in STD_LOGIC;
    \ram_reg_i_18__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_18__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    \ram_reg_i_32__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_95 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_95 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_22_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_58_n_0 : STD_LOGIC;
  signal ram_reg_i_62_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_22_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_22_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_20__1_n_0\,
      I1 => ram_reg_13,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(6),
      S => ram_reg_9
    );
\ram_reg_i_11__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_22__1_n_0\,
      I1 => ram_reg_15,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(5),
      S => ram_reg_9
    );
\ram_reg_i_12__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_24__0_n_0\,
      I1 => ram_reg_17,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(4),
      S => ram_reg_9
    );
\ram_reg_i_13__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_26__0_n_0\,
      I1 => ram_reg_19,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(3),
      S => ram_reg_9
    );
\ram_reg_i_14__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_28__0_n_0\,
      I1 => ram_reg_21,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(2),
      S => ram_reg_9
    );
\ram_reg_i_15__2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_30__0_n_0\,
      I1 => ram_reg_23,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(1),
      S => ram_reg_9
    );
\ram_reg_i_16__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_32__0_n_0\,
      I1 => ram_reg_25,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(0),
      S => ram_reg_9
    );
\ram_reg_i_18__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_34__0_n_0\,
      I1 => ram_reg_12,
      O => \ram_reg_i_18__1_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000808080"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_6,
      I3 => ram_reg_7,
      I4 => ram_reg_8,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_22_ce0_local\
    );
\ram_reg_i_20__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_38__0_n_0\,
      I1 => ram_reg_14,
      O => \ram_reg_i_20__1_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_22__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_42__0_n_0\,
      I1 => ram_reg_16,
      O => \ram_reg_i_22__1_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_24__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_46__0_n_0\,
      I1 => ram_reg_18,
      O => \ram_reg_i_24__0_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_26__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_50__0_n_0\,
      I1 => ram_reg_20,
      O => \ram_reg_i_26__0_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_28__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_54__0_n_0\,
      I1 => ram_reg_22,
      O => \ram_reg_i_28__0_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_30__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_58_n_0,
      I1 => ram_reg_24,
      O => \ram_reg_i_30__0_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_32__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_62_n_0,
      I1 => ram_reg_26,
      O => \ram_reg_i_32__0_n_0\,
      S => ram_reg_11
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_30__0_0\,
      I3 => \ram_reg_i_18__1_0\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(7),
      O => \ram_reg_i_34__0_n_0\
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_30__0_0\,
      I3 => \ram_reg_i_18__1_0\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(6),
      O => \ram_reg_i_38__0_n_0\
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_30__0_0\,
      I3 => \ram_reg_i_18__1_0\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(5),
      O => \ram_reg_i_42__0_n_0\
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_30__0_0\,
      I3 => \ram_reg_i_18__1_0\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(4),
      O => \ram_reg_i_46__0_n_0\
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_30__0_0\,
      I3 => \ram_reg_i_18__1_0\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(3),
      O => \ram_reg_i_50__0_n_0\
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_30__0_0\,
      I3 => \ram_reg_i_18__1_0\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(2),
      O => \ram_reg_i_54__0_n_0\
    );
ram_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_30__0_0\,
      I3 => \ram_reg_i_18__1_0\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(1),
      O => ram_reg_i_58_n_0
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_32__0_0\,
      I3 => \ram_reg_i_18__1_0\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_18__1_1\(0),
      O => ram_reg_i_62_n_0
    );
\ram_reg_i_9__24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ram_reg_i_18__1_n_0\,
      I1 => ram_reg_10,
      O => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(7),
      S => ram_reg_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_96 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_96 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_96 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_23_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_23_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 6) => ram_reg_2(4 downto 0),
      ADDRARDADDR(5) => ram_reg_3(0),
      ADDRARDADDR(4) => ram_reg_4(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_23_ce0_local\,
      ENBWREN => ram_reg_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080808"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_6,
      I3 => ram_reg_7,
      I4 => ram_reg_8,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_23_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_97 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_31__0\ : in STD_LOGIC;
    \ram_reg_i_19__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_19__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_33__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_97 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_97 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_24_ce0_local\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ADDRARDADDR(6 downto 0) <= \^addrardaddr\(6 downto 0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_24_ce0_local\;
  \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ <= \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => \^addrardaddr\(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_24_ce0_local\,
      ENBWREN => \^ap_enable_reg_pp0_iter1_reg\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFCFFFF44030000"
    )
        port map (
      I0 => ram_reg_21,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I2 => ram_reg_22,
      I3 => ram_reg_10(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => ram_reg_10(2),
      O => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\
    );
\ram_reg_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_12,
      I1 => ram_reg_13,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ram_reg_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000000000800"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_14,
      I3 => ram_reg_15,
      I4 => ram_reg_16,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_24_ce0_local\
    );
\ram_reg_i_2__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0B8"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_9,
      I2 => ram_reg_10(4),
      I3 => ram_reg_11,
      O => \^addrardaddr\(6)
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(7),
      I1 => DOBDO(7),
      I2 => \ram_reg_i_31__0\,
      I3 => \ram_reg_i_19__1\(7),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(7),
      O => ram_reg_0
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ram_reg_17,
      I1 => ram_reg_20,
      I2 => ram_reg_9,
      I3 => ram_reg_10(3),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(6),
      I1 => DOBDO(6),
      I2 => \ram_reg_i_31__0\,
      I3 => \ram_reg_i_19__1\(6),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(6),
      O => ram_reg_1
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(5),
      I1 => DOBDO(5),
      I2 => \ram_reg_i_31__0\,
      I3 => \ram_reg_i_19__1\(5),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(5),
      O => ram_reg_2
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(4),
      I1 => DOBDO(4),
      I2 => \ram_reg_i_31__0\,
      I3 => \ram_reg_i_19__1\(4),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(4),
      O => ram_reg_3
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_10(2),
      I1 => ram_reg_17,
      I2 => \^trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\,
      O => \^addrardaddr\(4)
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(3),
      I1 => DOBDO(3),
      I2 => \ram_reg_i_31__0\,
      I3 => \ram_reg_i_19__1\(3),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(3),
      O => ram_reg_4
    );
\ram_reg_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(2),
      I1 => DOBDO(2),
      I2 => \ram_reg_i_31__0\,
      I3 => \ram_reg_i_19__1\(2),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(2),
      O => ram_reg_5
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF10150000"
    )
        port map (
      I0 => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      I1 => ram_reg_21,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      I3 => ram_reg_22,
      I4 => ram_reg_9,
      I5 => ram_reg_10(1),
      O => \^addrardaddr\(3)
    );
ram_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(1),
      I1 => DOBDO(1),
      I2 => \ram_reg_i_31__0\,
      I3 => \ram_reg_i_19__1\(1),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(1),
      O => ram_reg_6
    );
ram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q1(0),
      I1 => DOBDO(0),
      I2 => \ram_reg_i_33__0\,
      I3 => \ram_reg_i_19__1\(0),
      I4 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I5 => \ram_reg_i_19__1_0\(0),
      O => ram_reg_7
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => ram_reg_16,
      I1 => ram_reg_23,
      I2 => ram_reg_9,
      I3 => ram_reg_10(0),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00010000"
    )
        port map (
      I0 => ram_reg_17,
      I1 => ram_reg_18,
      I2 => ram_reg_14,
      I3 => ram_reg_19(0),
      I4 => ram_reg_9,
      I5 => ram_reg_24(0),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => ram_reg_17,
      I1 => ram_reg_18,
      I2 => ram_reg_14,
      I3 => ram_reg_9,
      I4 => ram_reg_19(0),
      O => \^addrardaddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_98 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_98 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_98 is
  signal \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_25_ce0_local\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local <= \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_25_ce0_local\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10) => ram_reg_1,
      ADDRARDADDR(9) => ram_reg_2,
      ADDRARDADDR(8) => ram_reg_3,
      ADDRARDADDR(7) => ram_reg_4,
      ADDRARDADDR(6) => ram_reg_5,
      ADDRARDADDR(5) => ram_reg_6,
      ADDRARDADDR(4) => ADDRARDADDR(0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_25_ce0_local\,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000000000008"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ram_reg_8,
      I3 => ram_reg_9,
      I4 => ram_reg_10,
      I5 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      O => \^p_zz7fast_iprn3hls6streamins_4axisi7ap_uintili32eelm0elm0elm0elh56elb0eeeli0eees6_25_ce0_local\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_99 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    trunc_ln29_reg_7864 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_12 : in STD_LOGIC;
    trunc_ln29_reg_7864_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_34__4\ : in STD_LOGIC;
    \ram_reg_i_24__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_38__4\ : in STD_LOGIC;
    \ram_reg_i_24__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_99 : entity is "fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_99 is
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce1_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_3__23_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__23_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__23_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__23_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__23_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__21_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__17_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "fast_ip_fast_ip_Pipeline_col_loop/p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10) => \ram_reg_i_3__23_n_0\,
      ADDRBWRADDR(9) => \ram_reg_i_4__23_n_0\,
      ADDRBWRADDR(8) => \ram_reg_i_5__23_n_0\,
      ADDRBWRADDR(7) => \ram_reg_i_6__23_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_7__23_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_8__21_n_0\,
      ADDRBWRADDR(4) => \ram_reg_i_9__17_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce0_local,
      ENBWREN => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce1_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_11,
      I2 => trunc_ln29_reg_7864(0),
      I3 => trunc_ln29_reg_7864(1),
      I4 => trunc_ln29_reg_7864(2),
      I5 => trunc_ln29_reg_7864(3),
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce0_local
    );
\ram_reg_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0081000000000000"
    )
        port map (
      I0 => ram_reg_12,
      I1 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I2 => ram_reg_13,
      I3 => ram_reg_14,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_11,
      O => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_ce1_local
    );
\ram_reg_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ram_reg_13,
      I5 => ram_reg_24,
      O => \ram_reg_i_3__23_n_0\
    );
\ram_reg_i_42__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(7),
      I1 => DOADO(7),
      I2 => \ram_reg_i_34__4\,
      I3 => \ram_reg_i_24__4\(7),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(7),
      O => ram_reg_1
    );
\ram_reg_i_46__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(6),
      I1 => DOADO(6),
      I2 => \ram_reg_i_34__4\,
      I3 => \ram_reg_i_24__4\(6),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(6),
      O => ram_reg_2
    );
\ram_reg_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ram_reg_13,
      I5 => ram_reg_23,
      O => \ram_reg_i_4__23_n_0\
    );
\ram_reg_i_50__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(5),
      I1 => DOADO(5),
      I2 => \ram_reg_i_34__4\,
      I3 => \ram_reg_i_24__4\(5),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(5),
      O => ram_reg_3
    );
\ram_reg_i_54__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(4),
      I1 => DOADO(4),
      I2 => \ram_reg_i_34__4\,
      I3 => \ram_reg_i_24__4\(4),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(4),
      O => ram_reg_4
    );
\ram_reg_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(3),
      I1 => DOADO(3),
      I2 => \ram_reg_i_34__4\,
      I3 => \ram_reg_i_24__4\(3),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(3),
      O => ram_reg_5
    );
\ram_reg_i_5__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ram_reg_13,
      I5 => ram_reg_22,
      O => \ram_reg_i_5__23_n_0\
    );
\ram_reg_i_62__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(2),
      I1 => DOADO(2),
      I2 => \ram_reg_i_34__4\,
      I3 => \ram_reg_i_24__4\(2),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(2),
      O => ram_reg_6
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(1),
      I1 => DOADO(1),
      I2 => ram_reg_19,
      I3 => \ram_reg_i_24__4\(1),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(1),
      O => ram_reg_7
    );
\ram_reg_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ram_reg_13,
      I5 => ram_reg_21,
      O => \ram_reg_i_6__23_n_0\
    );
ram_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q0(0),
      I1 => DOADO(0),
      I2 => ram_reg_19,
      I3 => \ram_reg_i_24__4\(0),
      I4 => \ram_reg_i_38__4\,
      I5 => \ram_reg_i_24__4_0\(0),
      O => ram_reg_8
    );
\ram_reg_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_18,
      I4 => ram_reg_19,
      I5 => ram_reg_20,
      O => \ram_reg_i_7__23_n_0\
    );
\ram_reg_i_8__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAAB"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_16,
      I2 => ram_reg_14,
      I3 => ram_reg_13,
      I4 => ram_reg_15(0),
      I5 => ram_reg_17,
      O => \ram_reg_i_8__21_n_0\
    );
\ram_reg_i_9__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAB"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_12,
      I2 => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      I3 => ram_reg_14,
      I4 => ram_reg_13,
      I5 => ram_reg_15(0),
      O => \ram_reg_i_9__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \x_fu_356_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mask_last_fu_4134_p2 : out STD_LOGIC;
    icmp_ln42_fu_4106_p2 : out STD_LOGIC;
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg : in STD_LOGIC;
    \x_fu_356_reg[30]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln42_1_reg_7907_reg[0]__0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    sub_reg_674 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    cmp123_reg_712 : in STD_LOGIC;
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal icmp_ln29_fu_4076_p2 : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_25_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_26_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_27_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_28_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_29_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_30_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_31_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_32_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_33_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_34_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_35_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_36_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907[0]__0_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9_n_0\ : STD_LOGIC;
  signal icmp_ln86_fu_4128_p2 : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_2\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_3\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_1\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_2\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_3\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_1\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_2\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_3\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8_n_0\ : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 30 downto 11 );
  signal \x_fu_356[12]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_356[12]_i_3_n_0\ : STD_LOGIC;
  signal \x_fu_356[12]_i_4_n_0\ : STD_LOGIC;
  signal \x_fu_356[12]_i_5_n_0\ : STD_LOGIC;
  signal \x_fu_356[16]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_356[16]_i_3_n_0\ : STD_LOGIC;
  signal \x_fu_356[16]_i_4_n_0\ : STD_LOGIC;
  signal \x_fu_356[16]_i_5_n_0\ : STD_LOGIC;
  signal \x_fu_356[20]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_356[20]_i_3_n_0\ : STD_LOGIC;
  signal \x_fu_356[20]_i_4_n_0\ : STD_LOGIC;
  signal \x_fu_356[20]_i_5_n_0\ : STD_LOGIC;
  signal \x_fu_356[24]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_356[24]_i_3_n_0\ : STD_LOGIC;
  signal \x_fu_356[24]_i_4_n_0\ : STD_LOGIC;
  signal \x_fu_356[24]_i_5_n_0\ : STD_LOGIC;
  signal \x_fu_356[28]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_356[28]_i_3_n_0\ : STD_LOGIC;
  signal \x_fu_356[28]_i_4_n_0\ : STD_LOGIC;
  signal \x_fu_356[28]_i_5_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_10_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_11_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_12_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_13_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_14_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_15_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_17_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_18_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_19_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_20_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_21_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_22_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_23_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_24_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_26_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_27_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_28_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_29_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_30_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_31_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_32_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_33_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_34_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_35_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_36_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_37_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_38_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_39_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_40_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_41_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_6_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_8_n_0\ : STD_LOGIC;
  signal \x_fu_356[30]_i_9_n_0\ : STD_LOGIC;
  signal \x_fu_356[4]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_356[4]_i_3_n_0\ : STD_LOGIC;
  signal \x_fu_356[4]_i_4_n_0\ : STD_LOGIC;
  signal \x_fu_356[4]_i_5_n_0\ : STD_LOGIC;
  signal \x_fu_356[8]_i_2_n_0\ : STD_LOGIC;
  signal \x_fu_356[8]_i_3_n_0\ : STD_LOGIC;
  signal \x_fu_356[8]_i_4_n_0\ : STD_LOGIC;
  signal \x_fu_356[8]_i_5_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_16_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_16_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_16_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_16_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_25_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_25_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_25_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_25_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_4_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_4_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_4_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_7_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_7_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[30]_i_7_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \x_fu_356_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \x_fu_356_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \x_fu_356_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \x_fu_356_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_fu_356_reg[30]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_fu_356_reg[30]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_fu_356_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_fu_356_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_fu_356_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_fu_356_reg[30]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_i_1 : label is "soft_lutpair47";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln42_1_reg_7907_reg[0]__0_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln42_1_reg_7907_reg[0]__0_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln42_1_reg_7907_reg[0]__0_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln42_1_reg_7907_reg[0]__0_i_20\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_11\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \lshr_ln_reg_7897[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \lshr_ln_reg_7897[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \lshr_ln_reg_7897[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \lshr_ln_reg_7897[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \lshr_ln_reg_7897[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \lshr_ln_reg_7897[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \lshr_ln_reg_7897[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_12\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_13\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_14\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_15\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_20\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_21\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_22\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_23\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_24\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_25\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_26\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_27\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_28\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_29\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \trunc_ln29_reg_7864[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \trunc_ln29_reg_7864[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \trunc_ln29_reg_7864[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \x_fu_356[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \x_fu_356[30]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \x_fu_356[30]_i_2\ : label is "soft_lutpair44";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[28]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \x_fu_356_reg[30]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \x_fu_356_reg[30]_i_25\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[30]_i_3\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \x_fu_356_reg[30]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \x_fu_356_reg[30]_i_7\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_356_reg[8]_i_1\ : label is 35;
begin
  p_0_in(10 downto 0) <= \^p_0_in\(10 downto 0);
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBFBFBAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => Q(1),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I4 => ap_done_cache,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0008888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => icmp_ln29_fu_4076_p2,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      O => ap_rst_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I1 => icmp_ln29_fu_4076_p2,
      O => grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFA"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln29_fu_4076_p2,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\icmp_ln42_1_reg_7907[0]__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(25),
      I1 => sub_reg_674(25),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(24),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(24),
      O => \icmp_ln42_1_reg_7907[0]__0_i_10_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(23),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(23),
      I4 => sub_reg_674(22),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(22),
      O => \icmp_ln42_1_reg_7907[0]__0_i_12_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(21),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(21),
      I4 => sub_reg_674(20),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(20),
      O => \icmp_ln42_1_reg_7907[0]__0_i_13_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(19),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(19),
      I4 => sub_reg_674(18),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(18),
      O => \icmp_ln42_1_reg_7907[0]__0_i_14_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(17),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(17),
      I4 => sub_reg_674(16),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(16),
      O => \icmp_ln42_1_reg_7907[0]__0_i_15_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(23),
      I1 => sub_reg_674(23),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(22),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(22),
      O => \icmp_ln42_1_reg_7907[0]__0_i_16_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(21),
      I1 => sub_reg_674(21),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(20),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(20),
      O => \icmp_ln42_1_reg_7907[0]__0_i_17_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(19),
      I1 => sub_reg_674(19),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(18),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(18),
      O => \icmp_ln42_1_reg_7907[0]__0_i_18_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(17),
      I1 => sub_reg_674(17),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(16),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(16),
      O => \icmp_ln42_1_reg_7907[0]__0_i_19_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(15),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(15),
      I4 => sub_reg_674(14),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(14),
      O => \icmp_ln42_1_reg_7907[0]__0_i_21_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(13),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(13),
      I4 => sub_reg_674(12),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(12),
      O => \icmp_ln42_1_reg_7907[0]__0_i_22_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(11),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(11),
      I4 => sub_reg_674(10),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(10),
      O => \icmp_ln42_1_reg_7907[0]__0_i_23_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(9),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(9),
      I4 => sub_reg_674(8),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(8),
      O => \icmp_ln42_1_reg_7907[0]__0_i_24_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(15),
      I1 => sub_reg_674(15),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(14),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(14),
      O => \icmp_ln42_1_reg_7907[0]__0_i_25_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(13),
      I1 => sub_reg_674(13),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(12),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(12),
      O => \icmp_ln42_1_reg_7907[0]__0_i_26_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(11),
      I1 => sub_reg_674(11),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(10),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(10),
      O => \icmp_ln42_1_reg_7907[0]__0_i_27_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(9),
      I1 => sub_reg_674(9),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(8),
      O => \icmp_ln42_1_reg_7907[0]__0_i_28_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(7),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(7),
      I4 => sub_reg_674(6),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(6),
      O => \icmp_ln42_1_reg_7907[0]__0_i_29_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => sub_reg_674(31),
      I1 => sub_reg_674(30),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(30),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \icmp_ln42_1_reg_7907[0]__0_i_3_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(5),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(5),
      I4 => sub_reg_674(4),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(4),
      O => \icmp_ln42_1_reg_7907[0]__0_i_30_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(3),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(3),
      I4 => sub_reg_674(2),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(2),
      O => \icmp_ln42_1_reg_7907[0]__0_i_31_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(1),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(1),
      I4 => sub_reg_674(0),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(0),
      O => \icmp_ln42_1_reg_7907[0]__0_i_32_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(7),
      I1 => sub_reg_674(7),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(6),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(6),
      O => \icmp_ln42_1_reg_7907[0]__0_i_33_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(5),
      I1 => sub_reg_674(5),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(4),
      O => \icmp_ln42_1_reg_7907[0]__0_i_34_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(3),
      I1 => sub_reg_674(3),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(2),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(2),
      O => \icmp_ln42_1_reg_7907[0]__0_i_35_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(1),
      I1 => sub_reg_674(1),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(0),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(0),
      O => \icmp_ln42_1_reg_7907[0]__0_i_36_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(29),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(29),
      I4 => sub_reg_674(28),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(28),
      O => \icmp_ln42_1_reg_7907[0]__0_i_4_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(27),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(27),
      I4 => sub_reg_674(26),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(26),
      O => \icmp_ln42_1_reg_7907[0]__0_i_5_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => sub_reg_674(25),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(25),
      I4 => sub_reg_674(24),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(24),
      O => \icmp_ln42_1_reg_7907[0]__0_i_6_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04445111"
    )
        port map (
      I0 => sub_reg_674(31),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(30),
      I2 => ap_loop_init_int,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I4 => sub_reg_674(30),
      O => \icmp_ln42_1_reg_7907[0]__0_i_7_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(29),
      I1 => sub_reg_674(29),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(28),
      O => \icmp_ln42_1_reg_7907[0]__0_i_8_n_0\
    );
\icmp_ln42_1_reg_7907[0]__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(27),
      I1 => sub_reg_674(27),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(26),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => sub_reg_674(26),
      O => \icmp_ln42_1_reg_7907[0]__0_i_9_n_0\
    );
\icmp_ln42_1_reg_7907_reg[0]__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_0\,
      CO(3) => CO(0),
      CO(2) => \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_1\,
      CO(1) => \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_2\,
      CO(0) => \icmp_ln42_1_reg_7907_reg[0]__0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln42_1_reg_7907[0]__0_i_3_n_0\,
      DI(2) => \icmp_ln42_1_reg_7907[0]__0_i_4_n_0\,
      DI(1) => \icmp_ln42_1_reg_7907[0]__0_i_5_n_0\,
      DI(0) => \icmp_ln42_1_reg_7907[0]__0_i_6_n_0\,
      O(3 downto 0) => \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln42_1_reg_7907[0]__0_i_7_n_0\,
      S(2) => \icmp_ln42_1_reg_7907[0]__0_i_8_n_0\,
      S(1) => \icmp_ln42_1_reg_7907[0]__0_i_9_n_0\,
      S(0) => \icmp_ln42_1_reg_7907[0]__0_i_10_n_0\
    );
\icmp_ln42_1_reg_7907_reg[0]__0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_0\,
      CO(3) => \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_0\,
      CO(2) => \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_1\,
      CO(1) => \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_2\,
      CO(0) => \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln42_1_reg_7907[0]__0_i_21_n_0\,
      DI(2) => \icmp_ln42_1_reg_7907[0]__0_i_22_n_0\,
      DI(1) => \icmp_ln42_1_reg_7907[0]__0_i_23_n_0\,
      DI(0) => \icmp_ln42_1_reg_7907[0]__0_i_24_n_0\,
      O(3 downto 0) => \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln42_1_reg_7907[0]__0_i_25_n_0\,
      S(2) => \icmp_ln42_1_reg_7907[0]__0_i_26_n_0\,
      S(1) => \icmp_ln42_1_reg_7907[0]__0_i_27_n_0\,
      S(0) => \icmp_ln42_1_reg_7907[0]__0_i_28_n_0\
    );
\icmp_ln42_1_reg_7907_reg[0]__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln42_1_reg_7907_reg[0]__0_i_11_n_0\,
      CO(3) => \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_0\,
      CO(2) => \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_1\,
      CO(1) => \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_2\,
      CO(0) => \icmp_ln42_1_reg_7907_reg[0]__0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln42_1_reg_7907[0]__0_i_12_n_0\,
      DI(2) => \icmp_ln42_1_reg_7907[0]__0_i_13_n_0\,
      DI(1) => \icmp_ln42_1_reg_7907[0]__0_i_14_n_0\,
      DI(0) => \icmp_ln42_1_reg_7907[0]__0_i_15_n_0\,
      O(3 downto 0) => \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln42_1_reg_7907[0]__0_i_16_n_0\,
      S(2) => \icmp_ln42_1_reg_7907[0]__0_i_17_n_0\,
      S(1) => \icmp_ln42_1_reg_7907[0]__0_i_18_n_0\,
      S(0) => \icmp_ln42_1_reg_7907[0]__0_i_19_n_0\
    );
\icmp_ln42_1_reg_7907_reg[0]__0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_0\,
      CO(2) => \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_1\,
      CO(1) => \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_2\,
      CO(0) => \icmp_ln42_1_reg_7907_reg[0]__0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln42_1_reg_7907[0]__0_i_29_n_0\,
      DI(2) => \icmp_ln42_1_reg_7907[0]__0_i_30_n_0\,
      DI(1) => \icmp_ln42_1_reg_7907[0]__0_i_31_n_0\,
      DI(0) => \icmp_ln42_1_reg_7907[0]__0_i_32_n_0\,
      O(3 downto 0) => \NLW_icmp_ln42_1_reg_7907_reg[0]__0_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln42_1_reg_7907[0]__0_i_33_n_0\,
      S(2) => \icmp_ln42_1_reg_7907[0]__0_i_34_n_0\,
      S(1) => \icmp_ln42_1_reg_7907[0]__0_i_35_n_0\,
      S(0) => \icmp_ln42_1_reg_7907[0]__0_i_36_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \p_0_in__1\(21),
      I1 => \p_0_in__1\(23),
      I2 => \p_0_in__1\(16),
      I3 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5_n_0\,
      I4 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6_n_0\,
      I5 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7_n_0\,
      O => icmp_ln42_fu_4106_p2
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(28)
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(24)
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(26),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(19),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(22),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(14),
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(6),
      I1 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0\,
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(30),
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(3),
      I4 => \icmp_ln42_1_reg_7907_reg[0]__0\(17),
      I5 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14_n_0\,
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(20),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(7),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(27),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(18),
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_14_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(21)
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(23)
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(16)
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(29),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(4),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(10),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(8),
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_5_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCCD"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(9),
      I1 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0\,
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(13),
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(2),
      I4 => \icmp_ln42_1_reg_7907_reg[0]__0\(5),
      I5 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9_n_0\,
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_6_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(1),
      I2 => \p_0_in__1\(28),
      I3 => \p_0_in__1\(24),
      I4 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_12_n_0\,
      I5 => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_13_n_0\,
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_7_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_8_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(12),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(11),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(25),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(15),
      O => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_i_9_n_0\
    );
\lshr_ln_reg_7897[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(4)
    );
\lshr_ln_reg_7897[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(5)
    );
\lshr_ln_reg_7897[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(6)
    );
\lshr_ln_reg_7897[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(7)
    );
\lshr_ln_reg_7897[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(8)
    );
\lshr_ln_reg_7897[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(9)
    );
\lshr_ln_reg_7897[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(10)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln86_fu_4128_p2,
      I1 => cmp123_reg_712,
      O => mask_last_fu_4134_p2
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(14),
      I1 => \p_0_in__1\(15),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(16),
      I3 => \p_0_in__1\(17),
      I4 => \p_0_in__1\(16),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(15),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(11),
      I1 => \p_0_in__1\(12),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(13),
      I3 => \p_0_in__1\(14),
      I4 => \p_0_in__1\(13),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(12),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(27)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(29)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(25)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(26)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(8),
      I1 => \^p_0_in\(9),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(10),
      I3 => \p_0_in__1\(11),
      I4 => \^p_0_in\(10),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(9),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(5),
      I1 => \^p_0_in\(6),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(7),
      I3 => \^p_0_in\(8),
      I4 => \^p_0_in\(7),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(6),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(2),
      I1 => \^p_0_in\(3),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(4),
      I3 => \^p_0_in\(5),
      I4 => \^p_0_in\(4),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(3),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(0),
      I1 => \^p_0_in\(1),
      I2 => sub_reg_674(0),
      I3 => \^p_0_in\(0),
      I4 => \^p_0_in\(2),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(1),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_0\,
      CO(3) => \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln86_fu_4128_p2,
      CO(1) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_2\,
      CO(0) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4_n_0\,
      S(1) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5_n_0\,
      S(0) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(22)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(19)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(18)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(20)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(15)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(17)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(12)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(14)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(13)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(11)
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_0\,
      CO(3) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_0\,
      CO(2) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_1\,
      CO(1) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_2\,
      CO(0) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8_n_0\,
      S(2) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9_n_0\,
      S(1) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_10_n_0\,
      S(0) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_11_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04445111"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(30),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(30),
      I2 => ap_loop_init_int,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I4 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(29),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_4_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(26),
      I1 => \p_0_in__1\(27),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(28),
      I3 => \p_0_in__1\(29),
      I4 => \p_0_in__1\(28),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(27),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_5_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_0_in__1\(25),
      I1 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(24),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(23),
      I3 => \p_0_in__1\(24),
      I4 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(25),
      I5 => \p_0_in__1\(26),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_6_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_0\,
      CO(2) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_1\,
      CO(1) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_2\,
      CO(0) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_16_n_0\,
      S(2) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_17_n_0\,
      S(1) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_18_n_0\,
      S(0) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_19_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(20),
      I1 => \p_0_in__1\(21),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(22),
      I3 => \p_0_in__1\(23),
      I4 => \p_0_in__1\(22),
      I5 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(21),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_8_n_0\
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_0_in__1\(19),
      I1 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(18),
      I2 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(17),
      I3 => \p_0_in__1\(18),
      I4 => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(19),
      I5 => \p_0_in__1\(20),
      O => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_9_n_0\
    );
\trunc_ln29_reg_7864[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(0)
    );
\trunc_ln29_reg_7864[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(1)
    );
\trunc_ln29_reg_7864[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(2)
    );
\trunc_ln29_reg_7864[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \^p_0_in\(3)
    );
\x_fu_356[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(0),
      O => \x_fu_356_reg[30]\(0)
    );
\x_fu_356[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[12]_i_2_n_0\
    );
\x_fu_356[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[12]_i_3_n_0\
    );
\x_fu_356[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[12]_i_4_n_0\
    );
\x_fu_356[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[12]_i_5_n_0\
    );
\x_fu_356[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[16]_i_2_n_0\
    );
\x_fu_356[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[16]_i_3_n_0\
    );
\x_fu_356[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[16]_i_4_n_0\
    );
\x_fu_356[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[16]_i_5_n_0\
    );
\x_fu_356[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[20]_i_2_n_0\
    );
\x_fu_356[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[20]_i_3_n_0\
    );
\x_fu_356[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[20]_i_4_n_0\
    );
\x_fu_356[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[20]_i_5_n_0\
    );
\x_fu_356[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[24]_i_2_n_0\
    );
\x_fu_356[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[24]_i_3_n_0\
    );
\x_fu_356[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[24]_i_4_n_0\
    );
\x_fu_356[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[24]_i_5_n_0\
    );
\x_fu_356[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[28]_i_2_n_0\
    );
\x_fu_356[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[28]_i_3_n_0\
    );
\x_fu_356[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[28]_i_4_n_0\
    );
\x_fu_356[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[28]_i_5_n_0\
    );
\x_fu_356[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => icmp_ln29_fu_4076_p2,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      O => SR(0)
    );
\x_fu_356[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(27),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(27),
      I4 => \x_fu_356_reg[30]_i_4_0\(26),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(26),
      O => \x_fu_356[30]_i_10_n_0\
    );
\x_fu_356[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(25),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(25),
      I4 => \x_fu_356_reg[30]_i_4_0\(24),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(24),
      O => \x_fu_356[30]_i_11_n_0\
    );
\x_fu_356[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04445111"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(31),
      I1 => \icmp_ln42_1_reg_7907_reg[0]__0\(30),
      I2 => ap_loop_init_int,
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I4 => \x_fu_356_reg[30]_i_4_0\(30),
      O => \x_fu_356[30]_i_12_n_0\
    );
\x_fu_356[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(29),
      I1 => \x_fu_356_reg[30]_i_4_0\(29),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(28),
      O => \x_fu_356[30]_i_13_n_0\
    );
\x_fu_356[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(27),
      I1 => \x_fu_356_reg[30]_i_4_0\(27),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(26),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(26),
      O => \x_fu_356[30]_i_14_n_0\
    );
\x_fu_356[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(25),
      I1 => \x_fu_356_reg[30]_i_4_0\(25),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(24),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(24),
      O => \x_fu_356[30]_i_15_n_0\
    );
\x_fu_356[30]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(23),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(23),
      I4 => \x_fu_356_reg[30]_i_4_0\(22),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(22),
      O => \x_fu_356[30]_i_17_n_0\
    );
\x_fu_356[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F00FF8F8F00"
    )
        port map (
      I0 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(21),
      I3 => \x_fu_356_reg[30]_i_4_0\(21),
      I4 => \x_fu_356_reg[30]_i_4_0\(20),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(20),
      O => \x_fu_356[30]_i_18_n_0\
    );
\x_fu_356[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(19),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(19),
      I4 => \x_fu_356_reg[30]_i_4_0\(18),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(18),
      O => \x_fu_356[30]_i_19_n_0\
    );
\x_fu_356[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln29_fu_4076_p2,
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => E(0)
    );
\x_fu_356[30]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(17),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(17),
      I4 => \x_fu_356_reg[30]_i_4_0\(16),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(16),
      O => \x_fu_356[30]_i_20_n_0\
    );
\x_fu_356[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(23),
      I1 => \x_fu_356_reg[30]_i_4_0\(23),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(22),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(22),
      O => \x_fu_356[30]_i_21_n_0\
    );
\x_fu_356[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(21),
      I1 => \x_fu_356_reg[30]_i_4_0\(21),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(20),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(20),
      O => \x_fu_356[30]_i_22_n_0\
    );
\x_fu_356[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(19),
      I1 => \x_fu_356_reg[30]_i_4_0\(19),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(18),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(18),
      O => \x_fu_356[30]_i_23_n_0\
    );
\x_fu_356[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(17),
      I1 => \x_fu_356_reg[30]_i_4_0\(17),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(16),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(16),
      O => \x_fu_356[30]_i_24_n_0\
    );
\x_fu_356[30]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F00FF8F8F00"
    )
        port map (
      I0 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(15),
      I3 => \x_fu_356_reg[30]_i_4_0\(15),
      I4 => \x_fu_356_reg[30]_i_4_0\(14),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(14),
      O => \x_fu_356[30]_i_26_n_0\
    );
\x_fu_356[30]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(13),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(13),
      I4 => \x_fu_356_reg[30]_i_4_0\(12),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(12),
      O => \x_fu_356[30]_i_27_n_0\
    );
\x_fu_356[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(11),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(11),
      I4 => \x_fu_356_reg[30]_i_4_0\(10),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(10),
      O => \x_fu_356[30]_i_28_n_0\
    );
\x_fu_356[30]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(9),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(9),
      I4 => \x_fu_356_reg[30]_i_4_0\(8),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(8),
      O => \x_fu_356[30]_i_29_n_0\
    );
\x_fu_356[30]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(15),
      I1 => \x_fu_356_reg[30]_i_4_0\(15),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(14),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(14),
      O => \x_fu_356[30]_i_30_n_0\
    );
\x_fu_356[30]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(13),
      I1 => \x_fu_356_reg[30]_i_4_0\(13),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(12),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(12),
      O => \x_fu_356[30]_i_31_n_0\
    );
\x_fu_356[30]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(11),
      I1 => \x_fu_356_reg[30]_i_4_0\(11),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(10),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(10),
      O => \x_fu_356[30]_i_32_n_0\
    );
\x_fu_356[30]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(9),
      I1 => \x_fu_356_reg[30]_i_4_0\(9),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(8),
      O => \x_fu_356[30]_i_33_n_0\
    );
\x_fu_356[30]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(7),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(7),
      I4 => \x_fu_356_reg[30]_i_4_0\(6),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(6),
      O => \x_fu_356[30]_i_34_n_0\
    );
\x_fu_356[30]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(5),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(5),
      I4 => \x_fu_356_reg[30]_i_4_0\(4),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(4),
      O => \x_fu_356[30]_i_35_n_0\
    );
\x_fu_356[30]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(3),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(3),
      I4 => \x_fu_356_reg[30]_i_4_0\(2),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(2),
      O => \x_fu_356[30]_i_36_n_0\
    );
\x_fu_356[30]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(1),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(1),
      I4 => \x_fu_356_reg[30]_i_4_0\(0),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(0),
      O => \x_fu_356[30]_i_37_n_0\
    );
\x_fu_356[30]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(7),
      I1 => \x_fu_356_reg[30]_i_4_0\(7),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(6),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(6),
      O => \x_fu_356[30]_i_38_n_0\
    );
\x_fu_356[30]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(5),
      I1 => \x_fu_356_reg[30]_i_4_0\(5),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(4),
      O => \x_fu_356[30]_i_39_n_0\
    );
\x_fu_356[30]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(3),
      I1 => \x_fu_356_reg[30]_i_4_0\(3),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(2),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(2),
      O => \x_fu_356[30]_i_40_n_0\
    );
\x_fu_356[30]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(1),
      I1 => \x_fu_356_reg[30]_i_4_0\(1),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(0),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I5 => \x_fu_356_reg[30]_i_4_0\(0),
      O => \x_fu_356[30]_i_41_n_0\
    );
\x_fu_356[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \p_0_in__1\(30)
    );
\x_fu_356[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[30]_i_6_n_0\
    );
\x_fu_356[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040404"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(31),
      I1 => \x_fu_356_reg[30]_i_4_0\(30),
      I2 => \icmp_ln42_1_reg_7907_reg[0]__0\(30),
      I3 => ap_loop_init_int,
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[30]_i_8_n_0\
    );
\x_fu_356[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \x_fu_356_reg[30]_i_4_0\(29),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln42_1_reg_7907_reg[0]__0\(29),
      I4 => \x_fu_356_reg[30]_i_4_0\(28),
      I5 => \icmp_ln42_1_reg_7907_reg[0]__0\(28),
      O => \x_fu_356[30]_i_9_n_0\
    );
\x_fu_356[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[4]_i_2_n_0\
    );
\x_fu_356[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[4]_i_3_n_0\
    );
\x_fu_356[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[4]_i_4_n_0\
    );
\x_fu_356[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[4]_i_5_n_0\
    );
\x_fu_356[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[8]_i_2_n_0\
    );
\x_fu_356[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[8]_i_3_n_0\
    );
\x_fu_356[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[8]_i_4_n_0\
    );
\x_fu_356[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln42_1_reg_7907_reg[0]__0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      O => \x_fu_356[8]_i_5_n_0\
    );
\x_fu_356_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[8]_i_1_n_0\,
      CO(3) => \x_fu_356_reg[12]_i_1_n_0\,
      CO(2) => \x_fu_356_reg[12]_i_1_n_1\,
      CO(1) => \x_fu_356_reg[12]_i_1_n_2\,
      CO(0) => \x_fu_356_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_356_reg[30]\(12 downto 9),
      S(3) => \x_fu_356[12]_i_2_n_0\,
      S(2) => \x_fu_356[12]_i_3_n_0\,
      S(1) => \x_fu_356[12]_i_4_n_0\,
      S(0) => \x_fu_356[12]_i_5_n_0\
    );
\x_fu_356_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[12]_i_1_n_0\,
      CO(3) => \x_fu_356_reg[16]_i_1_n_0\,
      CO(2) => \x_fu_356_reg[16]_i_1_n_1\,
      CO(1) => \x_fu_356_reg[16]_i_1_n_2\,
      CO(0) => \x_fu_356_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_356_reg[30]\(16 downto 13),
      S(3) => \x_fu_356[16]_i_2_n_0\,
      S(2) => \x_fu_356[16]_i_3_n_0\,
      S(1) => \x_fu_356[16]_i_4_n_0\,
      S(0) => \x_fu_356[16]_i_5_n_0\
    );
\x_fu_356_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[16]_i_1_n_0\,
      CO(3) => \x_fu_356_reg[20]_i_1_n_0\,
      CO(2) => \x_fu_356_reg[20]_i_1_n_1\,
      CO(1) => \x_fu_356_reg[20]_i_1_n_2\,
      CO(0) => \x_fu_356_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_356_reg[30]\(20 downto 17),
      S(3) => \x_fu_356[20]_i_2_n_0\,
      S(2) => \x_fu_356[20]_i_3_n_0\,
      S(1) => \x_fu_356[20]_i_4_n_0\,
      S(0) => \x_fu_356[20]_i_5_n_0\
    );
\x_fu_356_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[20]_i_1_n_0\,
      CO(3) => \x_fu_356_reg[24]_i_1_n_0\,
      CO(2) => \x_fu_356_reg[24]_i_1_n_1\,
      CO(1) => \x_fu_356_reg[24]_i_1_n_2\,
      CO(0) => \x_fu_356_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_356_reg[30]\(24 downto 21),
      S(3) => \x_fu_356[24]_i_2_n_0\,
      S(2) => \x_fu_356[24]_i_3_n_0\,
      S(1) => \x_fu_356[24]_i_4_n_0\,
      S(0) => \x_fu_356[24]_i_5_n_0\
    );
\x_fu_356_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[24]_i_1_n_0\,
      CO(3) => \x_fu_356_reg[28]_i_1_n_0\,
      CO(2) => \x_fu_356_reg[28]_i_1_n_1\,
      CO(1) => \x_fu_356_reg[28]_i_1_n_2\,
      CO(0) => \x_fu_356_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_356_reg[30]\(28 downto 25),
      S(3) => \x_fu_356[28]_i_2_n_0\,
      S(2) => \x_fu_356[28]_i_3_n_0\,
      S(1) => \x_fu_356[28]_i_4_n_0\,
      S(0) => \x_fu_356[28]_i_5_n_0\
    );
\x_fu_356_reg[30]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[30]_i_25_n_0\,
      CO(3) => \x_fu_356_reg[30]_i_16_n_0\,
      CO(2) => \x_fu_356_reg[30]_i_16_n_1\,
      CO(1) => \x_fu_356_reg[30]_i_16_n_2\,
      CO(0) => \x_fu_356_reg[30]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \x_fu_356[30]_i_26_n_0\,
      DI(2) => \x_fu_356[30]_i_27_n_0\,
      DI(1) => \x_fu_356[30]_i_28_n_0\,
      DI(0) => \x_fu_356[30]_i_29_n_0\,
      O(3 downto 0) => \NLW_x_fu_356_reg[30]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_fu_356[30]_i_30_n_0\,
      S(2) => \x_fu_356[30]_i_31_n_0\,
      S(1) => \x_fu_356[30]_i_32_n_0\,
      S(0) => \x_fu_356[30]_i_33_n_0\
    );
\x_fu_356_reg[30]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_356_reg[30]_i_25_n_0\,
      CO(2) => \x_fu_356_reg[30]_i_25_n_1\,
      CO(1) => \x_fu_356_reg[30]_i_25_n_2\,
      CO(0) => \x_fu_356_reg[30]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \x_fu_356[30]_i_34_n_0\,
      DI(2) => \x_fu_356[30]_i_35_n_0\,
      DI(1) => \x_fu_356[30]_i_36_n_0\,
      DI(0) => \x_fu_356[30]_i_37_n_0\,
      O(3 downto 0) => \NLW_x_fu_356_reg[30]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_fu_356[30]_i_38_n_0\,
      S(2) => \x_fu_356[30]_i_39_n_0\,
      S(1) => \x_fu_356[30]_i_40_n_0\,
      S(0) => \x_fu_356[30]_i_41_n_0\
    );
\x_fu_356_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[28]_i_1_n_0\,
      CO(3 downto 1) => \NLW_x_fu_356_reg[30]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_fu_356_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_x_fu_356_reg[30]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \x_fu_356_reg[30]\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \p_0_in__1\(30),
      S(0) => \x_fu_356[30]_i_6_n_0\
    );
\x_fu_356_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[30]_i_7_n_0\,
      CO(3) => icmp_ln29_fu_4076_p2,
      CO(2) => \x_fu_356_reg[30]_i_4_n_1\,
      CO(1) => \x_fu_356_reg[30]_i_4_n_2\,
      CO(0) => \x_fu_356_reg[30]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \x_fu_356[30]_i_8_n_0\,
      DI(2) => \x_fu_356[30]_i_9_n_0\,
      DI(1) => \x_fu_356[30]_i_10_n_0\,
      DI(0) => \x_fu_356[30]_i_11_n_0\,
      O(3 downto 0) => \NLW_x_fu_356_reg[30]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_fu_356[30]_i_12_n_0\,
      S(2) => \x_fu_356[30]_i_13_n_0\,
      S(1) => \x_fu_356[30]_i_14_n_0\,
      S(0) => \x_fu_356[30]_i_15_n_0\
    );
\x_fu_356_reg[30]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[30]_i_16_n_0\,
      CO(3) => \x_fu_356_reg[30]_i_7_n_0\,
      CO(2) => \x_fu_356_reg[30]_i_7_n_1\,
      CO(1) => \x_fu_356_reg[30]_i_7_n_2\,
      CO(0) => \x_fu_356_reg[30]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \x_fu_356[30]_i_17_n_0\,
      DI(2) => \x_fu_356[30]_i_18_n_0\,
      DI(1) => \x_fu_356[30]_i_19_n_0\,
      DI(0) => \x_fu_356[30]_i_20_n_0\,
      O(3 downto 0) => \NLW_x_fu_356_reg[30]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_fu_356[30]_i_21_n_0\,
      S(2) => \x_fu_356[30]_i_22_n_0\,
      S(1) => \x_fu_356[30]_i_23_n_0\,
      S(0) => \x_fu_356[30]_i_24_n_0\
    );
\x_fu_356_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_356_reg[4]_i_1_n_0\,
      CO(2) => \x_fu_356_reg[4]_i_1_n_1\,
      CO(1) => \x_fu_356_reg[4]_i_1_n_2\,
      CO(0) => \x_fu_356_reg[4]_i_1_n_3\,
      CYINIT => \^p_0_in\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_356_reg[30]\(4 downto 1),
      S(3) => \x_fu_356[4]_i_2_n_0\,
      S(2) => \x_fu_356[4]_i_3_n_0\,
      S(1) => \x_fu_356[4]_i_4_n_0\,
      S(0) => \x_fu_356[4]_i_5_n_0\
    );
\x_fu_356_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_356_reg[4]_i_1_n_0\,
      CO(3) => \x_fu_356_reg[8]_i_1_n_0\,
      CO(2) => \x_fu_356_reg[8]_i_1_n_1\,
      CO(1) => \x_fu_356_reg[8]_i_1_n_2\,
      CO(0) => \x_fu_356_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_356_reg[30]\(8 downto 5),
      S(3) => \x_fu_356[8]_i_2_n_0\,
      S(2) => \x_fu_356[8]_i_3_n_0\,
      S(1) => \x_fu_356[8]_i_4_n_0\,
      S(0) => \x_fu_356[8]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both is
  port (
    dst_axi_TREADY_int_regslice : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    dst_axi_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC;
    dst_axi_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[5]_i_2_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    dst_axi_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \ack_in_t_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_21_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_21_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^data_p2_reg[0]_0\ : STD_LOGIC;
  signal \^dst_axi_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dst_axi_tready_int_regslice\ : STD_LOGIC;
  signal \^dst_axi_tvalid\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__2\ : label is "soft_lutpair72";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \data_p1[0]_i_2__2\ : label is "soft_lutpair72";
begin
  CO(0) <= \^co\(0);
  \data_p2_reg[0]_0\ <= \^data_p2_reg[0]_0\;
  dst_axi_TDATA(0) <= \^dst_axi_tdata\(0);
  dst_axi_TREADY_int_regslice <= \^dst_axi_tready_int_regslice\;
  dst_axi_TVALID <= \^dst_axi_tvalid\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEFFFF"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(0),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_1__2_n_0\
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC4C4C4C4C4C4C"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^dst_axi_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => ap_block_pp0_stage0_subdone,
      O => \FSM_sequential_state[1]_i_1__2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__2_n_0\,
      Q => \state__0\(0),
      S => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__2_n_0\,
      Q => \state__0\(1),
      R => SR(0)
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFFFAAFF00"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \^dst_axi_tready_int_regslice\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \ack_in_t_i_1__2_n_0\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_0\,
      Q => \^dst_axi_tready_int_regslice\,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F222F222F222F2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => Q(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => dst_axi_TREADY,
      O => D(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F222F222F222"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => Q(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => dst_axi_TREADY,
      O => D(1)
    );
\ap_CS_fsm[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(26),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(26),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(27),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(27),
      O => \ap_CS_fsm[5]_i_10_n_0\
    );
\ap_CS_fsm[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(24),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(24),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(25),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(25),
      O => \ap_CS_fsm[5]_i_11_n_0\
    );
\ap_CS_fsm[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(22),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(22),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(23),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(23),
      O => \ap_CS_fsm[5]_i_13_n_0\
    );
\ap_CS_fsm[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(20),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(20),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(21),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(21),
      O => \ap_CS_fsm[5]_i_14_n_0\
    );
\ap_CS_fsm[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(18),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(18),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(19),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(19),
      O => \ap_CS_fsm[5]_i_15_n_0\
    );
\ap_CS_fsm[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(16),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(16),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(17),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(17),
      O => \ap_CS_fsm[5]_i_16_n_0\
    );
\ap_CS_fsm[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(22),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(22),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(23),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(23),
      O => \ap_CS_fsm[5]_i_17_n_0\
    );
\ap_CS_fsm[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(20),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(20),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(21),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(21),
      O => \ap_CS_fsm[5]_i_18_n_0\
    );
\ap_CS_fsm[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(18),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(18),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(19),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(19),
      O => \ap_CS_fsm[5]_i_19_n_0\
    );
\ap_CS_fsm[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(16),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(16),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(17),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(17),
      O => \ap_CS_fsm[5]_i_20_n_0\
    );
\ap_CS_fsm[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(14),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(14),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(15),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(15),
      O => \ap_CS_fsm[5]_i_22_n_0\
    );
\ap_CS_fsm[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(12),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(12),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(13),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(13),
      O => \ap_CS_fsm[5]_i_23_n_0\
    );
\ap_CS_fsm[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(10),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(10),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(11),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(11),
      O => \ap_CS_fsm[5]_i_24_n_0\
    );
\ap_CS_fsm[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(8),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(8),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(9),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(9),
      O => \ap_CS_fsm[5]_i_25_n_0\
    );
\ap_CS_fsm[5]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(14),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(14),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(15),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(15),
      O => \ap_CS_fsm[5]_i_26_n_0\
    );
\ap_CS_fsm[5]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(12),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(12),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(13),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(13),
      O => \ap_CS_fsm[5]_i_27_n_0\
    );
\ap_CS_fsm[5]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(10),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(10),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(11),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(11),
      O => \ap_CS_fsm[5]_i_28_n_0\
    );
\ap_CS_fsm[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(8),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(8),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(9),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(9),
      O => \ap_CS_fsm[5]_i_29_n_0\
    );
\ap_CS_fsm[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(6),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(6),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(7),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(7),
      O => \ap_CS_fsm[5]_i_30_n_0\
    );
\ap_CS_fsm[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(4),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(4),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(5),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(5),
      O => \ap_CS_fsm[5]_i_31_n_0\
    );
\ap_CS_fsm[5]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(2),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(2),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(3),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(3),
      O => \ap_CS_fsm[5]_i_32_n_0\
    );
\ap_CS_fsm[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(0),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(0),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(1),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(1),
      O => \ap_CS_fsm[5]_i_33_n_0\
    );
\ap_CS_fsm[5]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(6),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(6),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(7),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(7),
      O => \ap_CS_fsm[5]_i_34_n_0\
    );
\ap_CS_fsm[5]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(4),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(4),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(5),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(5),
      O => \ap_CS_fsm[5]_i_35_n_0\
    );
\ap_CS_fsm[5]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(2),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(2),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(3),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(3),
      O => \ap_CS_fsm[5]_i_36_n_0\
    );
\ap_CS_fsm[5]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(0),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(0),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(1),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(1),
      O => \ap_CS_fsm[5]_i_37_n_0\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_1\(30),
      I1 => \ap_CS_fsm_reg[5]_i_2_0\(30),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(31),
      O => \ap_CS_fsm[5]_i_4_n_0\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(28),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(28),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(29),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(29),
      O => \ap_CS_fsm[5]_i_5_n_0\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(26),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(26),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(27),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(27),
      O => \ap_CS_fsm[5]_i_6_n_0\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(24),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(24),
      I2 => \ap_CS_fsm_reg[5]_i_2_1\(25),
      I3 => \ap_CS_fsm_reg[5]_i_2_0\(25),
      O => \ap_CS_fsm[5]_i_7_n_0\
    );
\ap_CS_fsm[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(30),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(30),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(31),
      O => \ap_CS_fsm[5]_i_8_n_0\
    );
\ap_CS_fsm[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_i_2_0\(28),
      I1 => \ap_CS_fsm_reg[5]_i_2_1\(28),
      I2 => \ap_CS_fsm_reg[5]_i_2_0\(29),
      I3 => \ap_CS_fsm_reg[5]_i_2_1\(29),
      O => \ap_CS_fsm[5]_i_9_n_0\
    );
\ap_CS_fsm_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_21_n_0\,
      CO(3) => \ap_CS_fsm_reg[5]_i_12_n_0\,
      CO(2) => \ap_CS_fsm_reg[5]_i_12_n_1\,
      CO(1) => \ap_CS_fsm_reg[5]_i_12_n_2\,
      CO(0) => \ap_CS_fsm_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_22_n_0\,
      DI(2) => \ap_CS_fsm[5]_i_23_n_0\,
      DI(1) => \ap_CS_fsm[5]_i_24_n_0\,
      DI(0) => \ap_CS_fsm[5]_i_25_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_26_n_0\,
      S(2) => \ap_CS_fsm[5]_i_27_n_0\,
      S(1) => \ap_CS_fsm[5]_i_28_n_0\,
      S(0) => \ap_CS_fsm[5]_i_29_n_0\
    );
\ap_CS_fsm_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_3_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[5]_i_2_n_1\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_4_n_0\,
      DI(2) => \ap_CS_fsm[5]_i_5_n_0\,
      DI(1) => \ap_CS_fsm[5]_i_6_n_0\,
      DI(0) => \ap_CS_fsm[5]_i_7_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_8_n_0\,
      S(2) => \ap_CS_fsm[5]_i_9_n_0\,
      S(1) => \ap_CS_fsm[5]_i_10_n_0\,
      S(0) => \ap_CS_fsm[5]_i_11_n_0\
    );
\ap_CS_fsm_reg[5]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[5]_i_21_n_0\,
      CO(2) => \ap_CS_fsm_reg[5]_i_21_n_1\,
      CO(1) => \ap_CS_fsm_reg[5]_i_21_n_2\,
      CO(0) => \ap_CS_fsm_reg[5]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_30_n_0\,
      DI(2) => \ap_CS_fsm[5]_i_31_n_0\,
      DI(1) => \ap_CS_fsm[5]_i_32_n_0\,
      DI(0) => \ap_CS_fsm[5]_i_33_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_34_n_0\,
      S(2) => \ap_CS_fsm[5]_i_35_n_0\,
      S(1) => \ap_CS_fsm[5]_i_36_n_0\,
      S(0) => \ap_CS_fsm[5]_i_37_n_0\
    );
\ap_CS_fsm_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_12_n_0\,
      CO(3) => \ap_CS_fsm_reg[5]_i_3_n_0\,
      CO(2) => \ap_CS_fsm_reg[5]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[5]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_13_n_0\,
      DI(2) => \ap_CS_fsm[5]_i_14_n_0\,
      DI(1) => \ap_CS_fsm[5]_i_15_n_0\,
      DI(0) => \ap_CS_fsm[5]_i_16_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_17_n_0\,
      S(2) => \ap_CS_fsm[5]_i_18_n_0\,
      S(1) => \ap_CS_fsm[5]_i_19_n_0\,
      S(0) => \ap_CS_fsm[5]_i_20_n_0\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \^data_p2_reg[0]_0\,
      I1 => dst_axi_TDATA_int_regslice(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => load_p1,
      I5 => \^dst_axi_tdata\(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2224000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => dst_axi_TREADY,
      O => load_p1
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \^dst_axi_tdata\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_1\,
      Q => \^data_p2_reg[0]_0\,
      R => '0'
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => dst_axi_TREADY,
      O => ap_done
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC4C4C4C4C4C4C"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \^dst_axi_tvalid\,
      I2 => state(1),
      I3 => \^dst_axi_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => ap_block_pp0_stage0_subdone,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEFFFF"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => state(1),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \^dst_axi_tvalid\,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^dst_axi_tvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both_1 is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    src_axi_TVALID : in STD_LOGIC;
    ack_in_t_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY : in STD_LOGIC;
    src_axi_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both_1 : entity is "fast_ip_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both_1 is
  signal \FSM_sequential_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ack_in_t_i_2_n_0 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  \state_reg[1]_0\(1 downto 0) <= \^state_reg[1]_0\(1 downto 0);
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F070F070F0"
    )
        port map (
      I0 => ack_in_t_reg_1(0),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^ack_in_t_reg_0\,
      I5 => src_axi_TVALID,
      O => \FSM_sequential_state[1]_i_1__3_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFFFF88FF00"
    )
        port map (
      I0 => grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY,
      I1 => ack_in_t_reg_1(0),
      I2 => src_axi_TVALID,
      I3 => \^ack_in_t_reg_0\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => ack_in_t_i_2_n_0
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_2_n_0,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => src_axi_TDATA(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(0)
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => src_axi_TDATA(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(1)
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => src_axi_TDATA(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(2)
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => src_axi_TDATA(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(3)
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => src_axi_TDATA(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(4)
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => src_axi_TDATA(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(5)
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => src_axi_TDATA(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E240404040404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => src_axi_TVALID,
      I3 => ack_in_t_reg_1(0),
      I4 => ap_block_pp0_stage0_subdone,
      I5 => ap_enable_reg_pp0_iter1,
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => src_axi_TDATA(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_0_in(7)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => \data_p1_reg[7]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => \data_p1_reg[7]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => \data_p1_reg[7]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => \data_p1_reg[7]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => \data_p1_reg[7]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => \data_p1_reg[7]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => \data_p1_reg[7]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => \data_p1_reg[7]_0\(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => src_axi_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => src_axi_TDATA(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F070F070F0"
    )
        port map (
      I0 => ack_in_t_reg_1(0),
      I1 => grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY,
      I2 => \^state_reg[1]_0\(0),
      I3 => \^state_reg[1]_0\(1),
      I4 => \^ack_in_t_reg_0\,
      I5 => src_axi_TVALID,
      O => \state[0]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^state_reg[1]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state_reg[1]_1\(0),
      Q => \^state_reg[1]_0\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID : in STD_LOGIC;
    dst_axi_TKEEP_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0\ : entity is "fast_ip_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0\ is
  signal ack_in_t_i_1_n_0 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dst_axi_tkeep\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2(0) <= \^data_p2\(0);
  dst_axi_TKEEP(0) <= \^dst_axi_tkeep\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEFFFF"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(0),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC4C4C4C4C4C4C"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => ap_block_pp0_stage0_subdone,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFFFAAFF00"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \^ack_in_t_reg_0\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => ack_in_t_i_1_n_0
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_0,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBEFFFA8082000"
    )
        port map (
      I0 => \data_p1[0]_i_2__1_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
      I4 => dst_axi_TREADY,
      I5 => \^dst_axi_tkeep\(0),
      O => \data_p1[0]_i_1__3_n_0\
    );
\data_p1[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB080808"
    )
        port map (
      I0 => \^data_p2\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => Q(0),
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
      I5 => dst_axi_TKEEP_reg(0),
      O => \data_p1[0]_i_2__1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__3_n_0\,
      Q => \^dst_axi_tkeep\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0_0\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID : in STD_LOGIC;
    dst_axi_TSTRB_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0_0\ : entity is "fast_ip_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0_0\ is
  signal \ack_in_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dst_axi_tstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2(0) <= \^data_p2\(0);
  dst_axi_TSTRB(0) <= \^dst_axi_tstrb\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEFFFF"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(0),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC4C4C4C4C4C4C"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => ap_block_pp0_stage0_subdone,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFFFAAFF00"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \^ack_in_t_reg_0\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_0\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_0\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBEFFFA8082000"
    )
        port map (
      I0 => \data_p1[0]_i_2__0_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
      I4 => dst_axi_TREADY,
      I5 => \^dst_axi_tstrb\(0),
      O => \data_p1[0]_i_1__2_n_0\
    );
\data_p1[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB080808"
    )
        port map (
      I0 => \^data_p2\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => Q(0),
      I4 => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
      I5 => dst_axi_TSTRB_reg(0),
      O => \data_p1[0]_i_2__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__2_n_0\,
      Q => \^dst_axi_tstrb\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized1\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    dst_axi_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST : in STD_LOGIC;
    dst_axi_TDATA_reg1 : in STD_LOGIC;
    dst_axi_TLAST_reg : in STD_LOGIC;
    dst_axi_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized1\ : entity is "fast_ip_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized1\ is
  signal \ack_in_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_0\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^dst_axi_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  dst_axi_TLAST(0) <= \^dst_axi_tlast\(0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEFFFF"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(0),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCC4C4C4C4C4C4C"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => ap_block_pp0_stage0_subdone,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFFFAAFF00"
    )
        port map (
      I0 => dst_axi_TREADY,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \^ack_in_t_reg_0\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_0\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_0\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBEFFFA8082000"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
      I4 => dst_axi_TREADY,
      I5 => \^dst_axi_tlast\(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST,
      I4 => dst_axi_TDATA_reg1,
      I5 => dst_axi_TLAST_reg,
      O => \data_p1[0]_i_2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_0\,
      Q => \^dst_axi_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dst_axi_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TDATA_reg1 : out STD_LOGIC;
    dst_axi_TLAST_int_regslice : out STD_LOGIC;
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg_0 : out STD_LOGIC;
    \mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0\ : out STD_LOGIC;
    grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg : in STD_LOGIC;
    dst_axi_TDATA_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TLAST_reg : in STD_LOGIC;
    dst_axi_TSTRB_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TKEEP_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TREADY_int_regslice : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \data_p2_reg[0]_1\ : in STD_LOGIC;
    data_p2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[0]_2\ : in STD_LOGIC;
    data_p2_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_axi_TVALID : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_356_reg[30]_i_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sub_reg_674 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dark_cont_30_reg_9981_reg[0]_i_10_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    cmp123_reg_712 : in STD_LOGIC;
    \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    cmp21_reg_702 : in STD_LOGIC;
    rev_reg_717 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal bright_cont_10_fu_6172_p2 : STD_LOGIC;
  signal bright_cont_10_reg_9750 : STD_LOGIC;
  signal bright_cont_12_fu_6184_p2 : STD_LOGIC;
  signal bright_cont_12_reg_9772 : STD_LOGIC;
  signal bright_cont_14_fu_6196_p2 : STD_LOGIC;
  signal bright_cont_14_reg_9794 : STD_LOGIC;
  signal bright_cont_16_fu_6208_p2 : STD_LOGIC;
  signal bright_cont_16_reg_9816 : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_16_reg_9816_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal bright_cont_18_fu_6218_p2 : STD_LOGIC;
  signal bright_cont_18_reg_9838 : STD_LOGIC;
  signal bright_cont_20_fu_6230_p2 : STD_LOGIC;
  signal bright_cont_20_reg_9860 : STD_LOGIC;
  signal bright_cont_22_fu_6242_p2 : STD_LOGIC;
  signal bright_cont_22_reg_9882 : STD_LOGIC;
  signal bright_cont_24_fu_6254_p2 : STD_LOGIC;
  signal bright_cont_24_reg_9904 : STD_LOGIC;
  signal bright_cont_26_fu_6266_p2 : STD_LOGIC;
  signal bright_cont_26_reg_9926 : STD_LOGIC;
  signal bright_cont_28_fu_6278_p2 : STD_LOGIC;
  signal bright_cont_28_reg_9948 : STD_LOGIC;
  signal bright_cont_2_fu_6124_p2 : STD_LOGIC;
  signal bright_cont_2_reg_9662 : STD_LOGIC;
  signal bright_cont_30_fu_6290_p2 : STD_LOGIC;
  signal bright_cont_30_reg_9970 : STD_LOGIC;
  signal bright_cont_4_fu_6136_p2 : STD_LOGIC;
  signal bright_cont_4_reg_9684 : STD_LOGIC;
  signal bright_cont_6_fu_6148_p2 : STD_LOGIC;
  signal bright_cont_6_reg_9706 : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_22_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_23_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_24_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_25_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_34_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_35_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_36_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706[0]_i_37_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \bright_cont_6_reg_9706_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal bright_cont_8_fu_6160_p2 : STD_LOGIC;
  signal bright_cont_8_reg_9728 : STD_LOGIC;
  signal bright_cont_fu_6114_p2 : STD_LOGIC;
  signal bright_cont_reg_9640 : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_2_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_3_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_4_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_5_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_6_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_7_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_8_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640[0]_i_9_n_0\ : STD_LOGIC;
  signal \bright_cont_reg_9640_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \bright_cont_reg_9640_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \bright_cont_reg_9640_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal center_reg_8514 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dark_cont_10_fu_6178_p2 : STD_LOGIC;
  signal dark_cont_10_reg_9761 : STD_LOGIC;
  signal dark_cont_12_fu_6190_p2 : STD_LOGIC;
  signal dark_cont_12_reg_9783 : STD_LOGIC;
  signal dark_cont_14_fu_6202_p2 : STD_LOGIC;
  signal dark_cont_14_reg_9805 : STD_LOGIC;
  signal dark_cont_16_fu_6213_p2 : STD_LOGIC;
  signal dark_cont_16_reg_9827 : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_16_reg_9827_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal dark_cont_18_fu_6224_p2 : STD_LOGIC;
  signal dark_cont_18_reg_9849 : STD_LOGIC;
  signal dark_cont_20_fu_6236_p2 : STD_LOGIC;
  signal dark_cont_20_reg_9871 : STD_LOGIC;
  signal dark_cont_22_fu_6248_p2 : STD_LOGIC;
  signal dark_cont_22_reg_9893 : STD_LOGIC;
  signal dark_cont_24_fu_6260_p2 : STD_LOGIC;
  signal dark_cont_24_reg_9915 : STD_LOGIC;
  signal dark_cont_26_fu_6272_p2 : STD_LOGIC;
  signal dark_cont_26_reg_9937 : STD_LOGIC;
  signal dark_cont_28_fu_6284_p2 : STD_LOGIC;
  signal dark_cont_28_reg_9959 : STD_LOGIC;
  signal dark_cont_2_fu_6130_p2 : STD_LOGIC;
  signal dark_cont_2_reg_9673 : STD_LOGIC;
  signal dark_cont_30_fu_6296_p2 : STD_LOGIC;
  signal dark_cont_30_reg_9981 : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_12_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_13_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_14_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_15_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_16_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_17_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_18_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981[0]_i_19_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \dark_cont_30_reg_9981_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal dark_cont_4_fu_6142_p2 : STD_LOGIC;
  signal dark_cont_4_reg_9695 : STD_LOGIC;
  signal dark_cont_6_fu_6154_p2 : STD_LOGIC;
  signal dark_cont_6_reg_9717 : STD_LOGIC;
  signal dark_cont_8_fu_6166_p2 : STD_LOGIC;
  signal dark_cont_8_reg_9739 : STD_LOGIC;
  signal dark_cont_fu_6119_p2 : STD_LOGIC;
  signal dark_cont_reg_9651 : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_2_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_3_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_4_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_5_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_6_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_7_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_8_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651[0]_i_9_n_0\ : STD_LOGIC;
  signal \dark_cont_reg_9651_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \dark_cont_reg_9651_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \dark_cont_reg_9651_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \^dst_axi_tdata_int_regslice\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dst_axi_tdata_reg1\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \dst_axi_TDATA_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready : STD_LOGIC;
  signal \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tlast\ : STD_LOGIC;
  signal \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tvalid\ : STD_LOGIC;
  signal \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\ : STD_LOGIC;
  signal icmp_ln42_1_fu_4112_p2 : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal icmp_ln42_1_reg_7907_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln42_1_reg_7907_reg[0]__0_n_0\ : STD_LOGIC;
  signal icmp_ln42_fu_4106_p2 : STD_LOGIC;
  signal \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal icmp_ln42_reg_7902_pp0_iter3_reg : STD_LOGIC;
  signal lshr_ln1_reg_7912 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal lshr_ln1_reg_7912_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal lshr_ln_reg_7897 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lshr_ln_reg_7897_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[2]_rep__3_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[6]_rep__2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[6]_rep__3_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_7897_reg[6]_rep_n_0\ : STD_LOGIC;
  signal mask_last_fu_4134_p2 : STD_LOGIC;
  signal \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\ : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_25 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_25 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_8 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_10 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_11 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_12 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_13 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_14 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_15 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_9 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_16 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_17 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_18 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_19 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_20 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_21 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_22 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_23 : STD_LOGIC;
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel_8_reg_8508 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel_reg_7942 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel_reg_7942_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal th_high_fu_6106_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal th_low_fu_6110_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln29_reg_7864 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln29_reg_7864_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\ : STD_LOGIC;
  signal trunc_ln29_reg_7864_pp0_iter2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal x_fu_356 : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[11]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[12]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[13]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[14]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[15]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[16]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[17]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[18]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[19]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[20]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[21]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[22]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[23]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[24]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[25]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[26]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[27]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[28]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[29]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[30]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_fu_356_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_bright_cont_16_reg_9816_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bright_cont_6_reg_9706_reg[0]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bright_cont_reg_9640_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_16_reg_9827_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dark_cont_30_reg_9981_reg[0]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dark_cont_reg_9651_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter4_i_1 : label is "soft_lutpair71";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\grp_fast_ip_Pipeline_col_loop_fu_328/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bright_cont_16_reg_9816_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bright_cont_6_reg_9706_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \bright_cont_6_reg_9706_reg[0]_i_16\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bright_cont_reg_9640_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dark_cont_16_reg_9827_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dark_cont_30_reg_9981_reg[0]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \dark_cont_30_reg_9981_reg[0]_i_11\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \dark_cont_reg_9651_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \data_p1[0]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dst_axi_TDATA_reg[0]_i_19\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dst_axi_TDATA_reg[0]_i_6\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dst_axi_TDATA_reg[0]_i_9\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dst_axi_TKEEP_reg[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \dst_axi_TLAST_reg[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \dst_axi_TSTRB_reg[0]_i_1\ : label is "soft_lutpair70";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_fast_ip_Pipeline_col_loop_fu_328/icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3 ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[0]\ : label is "lshr_ln_reg_7897_reg[0]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[0]_rep\ : label is "lshr_ln_reg_7897_reg[0]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[0]_rep__0\ : label is "lshr_ln_reg_7897_reg[0]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[0]_rep__1\ : label is "lshr_ln_reg_7897_reg[0]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[0]_rep__2\ : label is "lshr_ln_reg_7897_reg[0]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[0]_rep__3\ : label is "lshr_ln_reg_7897_reg[0]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[1]\ : label is "lshr_ln_reg_7897_reg[1]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[1]_rep\ : label is "lshr_ln_reg_7897_reg[1]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[1]_rep__0\ : label is "lshr_ln_reg_7897_reg[1]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[1]_rep__1\ : label is "lshr_ln_reg_7897_reg[1]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[1]_rep__2\ : label is "lshr_ln_reg_7897_reg[1]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[1]_rep__3\ : label is "lshr_ln_reg_7897_reg[1]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[2]\ : label is "lshr_ln_reg_7897_reg[2]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[2]_rep\ : label is "lshr_ln_reg_7897_reg[2]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[2]_rep__0\ : label is "lshr_ln_reg_7897_reg[2]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[2]_rep__1\ : label is "lshr_ln_reg_7897_reg[2]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[2]_rep__2\ : label is "lshr_ln_reg_7897_reg[2]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[2]_rep__3\ : label is "lshr_ln_reg_7897_reg[2]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[3]\ : label is "lshr_ln_reg_7897_reg[3]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[3]_rep\ : label is "lshr_ln_reg_7897_reg[3]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[3]_rep__0\ : label is "lshr_ln_reg_7897_reg[3]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[3]_rep__1\ : label is "lshr_ln_reg_7897_reg[3]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[3]_rep__2\ : label is "lshr_ln_reg_7897_reg[3]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[3]_rep__3\ : label is "lshr_ln_reg_7897_reg[3]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[4]\ : label is "lshr_ln_reg_7897_reg[4]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[4]_rep\ : label is "lshr_ln_reg_7897_reg[4]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[4]_rep__0\ : label is "lshr_ln_reg_7897_reg[4]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[4]_rep__1\ : label is "lshr_ln_reg_7897_reg[4]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[4]_rep__2\ : label is "lshr_ln_reg_7897_reg[4]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[4]_rep__3\ : label is "lshr_ln_reg_7897_reg[4]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[5]\ : label is "lshr_ln_reg_7897_reg[5]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[5]_rep\ : label is "lshr_ln_reg_7897_reg[5]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[5]_rep__0\ : label is "lshr_ln_reg_7897_reg[5]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[5]_rep__1\ : label is "lshr_ln_reg_7897_reg[5]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[5]_rep__2\ : label is "lshr_ln_reg_7897_reg[5]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[5]_rep__3\ : label is "lshr_ln_reg_7897_reg[5]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[6]\ : label is "lshr_ln_reg_7897_reg[6]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[6]_rep\ : label is "lshr_ln_reg_7897_reg[6]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[6]_rep__0\ : label is "lshr_ln_reg_7897_reg[6]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[6]_rep__1\ : label is "lshr_ln_reg_7897_reg[6]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[6]_rep__2\ : label is "lshr_ln_reg_7897_reg[6]";
  attribute ORIG_CELL_NAME of \lshr_ln_reg_7897_reg[6]_rep__3\ : label is "lshr_ln_reg_7897_reg[6]";
  attribute srl_bus_name of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg ";
  attribute srl_name of \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_fast_ip_Pipeline_col_loop_fu_328/mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3 ";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]";
  attribute ORIG_CELL_NAME of \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0\ : label is "p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\ : label is "trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]";
  attribute ORIG_CELL_NAME of \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\ : label is "trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter4 <= \^ap_enable_reg_pp0_iter4\;
  dst_axi_TDATA_int_regslice(0) <= \^dst_axi_tdata_int_regslice\(0);
  dst_axi_TDATA_reg1 <= \^dst_axi_tdata_reg1\;
  grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST <= \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tlast\;
  grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID <= \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tvalid\;
  grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY <= \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF80FFFFFFFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => Q(1),
      I3 => \FSM_sequential_state_reg[0]\(0),
      I4 => src_axi_TVALID,
      I5 => \FSM_sequential_state_reg[0]\(1),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^ap_enable_reg_pp0_iter4\,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => \^ap_enable_reg_pp0_iter4\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\bright_cont_10_reg_9750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_10_fu_6172_p2,
      Q => bright_cont_10_reg_9750,
      R => '0'
    );
\bright_cont_12_reg_9772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_12_fu_6184_p2,
      Q => bright_cont_12_reg_9772,
      R => '0'
    );
\bright_cont_14_reg_9794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_14_fu_6196_p2,
      Q => bright_cont_14_reg_9794,
      R => '0'
    );
\bright_cont_16_reg_9816[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_8_reg_8508(6),
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => pixel_8_reg_8508(7),
      O => \bright_cont_16_reg_9816[0]_i_2_n_0\
    );
\bright_cont_16_reg_9816[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_8_reg_8508(4),
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => pixel_8_reg_8508(5),
      O => \bright_cont_16_reg_9816[0]_i_3_n_0\
    );
\bright_cont_16_reg_9816[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_8_reg_8508(2),
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => pixel_8_reg_8508(3),
      O => \bright_cont_16_reg_9816[0]_i_4_n_0\
    );
\bright_cont_16_reg_9816[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_8_reg_8508(0),
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => pixel_8_reg_8508(1),
      O => \bright_cont_16_reg_9816[0]_i_5_n_0\
    );
\bright_cont_16_reg_9816[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_8_reg_8508(6),
      I1 => th_high_fu_6106_p2(6),
      I2 => pixel_8_reg_8508(7),
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_16_reg_9816[0]_i_6_n_0\
    );
\bright_cont_16_reg_9816[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_8_reg_8508(4),
      I1 => th_high_fu_6106_p2(4),
      I2 => pixel_8_reg_8508(5),
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_16_reg_9816[0]_i_7_n_0\
    );
\bright_cont_16_reg_9816[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_8_reg_8508(2),
      I1 => th_high_fu_6106_p2(2),
      I2 => pixel_8_reg_8508(3),
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_16_reg_9816[0]_i_8_n_0\
    );
\bright_cont_16_reg_9816[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_8_reg_8508(0),
      I1 => th_high_fu_6106_p2(0),
      I2 => pixel_8_reg_8508(1),
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_16_reg_9816[0]_i_9_n_0\
    );
\bright_cont_16_reg_9816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_16_fu_6208_p2,
      Q => bright_cont_16_reg_9816,
      R => '0'
    );
\bright_cont_16_reg_9816_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bright_cont_16_fu_6208_p2,
      CO(2) => \bright_cont_16_reg_9816_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_16_reg_9816_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_16_reg_9816_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_16_reg_9816[0]_i_2_n_0\,
      DI(2) => \bright_cont_16_reg_9816[0]_i_3_n_0\,
      DI(1) => \bright_cont_16_reg_9816[0]_i_4_n_0\,
      DI(0) => \bright_cont_16_reg_9816[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_16_reg_9816_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_16_reg_9816[0]_i_6_n_0\,
      S(2) => \bright_cont_16_reg_9816[0]_i_7_n_0\,
      S(1) => \bright_cont_16_reg_9816[0]_i_8_n_0\,
      S(0) => \bright_cont_16_reg_9816[0]_i_9_n_0\
    );
\bright_cont_18_reg_9838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_18_fu_6218_p2,
      Q => bright_cont_18_reg_9838,
      R => '0'
    );
\bright_cont_20_reg_9860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_20_fu_6230_p2,
      Q => bright_cont_20_reg_9860,
      R => '0'
    );
\bright_cont_22_reg_9882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_22_fu_6242_p2,
      Q => bright_cont_22_reg_9882,
      R => '0'
    );
\bright_cont_24_reg_9904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_24_fu_6254_p2,
      Q => bright_cont_24_reg_9904,
      R => '0'
    );
\bright_cont_26_reg_9926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_26_fu_6266_p2,
      Q => bright_cont_26_reg_9926,
      R => '0'
    );
\bright_cont_28_reg_9948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_28_fu_6278_p2,
      Q => bright_cont_28_reg_9948,
      R => '0'
    );
\bright_cont_2_reg_9662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_2_fu_6124_p2,
      Q => bright_cont_2_reg_9662,
      R => '0'
    );
\bright_cont_30_reg_9970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_30_fu_6290_p2,
      Q => bright_cont_30_reg_9970,
      R => '0'
    );
\bright_cont_4_reg_9684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_4_fu_6136_p2,
      Q => bright_cont_4_reg_9684,
      R => '0'
    );
\bright_cont_6_reg_9706[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(7),
      I1 => center_reg_8514(7),
      O => \bright_cont_6_reg_9706[0]_i_22_n_0\
    );
\bright_cont_6_reg_9706[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(6),
      I1 => center_reg_8514(6),
      O => \bright_cont_6_reg_9706[0]_i_23_n_0\
    );
\bright_cont_6_reg_9706[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(5),
      I1 => center_reg_8514(5),
      O => \bright_cont_6_reg_9706[0]_i_24_n_0\
    );
\bright_cont_6_reg_9706[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(4),
      I1 => center_reg_8514(4),
      O => \bright_cont_6_reg_9706[0]_i_25_n_0\
    );
\bright_cont_6_reg_9706[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(3),
      I1 => center_reg_8514(3),
      O => \bright_cont_6_reg_9706[0]_i_34_n_0\
    );
\bright_cont_6_reg_9706[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(2),
      I1 => center_reg_8514(2),
      O => \bright_cont_6_reg_9706[0]_i_35_n_0\
    );
\bright_cont_6_reg_9706[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(1),
      I1 => center_reg_8514(1),
      O => \bright_cont_6_reg_9706[0]_i_36_n_0\
    );
\bright_cont_6_reg_9706[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(0),
      I1 => center_reg_8514(0),
      O => \bright_cont_6_reg_9706[0]_i_37_n_0\
    );
\bright_cont_6_reg_9706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_6_fu_6148_p2,
      Q => bright_cont_6_reg_9706,
      R => '0'
    );
\bright_cont_6_reg_9706_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \bright_cont_6_reg_9706_reg[0]_i_16_n_0\,
      CO(3) => \NLW_bright_cont_6_reg_9706_reg[0]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \bright_cont_6_reg_9706_reg[0]_i_11_n_1\,
      CO(1) => \bright_cont_6_reg_9706_reg[0]_i_11_n_2\,
      CO(0) => \bright_cont_6_reg_9706_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => center_reg_8514(6 downto 4),
      O(3 downto 0) => th_high_fu_6106_p2(7 downto 4),
      S(3) => \bright_cont_6_reg_9706[0]_i_22_n_0\,
      S(2) => \bright_cont_6_reg_9706[0]_i_23_n_0\,
      S(1) => \bright_cont_6_reg_9706[0]_i_24_n_0\,
      S(0) => \bright_cont_6_reg_9706[0]_i_25_n_0\
    );
\bright_cont_6_reg_9706_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bright_cont_6_reg_9706_reg[0]_i_16_n_0\,
      CO(2) => \bright_cont_6_reg_9706_reg[0]_i_16_n_1\,
      CO(1) => \bright_cont_6_reg_9706_reg[0]_i_16_n_2\,
      CO(0) => \bright_cont_6_reg_9706_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => center_reg_8514(3 downto 0),
      O(3 downto 0) => th_high_fu_6106_p2(3 downto 0),
      S(3) => \bright_cont_6_reg_9706[0]_i_34_n_0\,
      S(2) => \bright_cont_6_reg_9706[0]_i_35_n_0\,
      S(1) => \bright_cont_6_reg_9706[0]_i_36_n_0\,
      S(0) => \bright_cont_6_reg_9706[0]_i_37_n_0\
    );
\bright_cont_8_reg_9728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_8_fu_6160_p2,
      Q => bright_cont_8_reg_9728,
      R => '0'
    );
\bright_cont_reg_9640[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(6),
      I1 => th_high_fu_6106_p2(6),
      I2 => th_high_fu_6106_p2(7),
      I3 => pixel_reg_7942_pp0_iter2_reg(7),
      O => \bright_cont_reg_9640[0]_i_2_n_0\
    );
\bright_cont_reg_9640[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(4),
      I1 => th_high_fu_6106_p2(4),
      I2 => th_high_fu_6106_p2(5),
      I3 => pixel_reg_7942_pp0_iter2_reg(5),
      O => \bright_cont_reg_9640[0]_i_3_n_0\
    );
\bright_cont_reg_9640[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(2),
      I1 => th_high_fu_6106_p2(2),
      I2 => th_high_fu_6106_p2(3),
      I3 => pixel_reg_7942_pp0_iter2_reg(3),
      O => \bright_cont_reg_9640[0]_i_4_n_0\
    );
\bright_cont_reg_9640[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(0),
      I1 => th_high_fu_6106_p2(0),
      I2 => th_high_fu_6106_p2(1),
      I3 => pixel_reg_7942_pp0_iter2_reg(1),
      O => \bright_cont_reg_9640[0]_i_5_n_0\
    );
\bright_cont_reg_9640[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(6),
      I1 => th_high_fu_6106_p2(6),
      I2 => pixel_reg_7942_pp0_iter2_reg(7),
      I3 => th_high_fu_6106_p2(7),
      O => \bright_cont_reg_9640[0]_i_6_n_0\
    );
\bright_cont_reg_9640[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(4),
      I1 => th_high_fu_6106_p2(4),
      I2 => pixel_reg_7942_pp0_iter2_reg(5),
      I3 => th_high_fu_6106_p2(5),
      O => \bright_cont_reg_9640[0]_i_7_n_0\
    );
\bright_cont_reg_9640[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(2),
      I1 => th_high_fu_6106_p2(2),
      I2 => pixel_reg_7942_pp0_iter2_reg(3),
      I3 => th_high_fu_6106_p2(3),
      O => \bright_cont_reg_9640[0]_i_8_n_0\
    );
\bright_cont_reg_9640[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pixel_reg_7942_pp0_iter2_reg(0),
      I1 => th_high_fu_6106_p2(0),
      I2 => pixel_reg_7942_pp0_iter2_reg(1),
      I3 => th_high_fu_6106_p2(1),
      O => \bright_cont_reg_9640[0]_i_9_n_0\
    );
\bright_cont_reg_9640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => bright_cont_fu_6114_p2,
      Q => bright_cont_reg_9640,
      R => '0'
    );
\bright_cont_reg_9640_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bright_cont_fu_6114_p2,
      CO(2) => \bright_cont_reg_9640_reg[0]_i_1_n_1\,
      CO(1) => \bright_cont_reg_9640_reg[0]_i_1_n_2\,
      CO(0) => \bright_cont_reg_9640_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \bright_cont_reg_9640[0]_i_2_n_0\,
      DI(2) => \bright_cont_reg_9640[0]_i_3_n_0\,
      DI(1) => \bright_cont_reg_9640[0]_i_4_n_0\,
      DI(0) => \bright_cont_reg_9640[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_bright_cont_reg_9640_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \bright_cont_reg_9640[0]_i_6_n_0\,
      S(2) => \bright_cont_reg_9640[0]_i_7_n_0\,
      S(1) => \bright_cont_reg_9640[0]_i_8_n_0\,
      S(0) => \bright_cont_reg_9640[0]_i_9_n_0\
    );
\center_reg_8514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      Q => center_reg_8514(0),
      R => '0'
    );
\center_reg_8514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      Q => center_reg_8514(1),
      R => '0'
    );
\center_reg_8514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      Q => center_reg_8514(2),
      R => '0'
    );
\center_reg_8514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      Q => center_reg_8514(3),
      R => '0'
    );
\center_reg_8514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      Q => center_reg_8514(4),
      R => '0'
    );
\center_reg_8514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      Q => center_reg_8514(5),
      R => '0'
    );
\center_reg_8514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      Q => center_reg_8514(6),
      R => '0'
    );
\center_reg_8514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      Q => center_reg_8514(7),
      R => '0'
    );
\dark_cont_10_reg_9761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_10_fu_6178_p2,
      Q => dark_cont_10_reg_9761,
      R => '0'
    );
\dark_cont_12_reg_9783_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_12_fu_6190_p2,
      Q => dark_cont_12_reg_9783,
      R => '0'
    );
\dark_cont_14_reg_9805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_14_fu_6202_p2,
      Q => dark_cont_14_reg_9805,
      R => '0'
    );
\dark_cont_16_reg_9827[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => pixel_8_reg_8508(6),
      I2 => pixel_8_reg_8508(7),
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_16_reg_9827[0]_i_2_n_0\
    );
\dark_cont_16_reg_9827[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => pixel_8_reg_8508(4),
      I2 => pixel_8_reg_8508(5),
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_16_reg_9827[0]_i_3_n_0\
    );
\dark_cont_16_reg_9827[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => pixel_8_reg_8508(2),
      I2 => pixel_8_reg_8508(3),
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_16_reg_9827[0]_i_4_n_0\
    );
\dark_cont_16_reg_9827[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => pixel_8_reg_8508(0),
      I2 => pixel_8_reg_8508(1),
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_16_reg_9827[0]_i_5_n_0\
    );
\dark_cont_16_reg_9827[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => pixel_8_reg_8508(6),
      I2 => th_low_fu_6110_p20_out(7),
      I3 => pixel_8_reg_8508(7),
      O => \dark_cont_16_reg_9827[0]_i_6_n_0\
    );
\dark_cont_16_reg_9827[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => pixel_8_reg_8508(4),
      I2 => th_low_fu_6110_p20_out(5),
      I3 => pixel_8_reg_8508(5),
      O => \dark_cont_16_reg_9827[0]_i_7_n_0\
    );
\dark_cont_16_reg_9827[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => pixel_8_reg_8508(2),
      I2 => th_low_fu_6110_p20_out(3),
      I3 => pixel_8_reg_8508(3),
      O => \dark_cont_16_reg_9827[0]_i_8_n_0\
    );
\dark_cont_16_reg_9827[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => pixel_8_reg_8508(0),
      I2 => th_low_fu_6110_p20_out(1),
      I3 => pixel_8_reg_8508(1),
      O => \dark_cont_16_reg_9827[0]_i_9_n_0\
    );
\dark_cont_16_reg_9827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_16_fu_6213_p2,
      Q => dark_cont_16_reg_9827,
      R => '0'
    );
\dark_cont_16_reg_9827_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dark_cont_16_fu_6213_p2,
      CO(2) => \dark_cont_16_reg_9827_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_16_reg_9827_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_16_reg_9827_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_16_reg_9827[0]_i_2_n_0\,
      DI(2) => \dark_cont_16_reg_9827[0]_i_3_n_0\,
      DI(1) => \dark_cont_16_reg_9827[0]_i_4_n_0\,
      DI(0) => \dark_cont_16_reg_9827[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_16_reg_9827_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_16_reg_9827[0]_i_6_n_0\,
      S(2) => \dark_cont_16_reg_9827[0]_i_7_n_0\,
      S(1) => \dark_cont_16_reg_9827[0]_i_8_n_0\,
      S(0) => \dark_cont_16_reg_9827[0]_i_9_n_0\
    );
\dark_cont_18_reg_9849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_18_fu_6224_p2,
      Q => dark_cont_18_reg_9849,
      R => '0'
    );
\dark_cont_20_reg_9871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_20_fu_6236_p2,
      Q => dark_cont_20_reg_9871,
      R => '0'
    );
\dark_cont_22_reg_9893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_22_fu_6248_p2,
      Q => dark_cont_22_reg_9893,
      R => '0'
    );
\dark_cont_24_reg_9915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_24_fu_6260_p2,
      Q => dark_cont_24_reg_9915,
      R => '0'
    );
\dark_cont_26_reg_9937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_26_fu_6272_p2,
      Q => dark_cont_26_reg_9937,
      R => '0'
    );
\dark_cont_28_reg_9959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_28_fu_6284_p2,
      Q => dark_cont_28_reg_9959,
      R => '0'
    );
\dark_cont_2_reg_9673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_2_fu_6130_p2,
      Q => dark_cont_2_reg_9673,
      R => '0'
    );
\dark_cont_30_reg_9981[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(7),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(7),
      O => \dark_cont_30_reg_9981[0]_i_12_n_0\
    );
\dark_cont_30_reg_9981[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(6),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(6),
      O => \dark_cont_30_reg_9981[0]_i_13_n_0\
    );
\dark_cont_30_reg_9981[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(5),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(5),
      O => \dark_cont_30_reg_9981[0]_i_14_n_0\
    );
\dark_cont_30_reg_9981[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(4),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(4),
      O => \dark_cont_30_reg_9981[0]_i_15_n_0\
    );
\dark_cont_30_reg_9981[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(3),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(3),
      O => \dark_cont_30_reg_9981[0]_i_16_n_0\
    );
\dark_cont_30_reg_9981[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(2),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(2),
      O => \dark_cont_30_reg_9981[0]_i_17_n_0\
    );
\dark_cont_30_reg_9981[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(1),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(1),
      O => \dark_cont_30_reg_9981[0]_i_18_n_0\
    );
\dark_cont_30_reg_9981[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => center_reg_8514(0),
      I1 => \dark_cont_30_reg_9981_reg[0]_i_10_0\(0),
      O => \dark_cont_30_reg_9981[0]_i_19_n_0\
    );
\dark_cont_30_reg_9981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_30_fu_6296_p2,
      Q => dark_cont_30_reg_9981,
      R => '0'
    );
\dark_cont_30_reg_9981_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \dark_cont_30_reg_9981_reg[0]_i_11_n_0\,
      CO(3) => \NLW_dark_cont_30_reg_9981_reg[0]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \dark_cont_30_reg_9981_reg[0]_i_10_n_1\,
      CO(1) => \dark_cont_30_reg_9981_reg[0]_i_10_n_2\,
      CO(0) => \dark_cont_30_reg_9981_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => center_reg_8514(6 downto 4),
      O(3 downto 0) => th_low_fu_6110_p20_out(7 downto 4),
      S(3) => \dark_cont_30_reg_9981[0]_i_12_n_0\,
      S(2) => \dark_cont_30_reg_9981[0]_i_13_n_0\,
      S(1) => \dark_cont_30_reg_9981[0]_i_14_n_0\,
      S(0) => \dark_cont_30_reg_9981[0]_i_15_n_0\
    );
\dark_cont_30_reg_9981_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dark_cont_30_reg_9981_reg[0]_i_11_n_0\,
      CO(2) => \dark_cont_30_reg_9981_reg[0]_i_11_n_1\,
      CO(1) => \dark_cont_30_reg_9981_reg[0]_i_11_n_2\,
      CO(0) => \dark_cont_30_reg_9981_reg[0]_i_11_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => center_reg_8514(3 downto 0),
      O(3 downto 0) => th_low_fu_6110_p20_out(3 downto 0),
      S(3) => \dark_cont_30_reg_9981[0]_i_16_n_0\,
      S(2) => \dark_cont_30_reg_9981[0]_i_17_n_0\,
      S(1) => \dark_cont_30_reg_9981[0]_i_18_n_0\,
      S(0) => \dark_cont_30_reg_9981[0]_i_19_n_0\
    );
\dark_cont_4_reg_9695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_4_fu_6142_p2,
      Q => dark_cont_4_reg_9695,
      R => '0'
    );
\dark_cont_6_reg_9717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_6_fu_6154_p2,
      Q => dark_cont_6_reg_9717,
      R => '0'
    );
\dark_cont_8_reg_9739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_8_fu_6166_p2,
      Q => dark_cont_8_reg_9739,
      R => '0'
    );
\dark_cont_reg_9651[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => pixel_reg_7942_pp0_iter2_reg(6),
      I2 => pixel_reg_7942_pp0_iter2_reg(7),
      I3 => th_low_fu_6110_p20_out(7),
      O => \dark_cont_reg_9651[0]_i_2_n_0\
    );
\dark_cont_reg_9651[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => pixel_reg_7942_pp0_iter2_reg(4),
      I2 => pixel_reg_7942_pp0_iter2_reg(5),
      I3 => th_low_fu_6110_p20_out(5),
      O => \dark_cont_reg_9651[0]_i_3_n_0\
    );
\dark_cont_reg_9651[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => pixel_reg_7942_pp0_iter2_reg(2),
      I2 => pixel_reg_7942_pp0_iter2_reg(3),
      I3 => th_low_fu_6110_p20_out(3),
      O => \dark_cont_reg_9651[0]_i_4_n_0\
    );
\dark_cont_reg_9651[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => pixel_reg_7942_pp0_iter2_reg(0),
      I2 => pixel_reg_7942_pp0_iter2_reg(1),
      I3 => th_low_fu_6110_p20_out(1),
      O => \dark_cont_reg_9651[0]_i_5_n_0\
    );
\dark_cont_reg_9651[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(6),
      I1 => pixel_reg_7942_pp0_iter2_reg(6),
      I2 => th_low_fu_6110_p20_out(7),
      I3 => pixel_reg_7942_pp0_iter2_reg(7),
      O => \dark_cont_reg_9651[0]_i_6_n_0\
    );
\dark_cont_reg_9651[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(4),
      I1 => pixel_reg_7942_pp0_iter2_reg(4),
      I2 => th_low_fu_6110_p20_out(5),
      I3 => pixel_reg_7942_pp0_iter2_reg(5),
      O => \dark_cont_reg_9651[0]_i_7_n_0\
    );
\dark_cont_reg_9651[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(2),
      I1 => pixel_reg_7942_pp0_iter2_reg(2),
      I2 => th_low_fu_6110_p20_out(3),
      I3 => pixel_reg_7942_pp0_iter2_reg(3),
      O => \dark_cont_reg_9651[0]_i_8_n_0\
    );
\dark_cont_reg_9651[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => th_low_fu_6110_p20_out(0),
      I1 => pixel_reg_7942_pp0_iter2_reg(0),
      I2 => th_low_fu_6110_p20_out(1),
      I3 => pixel_reg_7942_pp0_iter2_reg(1),
      O => \dark_cont_reg_9651[0]_i_9_n_0\
    );
\dark_cont_reg_9651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => dark_cont_fu_6119_p2,
      Q => dark_cont_reg_9651,
      R => '0'
    );
\dark_cont_reg_9651_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dark_cont_fu_6119_p2,
      CO(2) => \dark_cont_reg_9651_reg[0]_i_1_n_1\,
      CO(1) => \dark_cont_reg_9651_reg[0]_i_1_n_2\,
      CO(0) => \dark_cont_reg_9651_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dark_cont_reg_9651[0]_i_2_n_0\,
      DI(2) => \dark_cont_reg_9651[0]_i_3_n_0\,
      DI(1) => \dark_cont_reg_9651[0]_i_4_n_0\,
      DI(0) => \dark_cont_reg_9651[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_dark_cont_reg_9651_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \dark_cont_reg_9651[0]_i_6_n_0\,
      S(2) => \dark_cont_reg_9651[0]_i_7_n_0\,
      S(1) => \dark_cont_reg_9651[0]_i_8_n_0\,
      S(0) => \dark_cont_reg_9651[0]_i_9_n_0\
    );
\data_p1[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tvalid\
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^dst_axi_tdata_int_regslice\(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => dst_axi_TREADY_int_regslice,
      I4 => \data_p2_reg[0]\,
      O => ap_enable_reg_pp0_iter4_reg_0
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tlast\,
      I1 => Q(1),
      I2 => dst_axi_TLAST_reg,
      I3 => \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tvalid\,
      I4 => \data_p2_reg[0]_0\,
      I5 => data_p2,
      O => \mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0\
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFE0000000"
    )
        port map (
      I0 => Q(1),
      I1 => dst_axi_TSTRB_reg(0),
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \^ap_enable_reg_pp0_iter4\,
      I4 => \data_p2_reg[0]_1\,
      I5 => data_p2_0(0),
      O => \ap_CS_fsm_reg[3]_1\
    );
\data_p2[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFE0000000"
    )
        port map (
      I0 => Q(1),
      I1 => dst_axi_TKEEP_reg(0),
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \^ap_enable_reg_pp0_iter4\,
      I4 => \data_p2_reg[0]_2\,
      I5 => data_p2_1(0),
      O => \ap_CS_fsm_reg[3]_2\
    );
\dst_axi_TDATA_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFF0000"
    )
        port map (
      I0 => \dst_axi_TDATA_reg[0]_i_2_n_0\,
      I1 => \dst_axi_TDATA_reg[0]_i_3_n_0\,
      I2 => \dst_axi_TDATA_reg[0]_i_4_n_0\,
      I3 => \dst_axi_TDATA_reg[0]_i_5_n_0\,
      I4 => dst_axi_TDATA_reg(0),
      I5 => \^dst_axi_tdata_reg1\,
      O => \^dst_axi_tdata_int_regslice\(0)
    );
\dst_axi_TDATA_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CC0088008800"
    )
        port map (
      I0 => dark_cont_28_reg_9959,
      I1 => dark_cont_26_reg_9937,
      I2 => dark_cont_reg_9651,
      I3 => dark_cont_24_reg_9915,
      I4 => dark_cont_2_reg_9673,
      I5 => dark_cont_4_reg_9695,
      O => \dst_axi_TDATA_reg[0]_i_10_n_0\
    );
\dst_axi_TDATA_reg[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dark_cont_2_reg_9673,
      I1 => dark_cont_4_reg_9695,
      I2 => dark_cont_30_reg_9981,
      I3 => dark_cont_reg_9651,
      I4 => \dst_axi_TDATA_reg[0]_i_19_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_11_n_0\
    );
\dst_axi_TDATA_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \dst_axi_TDATA_reg[0]_i_20_n_0\,
      I1 => \dst_axi_TDATA_reg[0]_i_21_n_0\,
      I2 => \dst_axi_TDATA_reg[0]_i_22_n_0\,
      I3 => bright_cont_30_reg_9970,
      I4 => bright_cont_reg_9640,
      I5 => bright_cont_2_reg_9662,
      O => \dst_axi_TDATA_reg[0]_i_12_n_0\
    );
\dst_axi_TDATA_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bright_cont_20_reg_9860,
      I1 => bright_cont_26_reg_9926,
      I2 => bright_cont_28_reg_9948,
      I3 => bright_cont_22_reg_9882,
      I4 => bright_cont_18_reg_9838,
      I5 => bright_cont_24_reg_9904,
      O => \dst_axi_TDATA_reg[0]_i_13_n_0\
    );
\dst_axi_TDATA_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bright_cont_18_reg_9838,
      I1 => bright_cont_16_reg_9816,
      I2 => bright_cont_12_reg_9772,
      I3 => bright_cont_20_reg_9860,
      I4 => bright_cont_14_reg_9794,
      I5 => \dst_axi_TDATA_reg[0]_i_23_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_14_n_0\
    );
\dst_axi_TDATA_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => bright_cont_reg_9640,
      I1 => bright_cont_30_reg_9970,
      I2 => bright_cont_28_reg_9948,
      I3 => bright_cont_2_reg_9662,
      I4 => \dst_axi_TDATA_reg[0]_i_24_n_0\,
      I5 => \dst_axi_TDATA_reg[0]_i_25_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_15_n_0\
    );
\dst_axi_TDATA_reg[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bright_cont_8_reg_9728,
      I1 => bright_cont_10_reg_9750,
      I2 => bright_cont_4_reg_9684,
      I3 => bright_cont_6_reg_9706,
      O => \dst_axi_TDATA_reg[0]_i_16_n_0\
    );
\dst_axi_TDATA_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dark_cont_6_reg_9717,
      I1 => dark_cont_4_reg_9695,
      I2 => dark_cont_8_reg_9739,
      I3 => dark_cont_2_reg_9673,
      I4 => dark_cont_reg_9651,
      I5 => \dst_axi_TDATA_reg[0]_i_26_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_17_n_0\
    );
\dst_axi_TDATA_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => dark_cont_reg_9651,
      I1 => dark_cont_8_reg_9739,
      I2 => dark_cont_14_reg_9805,
      I3 => dark_cont_12_reg_9783,
      I4 => dark_cont_10_reg_9761,
      I5 => \dst_axi_TDATA_reg[0]_i_27_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_18_n_0\
    );
\dst_axi_TDATA_reg[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8A8"
    )
        port map (
      I0 => dark_cont_28_reg_9959,
      I1 => dark_cont_26_reg_9937,
      I2 => dark_cont_18_reg_9849,
      I3 => dark_cont_20_reg_9871,
      O => \dst_axi_TDATA_reg[0]_i_19_n_0\
    );
\dst_axi_TDATA_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
        port map (
      I0 => \dst_axi_TDATA_reg[0]_i_7_n_0\,
      I1 => \dst_axi_TDATA_reg[0]_i_8_n_0\,
      I2 => dark_cont_22_reg_9893,
      I3 => \dst_axi_TDATA_reg[0]_i_9_n_0\,
      I4 => \dst_axi_TDATA_reg[0]_i_10_n_0\,
      I5 => \dst_axi_TDATA_reg[0]_i_11_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_2_n_0\
    );
\dst_axi_TDATA_reg[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8A8"
    )
        port map (
      I0 => bright_cont_8_reg_9728,
      I1 => bright_cont_6_reg_9706,
      I2 => bright_cont_30_reg_9970,
      I3 => bright_cont_reg_9640,
      O => \dst_axi_TDATA_reg[0]_i_20_n_0\
    );
\dst_axi_TDATA_reg[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bright_cont_10_reg_9750,
      I1 => bright_cont_14_reg_9794,
      I2 => bright_cont_16_reg_9816,
      I3 => bright_cont_12_reg_9772,
      O => \dst_axi_TDATA_reg[0]_i_21_n_0\
    );
\dst_axi_TDATA_reg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CC0088008800"
    )
        port map (
      I0 => bright_cont_8_reg_9728,
      I1 => bright_cont_6_reg_9706,
      I2 => bright_cont_12_reg_9772,
      I3 => bright_cont_4_reg_9684,
      I4 => bright_cont_14_reg_9794,
      I5 => bright_cont_16_reg_9816,
      O => \dst_axi_TDATA_reg[0]_i_22_n_0\
    );
\dst_axi_TDATA_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF08080C0C08080"
    )
        port map (
      I0 => bright_cont_30_reg_9970,
      I1 => bright_cont_reg_9640,
      I2 => bright_cont_2_reg_9662,
      I3 => bright_cont_26_reg_9926,
      I4 => bright_cont_22_reg_9882,
      I5 => bright_cont_24_reg_9904,
      O => \dst_axi_TDATA_reg[0]_i_23_n_0\
    );
\dst_axi_TDATA_reg[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880080008000"
    )
        port map (
      I0 => bright_cont_12_reg_9772,
      I1 => bright_cont_14_reg_9794,
      I2 => bright_cont_18_reg_9838,
      I3 => bright_cont_16_reg_9816,
      I4 => bright_cont_24_reg_9904,
      I5 => bright_cont_26_reg_9926,
      O => \dst_axi_TDATA_reg[0]_i_24_n_0\
    );
\dst_axi_TDATA_reg[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => bright_cont_22_reg_9882,
      I1 => bright_cont_26_reg_9926,
      I2 => bright_cont_24_reg_9904,
      I3 => bright_cont_12_reg_9772,
      I4 => bright_cont_20_reg_9860,
      O => \dst_axi_TDATA_reg[0]_i_25_n_0\
    );
\dst_axi_TDATA_reg[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF08080C0C08080"
    )
        port map (
      I0 => dark_cont_14_reg_9805,
      I1 => dark_cont_12_reg_9783,
      I2 => dark_cont_10_reg_9761,
      I3 => dark_cont_18_reg_9849,
      I4 => dark_cont_22_reg_9893,
      I5 => dark_cont_20_reg_9871,
      O => \dst_axi_TDATA_reg[0]_i_26_n_0\
    );
\dst_axi_TDATA_reg[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880080008000"
    )
        port map (
      I0 => dark_cont_2_reg_9673,
      I1 => dark_cont_reg_9651,
      I2 => dark_cont_6_reg_9717,
      I3 => dark_cont_4_reg_9695,
      I4 => dark_cont_12_reg_9783,
      I5 => dark_cont_14_reg_9805,
      O => \dst_axi_TDATA_reg[0]_i_27_n_0\
    );
\dst_axi_TDATA_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888800000000"
    )
        port map (
      I0 => \dst_axi_TDATA_reg[0]_i_12_n_0\,
      I1 => \dst_axi_TDATA_reg[0]_i_13_n_0\,
      I2 => \dst_axi_TDATA_reg[0]_i_14_n_0\,
      I3 => \dst_axi_TDATA_reg[0]_i_15_n_0\,
      I4 => \dst_axi_TDATA_reg[0]_i_16_n_0\,
      I5 => \dst_axi_TDATA_reg[0]_i_7_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_3_n_0\
    );
\dst_axi_TDATA_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \dst_axi_TDATA_reg[0]_i_17_n_0\,
      I1 => \dst_axi_TDATA_reg[0]_i_18_n_0\,
      I2 => dark_cont_16_reg_9827,
      I3 => dark_cont_22_reg_9893,
      I4 => dark_cont_18_reg_9849,
      I5 => dark_cont_20_reg_9871,
      O => \dst_axi_TDATA_reg[0]_i_4_n_0\
    );
\dst_axi_TDATA_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dark_cont_26_reg_9937,
      I1 => dark_cont_24_reg_9915,
      I2 => dark_cont_30_reg_9981,
      I3 => dark_cont_28_reg_9959,
      I4 => \dst_axi_TDATA_reg[0]_i_7_n_0\,
      O => \dst_axi_TDATA_reg[0]_i_5_n_0\
    );
\dst_axi_TDATA_reg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => Q(1),
      O => \^dst_axi_tdata_reg1\
    );
\dst_axi_TDATA_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => icmp_ln42_reg_7902_pp0_iter3_reg,
      I1 => cmp21_reg_702,
      I2 => rev_reg_717,
      I3 => icmp_ln42_1_reg_7907_pp0_iter3_reg,
      O => \dst_axi_TDATA_reg[0]_i_7_n_0\
    );
\dst_axi_TDATA_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dark_cont_16_reg_9827,
      I1 => dark_cont_14_reg_9805,
      I2 => dark_cont_10_reg_9761,
      I3 => dark_cont_12_reg_9783,
      I4 => dark_cont_6_reg_9717,
      I5 => dark_cont_8_reg_9739,
      O => \dst_axi_TDATA_reg[0]_i_8_n_0\
    );
\dst_axi_TDATA_reg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dark_cont_20_reg_9871,
      I1 => dark_cont_18_reg_9849,
      O => \dst_axi_TDATA_reg[0]_i_9_n_0\
    );
\dst_axi_TKEEP_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => dst_axi_TKEEP_reg(0),
      O => \ap_CS_fsm_reg[3]_0\
    );
\dst_axi_TLAST_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tlast\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^ap_enable_reg_pp0_iter4\,
      I3 => Q(1),
      I4 => dst_axi_TLAST_reg,
      O => dst_axi_TLAST_int_regslice
    );
\dst_axi_TSTRB_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter4\,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => dst_axi_TSTRB_reg(0),
      O => \ap_CS_fsm_reg[3]\
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln42_1_fu_4112_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => x_fu_356,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_48,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \^ap_enable_reg_pp0_iter1\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp123_reg_712 => cmp123_reg_712,
      grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready => grp_fast_ip_Pipeline_col_loop_fu_328_ap_ready,
      grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg => \^ap_block_pp0_stage0_subdone\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(30) => \x_fu_356_reg_n_0_[30]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(29) => \x_fu_356_reg_n_0_[29]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(28) => \x_fu_356_reg_n_0_[28]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(27) => \x_fu_356_reg_n_0_[27]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(26) => \x_fu_356_reg_n_0_[26]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(25) => \x_fu_356_reg_n_0_[25]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(24) => \x_fu_356_reg_n_0_[24]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(23) => \x_fu_356_reg_n_0_[23]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(22) => \x_fu_356_reg_n_0_[22]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(21) => \x_fu_356_reg_n_0_[21]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(20) => \x_fu_356_reg_n_0_[20]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(19) => \x_fu_356_reg_n_0_[19]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(18) => \x_fu_356_reg_n_0_[18]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(17) => \x_fu_356_reg_n_0_[17]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(16) => \x_fu_356_reg_n_0_[16]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(15) => \x_fu_356_reg_n_0_[15]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(14) => \x_fu_356_reg_n_0_[14]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(13) => \x_fu_356_reg_n_0_[13]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(12) => \x_fu_356_reg_n_0_[12]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(11) => \x_fu_356_reg_n_0_[11]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(10) => \x_fu_356_reg_n_0_[10]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(9) => \x_fu_356_reg_n_0_[9]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(8) => \x_fu_356_reg_n_0_[8]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(7) => \x_fu_356_reg_n_0_[7]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(6) => \x_fu_356_reg_n_0_[6]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(5) => \x_fu_356_reg_n_0_[5]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(4) => \x_fu_356_reg_n_0_[4]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(3) => \x_fu_356_reg_n_0_[3]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(2) => \x_fu_356_reg_n_0_[2]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(1) => \x_fu_356_reg_n_0_[1]\,
      \icmp_ln42_1_reg_7907_reg[0]__0\(0) => \x_fu_356_reg_n_0_[0]\,
      icmp_ln42_fu_4106_p2 => icmp_ln42_fu_4106_p2,
      mask_last_fu_4134_p2 => mask_last_fu_4134_p2,
      \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2_0\(30 downto 0) => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2\(30 downto 0),
      p_0_in(10 downto 0) => p_0_in(10 downto 0),
      sub_reg_674(31 downto 0) => sub_reg_674(31 downto 0),
      \x_fu_356_reg[30]\(30) => flow_control_loop_pipe_sequential_init_U_n_3,
      \x_fu_356_reg[30]\(29) => flow_control_loop_pipe_sequential_init_U_n_4,
      \x_fu_356_reg[30]\(28) => flow_control_loop_pipe_sequential_init_U_n_5,
      \x_fu_356_reg[30]\(27) => flow_control_loop_pipe_sequential_init_U_n_6,
      \x_fu_356_reg[30]\(26) => flow_control_loop_pipe_sequential_init_U_n_7,
      \x_fu_356_reg[30]\(25) => flow_control_loop_pipe_sequential_init_U_n_8,
      \x_fu_356_reg[30]\(24) => flow_control_loop_pipe_sequential_init_U_n_9,
      \x_fu_356_reg[30]\(23) => flow_control_loop_pipe_sequential_init_U_n_10,
      \x_fu_356_reg[30]\(22) => flow_control_loop_pipe_sequential_init_U_n_11,
      \x_fu_356_reg[30]\(21) => flow_control_loop_pipe_sequential_init_U_n_12,
      \x_fu_356_reg[30]\(20) => flow_control_loop_pipe_sequential_init_U_n_13,
      \x_fu_356_reg[30]\(19) => flow_control_loop_pipe_sequential_init_U_n_14,
      \x_fu_356_reg[30]\(18) => flow_control_loop_pipe_sequential_init_U_n_15,
      \x_fu_356_reg[30]\(17) => flow_control_loop_pipe_sequential_init_U_n_16,
      \x_fu_356_reg[30]\(16) => flow_control_loop_pipe_sequential_init_U_n_17,
      \x_fu_356_reg[30]\(15) => flow_control_loop_pipe_sequential_init_U_n_18,
      \x_fu_356_reg[30]\(14) => flow_control_loop_pipe_sequential_init_U_n_19,
      \x_fu_356_reg[30]\(13) => flow_control_loop_pipe_sequential_init_U_n_20,
      \x_fu_356_reg[30]\(12) => flow_control_loop_pipe_sequential_init_U_n_21,
      \x_fu_356_reg[30]\(11) => flow_control_loop_pipe_sequential_init_U_n_22,
      \x_fu_356_reg[30]\(10 downto 4) => \p_0_in__0\(6 downto 0),
      \x_fu_356_reg[30]\(3) => flow_control_loop_pipe_sequential_init_U_n_30,
      \x_fu_356_reg[30]\(2) => flow_control_loop_pipe_sequential_init_U_n_31,
      \x_fu_356_reg[30]\(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      \x_fu_356_reg[30]\(0) => flow_control_loop_pipe_sequential_init_U_n_33,
      \x_fu_356_reg[30]_i_4_0\(31 downto 0) => \x_fu_356_reg[30]_i_4\(31 downto 0)
    );
\icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => \icmp_ln42_1_reg_7907_reg[0]__0_n_0\,
      Q => \icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2_n_0\
    );
\icmp_ln42_1_reg_7907_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln42_1_reg_7907_pp0_iter2_reg_reg[0]_srl2_n_0\,
      Q => icmp_ln42_1_reg_7907_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln42_1_reg_7907_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln42_1_fu_4112_p2,
      Q => \icmp_ln42_1_reg_7907_reg[0]__0_n_0\,
      R => '0'
    );
\icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => icmp_ln42_fu_4106_p2,
      Q => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\icmp_ln42_reg_7902_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln42_reg_7902_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => icmp_ln42_reg_7902_pp0_iter3_reg,
      R => '0'
    );
\lshr_ln1_reg_7912_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln1_reg_7912(0),
      Q => lshr_ln1_reg_7912_pp0_iter1_reg(0),
      R => '0'
    );
\lshr_ln1_reg_7912_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln1_reg_7912(1),
      Q => lshr_ln1_reg_7912_pp0_iter1_reg(1),
      R => '0'
    );
\lshr_ln1_reg_7912_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln1_reg_7912(2),
      Q => lshr_ln1_reg_7912_pp0_iter1_reg(2),
      R => '0'
    );
\lshr_ln1_reg_7912_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln1_reg_7912(3),
      Q => lshr_ln1_reg_7912_pp0_iter1_reg(3),
      R => '0'
    );
\lshr_ln1_reg_7912_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln1_reg_7912(4),
      Q => lshr_ln1_reg_7912_pp0_iter1_reg(4),
      R => '0'
    );
\lshr_ln1_reg_7912_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln1_reg_7912(5),
      Q => lshr_ln1_reg_7912_pp0_iter1_reg(5),
      R => '0'
    );
\lshr_ln1_reg_7912_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln1_reg_7912(6),
      Q => lshr_ln1_reg_7912_pp0_iter1_reg(6),
      R => '0'
    );
\lshr_ln1_reg_7912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_0_in__0\(0),
      Q => lshr_ln1_reg_7912(0),
      R => '0'
    );
\lshr_ln1_reg_7912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_0_in__0\(1),
      Q => lshr_ln1_reg_7912(1),
      R => '0'
    );
\lshr_ln1_reg_7912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_0_in__0\(2),
      Q => lshr_ln1_reg_7912(2),
      R => '0'
    );
\lshr_ln1_reg_7912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_0_in__0\(3),
      Q => lshr_ln1_reg_7912(3),
      R => '0'
    );
\lshr_ln1_reg_7912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_0_in__0\(4),
      Q => lshr_ln1_reg_7912(4),
      R => '0'
    );
\lshr_ln1_reg_7912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_0_in__0\(5),
      Q => lshr_ln1_reg_7912(5),
      R => '0'
    );
\lshr_ln1_reg_7912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \p_0_in__0\(6),
      Q => lshr_ln1_reg_7912(6),
      R => '0'
    );
\lshr_ln_reg_7897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(4),
      Q => lshr_ln_reg_7897(0),
      R => '0'
    );
\lshr_ln_reg_7897_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(4),
      Q => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(4),
      Q => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(4),
      Q => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(4),
      Q => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(4),
      Q => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(5),
      Q => lshr_ln_reg_7897(1),
      R => '0'
    );
\lshr_ln_reg_7897_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(5),
      Q => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(5),
      Q => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(5),
      Q => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(5),
      Q => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(5),
      Q => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(6),
      Q => lshr_ln_reg_7897(2),
      R => '0'
    );
\lshr_ln_reg_7897_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(6),
      Q => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(6),
      Q => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(6),
      Q => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(6),
      Q => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(6),
      Q => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(7),
      Q => lshr_ln_reg_7897(3),
      R => '0'
    );
\lshr_ln_reg_7897_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(7),
      Q => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(7),
      Q => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(7),
      Q => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(7),
      Q => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(7),
      Q => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(8),
      Q => lshr_ln_reg_7897(4),
      R => '0'
    );
\lshr_ln_reg_7897_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(8),
      Q => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(8),
      Q => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(8),
      Q => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(8),
      Q => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(8),
      Q => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(9),
      Q => lshr_ln_reg_7897(5),
      R => '0'
    );
\lshr_ln_reg_7897_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(9),
      Q => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(9),
      Q => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(9),
      Q => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(9),
      Q => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(9),
      Q => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(10),
      Q => lshr_ln_reg_7897(6),
      R => '0'
    );
\lshr_ln_reg_7897_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(10),
      Q => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(10),
      Q => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(10),
      Q => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(10),
      Q => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      R => '0'
    );
\lshr_ln_reg_7897_reg[6]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(10),
      Q => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      R => '0'
    );
\mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => mask_last_fu_4134_p2,
      Q => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\mask_last_reg_7917_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => \^grp_fast_ip_pipeline_col_loop_fu_328_dst_axi_tlast\,
      R => '0'
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_2 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_6(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_14_reg_9794_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_31\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_14_reg_9794_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_9,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_10,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U_n_9,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_17(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_11,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_12,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_13,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_14,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_15,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_16,
      ram_reg_8 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_2
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 1),
      ram_reg_0 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_1 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_3
     port map (
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_18_reg_9838_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_10,
      \bright_cont_18_reg_9838_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_9,
      \bright_cont_18_reg_9838_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_12,
      \bright_cont_18_reg_9838_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_11,
      \bright_cont_18_reg_9838_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_14,
      \bright_cont_18_reg_9838_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_13,
      \bright_cont_18_reg_9838_reg[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_18_reg_9838_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_16,
      \bright_cont_18_reg_9838_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_15,
      \bright_cont_18_reg_9838_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_18_reg_9838_reg[0]_i_31_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0),
      ram_reg_0 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_1 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_15,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_4
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 2),
      ram_reg_0 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_1 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_11,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13,
      ram_reg_9(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_5
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_14_reg_9794_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_10,
      \bright_cont_14_reg_9794_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_9,
      \bright_cont_14_reg_9794_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_12,
      \bright_cont_14_reg_9794_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_11,
      \bright_cont_14_reg_9794_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_14,
      \bright_cont_14_reg_9794_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_13,
      \bright_cont_14_reg_9794_reg[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_14_reg_9794_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_16,
      \bright_cont_14_reg_9794_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_U_n_15,
      \bright_cont_14_reg_9794_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_14_reg_9794_reg[0]_i_31_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 2),
      ram_reg_0 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_1 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_10,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_9,
      ram_reg_7(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_15,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_6
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 1),
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0(7 downto 0),
      ram_reg_1 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_7
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_18_reg_9838_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_116_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_31\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_18_reg_9838_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 1),
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_9,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_U_n_16,
      ram_reg_9 => \^ap_block_pp0_stage0_subdone\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_8
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0(7 downto 0),
      ram_reg_1 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_8(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_U_n_9
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_9
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      CO(0) => bright_cont_18_fu_6218_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_18_reg_9838[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_9,
      \bright_cont_18_reg_9838[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_10,
      \bright_cont_18_reg_9838[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_11,
      \bright_cont_18_reg_9838[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_12,
      \bright_cont_18_reg_9838[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_13,
      \bright_cont_18_reg_9838[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_14,
      \bright_cont_18_reg_9838[0]_i_9_0\(0) => trunc_ln29_reg_7864_pp0_iter2_reg(3),
      \bright_cont_18_reg_9838[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_15,
      \bright_cont_18_reg_9838[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_U_n_16,
      \bright_cont_18_reg_9838_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_10,
      \bright_cont_18_reg_9838_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_9,
      \bright_cont_18_reg_9838_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_12,
      \bright_cont_18_reg_9838_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_11,
      \bright_cont_18_reg_9838_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_14,
      \bright_cont_18_reg_9838_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_13,
      \bright_cont_18_reg_9838_reg[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_18_reg_9838_reg[0]_i_16_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_16,
      \bright_cont_18_reg_9838_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_15,
      \bright_cont_18_reg_9838_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_20_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_18_reg_9838_reg[0]_i_30_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      \dark_cont_18_reg_9849[0]_i_9_0\(0) => dark_cont_18_fu_6224_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 1),
      ram_reg_0 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_1 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_10
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_2_reg_9662_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_17,
      \bright_cont_2_reg_9662_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_16,
      \bright_cont_2_reg_9662_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_19,
      \bright_cont_2_reg_9662_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_18,
      \bright_cont_2_reg_9662_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_21,
      \bright_cont_2_reg_9662_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_20,
      \bright_cont_2_reg_9662_reg[0]_i_16\(0) => trunc_ln29_reg_7864_pp0_iter2_reg(2),
      \bright_cont_2_reg_9662_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_23,
      \bright_cont_2_reg_9662_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_22,
      \bright_cont_2_reg_9662_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_2_reg_9662_reg[0]_i_31_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_16(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_16,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_11
     port map (
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_10,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 2),
      ram_reg_0 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_1 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_7(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_8(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8,
      trunc_ln29_reg_7864_pp0_iter1_reg(2 downto 1) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_12
     port map (
      CO(0) => bright_cont_14_fu_6196_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_14_reg_9794[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_9,
      \bright_cont_14_reg_9794[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_10,
      \bright_cont_14_reg_9794[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_11,
      \bright_cont_14_reg_9794[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_12,
      \bright_cont_14_reg_9794[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_13,
      \bright_cont_14_reg_9794[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_14,
      \bright_cont_14_reg_9794[0]_i_9_0\(0) => trunc_ln29_reg_7864_pp0_iter2_reg(3),
      \bright_cont_14_reg_9794[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_15,
      \bright_cont_14_reg_9794[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_U_n_16,
      \bright_cont_14_reg_9794_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_10,
      \bright_cont_14_reg_9794_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_9,
      \bright_cont_14_reg_9794_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_12,
      \bright_cont_14_reg_9794_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_11,
      \bright_cont_14_reg_9794_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_14,
      \bright_cont_14_reg_9794_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_13,
      \bright_cont_14_reg_9794_reg[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_14_reg_9794_reg[0]_i_16_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_16,
      \bright_cont_14_reg_9794_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_15,
      \bright_cont_14_reg_9794_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_20_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_14_reg_9794_reg[0]_i_30_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      \dark_cont_14_reg_9805[0]_i_9_0\(0) => dark_cont_14_fu_6202_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 2),
      ram_reg_0 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_1 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_18,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_9,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_17,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_5(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_12,
      ram_reg_7(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_14,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_15,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(2 downto 1) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_U_n_9
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_13
     port map (
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0),
      ram_reg_0 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_1 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_2 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_14
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_8,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_9,
      ram_reg_2 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_10,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_11,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_12,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_13,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_14,
      ram_reg_25 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_15,
      ram_reg_3 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_7(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      \ram_reg_i_24__4_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q0(7 downto 0),
      \ram_reg_i_24__4_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q0(7 downto 0),
      \ram_reg_i_34__4_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_38__4_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(1 downto 0) => trunc_ln29_reg_7864_pp0_iter1_reg(2 downto 1),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_8,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_15
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_30_reg_9970_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_17,
      \bright_cont_30_reg_9970_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_16,
      \bright_cont_30_reg_9970_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_19,
      \bright_cont_30_reg_9970_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_18,
      \bright_cont_30_reg_9970_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_21,
      \bright_cont_30_reg_9970_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_20,
      \bright_cont_30_reg_9970_reg[0]_i_16\(0) => trunc_ln29_reg_7864_pp0_iter2_reg(2),
      \bright_cont_30_reg_9970_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_23,
      \bright_cont_30_reg_9970_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_22,
      \bright_cont_30_reg_9970_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_30_reg_9970_reg[0]_i_31_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_q1(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_17(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_3 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_16,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_16
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_17,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_1(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_1(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_1(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_1(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_1(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_4 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(2 downto 1) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_17
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_2_reg_9662_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_31\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_2_reg_9662_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_16,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_17,
      ram_reg_10 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_14(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_18,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8,
      ram_reg_23 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_22,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_U_n_23,
      ram_reg_8(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_9 => \^ap_enable_reg_pp0_iter1\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_18
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \dark_cont_28_reg_9959[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q0(7 downto 0),
      \dark_cont_28_reg_9959[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q0(7 downto 0),
      \dark_cont_28_reg_9959[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \dark_cont_28_reg_9959[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10,
      ram_reg_10 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_9(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_9(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_9(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_9(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_9(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_9(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_19
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_1(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_1(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_1(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_1(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_1(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_20
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_8,
      ram_reg_10(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_9,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_10,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_11,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_12,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_13,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_14,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_15,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      \ram_reg_i_19__2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q1(7 downto 0),
      \ram_reg_i_19__2_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q1(7 downto 0),
      \ram_reg_i_33__1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_33__1_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_21
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_22
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_2_reg_9662_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_30\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_2_reg_9662_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_16,
      ram_reg_10 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_11 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_17 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_18 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_19 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_17,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_25(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_23,
      ram_reg_9(7 downto 0) => ram_reg(7 downto 0),
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_23
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local,
      ap_clk => ap_clk,
      \dark_cont_28_reg_9959[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q0(7 downto 0),
      \dark_cont_28_reg_9959[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q0(7 downto 0),
      \dark_cont_28_reg_9959[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \dark_cont_28_reg_9959[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8,
      ram_reg_10(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_24
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_25
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_10,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_11,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_11,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_12,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_12,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_13,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_13,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_14,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_14,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_15,
      ram_reg_2(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_15,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_8,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_8,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_9,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_U_n_9,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_10,
      \ram_reg_i_19__2_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q1(7 downto 0),
      \ram_reg_i_19__2_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q1(7 downto 0),
      \ram_reg_i_33__1_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_33__1_1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_26
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_2(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_27
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_9,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_10,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_11,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_12,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_13,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_14,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_15,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_16,
      ram_reg_8 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_9 => \^ap_block_pp0_stage0_subdone\,
      \ram_reg_i_20__2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q1(7 downto 0),
      \ram_reg_i_20__2_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q1(7 downto 0),
      \ram_reg_i_34__1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_34__1_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_28
     port map (
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_29
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      CO(0) => dark_cont_28_fu_6284_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q0(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 2),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_28_reg_9948[0]_i_9_0\(0) => bright_cont_28_fu_6278_p2,
      \bright_cont_4_reg_9684[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q0(7 downto 0),
      \bright_cont_4_reg_9684[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q0(7 downto 0),
      \bright_cont_4_reg_9684[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_4_reg_9684[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      \dark_cont_28_reg_9959[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9,
      \dark_cont_28_reg_9959[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8,
      \dark_cont_28_reg_9959[0]_i_6_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_8,
      \dark_cont_28_reg_9959[0]_i_6_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10,
      \dark_cont_28_reg_9959[0]_i_6_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9,
      \dark_cont_28_reg_9959[0]_i_6_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_9,
      \dark_cont_28_reg_9959[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11,
      \dark_cont_28_reg_9959[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10,
      \dark_cont_28_reg_9959[0]_i_7_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_10,
      \dark_cont_28_reg_9959[0]_i_7_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12,
      \dark_cont_28_reg_9959[0]_i_7_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11,
      \dark_cont_28_reg_9959[0]_i_7_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_11,
      \dark_cont_28_reg_9959[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13,
      \dark_cont_28_reg_9959[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12,
      \dark_cont_28_reg_9959[0]_i_8_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_12,
      \dark_cont_28_reg_9959[0]_i_8_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14,
      \dark_cont_28_reg_9959[0]_i_8_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13,
      \dark_cont_28_reg_9959[0]_i_8_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_13,
      \dark_cont_28_reg_9959[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15,
      \dark_cont_28_reg_9959[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14,
      \dark_cont_28_reg_9959[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_14,
      \dark_cont_28_reg_9959[0]_i_9_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16,
      \dark_cont_28_reg_9959[0]_i_9_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15,
      \dark_cont_28_reg_9959[0]_i_9_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_15,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_9,
      ram_reg_10(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_11 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_16,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_30
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_31
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_15,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_16,
      ram_reg_2(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_9,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_10,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_11,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_12,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_13,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_14,
      \ram_reg_i_20__2_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_q1(7 downto 0),
      \ram_reg_i_20__2_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_q1(7 downto 0),
      \ram_reg_i_34__1_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_34__1_1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_8,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_32
     port map (
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_33
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_9,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_10,
      ram_reg_10(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_14(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_15 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_16 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_11,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_12,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_13,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_14,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_15,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_16,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_17,
      ram_reg_9(7 downto 0) => ram_reg(7 downto 0),
      \ram_reg_i_23__4\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q0(7 downto 0),
      \ram_reg_i_23__4_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q0(7 downto 0),
      \ram_reg_i_31__4\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_37__4\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      \ram_reg_i_37__4_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(2 downto 1) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_34
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      CO(0) => bright_cont_4_fu_6136_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q0(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 2),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local,
      ap_clk => ap_clk,
      \bright_cont_4_reg_9684[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_9,
      \bright_cont_4_reg_9684[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_9,
      \bright_cont_4_reg_9684[0]_i_6_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_8,
      \bright_cont_4_reg_9684[0]_i_6_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_10,
      \bright_cont_4_reg_9684[0]_i_6_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_10,
      \bright_cont_4_reg_9684[0]_i_6_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_9,
      \bright_cont_4_reg_9684[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_11,
      \bright_cont_4_reg_9684[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_11,
      \bright_cont_4_reg_9684[0]_i_7_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_10,
      \bright_cont_4_reg_9684[0]_i_7_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_12,
      \bright_cont_4_reg_9684[0]_i_7_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_12,
      \bright_cont_4_reg_9684[0]_i_7_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_11,
      \bright_cont_4_reg_9684[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_13,
      \bright_cont_4_reg_9684[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_13,
      \bright_cont_4_reg_9684[0]_i_8_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_12,
      \bright_cont_4_reg_9684[0]_i_8_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_14,
      \bright_cont_4_reg_9684[0]_i_8_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_14,
      \bright_cont_4_reg_9684[0]_i_8_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_13,
      \bright_cont_4_reg_9684[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_15,
      \bright_cont_4_reg_9684[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_15,
      \bright_cont_4_reg_9684[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_14,
      \bright_cont_4_reg_9684[0]_i_9_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_16,
      \bright_cont_4_reg_9684[0]_i_9_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_16,
      \bright_cont_4_reg_9684[0]_i_9_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_U_n_15,
      \dark_cont_28_reg_9959[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_q0(7 downto 0),
      \dark_cont_28_reg_9959[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_q0(7 downto 0),
      \dark_cont_28_reg_9959[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \dark_cont_28_reg_9959[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      \dark_cont_4_reg_9695[0]_i_9_0\(0) => dark_cont_4_fu_6142_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_8,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_9,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_10,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_11,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_12,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_13,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_14,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_U_n_15,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_35
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__2_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__2_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__2_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__2_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__2_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__2_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__2_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_36
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_1 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_2(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_2(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_2(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_2(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_2(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_2(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_2(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_2(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_37
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q1(7 downto 0),
      Q(2 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(2 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local,
      ap_clk => ap_clk,
      \dark_cont_26_reg_9937_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_17,
      \dark_cont_26_reg_9937_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_16,
      \dark_cont_26_reg_9937_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_19,
      \dark_cont_26_reg_9937_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_18,
      \dark_cont_26_reg_9937_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_21,
      \dark_cont_26_reg_9937_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_20,
      \dark_cont_26_reg_9937_reg[0]_i_16\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_23,
      \dark_cont_26_reg_9937_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_22,
      \dark_cont_26_reg_9937_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0(7 downto 0),
      \dark_cont_26_reg_9937_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q0(7 downto 0),
      \dark_cont_26_reg_9937_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_1 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_2(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_2(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_2(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_2(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_2(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_2(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_2(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_2(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_16,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_38
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_8,
      ram_reg_10 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_11(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_11(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_11(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_11(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_11(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_11(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_11(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_11(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_9,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_10,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_11,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_12,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_13,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_14,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_15,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      \ram_reg_i_10__5\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q1(7 downto 0),
      \ram_reg_i_10__5_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q1(7 downto 0),
      ram_reg_i_24 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_39
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      CO(0) => bright_cont_6_fu_6148_p2,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q1(7 downto 0),
      Q(3 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local,
      ap_clk => ap_clk,
      \bright_cont_6_reg_9706[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_16,
      \bright_cont_6_reg_9706[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_17,
      \bright_cont_6_reg_9706[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_18,
      \bright_cont_6_reg_9706[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_19,
      \bright_cont_6_reg_9706[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_20,
      \bright_cont_6_reg_9706[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_21,
      \bright_cont_6_reg_9706[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_22,
      \bright_cont_6_reg_9706[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_23,
      \bright_cont_6_reg_9706_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_17,
      \bright_cont_6_reg_9706_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_16,
      \bright_cont_6_reg_9706_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_19,
      \bright_cont_6_reg_9706_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_18,
      \bright_cont_6_reg_9706_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_21,
      \bright_cont_6_reg_9706_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_20,
      \bright_cont_6_reg_9706_reg[0]_i_18_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_23,
      \bright_cont_6_reg_9706_reg[0]_i_19_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_22,
      \bright_cont_6_reg_9706_reg[0]_i_26_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0(7 downto 0),
      \bright_cont_6_reg_9706_reg[0]_i_26_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0(7 downto 0),
      \dark_cont_6_reg_9717[0]_i_9_0\(0) => dark_cont_6_fu_6154_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_2 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_3(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_3(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_3(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_3(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_3(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_3(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_3(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_3(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_40
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_3 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_4(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_4(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_4(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_4(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_4(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_4(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_4(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_4(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_41
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q0(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local,
      ap_clk => ap_clk,
      \dark_cont_26_reg_9937_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0(7 downto 0),
      \dark_cont_26_reg_9937_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q0(7 downto 0),
      \dark_cont_26_reg_9937_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_16,
      ram_reg_10 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_11(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_11(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_11(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_11(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_11(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_11(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_11(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_11(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_17,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_23,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_42
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_10,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_10,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_11,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_11,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_12,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_12,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_13,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_13,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_14,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_14,
      ram_reg_2 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_15,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_15,
      ram_reg_3(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_3(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_3(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_3(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_3(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_3(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_3(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_3(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_8,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_8,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_9,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_U_n_9,
      \ram_reg_i_10__5_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q1(7 downto 0),
      \ram_reg_i_10__5_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q1(7 downto 0),
      ram_reg_i_24_0 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_43
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q1(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local,
      ap_clk => ap_clk,
      \bright_cont_6_reg_9706_reg[0]_i_27\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0(7 downto 0),
      \bright_cont_6_reg_9706_reg[0]_i_27_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_16,
      ram_reg_10(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_10(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_10(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_10(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_10(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_10(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_10(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_10(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_17,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_23,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_44
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_30_reg_9970_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_30\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_30_reg_9970_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_16,
      ram_reg_10 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_11 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_14(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_17 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_18 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_17,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_23,
      ram_reg_9(7 downto 0) => ram_reg(7 downto 0),
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_45
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_9,
      ram_reg_10 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_11 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_16,
      ram_reg_9(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_9(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_9(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_9(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_9(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_9(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_9(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_9(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      \ram_reg_i_11__1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q1(7 downto 0),
      \ram_reg_i_11__1_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q1(7 downto 0),
      ram_reg_i_25 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_46
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q1(7 downto 0),
      Q(2 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(2 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local,
      ap_clk => ap_clk,
      \bright_cont_6_reg_9706_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_17,
      \bright_cont_6_reg_9706_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_16,
      \bright_cont_6_reg_9706_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_19,
      \bright_cont_6_reg_9706_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_18,
      \bright_cont_6_reg_9706_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_21,
      \bright_cont_6_reg_9706_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_20,
      \bright_cont_6_reg_9706_reg[0]_i_18\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_23,
      \bright_cont_6_reg_9706_reg[0]_i_19\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_U_n_22,
      \bright_cont_6_reg_9706_reg[0]_i_27_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0(7 downto 0),
      \bright_cont_6_reg_9706_reg[0]_i_27_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q0(7 downto 0),
      \bright_cont_6_reg_9706_reg[0]_i_27_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_1(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_1(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_1(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_1(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_1(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_1(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_1(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_1(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_16,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_47
     port map (
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_9(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_9(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_9(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_9(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_9(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_9(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_9(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_9(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_48
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q0(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local,
      ap_clk => ap_clk,
      \dark_cont_26_reg_9937_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0(7 downto 0),
      \dark_cont_26_reg_9937_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_q1(7 downto 0),
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ram_reg_12(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_12(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_12(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_12(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_12(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_12(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_12(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_12(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_16,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_17,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_18,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_19,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_20,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_21,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_22,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_49
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_14,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_15,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_16,
      ram_reg_2 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_3(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_3(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_3(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_3(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_3(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_3(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_3(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_3(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_9,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_10,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_11,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_12,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_13,
      \ram_reg_i_11__1_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q1(7 downto 0),
      \ram_reg_i_11__1_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q1(7 downto 0),
      ram_reg_i_25_0 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_8,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_50
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_q1(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local,
      ap_clk => ap_clk,
      \bright_cont_6_reg_9706_reg[0]_i_26\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_q0(7 downto 0),
      \bright_cont_6_reg_9706_reg[0]_i_26_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_q0(7 downto 0),
      \bright_cont_6_reg_9706_reg[0]_i_26_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_16,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_17,
      ram_reg_10(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_10(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_10(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_10(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_10(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_10(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_10(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_10(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_18,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_22,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_U_n_23,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_9(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_51
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_3(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_3(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_3(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_3(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_3(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_3(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_3(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_3(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_52
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__1_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__1_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__1_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__1_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__1_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__1_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__1_n_0\,
      CO(0) => dark_cont_26_fu_6272_p2,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q0(7 downto 0),
      Q(3 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local,
      ap_clk => ap_clk,
      \bright_cont_26_reg_9926[0]_i_9_0\(0) => bright_cont_26_fu_6266_p2,
      \dark_cont_26_reg_9937[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_16,
      \dark_cont_26_reg_9937[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_17,
      \dark_cont_26_reg_9937[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_18,
      \dark_cont_26_reg_9937[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_19,
      \dark_cont_26_reg_9937[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_20,
      \dark_cont_26_reg_9937[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_21,
      \dark_cont_26_reg_9937[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_22,
      \dark_cont_26_reg_9937[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_U_n_23,
      \dark_cont_26_reg_9937_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_17,
      \dark_cont_26_reg_9937_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_16,
      \dark_cont_26_reg_9937_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_19,
      \dark_cont_26_reg_9937_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_18,
      \dark_cont_26_reg_9937_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_21,
      \dark_cont_26_reg_9937_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_20,
      \dark_cont_26_reg_9937_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_23,
      \dark_cont_26_reg_9937_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_U_n_22,
      \dark_cont_26_reg_9937_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_q0(7 downto 0),
      \dark_cont_26_reg_9937_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_q0(7 downto 0),
      \dark_cont_26_reg_9937_reg[0]_i_20_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_U_n_8,
      ram_reg_2(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_8,
      ram_reg_2(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_9,
      ram_reg_2(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_10,
      ram_reg_2(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_11,
      ram_reg_2(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_12,
      ram_reg_2(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_13,
      ram_reg_2(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_14,
      ram_reg_2(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_U_n_15,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_53
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_1(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_54
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q1(7 downto 0),
      Q(2 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(2 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local,
      ap_clk => ap_clk,
      \dark_cont_24_reg_9915_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_17,
      \dark_cont_24_reg_9915_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_16,
      \dark_cont_24_reg_9915_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_19,
      \dark_cont_24_reg_9915_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_18,
      \dark_cont_24_reg_9915_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_21,
      \dark_cont_24_reg_9915_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_20,
      \dark_cont_24_reg_9915_reg[0]_i_16\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_23,
      \dark_cont_24_reg_9915_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_22,
      \dark_cont_24_reg_9915_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0(7 downto 0),
      \dark_cont_24_reg_9915_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q0(7 downto 0),
      \dark_cont_24_reg_9915_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_1(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_16,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_55
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_q1(7 downto 0),
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_12(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_16,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_10,
      ram_reg_2(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_3 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_4 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_7(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_7(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_7(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_7(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_7(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_7(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_56
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_8,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_9,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_10,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_11,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_12,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_13,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_14,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_15,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      \ram_reg_i_10__8\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q1(7 downto 0),
      \ram_reg_i_10__8_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q1(7 downto 0),
      \ram_reg_i_24__2\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_24__2_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_57
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      CO(0) => bright_cont_8_fu_6160_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q1(7 downto 0),
      Q(3 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local,
      ap_clk => ap_clk,
      \bright_cont_8_reg_9728[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_16,
      \bright_cont_8_reg_9728[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_17,
      \bright_cont_8_reg_9728[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_18,
      \bright_cont_8_reg_9728[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_19,
      \bright_cont_8_reg_9728[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_20,
      \bright_cont_8_reg_9728[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_21,
      \bright_cont_8_reg_9728[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_22,
      \bright_cont_8_reg_9728[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_23,
      \bright_cont_8_reg_9728_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_17,
      \bright_cont_8_reg_9728_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_16,
      \bright_cont_8_reg_9728_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_19,
      \bright_cont_8_reg_9728_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_18,
      \bright_cont_8_reg_9728_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_21,
      \bright_cont_8_reg_9728_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_20,
      \bright_cont_8_reg_9728_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_23,
      \bright_cont_8_reg_9728_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_22,
      \bright_cont_8_reg_9728_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0(7 downto 0),
      \bright_cont_8_reg_9728_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0(7 downto 0),
      \dark_cont_8_reg_9739[0]_i_9_0\(0) => dark_cont_8_fu_6166_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_51_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_58
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_52_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_59
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q0(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local,
      ap_clk => ap_clk,
      \dark_cont_24_reg_9915_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0(7 downto 0),
      \dark_cont_24_reg_9915_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q0(7 downto 0),
      \dark_cont_24_reg_9915_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_16,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_17,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_23,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_60
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_10,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_11,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_11,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_12,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_12,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_13,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_13,
      ram_reg_17 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_14,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_14,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_15,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_15,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_8,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_8,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_9,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_U_n_9,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_10,
      \ram_reg_i_10__8_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q1(7 downto 0),
      \ram_reg_i_10__8_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q1(7 downto 0),
      \ram_reg_i_24__2_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_24__2_1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_61
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q1(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local,
      ap_clk => ap_clk,
      \bright_cont_8_reg_9728_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0(7 downto 0),
      \bright_cont_8_reg_9728_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_16,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_17,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_23,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_62
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_9,
      ram_reg_10 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_16,
      ram_reg_9 => \^ap_enable_reg_pp0_iter1\,
      \ram_reg_i_11__4\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q1(7 downto 0),
      \ram_reg_i_11__4_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q1(7 downto 0),
      \ram_reg_i_25__2\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_25__2_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(0),
      Q => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(0),
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(0),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(0),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(0),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(1),
      Q => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(1),
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(1),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(1),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(1),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(2),
      Q => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(2),
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(2),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(2),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(3),
      Q => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(3),
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(3),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(3),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(4),
      Q => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(4),
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(4),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(4),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(5),
      Q => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(5),
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(5),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(5),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(6),
      Q => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6),
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(6),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      R => '0'
    );
\p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lshr_ln_reg_7897(6),
      Q => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      R => '0'
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_63
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q1(7 downto 0),
      Q(2 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(2 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local,
      ap_clk => ap_clk,
      \bright_cont_8_reg_9728_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_17,
      \bright_cont_8_reg_9728_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_16,
      \bright_cont_8_reg_9728_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_19,
      \bright_cont_8_reg_9728_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_18,
      \bright_cont_8_reg_9728_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_21,
      \bright_cont_8_reg_9728_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_20,
      \bright_cont_8_reg_9728_reg[0]_i_16\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_23,
      \bright_cont_8_reg_9728_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_55_U_n_22,
      \bright_cont_8_reg_9728_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0(7 downto 0),
      \bright_cont_8_reg_9728_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q0(7 downto 0),
      \bright_cont_8_reg_9728_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_16,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_64
     port map (
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_65
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q0(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local,
      ap_clk => ap_clk,
      \dark_cont_24_reg_9915_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0(7 downto 0),
      \dark_cont_24_reg_9915_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_q1(7 downto 0),
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_16,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_17,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_18,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_19,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_20,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_21,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_22,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_59_U_n_23
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_66
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      CO(0) => bright_cont_2_fu_6124_p2,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_2_reg_9662[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_16,
      \bright_cont_2_reg_9662[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_17,
      \bright_cont_2_reg_9662[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_18,
      \bright_cont_2_reg_9662[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_19,
      \bright_cont_2_reg_9662[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_20,
      \bright_cont_2_reg_9662[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_21,
      \bright_cont_2_reg_9662[0]_i_9_0\(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 2),
      \bright_cont_2_reg_9662[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_22,
      \bright_cont_2_reg_9662[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_U_n_23,
      \bright_cont_2_reg_9662_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_17,
      \bright_cont_2_reg_9662_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_16,
      \bright_cont_2_reg_9662_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_19,
      \bright_cont_2_reg_9662_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_18,
      \bright_cont_2_reg_9662_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_21,
      \bright_cont_2_reg_9662_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_20,
      \bright_cont_2_reg_9662_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_23,
      \bright_cont_2_reg_9662_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_1_U_n_22,
      \bright_cont_2_reg_9662_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_20_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1(7 downto 0),
      \bright_cont_2_reg_9662_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_2_reg_9662_reg[0]_i_30_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      \dark_cont_2_reg_9673[0]_i_9_0\(0) => dark_cont_2_fu_6130_p2,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_5_q0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_17(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_3 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_67
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_15,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_16,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__0_n_0\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_9,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_10,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_11,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_12,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_13,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_14,
      \ram_reg_i_11__4_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q1(7 downto 0),
      \ram_reg_i_11__4_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q1(7 downto 0),
      \ram_reg_i_25__2_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_25__2_1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_8,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_60_U_n_15
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_68
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_q1(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(1 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local,
      ap_clk => ap_clk,
      \bright_cont_8_reg_9728_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_48_q0(7 downto 0),
      \bright_cont_8_reg_9728_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_q0(7 downto 0),
      \bright_cont_8_reg_9728_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_50_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_16,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_17,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_18,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_22,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_61_U_n_23,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      ram_reg_9(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_69
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local,
      ap_clk => ap_clk,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_62_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_70
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__0_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__0_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__0_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__0_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__0_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__0_n_0\,
      CO(0) => dark_cont_24_fu_6260_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_8,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_9,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_10,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_11,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_12,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_13,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_14,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_U_n_15,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q0(7 downto 0),
      Q(3 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local,
      ap_clk => ap_clk,
      \bright_cont_24_reg_9904[0]_i_9_0\(0) => bright_cont_24_fu_6254_p2,
      \dark_cont_24_reg_9915[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_16,
      \dark_cont_24_reg_9915[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_17,
      \dark_cont_24_reg_9915[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_18,
      \dark_cont_24_reg_9915[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_19,
      \dark_cont_24_reg_9915[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_20,
      \dark_cont_24_reg_9915[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_21,
      \dark_cont_24_reg_9915[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_22,
      \dark_cont_24_reg_9915[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_49_U_n_23,
      \dark_cont_24_reg_9915_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_17,
      \dark_cont_24_reg_9915_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_16,
      \dark_cont_24_reg_9915_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_19,
      \dark_cont_24_reg_9915_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_18,
      \dark_cont_24_reg_9915_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_21,
      \dark_cont_24_reg_9915_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_20,
      \dark_cont_24_reg_9915_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_23,
      \dark_cont_24_reg_9915_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_53_U_n_22,
      \dark_cont_24_reg_9915_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_q0(7 downto 0),
      \dark_cont_24_reg_9915_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_57_q0(7 downto 0),
      \dark_cont_24_reg_9915_reg[0]_i_20_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_58_q0(7 downto 0),
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_63_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_56_U_n_8,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_71
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_32_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_1 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_2(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_2(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_2(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_2(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_2(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_2(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_2(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_2(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_3 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_72
     port map (
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q1(7 downto 0),
      Q(0) => trunc_ln29_reg_7864_pp0_iter2_reg(2),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \dark_cont_22_reg_9893_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_18,
      \dark_cont_22_reg_9893_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_17,
      \dark_cont_22_reg_9893_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_20,
      \dark_cont_22_reg_9893_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_19,
      \dark_cont_22_reg_9893_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_22,
      \dark_cont_22_reg_9893_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_21,
      \dark_cont_22_reg_9893_reg[0]_i_16\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_24,
      \dark_cont_22_reg_9893_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_23,
      \dark_cont_22_reg_9893_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \dark_cont_22_reg_9893_reg[0]_i_31_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_33_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_1 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_3(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_3(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_3(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_3(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_3(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_3(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_3(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_3(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_7 => \^ap_block_pp0_stage0_subdone\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_23,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_24
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_73
     port map (
      ADDRARDADDR(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_34_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_9,
      ram_reg_10 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_11(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_11(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_11(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_11(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_11(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_11(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_11(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_11(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_15 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_16,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      \ram_reg_i_10__9\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q1(7 downto 0),
      \ram_reg_i_10__9_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q1(7 downto 0),
      \ram_reg_i_24__3\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_24__3_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_74
     port map (
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      CO(0) => bright_cont_10_fu_6172_p2,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q1(7 downto 0),
      Q(0) => trunc_ln29_reg_7864_pp0_iter2_reg(3),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_10_reg_9750[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_17,
      \bright_cont_10_reg_9750[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_18,
      \bright_cont_10_reg_9750[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_19,
      \bright_cont_10_reg_9750[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_20,
      \bright_cont_10_reg_9750[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_21,
      \bright_cont_10_reg_9750[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_22,
      \bright_cont_10_reg_9750[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_23,
      \bright_cont_10_reg_9750[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_24,
      \bright_cont_10_reg_9750_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_18,
      \bright_cont_10_reg_9750_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_17,
      \bright_cont_10_reg_9750_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_20,
      \bright_cont_10_reg_9750_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_19,
      \bright_cont_10_reg_9750_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_22,
      \bright_cont_10_reg_9750_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_21,
      \bright_cont_10_reg_9750_reg[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_10_reg_9750_reg[0]_i_16_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_24,
      \bright_cont_10_reg_9750_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_23,
      \bright_cont_10_reg_9750_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_10_reg_9750_reg[0]_i_30_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      \dark_cont_10_reg_9761[0]_i_9_0\(0) => dark_cont_10_fu_6178_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_35_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_67_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_2 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_4(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_4(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_4(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_4(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_4(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_4(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_4(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_4(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_8 => \^ap_block_pp0_stage0_subdone\,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_75
     port map (
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_36_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_68_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_3 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_5(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_5(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_5(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_5(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_5(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_5(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_5(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_6 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_76
     port map (
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \dark_cont_22_reg_9893_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_30\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \dark_cont_22_reg_9893_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_37_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_17,
      ram_reg_10 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_12(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_12(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_12(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_12(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_12(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_12(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_12(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_12(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_18,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_22,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_23,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_24,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_77
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_8,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_q1(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_10 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_U_n_13,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_8,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_10,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_9,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_11,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_10,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_12,
      ram_reg_2(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_11,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_13,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_12,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_14,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_13,
      ram_reg_25 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_15,
      ram_reg_26 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_14,
      ram_reg_27 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_16,
      ram_reg_28 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_U_n_15,
      ram_reg_29 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_17,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16,
      ram_reg_5(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_6 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_9 => \^ap_enable_reg_pp0_iter1\,
      \ram_reg_i_23__4_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q0(7 downto 0),
      \ram_reg_i_23__4_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q0(7 downto 0),
      \ram_reg_i_33__4_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_37__4_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      \ram_reg_i_37__4_1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(2 downto 1) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_78
     port map (
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_38_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_9,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_9,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_10,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_10,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_11,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_11,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_12,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_12,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_13,
      ram_reg_2 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_13,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_14,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_14,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_15,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_15,
      ram_reg_25 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_16,
      ram_reg_26 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_U_n_16,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_4(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_4(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_4(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_4(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_4(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_4(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_4(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_4(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      \ram_reg_i_10__9_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q1(7 downto 0),
      \ram_reg_i_10__9_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q1(7 downto 0),
      \ram_reg_i_24__3_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_24__3_1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_79
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_10_reg_9750_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_31\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_10_reg_9750_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_39_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_17,
      ram_reg_10(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_10(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_10(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_10(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_10(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_10(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_10(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_10(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_11 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_18,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_22,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_23,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_24,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_80
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q1(7 downto 0),
      Q(0) => Q(1),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local,
      ack_in_t_reg => \^ap_block_pp0_stage0_subdone\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \dark_cont_16_reg_9827_reg[0]\ => \^ap_enable_reg_pp0_iter4\,
      \dark_cont_16_reg_9827_reg[0]_0\(0) => \state_reg[1]\(0),
      dst_axi_TREADY_int_regslice => dst_axi_TREADY_int_regslice,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_40_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_18,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_13 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_17(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_17(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_17(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_17(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_17(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_17(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_18(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_19,
      ram_reg_20 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_20,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_21,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_22,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_23,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_24,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_25,
      ram_reg_9(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_9(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_9(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_9(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_9(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_9(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_9(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_9(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      \ram_reg_i_11__5\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q1(7 downto 0),
      \ram_reg_i_11__5_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q1(7 downto 0),
      \ram_reg_i_25__3\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_81
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_10_reg_9750_reg[0]_i_10\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_18,
      \bright_cont_10_reg_9750_reg[0]_i_11\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_17,
      \bright_cont_10_reg_9750_reg[0]_i_12\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_20,
      \bright_cont_10_reg_9750_reg[0]_i_13\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_19,
      \bright_cont_10_reg_9750_reg[0]_i_14\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_22,
      \bright_cont_10_reg_9750_reg[0]_i_15\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_21,
      \bright_cont_10_reg_9750_reg[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_10_reg_9750_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_24,
      \bright_cont_10_reg_9750_reg[0]_i_17\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_71_U_n_23,
      \bright_cont_10_reg_9750_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_21_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_21_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_10_reg_9750_reg[0]_i_31_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_41_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_1(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_1(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_1(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_1(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_1(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_1(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_1(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_1(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_2 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_17,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_18,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_19,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_20,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_21,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_22,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_23,
      \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_U_n_24
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_82
     port map (
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_42_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q1(7 downto 0),
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_9(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_9(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_9(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_9(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_9(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_9(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_9(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_9(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_83
     port map (
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \dark_cont_22_reg_9893_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_31\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \dark_cont_22_reg_9893_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_43_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_q1(7 downto 0),
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_11(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_12 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_13(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_14(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_14(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_14(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_14(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_14(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_14(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_14(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_14(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_15 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_17 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_18 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_17,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_23,
      ram_reg_9 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_75_U_n_24,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_84
     port map (
      ADDRARDADDR(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep__0_n_0\,
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_44_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_18,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_19,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_20,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_21,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_22,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_23,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_24,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_25,
      ram_reg_2 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__1_n_0\,
      ram_reg_4(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_4(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_4(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_4(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_4(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_4(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_4(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_4(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      \ram_reg_i_11__5_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q1(7 downto 0),
      \ram_reg_i_11__5_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q1(7 downto 0),
      \ram_reg_i_25__3_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_25__3_1\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_15,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_76_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_85
     port map (
      ADDRARDADDR(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep__0_n_0\,
      ADDRARDADDR(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep__0_n_0\,
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_10_reg_9750_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_64_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_66_q0(7 downto 0),
      \bright_cont_10_reg_9750_reg[0]_i_30\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_10_reg_9750_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_45_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_17,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_18,
      ram_reg_10 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_12(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_12(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_12(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_12(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_12(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_12(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_12(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_12(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_19,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_20,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_21,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_22,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_23,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_77_U_n_24,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_9(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_86
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_46_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_78_q1(7 downto 0),
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_3(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_3(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_3(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_3(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_3(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_3(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_3(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_3(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_4 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_87
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_U_n_23,
      ADDRBWRADDR(6) => \lshr_ln_reg_7897_reg[6]_rep_n_0\,
      ADDRBWRADDR(5) => \lshr_ln_reg_7897_reg[5]_rep_n_0\,
      ADDRBWRADDR(4) => \lshr_ln_reg_7897_reg[4]_rep_n_0\,
      ADDRBWRADDR(3) => \lshr_ln_reg_7897_reg[3]_rep_n_0\,
      ADDRBWRADDR(2) => \lshr_ln_reg_7897_reg[2]_rep_n_0\,
      ADDRBWRADDR(1) => \lshr_ln_reg_7897_reg[1]_rep_n_0\,
      ADDRBWRADDR(0) => \lshr_ln_reg_7897_reg[0]_rep_n_0\,
      CO(0) => dark_cont_22_fu_6248_p2,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q0(7 downto 0),
      Q(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 2),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_22_reg_9882[0]_i_9_0\(0) => bright_cont_22_fu_6242_p2,
      \dark_cont_22_reg_9893[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_17,
      \dark_cont_22_reg_9893[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_18,
      \dark_cont_22_reg_9893[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_19,
      \dark_cont_22_reg_9893[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_20,
      \dark_cont_22_reg_9893[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_21,
      \dark_cont_22_reg_9893[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_22,
      \dark_cont_22_reg_9893[0]_i_9_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_23,
      \dark_cont_22_reg_9893[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_65_U_n_24,
      \dark_cont_22_reg_9893_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_18,
      \dark_cont_22_reg_9893_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_17,
      \dark_cont_22_reg_9893_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_20,
      \dark_cont_22_reg_9893_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_19,
      \dark_cont_22_reg_9893_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_22,
      \dark_cont_22_reg_9893_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_21,
      \dark_cont_22_reg_9893_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_24,
      \dark_cont_22_reg_9893_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_69_U_n_23,
      \dark_cont_22_reg_9893_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_73_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_20_2\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_74_q0(7 downto 0),
      \dark_cont_22_reg_9893_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \dark_cont_22_reg_9893_reg[0]_i_30_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_47_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_79_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_72_U_n_9,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_17,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_U_n_16,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_2(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_8,
      ram_reg_2(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_9,
      ram_reg_2(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_10,
      ram_reg_2(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_11,
      ram_reg_2(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_12,
      ram_reg_2(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_13,
      ram_reg_2(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_14,
      ram_reg_2(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_54_U_n_15,
      ram_reg_3(5) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_3(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_3(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_3(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_3(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_6 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_7 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_88
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      CO(0) => bright_cont_30_fu_6290_p2,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_14_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_30_reg_9970[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_16,
      \bright_cont_30_reg_9970[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_17,
      \bright_cont_30_reg_9970[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_18,
      \bright_cont_30_reg_9970[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_19,
      \bright_cont_30_reg_9970[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_20,
      \bright_cont_30_reg_9970[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_21,
      \bright_cont_30_reg_9970[0]_i_9_0\(1 downto 0) => trunc_ln29_reg_7864_pp0_iter2_reg(3 downto 2),
      \bright_cont_30_reg_9970[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_22,
      \bright_cont_30_reg_9970[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_13_U_n_23,
      \bright_cont_30_reg_9970_reg[0]_i_10_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_17,
      \bright_cont_30_reg_9970_reg[0]_i_11_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_16,
      \bright_cont_30_reg_9970_reg[0]_i_12_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_19,
      \bright_cont_30_reg_9970_reg[0]_i_13_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_18,
      \bright_cont_30_reg_9970_reg[0]_i_14_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_21,
      \bright_cont_30_reg_9970_reg[0]_i_15_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_20,
      \bright_cont_30_reg_9970_reg[0]_i_16_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_23,
      \bright_cont_30_reg_9970_reg[0]_i_17_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_3_U_n_22,
      \bright_cont_30_reg_9970_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_15_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_30_reg_9970_reg[0]_i_30_1\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      \dark_cont_30_reg_9981[0]_i_9_0\(0) => dark_cont_30_fu_6296_p2,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_7_q1(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8,
      ram_reg_17 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_2 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_3 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_8(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_89
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_20_reg_9860[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q0(7 downto 0),
      \bright_cont_20_reg_9860[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q0(7 downto 0),
      \bright_cont_20_reg_9860[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_20_reg_9860[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_12 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16,
      ram_reg_8 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_9(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_9(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_9(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_9(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_9(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_90
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_ce0_local,
      ram_reg_0 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_1(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_1(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_1(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_1(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_1(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_4 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_91
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_9,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_12(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_16,
      ram_reg_9 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      \ram_reg_i_18__1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q1(7 downto 0),
      \ram_reg_i_18__1_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q1(7 downto 0),
      \ram_reg_i_30__0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      \ram_reg_i_32__0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_92
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_83_q0(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_93
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_20_reg_9860[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q0(7 downto 0),
      \bright_cont_20_reg_9860[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q0(7 downto 0),
      \bright_cont_20_reg_9860[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_20_reg_9860[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_20_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_12(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16,
      ram_reg_9 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_94
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_21_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_85_q1(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_95
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_22_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_q0(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_9,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_9,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_10,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_10,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_11,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_11,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_12,
      ram_reg_18 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_12,
      ram_reg_19 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_13,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_13,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_14,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_14,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_15,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_15,
      ram_reg_25 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_16,
      ram_reg_26 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_82_U_n_16,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      \ram_reg_i_18__1_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q1(7 downto 0),
      \ram_reg_i_18__1_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q1(7 downto 0),
      \ram_reg_i_30__0_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      \ram_reg_i_32__0_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_96
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_119_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_23_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_87_q0(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_97
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_10,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_11,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_12,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_13,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_14,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_15,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_16,
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_118_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_24_ce0_local,
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_18,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_19,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_12 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_17 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_18 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_19(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_20,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27,
      ram_reg_24(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_21,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_22,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_23,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_24,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_25,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \ram_reg_i_19__1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q1(7 downto 0),
      \ram_reg_i_19__1_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q1(7 downto 0),
      \ram_reg_i_31__0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      \ram_reg_i_33__0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(2 downto 1) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_17
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_98
     port map (
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_U_n_16,
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_117_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_25_ce0_local,
      ram_reg_0 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_7 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_99
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_8,
      ram_reg_10 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_11 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_15(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_8,
      ram_reg_17 => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep__1_n_0\,
      ram_reg_18 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_19 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_9,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_10,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_11,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_12,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_13,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_14,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_8_U_n_15,
      ram_reg_9(7 downto 0) => ram_reg(7 downto 0),
      \ram_reg_i_24__4\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q0(7 downto 0),
      \ram_reg_i_24__4_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q0(7 downto 0),
      \ram_reg_i_34__4\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      \ram_reg_i_38__4\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_100
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      CO(0) => bright_cont_20_fu_6230_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q0(7 downto 0),
      Q(0) => trunc_ln29_reg_7864_pp0_iter2_reg(3),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_12_reg_9772[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q0(7 downto 0),
      \bright_cont_12_reg_9772[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q0(7 downto 0),
      \bright_cont_12_reg_9772[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_12_reg_9772[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      \bright_cont_20_reg_9860[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9,
      \bright_cont_20_reg_9860[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9,
      \bright_cont_20_reg_9860[0]_i_6_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_17,
      \bright_cont_20_reg_9860[0]_i_6_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10,
      \bright_cont_20_reg_9860[0]_i_6_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10,
      \bright_cont_20_reg_9860[0]_i_6_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_18,
      \bright_cont_20_reg_9860[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11,
      \bright_cont_20_reg_9860[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11,
      \bright_cont_20_reg_9860[0]_i_7_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_19,
      \bright_cont_20_reg_9860[0]_i_7_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12,
      \bright_cont_20_reg_9860[0]_i_7_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12,
      \bright_cont_20_reg_9860[0]_i_7_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_20,
      \bright_cont_20_reg_9860[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13,
      \bright_cont_20_reg_9860[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13,
      \bright_cont_20_reg_9860[0]_i_8_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_21,
      \bright_cont_20_reg_9860[0]_i_8_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14,
      \bright_cont_20_reg_9860[0]_i_8_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14,
      \bright_cont_20_reg_9860[0]_i_8_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_22,
      \bright_cont_20_reg_9860[0]_i_9_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_20_reg_9860[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15,
      \bright_cont_20_reg_9860[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15,
      \bright_cont_20_reg_9860[0]_i_9_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_23,
      \bright_cont_20_reg_9860[0]_i_9_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16,
      \bright_cont_20_reg_9860[0]_i_9_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16,
      \bright_cont_20_reg_9860[0]_i_9_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_24,
      \dark_cont_20_reg_9871[0]_i_9_0\(0) => dark_cont_20_fu_6236_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_26_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_9,
      ram_reg_10(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_10(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_10(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_10(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_10(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_12(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_16,
      ram_reg_9 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_101
     port map (
      ADDRARDADDR(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep__0_n_0\,
      ADDRARDADDR(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep__0_n_0\,
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_115_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_27_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_91_q1(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_102
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_114_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_28_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_q0(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_10 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_18,
      ram_reg_11 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_19,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_20,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_21,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_22,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_23,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_24,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_25,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      \ram_reg_i_19__1_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_q1(7 downto 0),
      \ram_reg_i_19__1_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_81_q1(7 downto 0),
      \ram_reg_i_31__0_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      \ram_reg_i_33__0_0\ => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_9,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_10,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_11,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_12,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_13,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_14,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_15,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_92_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_103
     port map (
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q1(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_113_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_29_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_93_q0(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_2(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_2(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_2(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_2(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_4(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep__0_n_0\,
      ram_reg_5 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_104
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_9,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_10,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_11,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_12,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_13,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_14,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_15,
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      CO(0) => bright_cont_12_fu_6184_p2,
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q0(7 downto 0),
      Q(0) => trunc_ln29_reg_7864_pp0_iter2_reg(3),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_112_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_12_reg_9772[0]_i_6_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_9,
      \bright_cont_12_reg_9772[0]_i_6_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_9,
      \bright_cont_12_reg_9772[0]_i_6_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_9,
      \bright_cont_12_reg_9772[0]_i_6_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_10,
      \bright_cont_12_reg_9772[0]_i_6_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_10,
      \bright_cont_12_reg_9772[0]_i_6_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_10,
      \bright_cont_12_reg_9772[0]_i_7_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_11,
      \bright_cont_12_reg_9772[0]_i_7_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_11,
      \bright_cont_12_reg_9772[0]_i_7_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_11,
      \bright_cont_12_reg_9772[0]_i_7_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_12,
      \bright_cont_12_reg_9772[0]_i_7_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_12,
      \bright_cont_12_reg_9772[0]_i_7_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_12,
      \bright_cont_12_reg_9772[0]_i_8_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_13,
      \bright_cont_12_reg_9772[0]_i_8_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_13,
      \bright_cont_12_reg_9772[0]_i_8_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_13,
      \bright_cont_12_reg_9772[0]_i_8_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_14,
      \bright_cont_12_reg_9772[0]_i_8_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_14,
      \bright_cont_12_reg_9772[0]_i_8_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_14,
      \bright_cont_12_reg_9772[0]_i_9_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      \bright_cont_12_reg_9772[0]_i_9_1\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_15,
      \bright_cont_12_reg_9772[0]_i_9_2\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_15,
      \bright_cont_12_reg_9772[0]_i_9_3\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_15,
      \bright_cont_12_reg_9772[0]_i_9_4\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_90_U_n_16,
      \bright_cont_12_reg_9772[0]_i_9_5\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_80_U_n_16,
      \bright_cont_12_reg_9772[0]_i_9_6\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_84_U_n_16,
      \bright_cont_20_reg_9860[0]_i_11\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_q0(7 downto 0),
      \bright_cont_20_reg_9860[0]_i_11_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_89_q0(7 downto 0),
      \bright_cont_20_reg_9860[0]_i_16\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_20_reg_9860[0]_i_16_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      \dark_cont_12_reg_9783[0]_i_9_0\(0) => dark_cont_12_fu_6190_p2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_30_ce0_local,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_17,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_11(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_11(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_11(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_11(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_11(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_13 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_17 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_18 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_19(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_18,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_6_U_n_8,
      ram_reg_21 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_2_U_n_9,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_88_U_n_17,
      ram_reg_25 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24,
      ram_reg_26 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26,
      ram_reg_27 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27,
      ram_reg_28(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_19,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_20,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_21,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_22,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_23,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_24,
      ram_reg_9 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      th_high_fu_6106_p2(7 downto 0) => th_high_fu_6106_p2(7 downto 0),
      th_low_fu_6110_p20_out(7 downto 0) => th_low_fu_6110_p20_out(7 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(1 downto 0) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_105
     port map (
      ADDRARDADDR(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_17,
      ADDRARDADDR(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_18,
      ADDRARDADDR(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_19,
      ADDRARDADDR(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_20,
      ADDRARDADDR(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_21,
      ADDRARDADDR(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_22,
      ADDRARDADDR(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_23,
      ADDRBWRADDR(6 downto 0) => lshr_ln_reg_7897(6 downto 0),
      DIADI(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_9,
      DIADI(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_10,
      DIADI(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_11,
      DIADI(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_12,
      DIADI(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_13,
      DIADI(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_14,
      DIADI(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_15,
      DIADI(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_70_U_n_16,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q0(7 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_111_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_31_ce0_local,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_24,
      \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_26,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_q1(7 downto 0),
      ram_reg_1 => \^grp_fast_ip_pipeline_col_loop_fu_328_src_axi_tready\,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_94_U_n_16,
      ram_reg_2(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[1]_rep_n_0\,
      ram_reg_3(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_5(4) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[6]_rep_n_0\,
      ram_reg_5(3) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[5]_rep_n_0\,
      ram_reg_5(2) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[4]_rep_n_0\,
      ram_reg_5(1) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[3]_rep_n_0\,
      ram_reg_5(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[2]_rep_n_0\,
      ram_reg_6 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(1 downto 0) => trunc_ln29_reg_7864_pp0_iter1_reg(3 downto 2),
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_25,
      \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_0\ => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_95_U_n_27
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_106
     port map (
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_16_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0),
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_96_q0(7 downto 0),
      ram_reg_1(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      ram_reg_1(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      ram_reg_1(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      ram_reg_1(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      ram_reg_1(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      ram_reg_1(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      ram_reg_1(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      ram_reg_1(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      ram_reg_2 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_107
     port map (
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_17_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_14_reg_9794_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0(7 downto 0),
      \bright_cont_14_reg_9794_reg[0]_i_30\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_14_reg_9794_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0),
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_q0(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_9,
      ram_reg_10 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_15 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_10,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_11,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_12,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_13,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_14,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_15,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_97_U_n_16,
      ram_reg_9(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      ram_reg_9(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      ram_reg_9(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      ram_reg_9(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      ram_reg_9(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      ram_reg_9(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      ram_reg_9(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      ram_reg_9(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_108
     port map (
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_18_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0),
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_98_q0(7 downto 0),
      ram_reg_1(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      ram_reg_1(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      ram_reg_1(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      ram_reg_1(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      ram_reg_1(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      ram_reg_1(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      ram_reg_1(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      ram_reg_1(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      ram_reg_2 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_3 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_4 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_7 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbJp_109
     port map (
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_q0(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      WEA(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_19_we0_local,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_18_reg_9838_reg[0]_i_20\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_122_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_20_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_121_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_20_1\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_120_q0(7 downto 0),
      \bright_cont_18_reg_9838_reg[0]_i_30\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      \bright_cont_18_reg_9838_reg[0]_i_30_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_682_reg_8422(6 downto 0),
      ram_reg_0 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_9,
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_10,
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_11,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_12,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_13,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_14,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_15,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_99_U_n_16,
      ram_reg_8(7) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      ram_reg_8(6) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      ram_reg_8(5) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      ram_reg_8(4) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      ram_reg_8(3) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      ram_reg_8(2) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      ram_reg_8(1) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      ram_reg_8(0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      ram_reg_9 => \^ap_block_pp0_stage0_subdone\,
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(3)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_110
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      DOADO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q0(7 downto 0),
      DOBDO(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_10_q1(7 downto 0),
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \bright_cont_30_reg_9970_reg[0]_i_21\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_11_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_21_0\(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_12_q1(7 downto 0),
      \bright_cont_30_reg_9970_reg[0]_i_31\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      \bright_cont_30_reg_9970_reg[0]_i_31_0\ => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_q1(7 downto 0),
      ram_reg_1 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_16,
      ram_reg_10 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_11 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_12 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_13 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      ram_reg_14 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      ram_reg_15(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_16 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_17 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      ram_reg_18 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      ram_reg_19 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_2 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_17,
      ram_reg_20 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_21 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_22 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_23 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_24 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_25 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_3 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_18,
      ram_reg_4 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_19,
      ram_reg_5 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_20,
      ram_reg_6 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_21,
      ram_reg_7 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_22,
      ram_reg_8 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_9_U_n_23,
      ram_reg_9(7 downto 0) => ram_reg(7 downto 0),
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(2)
    );
p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop_p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELbkb_111
     port map (
      ADDRARDADDR(6) => \lshr_ln_reg_7897_reg[6]_rep__3_n_0\,
      ADDRARDADDR(5) => \lshr_ln_reg_7897_reg[5]_rep__3_n_0\,
      ADDRARDADDR(4) => \lshr_ln_reg_7897_reg[4]_rep__3_n_0\,
      ADDRARDADDR(3) => \lshr_ln_reg_7897_reg[3]_rep__3_n_0\,
      ADDRARDADDR(2) => \lshr_ln_reg_7897_reg[2]_rep__3_n_0\,
      ADDRARDADDR(1) => \lshr_ln_reg_7897_reg[1]_rep__3_n_0\,
      ADDRARDADDR(0) => \lshr_ln_reg_7897_reg[0]_rep__3_n_0\,
      Q(6 downto 0) => lshr_ln1_reg_7912_pp0_iter1_reg(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ram_reg_0(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q0(7 downto 0),
      ram_reg_1(7 downto 0) => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_q1(7 downto 0),
      ram_reg_10 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      ram_reg_11 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      ram_reg_12 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_16,
      ram_reg_13 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_17,
      ram_reg_14 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_18,
      ram_reg_15 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_19,
      ram_reg_16 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_20,
      ram_reg_17 => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_4_U_n_21,
      ram_reg_2(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_3 => \^ap_enable_reg_pp0_iter1\,
      ram_reg_4 => \^ap_block_pp0_stage0_subdone\,
      ram_reg_5 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      ram_reg_6 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      ram_reg_7(0) => \p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_571_reg_7948_reg[0]_rep_n_0\,
      ram_reg_8 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      ram_reg_9 => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      trunc_ln29_reg_7864(3 downto 0) => trunc_ln29_reg_7864(3 downto 0),
      trunc_ln29_reg_7864_pp0_iter1_reg(1) => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      trunc_ln29_reg_7864_pp0_iter1_reg(0) => trunc_ln29_reg_7864_pp0_iter1_reg(0)
    );
\pixel_8_reg_8508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_16,
      Q => pixel_8_reg_8508(0),
      R => '0'
    );
\pixel_8_reg_8508_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_15,
      Q => pixel_8_reg_8508(1),
      R => '0'
    );
\pixel_8_reg_8508_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_14,
      Q => pixel_8_reg_8508(2),
      R => '0'
    );
\pixel_8_reg_8508_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_13,
      Q => pixel_8_reg_8508(3),
      R => '0'
    );
\pixel_8_reg_8508_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_12,
      Q => pixel_8_reg_8508(4),
      R => '0'
    );
\pixel_8_reg_8508_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_11,
      Q => pixel_8_reg_8508(5),
      R => '0'
    );
\pixel_8_reg_8508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_10,
      Q => pixel_8_reg_8508(6),
      R => '0'
    );
\pixel_8_reg_8508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_ZZ7fast_ipRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0ELh56ELb0EEELi0EEES6_86_U_n_9,
      Q => pixel_8_reg_8508(7),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(0),
      Q => pixel_reg_7942_pp0_iter2_reg(0),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(1),
      Q => pixel_reg_7942_pp0_iter2_reg(1),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(2),
      Q => pixel_reg_7942_pp0_iter2_reg(2),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(3),
      Q => pixel_reg_7942_pp0_iter2_reg(3),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(4),
      Q => pixel_reg_7942_pp0_iter2_reg(4),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(5),
      Q => pixel_reg_7942_pp0_iter2_reg(5),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(6),
      Q => pixel_reg_7942_pp0_iter2_reg(6),
      R => '0'
    );
\pixel_reg_7942_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pixel_reg_7942(7),
      Q => pixel_reg_7942_pp0_iter2_reg(7),
      R => '0'
    );
\pixel_reg_7942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(0),
      Q => pixel_reg_7942(0),
      R => '0'
    );
\pixel_reg_7942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(1),
      Q => pixel_reg_7942(1),
      R => '0'
    );
\pixel_reg_7942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(2),
      Q => pixel_reg_7942(2),
      R => '0'
    );
\pixel_reg_7942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(3),
      Q => pixel_reg_7942(3),
      R => '0'
    );
\pixel_reg_7942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(4),
      Q => pixel_reg_7942(4),
      R => '0'
    );
\pixel_reg_7942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(5),
      Q => pixel_reg_7942(5),
      R => '0'
    );
\pixel_reg_7942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(6),
      Q => pixel_reg_7942(6),
      R => '0'
    );
\pixel_reg_7942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ram_reg(7),
      Q => pixel_reg_7942(7),
      R => '0'
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF80FFFFFFFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => Q(1),
      I3 => \state_reg[1]\(1),
      I4 => src_axi_TVALID,
      I5 => \state_reg[1]\(0),
      O => ap_enable_reg_pp0_iter1_reg_1(0)
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(0),
      Q => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(0),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(0),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(0),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(1),
      Q => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(1),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(1),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__0_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(1),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__1_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(1),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[1]_rep__2_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(2),
      Q => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(2),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(2),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__0_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(2),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[2]_rep__1_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(3),
      Q => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(3),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864(3),
      Q => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[3]_rep__0_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      Q => trunc_ln29_reg_7864_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \trunc_ln29_reg_7864_pp0_iter1_reg_reg[0]_rep__1_n_0\,
      Q => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(0),
      Q => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[0]_rep__0_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      Q => trunc_ln29_reg_7864_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      Q => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(1),
      Q => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[1]_rep__0_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      Q => trunc_ln29_reg_7864_pp0_iter2_reg(2),
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(2),
      Q => \trunc_ln29_reg_7864_pp0_iter2_reg_reg[2]_rep_n_0\,
      R => '0'
    );
\trunc_ln29_reg_7864_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => trunc_ln29_reg_7864_pp0_iter1_reg(3),
      Q => trunc_ln29_reg_7864_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln29_reg_7864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(0),
      Q => trunc_ln29_reg_7864(0),
      R => '0'
    );
\trunc_ln29_reg_7864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(1),
      Q => trunc_ln29_reg_7864(1),
      R => '0'
    );
\trunc_ln29_reg_7864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(2),
      Q => trunc_ln29_reg_7864(2),
      R => '0'
    );
\trunc_ln29_reg_7864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => p_0_in(3),
      Q => trunc_ln29_reg_7864(3),
      R => '0'
    );
\x_fu_356_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \x_fu_356_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => \p_0_in__0\(6),
      Q => \x_fu_356_reg_n_0_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \x_fu_356_reg_n_0_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \x_fu_356_reg_n_0_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \x_fu_356_reg_n_0_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \x_fu_356_reg_n_0_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \x_fu_356_reg_n_0_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \x_fu_356_reg_n_0_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \x_fu_356_reg_n_0_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \x_fu_356_reg_n_0_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \x_fu_356_reg_n_0_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \x_fu_356_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \x_fu_356_reg_n_0_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \x_fu_356_reg_n_0_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \x_fu_356_reg_n_0_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \x_fu_356_reg_n_0_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \x_fu_356_reg_n_0_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \x_fu_356_reg_n_0_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \x_fu_356_reg_n_0_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \x_fu_356_reg_n_0_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \x_fu_356_reg_n_0_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \x_fu_356_reg_n_0_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \x_fu_356_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \x_fu_356_reg_n_0_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \x_fu_356_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => \p_0_in__0\(0),
      Q => \x_fu_356_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => \p_0_in__0\(1),
      Q => \x_fu_356_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => \p_0_in__0\(2),
      Q => \x_fu_356_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => \p_0_in__0\(3),
      Q => \x_fu_356_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => \p_0_in__0\(4),
      Q => \x_fu_356_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
\x_fu_356_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_356,
      D => \p_0_in__0\(5),
      Q => \x_fu_356_reg_n_0_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_48
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    src_axi_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    src_axi_TVALID : in STD_LOGIC;
    src_axi_TREADY : out STD_LOGIC;
    src_axi_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_axi_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_axi_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dst_axi_TVALID : out STD_LOGIC;
    dst_axi_TREADY : in STD_LOGIC;
    dst_axi_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_axi_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_axi_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is 6;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is "6'b000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is "6'b000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is "6'b000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is "6'b001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is "6'b010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is "6'b100000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip is
  signal \<const0>\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal cmp123_fu_637_p2 : STD_LOGIC;
  signal cmp123_reg_712 : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_10_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_11_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_12_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_13_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_14_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_3_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_4_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_5_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_7_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_8_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712[0]_i_9_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \cmp123_reg_712_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal cmp21_fu_626_p2 : STD_LOGIC;
  signal cmp21_reg_702 : STD_LOGIC;
  signal \cmp21_reg_702[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmp21_reg_702[0]_i_3_n_0\ : STD_LOGIC;
  signal \cmp21_reg_702[0]_i_4_n_0\ : STD_LOGIC;
  signal \cmp21_reg_702[0]_i_5_n_0\ : STD_LOGIC;
  signal \cmp21_reg_702[0]_i_6_n_0\ : STD_LOGIC;
  signal \cmp21_reg_702[0]_i_7_n_0\ : STD_LOGIC;
  signal \cmp21_reg_702[0]_i_8_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_p2_0 : STD_LOGIC;
  signal data_p2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dst_axi_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dst_axi_TDATA_int_regslice : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dst_axi_TDATA_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dst_axi_TDATA_reg1 : STD_LOGIC;
  signal \^dst_axi_tkeep\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dst_axi_TKEEP_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dst_axi_TLAST_int_regslice : STD_LOGIC;
  signal dst_axi_TLAST_reg : STD_LOGIC;
  signal dst_axi_TREADY_int_regslice : STD_LOGIC;
  signal \^dst_axi_tstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dst_axi_TSTRB_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_10 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_11 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_12 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_14 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_15 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_16 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_18 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_8 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_n_9 : STD_LOGIC;
  signal grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY : STD_LOGIC;
  signal icmp_ln27_fu_615_p2 : STD_LOGIC;
  signal img_height : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_height_read_reg_664 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_width : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_width_read_reg_669 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal regslice_both_dst_axi_V_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_dst_axi_V_keep_V_U_n_0 : STD_LOGIC;
  signal regslice_both_dst_axi_V_last_V_U_n_0 : STD_LOGIC;
  signal regslice_both_dst_axi_V_strb_V_U_n_0 : STD_LOGIC;
  signal rev_reg_717 : STD_LOGIC;
  signal \rev_reg_717[0]_i_1_n_0\ : STD_LOGIC;
  signal slt_fu_632_p2 : STD_LOGIC;
  signal slt_reg_707 : STD_LOGIC;
  signal \slt_reg_707[0]_i_10_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_12_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_13_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_14_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_15_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_16_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_17_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_18_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_19_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_21_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_22_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_23_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_24_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_25_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_26_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_27_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_28_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_29_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_30_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_31_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_32_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_33_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_34_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_35_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_36_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_3_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_4_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_5_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_6_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_7_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_8_n_0\ : STD_LOGIC;
  signal \slt_reg_707[0]_i_9_n_0\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt_reg_707_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal src_axi_TDATA_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_axi_TVALID_int_regslice : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sub120_fu_585_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub120_reg_679 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub122_fu_597_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub122_reg_689 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sub23_fu_591_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub23_reg_684 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_fu_579_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_reg_674 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal threshold : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal threshold_read_reg_659 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_2_fu_620_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal y_2_reg_697 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \y_2_reg_697_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg_697_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg_697_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_697_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_697_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg_697_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg_697_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_697_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_697_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg_697_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg_697_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_697_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_697_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg_697_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg_697_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_697_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_697_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg_697_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg_697_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_697_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_697_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_697_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg_697_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg_697_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_697_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_697_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_2_reg_697_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \y_2_reg_697_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_697_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal y_fu_306 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \NLW_cmp123_reg_712_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp123_reg_712_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp123_reg_712_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp123_reg_712_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt_reg_707_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt_reg_707_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt_reg_707_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt_reg_707_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_2_reg_697_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_2_reg_697_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp21_reg_702[0]_i_1\ : label is "soft_lutpair73";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \slt_reg_707_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt_reg_707_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt_reg_707_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt_reg_707_reg[0]_i_20\ : label is 11;
  attribute SOFT_HLUTNM of \y_2_reg_697[0]_i_1\ : label is "soft_lutpair73";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_697_reg[8]_i_1\ : label is 35;
begin
  dst_axi_TDATA(31) <= \<const0>\;
  dst_axi_TDATA(30) <= \<const0>\;
  dst_axi_TDATA(29) <= \<const0>\;
  dst_axi_TDATA(28) <= \<const0>\;
  dst_axi_TDATA(27) <= \<const0>\;
  dst_axi_TDATA(26) <= \<const0>\;
  dst_axi_TDATA(25) <= \<const0>\;
  dst_axi_TDATA(24) <= \<const0>\;
  dst_axi_TDATA(23) <= \<const0>\;
  dst_axi_TDATA(22) <= \<const0>\;
  dst_axi_TDATA(21) <= \<const0>\;
  dst_axi_TDATA(20) <= \<const0>\;
  dst_axi_TDATA(19) <= \<const0>\;
  dst_axi_TDATA(18) <= \<const0>\;
  dst_axi_TDATA(17) <= \<const0>\;
  dst_axi_TDATA(16) <= \<const0>\;
  dst_axi_TDATA(15) <= \<const0>\;
  dst_axi_TDATA(14) <= \<const0>\;
  dst_axi_TDATA(13) <= \<const0>\;
  dst_axi_TDATA(12) <= \<const0>\;
  dst_axi_TDATA(11) <= \<const0>\;
  dst_axi_TDATA(10) <= \<const0>\;
  dst_axi_TDATA(9) <= \<const0>\;
  dst_axi_TDATA(8) <= \<const0>\;
  dst_axi_TDATA(7) <= \<const0>\;
  dst_axi_TDATA(6) <= \<const0>\;
  dst_axi_TDATA(5) <= \<const0>\;
  dst_axi_TDATA(4) <= \<const0>\;
  dst_axi_TDATA(3) <= \<const0>\;
  dst_axi_TDATA(2) <= \<const0>\;
  dst_axi_TDATA(1) <= \<const0>\;
  dst_axi_TDATA(0) <= \^dst_axi_tdata\(0);
  dst_axi_TKEEP(3) <= \<const0>\;
  dst_axi_TKEEP(2) <= \<const0>\;
  dst_axi_TKEEP(1) <= \<const0>\;
  dst_axi_TKEEP(0) <= \^dst_axi_tkeep\(0);
  dst_axi_TSTRB(3) <= \<const0>\;
  dst_axi_TSTRB(2) <= \<const0>\;
  dst_axi_TSTRB(1) <= \<const0>\;
  dst_axi_TSTRB(0) <= \^dst_axi_tstrb\(0);
  s_axi_CONTROL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(0) <= \<const0>\;
CONTROL_BUS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_CONTROL_BUS_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CONTROL_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CONTROL_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CONTROL_BUS_WREADY,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_NS_fsm11_out,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \int_img_height_reg[30]_0\(30 downto 0) => sub122_fu_597_p2(31 downto 1),
      \int_img_height_reg[31]_0\(31 downto 0) => img_height(31 downto 0),
      \int_img_width_reg[30]_0\(30 downto 0) => sub120_fu_585_p2(31 downto 1),
      \int_img_width_reg[31]_0\(31 downto 0) => img_width(31 downto 0),
      \int_threshold_reg[7]_0\(7 downto 0) => threshold(7 downto 0),
      interrupt => interrupt,
      s_axi_CONTROL_BUS_ARADDR(5 downto 0) => s_axi_CONTROL_BUS_ARADDR(5 downto 0),
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(3 downto 0) => s_axi_CONTROL_BUS_AWADDR(5 downto 2),
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      sub23_fu_591_p2(31 downto 0) => sub23_fu_591_p2(31 downto 0),
      sub_fu_579_p2(31 downto 0) => sub_fu_579_p2(31 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln27_fu_615_p2,
      I1 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1_n_0\,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\cmp123_reg_712[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(12),
      I1 => sub122_reg_689(12),
      I2 => sub122_reg_689(14),
      I3 => y_fu_306(14),
      I4 => sub122_reg_689(13),
      I5 => y_fu_306(13),
      O => \cmp123_reg_712[0]_i_10_n_0\
    );
\cmp123_reg_712[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(9),
      I1 => sub122_reg_689(9),
      I2 => sub122_reg_689(11),
      I3 => y_fu_306(11),
      I4 => sub122_reg_689(10),
      I5 => y_fu_306(10),
      O => \cmp123_reg_712[0]_i_11_n_0\
    );
\cmp123_reg_712[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(6),
      I1 => sub122_reg_689(6),
      I2 => sub122_reg_689(8),
      I3 => y_fu_306(8),
      I4 => sub122_reg_689(7),
      I5 => y_fu_306(7),
      O => \cmp123_reg_712[0]_i_12_n_0\
    );
\cmp123_reg_712[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(3),
      I1 => sub122_reg_689(3),
      I2 => sub122_reg_689(5),
      I3 => y_fu_306(5),
      I4 => sub122_reg_689(4),
      I5 => y_fu_306(4),
      O => \cmp123_reg_712[0]_i_13_n_0\
    );
\cmp123_reg_712[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(0),
      I1 => sub23_reg_684(0),
      I2 => sub122_reg_689(2),
      I3 => y_fu_306(2),
      I4 => sub122_reg_689(1),
      I5 => y_fu_306(1),
      O => \cmp123_reg_712[0]_i_14_n_0\
    );
\cmp123_reg_712[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => y_fu_306(30),
      I1 => sub122_reg_689(30),
      I2 => sub122_reg_689(31),
      O => \cmp123_reg_712[0]_i_3_n_0\
    );
\cmp123_reg_712[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(27),
      I1 => sub122_reg_689(27),
      I2 => sub122_reg_689(29),
      I3 => y_fu_306(29),
      I4 => sub122_reg_689(28),
      I5 => y_fu_306(28),
      O => \cmp123_reg_712[0]_i_4_n_0\
    );
\cmp123_reg_712[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(24),
      I1 => sub122_reg_689(24),
      I2 => sub122_reg_689(26),
      I3 => y_fu_306(26),
      I4 => sub122_reg_689(25),
      I5 => y_fu_306(25),
      O => \cmp123_reg_712[0]_i_5_n_0\
    );
\cmp123_reg_712[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(21),
      I1 => sub122_reg_689(21),
      I2 => sub122_reg_689(23),
      I3 => y_fu_306(23),
      I4 => sub122_reg_689(22),
      I5 => y_fu_306(22),
      O => \cmp123_reg_712[0]_i_7_n_0\
    );
\cmp123_reg_712[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(18),
      I1 => sub122_reg_689(18),
      I2 => sub122_reg_689(20),
      I3 => y_fu_306(20),
      I4 => sub122_reg_689(19),
      I5 => y_fu_306(19),
      O => \cmp123_reg_712[0]_i_8_n_0\
    );
\cmp123_reg_712[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_306(15),
      I1 => sub122_reg_689(15),
      I2 => sub122_reg_689(17),
      I3 => y_fu_306(17),
      I4 => sub122_reg_689(16),
      I5 => y_fu_306(16),
      O => \cmp123_reg_712[0]_i_9_n_0\
    );
\cmp123_reg_712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp123_fu_637_p2,
      Q => cmp123_reg_712,
      R => '0'
    );
\cmp123_reg_712_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp123_reg_712_reg[0]_i_2_n_0\,
      CO(3) => \NLW_cmp123_reg_712_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => cmp123_fu_637_p2,
      CO(1) => \cmp123_reg_712_reg[0]_i_1_n_2\,
      CO(0) => \cmp123_reg_712_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp123_reg_712_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cmp123_reg_712[0]_i_3_n_0\,
      S(1) => \cmp123_reg_712[0]_i_4_n_0\,
      S(0) => \cmp123_reg_712[0]_i_5_n_0\
    );
\cmp123_reg_712_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp123_reg_712_reg[0]_i_6_n_0\,
      CO(3) => \cmp123_reg_712_reg[0]_i_2_n_0\,
      CO(2) => \cmp123_reg_712_reg[0]_i_2_n_1\,
      CO(1) => \cmp123_reg_712_reg[0]_i_2_n_2\,
      CO(0) => \cmp123_reg_712_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp123_reg_712_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp123_reg_712[0]_i_7_n_0\,
      S(2) => \cmp123_reg_712[0]_i_8_n_0\,
      S(1) => \cmp123_reg_712[0]_i_9_n_0\,
      S(0) => \cmp123_reg_712[0]_i_10_n_0\
    );
\cmp123_reg_712_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp123_reg_712_reg[0]_i_6_n_0\,
      CO(2) => \cmp123_reg_712_reg[0]_i_6_n_1\,
      CO(1) => \cmp123_reg_712_reg[0]_i_6_n_2\,
      CO(0) => \cmp123_reg_712_reg[0]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp123_reg_712_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp123_reg_712[0]_i_11_n_0\,
      S(2) => \cmp123_reg_712[0]_i_12_n_0\,
      S(1) => \cmp123_reg_712[0]_i_13_n_0\,
      S(0) => \cmp123_reg_712[0]_i_14_n_0\
    );
\cmp21_reg_702[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => y_fu_306(0),
      I1 => y_fu_306(1),
      I2 => \cmp21_reg_702[0]_i_2_n_0\,
      I3 => \cmp21_reg_702[0]_i_3_n_0\,
      I4 => \cmp21_reg_702[0]_i_4_n_0\,
      O => cmp21_fu_626_p2
    );
\cmp21_reg_702[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => y_fu_306(17),
      I1 => y_fu_306(18),
      I2 => y_fu_306(15),
      I3 => y_fu_306(16),
      I4 => \cmp21_reg_702[0]_i_5_n_0\,
      O => \cmp21_reg_702[0]_i_2_n_0\
    );
\cmp21_reg_702[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => y_fu_306(25),
      I1 => y_fu_306(26),
      I2 => y_fu_306(23),
      I3 => y_fu_306(24),
      I4 => \cmp21_reg_702[0]_i_6_n_0\,
      O => \cmp21_reg_702[0]_i_3_n_0\
    );
\cmp21_reg_702[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp21_reg_702[0]_i_7_n_0\,
      I1 => \cmp21_reg_702[0]_i_8_n_0\,
      I2 => y_fu_306(8),
      I3 => y_fu_306(7),
      I4 => y_fu_306(10),
      I5 => y_fu_306(9),
      O => \cmp21_reg_702[0]_i_4_n_0\
    );
\cmp21_reg_702[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_fu_306(20),
      I1 => y_fu_306(19),
      I2 => y_fu_306(22),
      I3 => y_fu_306(21),
      O => \cmp21_reg_702[0]_i_5_n_0\
    );
\cmp21_reg_702[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_fu_306(28),
      I1 => y_fu_306(27),
      I2 => y_fu_306(30),
      I3 => y_fu_306(29),
      O => \cmp21_reg_702[0]_i_6_n_0\
    );
\cmp21_reg_702[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => y_fu_306(2),
      I1 => y_fu_306(5),
      I2 => y_fu_306(6),
      I3 => y_fu_306(3),
      I4 => y_fu_306(4),
      O => \cmp21_reg_702[0]_i_7_n_0\
    );
\cmp21_reg_702[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_fu_306(12),
      I1 => y_fu_306(11),
      I2 => y_fu_306(14),
      I3 => y_fu_306(13),
      O => \cmp21_reg_702[0]_i_8_n_0\
    );
\cmp21_reg_702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp21_fu_626_p2,
      Q => cmp21_reg_702,
      R => '0'
    );
\dst_axi_TDATA_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dst_axi_TDATA_int_regslice(0),
      Q => dst_axi_TDATA_reg(0),
      R => '0'
    );
\dst_axi_TKEEP_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fast_ip_Pipeline_col_loop_fu_328_n_9,
      Q => dst_axi_TKEEP_reg(0),
      R => '0'
    );
\dst_axi_TLAST_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dst_axi_TLAST_int_regslice,
      Q => dst_axi_TLAST_reg,
      R => '0'
    );
\dst_axi_TSTRB_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fast_ip_Pipeline_col_loop_fu_328_n_8,
      Q => dst_axi_TSTRB_reg(0),
      R => '0'
    );
grp_fast_ip_Pipeline_col_loop_fu_328: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_fast_ip_Pipeline_col_loop
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      \FSM_sequential_state_reg[0]\(1 downto 0) => \state__0\(1 downto 0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_10,
      \ap_CS_fsm_reg[3]\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_8,
      \ap_CS_fsm_reg[3]_0\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_9,
      \ap_CS_fsm_reg[3]_1\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_14,
      \ap_CS_fsm_reg[3]_2\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_15,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0(0) => grp_fast_ip_Pipeline_col_loop_fu_328_n_16,
      ap_enable_reg_pp0_iter1_reg_1(0) => grp_fast_ip_Pipeline_col_loop_fu_328_n_18,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter4_reg_0 => grp_fast_ip_Pipeline_col_loop_fu_328_n_11,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp123_reg_712 => cmp123_reg_712,
      cmp21_reg_702 => cmp21_reg_702,
      \dark_cont_30_reg_9981_reg[0]_i_10_0\(7 downto 0) => threshold_read_reg_659(7 downto 0),
      data_p2 => data_p2_0,
      data_p2_0(0) => data_p2_1(0),
      data_p2_1(0) => data_p2(0),
      \data_p2_reg[0]\ => regslice_both_dst_axi_V_data_V_U_n_1,
      \data_p2_reg[0]_0\ => regslice_both_dst_axi_V_last_V_U_n_0,
      \data_p2_reg[0]_1\ => regslice_both_dst_axi_V_strb_V_U_n_0,
      \data_p2_reg[0]_2\ => regslice_both_dst_axi_V_keep_V_U_n_0,
      dst_axi_TDATA_int_regslice(0) => dst_axi_TDATA_int_regslice(0),
      dst_axi_TDATA_reg(0) => dst_axi_TDATA_reg(0),
      dst_axi_TDATA_reg1 => dst_axi_TDATA_reg1,
      dst_axi_TKEEP_reg(0) => dst_axi_TKEEP_reg(0),
      dst_axi_TLAST_int_regslice => dst_axi_TLAST_int_regslice,
      dst_axi_TLAST_reg => dst_axi_TLAST_reg,
      dst_axi_TREADY_int_regslice => dst_axi_TREADY_int_regslice,
      dst_axi_TSTRB_reg(0) => dst_axi_TSTRB_reg(0),
      grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST,
      grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID,
      grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY => grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY,
      \mask_last_reg_7917_pp0_iter2_reg_reg[0]_srl3_i_2\(30 downto 0) => sub120_reg_679(31 downto 1),
      \mask_last_reg_7917_pp0_iter3_reg_reg[0]__0_0\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_12,
      ram_reg(7 downto 0) => src_axi_TDATA_int_regslice(7 downto 0),
      rev_reg_717 => rev_reg_717,
      src_axi_TVALID => src_axi_TVALID,
      \state_reg[1]\(1) => state(1),
      \state_reg[1]\(0) => src_axi_TVALID_int_regslice,
      sub_reg_674(31 downto 0) => sub_reg_674(31 downto 0),
      \x_fu_356_reg[30]_i_4\(31 downto 0) => img_width_read_reg_669(31 downto 0)
    );
grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_fast_ip_Pipeline_col_loop_fu_328_n_10,
      Q => grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg,
      R => ap_rst_n_inv
    );
\img_height_read_reg_664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(0),
      Q => img_height_read_reg_664(0),
      R => '0'
    );
\img_height_read_reg_664_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(10),
      Q => img_height_read_reg_664(10),
      R => '0'
    );
\img_height_read_reg_664_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(11),
      Q => img_height_read_reg_664(11),
      R => '0'
    );
\img_height_read_reg_664_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(12),
      Q => img_height_read_reg_664(12),
      R => '0'
    );
\img_height_read_reg_664_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(13),
      Q => img_height_read_reg_664(13),
      R => '0'
    );
\img_height_read_reg_664_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(14),
      Q => img_height_read_reg_664(14),
      R => '0'
    );
\img_height_read_reg_664_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(15),
      Q => img_height_read_reg_664(15),
      R => '0'
    );
\img_height_read_reg_664_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(16),
      Q => img_height_read_reg_664(16),
      R => '0'
    );
\img_height_read_reg_664_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(17),
      Q => img_height_read_reg_664(17),
      R => '0'
    );
\img_height_read_reg_664_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(18),
      Q => img_height_read_reg_664(18),
      R => '0'
    );
\img_height_read_reg_664_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(19),
      Q => img_height_read_reg_664(19),
      R => '0'
    );
\img_height_read_reg_664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(1),
      Q => img_height_read_reg_664(1),
      R => '0'
    );
\img_height_read_reg_664_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(20),
      Q => img_height_read_reg_664(20),
      R => '0'
    );
\img_height_read_reg_664_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(21),
      Q => img_height_read_reg_664(21),
      R => '0'
    );
\img_height_read_reg_664_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(22),
      Q => img_height_read_reg_664(22),
      R => '0'
    );
\img_height_read_reg_664_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(23),
      Q => img_height_read_reg_664(23),
      R => '0'
    );
\img_height_read_reg_664_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(24),
      Q => img_height_read_reg_664(24),
      R => '0'
    );
\img_height_read_reg_664_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(25),
      Q => img_height_read_reg_664(25),
      R => '0'
    );
\img_height_read_reg_664_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(26),
      Q => img_height_read_reg_664(26),
      R => '0'
    );
\img_height_read_reg_664_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(27),
      Q => img_height_read_reg_664(27),
      R => '0'
    );
\img_height_read_reg_664_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(28),
      Q => img_height_read_reg_664(28),
      R => '0'
    );
\img_height_read_reg_664_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(29),
      Q => img_height_read_reg_664(29),
      R => '0'
    );
\img_height_read_reg_664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(2),
      Q => img_height_read_reg_664(2),
      R => '0'
    );
\img_height_read_reg_664_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(30),
      Q => img_height_read_reg_664(30),
      R => '0'
    );
\img_height_read_reg_664_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(31),
      Q => img_height_read_reg_664(31),
      R => '0'
    );
\img_height_read_reg_664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(3),
      Q => img_height_read_reg_664(3),
      R => '0'
    );
\img_height_read_reg_664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(4),
      Q => img_height_read_reg_664(4),
      R => '0'
    );
\img_height_read_reg_664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(5),
      Q => img_height_read_reg_664(5),
      R => '0'
    );
\img_height_read_reg_664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(6),
      Q => img_height_read_reg_664(6),
      R => '0'
    );
\img_height_read_reg_664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(7),
      Q => img_height_read_reg_664(7),
      R => '0'
    );
\img_height_read_reg_664_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(8),
      Q => img_height_read_reg_664(8),
      R => '0'
    );
\img_height_read_reg_664_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_height(9),
      Q => img_height_read_reg_664(9),
      R => '0'
    );
\img_width_read_reg_669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(0),
      Q => img_width_read_reg_669(0),
      R => '0'
    );
\img_width_read_reg_669_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(10),
      Q => img_width_read_reg_669(10),
      R => '0'
    );
\img_width_read_reg_669_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(11),
      Q => img_width_read_reg_669(11),
      R => '0'
    );
\img_width_read_reg_669_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(12),
      Q => img_width_read_reg_669(12),
      R => '0'
    );
\img_width_read_reg_669_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(13),
      Q => img_width_read_reg_669(13),
      R => '0'
    );
\img_width_read_reg_669_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(14),
      Q => img_width_read_reg_669(14),
      R => '0'
    );
\img_width_read_reg_669_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(15),
      Q => img_width_read_reg_669(15),
      R => '0'
    );
\img_width_read_reg_669_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(16),
      Q => img_width_read_reg_669(16),
      R => '0'
    );
\img_width_read_reg_669_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(17),
      Q => img_width_read_reg_669(17),
      R => '0'
    );
\img_width_read_reg_669_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(18),
      Q => img_width_read_reg_669(18),
      R => '0'
    );
\img_width_read_reg_669_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(19),
      Q => img_width_read_reg_669(19),
      R => '0'
    );
\img_width_read_reg_669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(1),
      Q => img_width_read_reg_669(1),
      R => '0'
    );
\img_width_read_reg_669_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(20),
      Q => img_width_read_reg_669(20),
      R => '0'
    );
\img_width_read_reg_669_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(21),
      Q => img_width_read_reg_669(21),
      R => '0'
    );
\img_width_read_reg_669_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(22),
      Q => img_width_read_reg_669(22),
      R => '0'
    );
\img_width_read_reg_669_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(23),
      Q => img_width_read_reg_669(23),
      R => '0'
    );
\img_width_read_reg_669_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(24),
      Q => img_width_read_reg_669(24),
      R => '0'
    );
\img_width_read_reg_669_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(25),
      Q => img_width_read_reg_669(25),
      R => '0'
    );
\img_width_read_reg_669_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(26),
      Q => img_width_read_reg_669(26),
      R => '0'
    );
\img_width_read_reg_669_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(27),
      Q => img_width_read_reg_669(27),
      R => '0'
    );
\img_width_read_reg_669_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(28),
      Q => img_width_read_reg_669(28),
      R => '0'
    );
\img_width_read_reg_669_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(29),
      Q => img_width_read_reg_669(29),
      R => '0'
    );
\img_width_read_reg_669_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(2),
      Q => img_width_read_reg_669(2),
      R => '0'
    );
\img_width_read_reg_669_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(30),
      Q => img_width_read_reg_669(30),
      R => '0'
    );
\img_width_read_reg_669_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(31),
      Q => img_width_read_reg_669(31),
      R => '0'
    );
\img_width_read_reg_669_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(3),
      Q => img_width_read_reg_669(3),
      R => '0'
    );
\img_width_read_reg_669_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(4),
      Q => img_width_read_reg_669(4),
      R => '0'
    );
\img_width_read_reg_669_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(5),
      Q => img_width_read_reg_669(5),
      R => '0'
    );
\img_width_read_reg_669_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(6),
      Q => img_width_read_reg_669(6),
      R => '0'
    );
\img_width_read_reg_669_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(7),
      Q => img_width_read_reg_669(7),
      R => '0'
    );
\img_width_read_reg_669_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(8),
      Q => img_width_read_reg_669(8),
      R => '0'
    );
\img_width_read_reg_669_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => img_width(9),
      Q => img_width_read_reg_669(9),
      R => '0'
    );
regslice_both_dst_axi_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both
     port map (
      CO(0) => icmp_ln27_fu_615_p2,
      D(1) => ap_NS_fsm(5),
      D(0) => ap_NS_fsm(0),
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[5]_i_2_0\(31 downto 0) => img_height_read_reg_664(31 downto 0),
      \ap_CS_fsm_reg[5]_i_2_1\(30 downto 0) => y_fu_306(30 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_start => ap_start,
      \data_p2_reg[0]_0\ => regslice_both_dst_axi_V_data_V_U_n_1,
      \data_p2_reg[0]_1\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_11,
      dst_axi_TDATA(0) => \^dst_axi_tdata\(0),
      dst_axi_TDATA_int_regslice(0) => dst_axi_TDATA_int_regslice(0),
      dst_axi_TREADY => dst_axi_TREADY,
      dst_axi_TREADY_int_regslice => dst_axi_TREADY_int_regslice,
      dst_axi_TVALID => dst_axi_TVALID
    );
regslice_both_dst_axi_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0\
     port map (
      Q(0) => ap_CS_fsm_state4,
      ack_in_t_reg_0 => regslice_both_dst_axi_V_keep_V_U_n_0,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2(0) => data_p2(0),
      \data_p2_reg[0]_0\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_15,
      dst_axi_TKEEP(0) => \^dst_axi_tkeep\(0),
      dst_axi_TKEEP_reg(0) => dst_axi_TKEEP_reg(0),
      dst_axi_TREADY => dst_axi_TREADY,
      grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID
    );
regslice_both_dst_axi_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized1\
     port map (
      ack_in_t_reg_0 => regslice_both_dst_axi_V_last_V_U_n_0,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2_0,
      \data_p2_reg[0]_0\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_12,
      dst_axi_TDATA_reg1 => dst_axi_TDATA_reg1,
      dst_axi_TLAST(0) => dst_axi_TLAST(0),
      dst_axi_TLAST_reg => dst_axi_TLAST_reg,
      dst_axi_TREADY => dst_axi_TREADY,
      grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TLAST,
      grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID
    );
regslice_both_dst_axi_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both__parameterized0_0\
     port map (
      Q(0) => ap_CS_fsm_state4,
      ack_in_t_reg_0 => regslice_both_dst_axi_V_strb_V_U_n_0,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2(0) => data_p2_1(0),
      \data_p2_reg[0]_0\ => grp_fast_ip_Pipeline_col_loop_fu_328_n_14,
      dst_axi_TREADY => dst_axi_TREADY,
      dst_axi_TSTRB(0) => \^dst_axi_tstrb\(0),
      dst_axi_TSTRB_reg(0) => dst_axi_TSTRB_reg(0),
      grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID => grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TVALID
    );
regslice_both_src_axi_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip_regslice_both_1
     port map (
      D(0) => grp_fast_ip_Pipeline_col_loop_fu_328_n_16,
      Q(1 downto 0) => \state__0\(1 downto 0),
      ack_in_t_reg_0 => src_axi_TREADY,
      ack_in_t_reg_1(0) => ap_CS_fsm_state4,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[7]_0\(7 downto 0) => src_axi_TDATA_int_regslice(7 downto 0),
      grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY => grp_fast_ip_Pipeline_col_loop_fu_328_src_axi_TREADY,
      src_axi_TDATA(7 downto 0) => src_axi_TDATA(7 downto 0),
      src_axi_TVALID => src_axi_TVALID,
      \state_reg[1]_0\(1) => state(1),
      \state_reg[1]_0\(0) => src_axi_TVALID_int_regslice,
      \state_reg[1]_1\(0) => grp_fast_ip_Pipeline_col_loop_fu_328_n_18
    );
\rev_reg_717[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => slt_reg_707,
      I1 => ap_CS_fsm_state3,
      I2 => rev_reg_717,
      O => \rev_reg_717[0]_i_1_n_0\
    );
\rev_reg_717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rev_reg_717[0]_i_1_n_0\,
      Q => rev_reg_717,
      R => '0'
    );
\slt_reg_707[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(24),
      I1 => y_fu_306(24),
      I2 => sub23_reg_684(25),
      I3 => y_fu_306(25),
      O => \slt_reg_707[0]_i_10_n_0\
    );
\slt_reg_707[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(22),
      I1 => y_fu_306(22),
      I2 => y_fu_306(23),
      I3 => sub23_reg_684(23),
      O => \slt_reg_707[0]_i_12_n_0\
    );
\slt_reg_707[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(20),
      I1 => y_fu_306(20),
      I2 => y_fu_306(21),
      I3 => sub23_reg_684(21),
      O => \slt_reg_707[0]_i_13_n_0\
    );
\slt_reg_707[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(18),
      I1 => y_fu_306(18),
      I2 => y_fu_306(19),
      I3 => sub23_reg_684(19),
      O => \slt_reg_707[0]_i_14_n_0\
    );
\slt_reg_707[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(16),
      I1 => y_fu_306(16),
      I2 => y_fu_306(17),
      I3 => sub23_reg_684(17),
      O => \slt_reg_707[0]_i_15_n_0\
    );
\slt_reg_707[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(22),
      I1 => y_fu_306(22),
      I2 => sub23_reg_684(23),
      I3 => y_fu_306(23),
      O => \slt_reg_707[0]_i_16_n_0\
    );
\slt_reg_707[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(20),
      I1 => y_fu_306(20),
      I2 => sub23_reg_684(21),
      I3 => y_fu_306(21),
      O => \slt_reg_707[0]_i_17_n_0\
    );
\slt_reg_707[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(18),
      I1 => y_fu_306(18),
      I2 => sub23_reg_684(19),
      I3 => y_fu_306(19),
      O => \slt_reg_707[0]_i_18_n_0\
    );
\slt_reg_707[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(16),
      I1 => y_fu_306(16),
      I2 => sub23_reg_684(17),
      I3 => y_fu_306(17),
      O => \slt_reg_707[0]_i_19_n_0\
    );
\slt_reg_707[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(14),
      I1 => y_fu_306(14),
      I2 => y_fu_306(15),
      I3 => sub23_reg_684(15),
      O => \slt_reg_707[0]_i_21_n_0\
    );
\slt_reg_707[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(12),
      I1 => y_fu_306(12),
      I2 => y_fu_306(13),
      I3 => sub23_reg_684(13),
      O => \slt_reg_707[0]_i_22_n_0\
    );
\slt_reg_707[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(10),
      I1 => y_fu_306(10),
      I2 => y_fu_306(11),
      I3 => sub23_reg_684(11),
      O => \slt_reg_707[0]_i_23_n_0\
    );
\slt_reg_707[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(8),
      I1 => y_fu_306(8),
      I2 => y_fu_306(9),
      I3 => sub23_reg_684(9),
      O => \slt_reg_707[0]_i_24_n_0\
    );
\slt_reg_707[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(14),
      I1 => y_fu_306(14),
      I2 => sub23_reg_684(15),
      I3 => y_fu_306(15),
      O => \slt_reg_707[0]_i_25_n_0\
    );
\slt_reg_707[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(12),
      I1 => y_fu_306(12),
      I2 => sub23_reg_684(13),
      I3 => y_fu_306(13),
      O => \slt_reg_707[0]_i_26_n_0\
    );
\slt_reg_707[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(10),
      I1 => y_fu_306(10),
      I2 => sub23_reg_684(11),
      I3 => y_fu_306(11),
      O => \slt_reg_707[0]_i_27_n_0\
    );
\slt_reg_707[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(8),
      I1 => y_fu_306(8),
      I2 => sub23_reg_684(9),
      I3 => y_fu_306(9),
      O => \slt_reg_707[0]_i_28_n_0\
    );
\slt_reg_707[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(6),
      I1 => y_fu_306(6),
      I2 => y_fu_306(7),
      I3 => sub23_reg_684(7),
      O => \slt_reg_707[0]_i_29_n_0\
    );
\slt_reg_707[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => y_fu_306(30),
      I1 => sub23_reg_684(30),
      I2 => sub23_reg_684(31),
      O => \slt_reg_707[0]_i_3_n_0\
    );
\slt_reg_707[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(4),
      I1 => y_fu_306(4),
      I2 => y_fu_306(5),
      I3 => sub23_reg_684(5),
      O => \slt_reg_707[0]_i_30_n_0\
    );
\slt_reg_707[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(2),
      I1 => y_fu_306(2),
      I2 => y_fu_306(3),
      I3 => sub23_reg_684(3),
      O => \slt_reg_707[0]_i_31_n_0\
    );
\slt_reg_707[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(0),
      I1 => y_fu_306(0),
      I2 => y_fu_306(1),
      I3 => sub23_reg_684(1),
      O => \slt_reg_707[0]_i_32_n_0\
    );
\slt_reg_707[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(6),
      I1 => y_fu_306(6),
      I2 => sub23_reg_684(7),
      I3 => y_fu_306(7),
      O => \slt_reg_707[0]_i_33_n_0\
    );
\slt_reg_707[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(4),
      I1 => y_fu_306(4),
      I2 => sub23_reg_684(5),
      I3 => y_fu_306(5),
      O => \slt_reg_707[0]_i_34_n_0\
    );
\slt_reg_707[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(2),
      I1 => y_fu_306(2),
      I2 => sub23_reg_684(3),
      I3 => y_fu_306(3),
      O => \slt_reg_707[0]_i_35_n_0\
    );
\slt_reg_707[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(0),
      I1 => y_fu_306(0),
      I2 => sub23_reg_684(1),
      I3 => y_fu_306(1),
      O => \slt_reg_707[0]_i_36_n_0\
    );
\slt_reg_707[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(28),
      I1 => y_fu_306(28),
      I2 => y_fu_306(29),
      I3 => sub23_reg_684(29),
      O => \slt_reg_707[0]_i_4_n_0\
    );
\slt_reg_707[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(26),
      I1 => y_fu_306(26),
      I2 => y_fu_306(27),
      I3 => sub23_reg_684(27),
      O => \slt_reg_707[0]_i_5_n_0\
    );
\slt_reg_707[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub23_reg_684(24),
      I1 => y_fu_306(24),
      I2 => y_fu_306(25),
      I3 => sub23_reg_684(25),
      O => \slt_reg_707[0]_i_6_n_0\
    );
\slt_reg_707[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => sub23_reg_684(30),
      I1 => y_fu_306(30),
      I2 => sub23_reg_684(31),
      O => \slt_reg_707[0]_i_7_n_0\
    );
\slt_reg_707[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(28),
      I1 => y_fu_306(28),
      I2 => sub23_reg_684(29),
      I3 => y_fu_306(29),
      O => \slt_reg_707[0]_i_8_n_0\
    );
\slt_reg_707[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub23_reg_684(26),
      I1 => y_fu_306(26),
      I2 => sub23_reg_684(27),
      I3 => y_fu_306(27),
      O => \slt_reg_707[0]_i_9_n_0\
    );
\slt_reg_707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => slt_fu_632_p2,
      Q => slt_reg_707,
      R => '0'
    );
\slt_reg_707_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt_reg_707_reg[0]_i_2_n_0\,
      CO(3) => slt_fu_632_p2,
      CO(2) => \slt_reg_707_reg[0]_i_1_n_1\,
      CO(1) => \slt_reg_707_reg[0]_i_1_n_2\,
      CO(0) => \slt_reg_707_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \slt_reg_707[0]_i_3_n_0\,
      DI(2) => \slt_reg_707[0]_i_4_n_0\,
      DI(1) => \slt_reg_707[0]_i_5_n_0\,
      DI(0) => \slt_reg_707[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_slt_reg_707_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt_reg_707[0]_i_7_n_0\,
      S(2) => \slt_reg_707[0]_i_8_n_0\,
      S(1) => \slt_reg_707[0]_i_9_n_0\,
      S(0) => \slt_reg_707[0]_i_10_n_0\
    );
\slt_reg_707_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt_reg_707_reg[0]_i_20_n_0\,
      CO(3) => \slt_reg_707_reg[0]_i_11_n_0\,
      CO(2) => \slt_reg_707_reg[0]_i_11_n_1\,
      CO(1) => \slt_reg_707_reg[0]_i_11_n_2\,
      CO(0) => \slt_reg_707_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \slt_reg_707[0]_i_21_n_0\,
      DI(2) => \slt_reg_707[0]_i_22_n_0\,
      DI(1) => \slt_reg_707[0]_i_23_n_0\,
      DI(0) => \slt_reg_707[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_slt_reg_707_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt_reg_707[0]_i_25_n_0\,
      S(2) => \slt_reg_707[0]_i_26_n_0\,
      S(1) => \slt_reg_707[0]_i_27_n_0\,
      S(0) => \slt_reg_707[0]_i_28_n_0\
    );
\slt_reg_707_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt_reg_707_reg[0]_i_11_n_0\,
      CO(3) => \slt_reg_707_reg[0]_i_2_n_0\,
      CO(2) => \slt_reg_707_reg[0]_i_2_n_1\,
      CO(1) => \slt_reg_707_reg[0]_i_2_n_2\,
      CO(0) => \slt_reg_707_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \slt_reg_707[0]_i_12_n_0\,
      DI(2) => \slt_reg_707[0]_i_13_n_0\,
      DI(1) => \slt_reg_707[0]_i_14_n_0\,
      DI(0) => \slt_reg_707[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_slt_reg_707_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt_reg_707[0]_i_16_n_0\,
      S(2) => \slt_reg_707[0]_i_17_n_0\,
      S(1) => \slt_reg_707[0]_i_18_n_0\,
      S(0) => \slt_reg_707[0]_i_19_n_0\
    );
\slt_reg_707_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt_reg_707_reg[0]_i_20_n_0\,
      CO(2) => \slt_reg_707_reg[0]_i_20_n_1\,
      CO(1) => \slt_reg_707_reg[0]_i_20_n_2\,
      CO(0) => \slt_reg_707_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \slt_reg_707[0]_i_29_n_0\,
      DI(2) => \slt_reg_707[0]_i_30_n_0\,
      DI(1) => \slt_reg_707[0]_i_31_n_0\,
      DI(0) => \slt_reg_707[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_slt_reg_707_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt_reg_707[0]_i_33_n_0\,
      S(2) => \slt_reg_707[0]_i_34_n_0\,
      S(1) => \slt_reg_707[0]_i_35_n_0\,
      S(0) => \slt_reg_707[0]_i_36_n_0\
    );
\sub120_reg_679_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(10),
      Q => sub120_reg_679(10),
      R => '0'
    );
\sub120_reg_679_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(11),
      Q => sub120_reg_679(11),
      R => '0'
    );
\sub120_reg_679_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(12),
      Q => sub120_reg_679(12),
      R => '0'
    );
\sub120_reg_679_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(13),
      Q => sub120_reg_679(13),
      R => '0'
    );
\sub120_reg_679_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(14),
      Q => sub120_reg_679(14),
      R => '0'
    );
\sub120_reg_679_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(15),
      Q => sub120_reg_679(15),
      R => '0'
    );
\sub120_reg_679_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(16),
      Q => sub120_reg_679(16),
      R => '0'
    );
\sub120_reg_679_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(17),
      Q => sub120_reg_679(17),
      R => '0'
    );
\sub120_reg_679_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(18),
      Q => sub120_reg_679(18),
      R => '0'
    );
\sub120_reg_679_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(19),
      Q => sub120_reg_679(19),
      R => '0'
    );
\sub120_reg_679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(1),
      Q => sub120_reg_679(1),
      R => '0'
    );
\sub120_reg_679_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(20),
      Q => sub120_reg_679(20),
      R => '0'
    );
\sub120_reg_679_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(21),
      Q => sub120_reg_679(21),
      R => '0'
    );
\sub120_reg_679_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(22),
      Q => sub120_reg_679(22),
      R => '0'
    );
\sub120_reg_679_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(23),
      Q => sub120_reg_679(23),
      R => '0'
    );
\sub120_reg_679_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(24),
      Q => sub120_reg_679(24),
      R => '0'
    );
\sub120_reg_679_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(25),
      Q => sub120_reg_679(25),
      R => '0'
    );
\sub120_reg_679_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(26),
      Q => sub120_reg_679(26),
      R => '0'
    );
\sub120_reg_679_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(27),
      Q => sub120_reg_679(27),
      R => '0'
    );
\sub120_reg_679_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(28),
      Q => sub120_reg_679(28),
      R => '0'
    );
\sub120_reg_679_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(29),
      Q => sub120_reg_679(29),
      R => '0'
    );
\sub120_reg_679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(2),
      Q => sub120_reg_679(2),
      R => '0'
    );
\sub120_reg_679_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(30),
      Q => sub120_reg_679(30),
      R => '0'
    );
\sub120_reg_679_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(31),
      Q => sub120_reg_679(31),
      R => '0'
    );
\sub120_reg_679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(3),
      Q => sub120_reg_679(3),
      R => '0'
    );
\sub120_reg_679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(4),
      Q => sub120_reg_679(4),
      R => '0'
    );
\sub120_reg_679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(5),
      Q => sub120_reg_679(5),
      R => '0'
    );
\sub120_reg_679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(6),
      Q => sub120_reg_679(6),
      R => '0'
    );
\sub120_reg_679_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(7),
      Q => sub120_reg_679(7),
      R => '0'
    );
\sub120_reg_679_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(8),
      Q => sub120_reg_679(8),
      R => '0'
    );
\sub120_reg_679_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub120_fu_585_p2(9),
      Q => sub120_reg_679(9),
      R => '0'
    );
\sub122_reg_689_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(10),
      Q => sub122_reg_689(10),
      R => '0'
    );
\sub122_reg_689_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(11),
      Q => sub122_reg_689(11),
      R => '0'
    );
\sub122_reg_689_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(12),
      Q => sub122_reg_689(12),
      R => '0'
    );
\sub122_reg_689_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(13),
      Q => sub122_reg_689(13),
      R => '0'
    );
\sub122_reg_689_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(14),
      Q => sub122_reg_689(14),
      R => '0'
    );
\sub122_reg_689_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(15),
      Q => sub122_reg_689(15),
      R => '0'
    );
\sub122_reg_689_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(16),
      Q => sub122_reg_689(16),
      R => '0'
    );
\sub122_reg_689_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(17),
      Q => sub122_reg_689(17),
      R => '0'
    );
\sub122_reg_689_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(18),
      Q => sub122_reg_689(18),
      R => '0'
    );
\sub122_reg_689_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(19),
      Q => sub122_reg_689(19),
      R => '0'
    );
\sub122_reg_689_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(1),
      Q => sub122_reg_689(1),
      R => '0'
    );
\sub122_reg_689_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(20),
      Q => sub122_reg_689(20),
      R => '0'
    );
\sub122_reg_689_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(21),
      Q => sub122_reg_689(21),
      R => '0'
    );
\sub122_reg_689_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(22),
      Q => sub122_reg_689(22),
      R => '0'
    );
\sub122_reg_689_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(23),
      Q => sub122_reg_689(23),
      R => '0'
    );
\sub122_reg_689_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(24),
      Q => sub122_reg_689(24),
      R => '0'
    );
\sub122_reg_689_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(25),
      Q => sub122_reg_689(25),
      R => '0'
    );
\sub122_reg_689_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(26),
      Q => sub122_reg_689(26),
      R => '0'
    );
\sub122_reg_689_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(27),
      Q => sub122_reg_689(27),
      R => '0'
    );
\sub122_reg_689_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(28),
      Q => sub122_reg_689(28),
      R => '0'
    );
\sub122_reg_689_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(29),
      Q => sub122_reg_689(29),
      R => '0'
    );
\sub122_reg_689_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(2),
      Q => sub122_reg_689(2),
      R => '0'
    );
\sub122_reg_689_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(30),
      Q => sub122_reg_689(30),
      R => '0'
    );
\sub122_reg_689_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(31),
      Q => sub122_reg_689(31),
      R => '0'
    );
\sub122_reg_689_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(3),
      Q => sub122_reg_689(3),
      R => '0'
    );
\sub122_reg_689_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(4),
      Q => sub122_reg_689(4),
      R => '0'
    );
\sub122_reg_689_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(5),
      Q => sub122_reg_689(5),
      R => '0'
    );
\sub122_reg_689_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(6),
      Q => sub122_reg_689(6),
      R => '0'
    );
\sub122_reg_689_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(7),
      Q => sub122_reg_689(7),
      R => '0'
    );
\sub122_reg_689_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(8),
      Q => sub122_reg_689(8),
      R => '0'
    );
\sub122_reg_689_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub122_fu_597_p2(9),
      Q => sub122_reg_689(9),
      R => '0'
    );
\sub23_reg_684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(0),
      Q => sub23_reg_684(0),
      R => '0'
    );
\sub23_reg_684_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(10),
      Q => sub23_reg_684(10),
      R => '0'
    );
\sub23_reg_684_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(11),
      Q => sub23_reg_684(11),
      R => '0'
    );
\sub23_reg_684_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(12),
      Q => sub23_reg_684(12),
      R => '0'
    );
\sub23_reg_684_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(13),
      Q => sub23_reg_684(13),
      R => '0'
    );
\sub23_reg_684_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(14),
      Q => sub23_reg_684(14),
      R => '0'
    );
\sub23_reg_684_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(15),
      Q => sub23_reg_684(15),
      R => '0'
    );
\sub23_reg_684_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(16),
      Q => sub23_reg_684(16),
      R => '0'
    );
\sub23_reg_684_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(17),
      Q => sub23_reg_684(17),
      R => '0'
    );
\sub23_reg_684_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(18),
      Q => sub23_reg_684(18),
      R => '0'
    );
\sub23_reg_684_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(19),
      Q => sub23_reg_684(19),
      R => '0'
    );
\sub23_reg_684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(1),
      Q => sub23_reg_684(1),
      R => '0'
    );
\sub23_reg_684_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(20),
      Q => sub23_reg_684(20),
      R => '0'
    );
\sub23_reg_684_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(21),
      Q => sub23_reg_684(21),
      R => '0'
    );
\sub23_reg_684_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(22),
      Q => sub23_reg_684(22),
      R => '0'
    );
\sub23_reg_684_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(23),
      Q => sub23_reg_684(23),
      R => '0'
    );
\sub23_reg_684_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(24),
      Q => sub23_reg_684(24),
      R => '0'
    );
\sub23_reg_684_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(25),
      Q => sub23_reg_684(25),
      R => '0'
    );
\sub23_reg_684_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(26),
      Q => sub23_reg_684(26),
      R => '0'
    );
\sub23_reg_684_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(27),
      Q => sub23_reg_684(27),
      R => '0'
    );
\sub23_reg_684_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(28),
      Q => sub23_reg_684(28),
      R => '0'
    );
\sub23_reg_684_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(29),
      Q => sub23_reg_684(29),
      R => '0'
    );
\sub23_reg_684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(2),
      Q => sub23_reg_684(2),
      R => '0'
    );
\sub23_reg_684_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(30),
      Q => sub23_reg_684(30),
      R => '0'
    );
\sub23_reg_684_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(31),
      Q => sub23_reg_684(31),
      R => '0'
    );
\sub23_reg_684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(3),
      Q => sub23_reg_684(3),
      R => '0'
    );
\sub23_reg_684_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(4),
      Q => sub23_reg_684(4),
      R => '0'
    );
\sub23_reg_684_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(5),
      Q => sub23_reg_684(5),
      R => '0'
    );
\sub23_reg_684_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(6),
      Q => sub23_reg_684(6),
      R => '0'
    );
\sub23_reg_684_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(7),
      Q => sub23_reg_684(7),
      R => '0'
    );
\sub23_reg_684_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(8),
      Q => sub23_reg_684(8),
      R => '0'
    );
\sub23_reg_684_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub23_fu_591_p2(9),
      Q => sub23_reg_684(9),
      R => '0'
    );
\sub_reg_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(0),
      Q => sub_reg_674(0),
      R => '0'
    );
\sub_reg_674_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(10),
      Q => sub_reg_674(10),
      R => '0'
    );
\sub_reg_674_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(11),
      Q => sub_reg_674(11),
      R => '0'
    );
\sub_reg_674_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(12),
      Q => sub_reg_674(12),
      R => '0'
    );
\sub_reg_674_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(13),
      Q => sub_reg_674(13),
      R => '0'
    );
\sub_reg_674_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(14),
      Q => sub_reg_674(14),
      R => '0'
    );
\sub_reg_674_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(15),
      Q => sub_reg_674(15),
      R => '0'
    );
\sub_reg_674_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(16),
      Q => sub_reg_674(16),
      R => '0'
    );
\sub_reg_674_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(17),
      Q => sub_reg_674(17),
      R => '0'
    );
\sub_reg_674_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(18),
      Q => sub_reg_674(18),
      R => '0'
    );
\sub_reg_674_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(19),
      Q => sub_reg_674(19),
      R => '0'
    );
\sub_reg_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(1),
      Q => sub_reg_674(1),
      R => '0'
    );
\sub_reg_674_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(20),
      Q => sub_reg_674(20),
      R => '0'
    );
\sub_reg_674_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(21),
      Q => sub_reg_674(21),
      R => '0'
    );
\sub_reg_674_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(22),
      Q => sub_reg_674(22),
      R => '0'
    );
\sub_reg_674_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(23),
      Q => sub_reg_674(23),
      R => '0'
    );
\sub_reg_674_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(24),
      Q => sub_reg_674(24),
      R => '0'
    );
\sub_reg_674_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(25),
      Q => sub_reg_674(25),
      R => '0'
    );
\sub_reg_674_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(26),
      Q => sub_reg_674(26),
      R => '0'
    );
\sub_reg_674_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(27),
      Q => sub_reg_674(27),
      R => '0'
    );
\sub_reg_674_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(28),
      Q => sub_reg_674(28),
      R => '0'
    );
\sub_reg_674_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(29),
      Q => sub_reg_674(29),
      R => '0'
    );
\sub_reg_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(2),
      Q => sub_reg_674(2),
      R => '0'
    );
\sub_reg_674_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(30),
      Q => sub_reg_674(30),
      R => '0'
    );
\sub_reg_674_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(31),
      Q => sub_reg_674(31),
      R => '0'
    );
\sub_reg_674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(3),
      Q => sub_reg_674(3),
      R => '0'
    );
\sub_reg_674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(4),
      Q => sub_reg_674(4),
      R => '0'
    );
\sub_reg_674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(5),
      Q => sub_reg_674(5),
      R => '0'
    );
\sub_reg_674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(6),
      Q => sub_reg_674(6),
      R => '0'
    );
\sub_reg_674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(7),
      Q => sub_reg_674(7),
      R => '0'
    );
\sub_reg_674_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(8),
      Q => sub_reg_674(8),
      R => '0'
    );
\sub_reg_674_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => sub_fu_579_p2(9),
      Q => sub_reg_674(9),
      R => '0'
    );
\threshold_read_reg_659_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(0),
      Q => threshold_read_reg_659(0),
      R => '0'
    );
\threshold_read_reg_659_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(1),
      Q => threshold_read_reg_659(1),
      R => '0'
    );
\threshold_read_reg_659_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(2),
      Q => threshold_read_reg_659(2),
      R => '0'
    );
\threshold_read_reg_659_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(3),
      Q => threshold_read_reg_659(3),
      R => '0'
    );
\threshold_read_reg_659_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(4),
      Q => threshold_read_reg_659(4),
      R => '0'
    );
\threshold_read_reg_659_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(5),
      Q => threshold_read_reg_659(5),
      R => '0'
    );
\threshold_read_reg_659_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(6),
      Q => threshold_read_reg_659(6),
      R => '0'
    );
\threshold_read_reg_659_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => threshold(7),
      Q => threshold_read_reg_659(7),
      R => '0'
    );
\y_2_reg_697[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_306(0),
      O => y_2_fu_620_p2(0)
    );
\y_2_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(0),
      Q => y_2_reg_697(0),
      R => '0'
    );
\y_2_reg_697_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(10),
      Q => y_2_reg_697(10),
      R => '0'
    );
\y_2_reg_697_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(11),
      Q => y_2_reg_697(11),
      R => '0'
    );
\y_2_reg_697_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(12),
      Q => y_2_reg_697(12),
      R => '0'
    );
\y_2_reg_697_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_697_reg[8]_i_1_n_0\,
      CO(3) => \y_2_reg_697_reg[12]_i_1_n_0\,
      CO(2) => \y_2_reg_697_reg[12]_i_1_n_1\,
      CO(1) => \y_2_reg_697_reg[12]_i_1_n_2\,
      CO(0) => \y_2_reg_697_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_620_p2(12 downto 9),
      S(3 downto 0) => y_fu_306(12 downto 9)
    );
\y_2_reg_697_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(13),
      Q => y_2_reg_697(13),
      R => '0'
    );
\y_2_reg_697_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(14),
      Q => y_2_reg_697(14),
      R => '0'
    );
\y_2_reg_697_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(15),
      Q => y_2_reg_697(15),
      R => '0'
    );
\y_2_reg_697_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(16),
      Q => y_2_reg_697(16),
      R => '0'
    );
\y_2_reg_697_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_697_reg[12]_i_1_n_0\,
      CO(3) => \y_2_reg_697_reg[16]_i_1_n_0\,
      CO(2) => \y_2_reg_697_reg[16]_i_1_n_1\,
      CO(1) => \y_2_reg_697_reg[16]_i_1_n_2\,
      CO(0) => \y_2_reg_697_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_620_p2(16 downto 13),
      S(3 downto 0) => y_fu_306(16 downto 13)
    );
\y_2_reg_697_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(17),
      Q => y_2_reg_697(17),
      R => '0'
    );
\y_2_reg_697_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(18),
      Q => y_2_reg_697(18),
      R => '0'
    );
\y_2_reg_697_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(19),
      Q => y_2_reg_697(19),
      R => '0'
    );
\y_2_reg_697_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(1),
      Q => y_2_reg_697(1),
      R => '0'
    );
\y_2_reg_697_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(20),
      Q => y_2_reg_697(20),
      R => '0'
    );
\y_2_reg_697_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_697_reg[16]_i_1_n_0\,
      CO(3) => \y_2_reg_697_reg[20]_i_1_n_0\,
      CO(2) => \y_2_reg_697_reg[20]_i_1_n_1\,
      CO(1) => \y_2_reg_697_reg[20]_i_1_n_2\,
      CO(0) => \y_2_reg_697_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_620_p2(20 downto 17),
      S(3 downto 0) => y_fu_306(20 downto 17)
    );
\y_2_reg_697_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(21),
      Q => y_2_reg_697(21),
      R => '0'
    );
\y_2_reg_697_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(22),
      Q => y_2_reg_697(22),
      R => '0'
    );
\y_2_reg_697_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(23),
      Q => y_2_reg_697(23),
      R => '0'
    );
\y_2_reg_697_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(24),
      Q => y_2_reg_697(24),
      R => '0'
    );
\y_2_reg_697_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_697_reg[20]_i_1_n_0\,
      CO(3) => \y_2_reg_697_reg[24]_i_1_n_0\,
      CO(2) => \y_2_reg_697_reg[24]_i_1_n_1\,
      CO(1) => \y_2_reg_697_reg[24]_i_1_n_2\,
      CO(0) => \y_2_reg_697_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_620_p2(24 downto 21),
      S(3 downto 0) => y_fu_306(24 downto 21)
    );
\y_2_reg_697_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(25),
      Q => y_2_reg_697(25),
      R => '0'
    );
\y_2_reg_697_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(26),
      Q => y_2_reg_697(26),
      R => '0'
    );
\y_2_reg_697_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(27),
      Q => y_2_reg_697(27),
      R => '0'
    );
\y_2_reg_697_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(28),
      Q => y_2_reg_697(28),
      R => '0'
    );
\y_2_reg_697_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_697_reg[24]_i_1_n_0\,
      CO(3) => \y_2_reg_697_reg[28]_i_1_n_0\,
      CO(2) => \y_2_reg_697_reg[28]_i_1_n_1\,
      CO(1) => \y_2_reg_697_reg[28]_i_1_n_2\,
      CO(0) => \y_2_reg_697_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_620_p2(28 downto 25),
      S(3 downto 0) => y_fu_306(28 downto 25)
    );
\y_2_reg_697_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(29),
      Q => y_2_reg_697(29),
      R => '0'
    );
\y_2_reg_697_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(2),
      Q => y_2_reg_697(2),
      R => '0'
    );
\y_2_reg_697_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(30),
      Q => y_2_reg_697(30),
      R => '0'
    );
\y_2_reg_697_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_697_reg[28]_i_1_n_0\,
      CO(3 downto 1) => \NLW_y_2_reg_697_reg[30]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \y_2_reg_697_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_y_2_reg_697_reg[30]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => y_2_fu_620_p2(30 downto 29),
      S(3 downto 2) => B"00",
      S(1 downto 0) => y_fu_306(30 downto 29)
    );
\y_2_reg_697_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(3),
      Q => y_2_reg_697(3),
      R => '0'
    );
\y_2_reg_697_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(4),
      Q => y_2_reg_697(4),
      R => '0'
    );
\y_2_reg_697_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_2_reg_697_reg[4]_i_1_n_0\,
      CO(2) => \y_2_reg_697_reg[4]_i_1_n_1\,
      CO(1) => \y_2_reg_697_reg[4]_i_1_n_2\,
      CO(0) => \y_2_reg_697_reg[4]_i_1_n_3\,
      CYINIT => y_fu_306(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_620_p2(4 downto 1),
      S(3 downto 0) => y_fu_306(4 downto 1)
    );
\y_2_reg_697_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(5),
      Q => y_2_reg_697(5),
      R => '0'
    );
\y_2_reg_697_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(6),
      Q => y_2_reg_697(6),
      R => '0'
    );
\y_2_reg_697_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(7),
      Q => y_2_reg_697(7),
      R => '0'
    );
\y_2_reg_697_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(8),
      Q => y_2_reg_697(8),
      R => '0'
    );
\y_2_reg_697_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_697_reg[4]_i_1_n_0\,
      CO(3) => \y_2_reg_697_reg[8]_i_1_n_0\,
      CO(2) => \y_2_reg_697_reg[8]_i_1_n_1\,
      CO(1) => \y_2_reg_697_reg[8]_i_1_n_2\,
      CO(0) => \y_2_reg_697_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_620_p2(8 downto 5),
      S(3 downto 0) => y_fu_306(8 downto 5)
    );
\y_2_reg_697_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_2_fu_620_p2(9),
      Q => y_2_reg_697(9),
      R => '0'
    );
\y_fu_306_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(0),
      Q => y_fu_306(0),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(10),
      Q => y_fu_306(10),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(11),
      Q => y_fu_306(11),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(12),
      Q => y_fu_306(12),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(13),
      Q => y_fu_306(13),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(14),
      Q => y_fu_306(14),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(15),
      Q => y_fu_306(15),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(16),
      Q => y_fu_306(16),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(17),
      Q => y_fu_306(17),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(18),
      Q => y_fu_306(18),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(19),
      Q => y_fu_306(19),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(1),
      Q => y_fu_306(1),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(20),
      Q => y_fu_306(20),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(21),
      Q => y_fu_306(21),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(22),
      Q => y_fu_306(22),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(23),
      Q => y_fu_306(23),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(24),
      Q => y_fu_306(24),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(25),
      Q => y_fu_306(25),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(26),
      Q => y_fu_306(26),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(27),
      Q => y_fu_306(27),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(28),
      Q => y_fu_306(28),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(29),
      Q => y_fu_306(29),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(2),
      Q => y_fu_306(2),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(30),
      Q => y_fu_306(30),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(3),
      Q => y_fu_306(3),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(4),
      Q => y_fu_306(4),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(5),
      Q => y_fu_306(5),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(6),
      Q => y_fu_306(6),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(7),
      Q => y_fu_306(7),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(8),
      Q => y_fu_306(8),
      R => ap_NS_fsm11_out
    );
\y_fu_306_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_2_reg_697(9),
      Q => y_fu_306(9),
      R => ap_NS_fsm11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    src_axi_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    src_axi_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_axi_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_axi_TREADY : out STD_LOGIC;
    src_axi_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    src_axi_TVALID : in STD_LOGIC;
    dst_axi_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dst_axi_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_axi_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_axi_TREADY : in STD_LOGIC;
    dst_axi_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dst_axi_TVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,fast_ip,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fast_ip,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^dst_axi_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dst_axi_tkeep\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dst_axi_tstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dst_axi_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_inst_dst_axi_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_inst_dst_axi_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_inst_s_axi_CONTROL_BUS_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CONTROL_BUS_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "6'b000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "6'b000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "6'b000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "6'b001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "6'b010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "6'b100000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS:src_axi:dst_axi, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_axi_TREADY : signal is "xilinx.com:interface:axis:1.0 dst_axi TREADY";
  attribute X_INTERFACE_INFO of dst_axi_TVALID : signal is "xilinx.com:interface:axis:1.0 dst_axi TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID";
  attribute X_INTERFACE_INFO of src_axi_TREADY : signal is "xilinx.com:interface:axis:1.0 src_axi TREADY";
  attribute X_INTERFACE_INFO of src_axi_TVALID : signal is "xilinx.com:interface:axis:1.0 src_axi TVALID";
  attribute X_INTERFACE_INFO of dst_axi_TDATA : signal is "xilinx.com:interface:axis:1.0 dst_axi TDATA";
  attribute X_INTERFACE_MODE of dst_axi_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of dst_axi_TDATA : signal is "XIL_INTERFACENAME dst_axi, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_axi_TKEEP : signal is "xilinx.com:interface:axis:1.0 dst_axi TKEEP";
  attribute X_INTERFACE_INFO of dst_axi_TLAST : signal is "xilinx.com:interface:axis:1.0 dst_axi TLAST";
  attribute X_INTERFACE_INFO of dst_axi_TSTRB : signal is "xilinx.com:interface:axis:1.0 dst_axi TSTRB";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR";
  attribute X_INTERFACE_MODE of s_axi_CONTROL_BUS_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_CONTROL_BUS_ARADDR : signal is "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB";
  attribute X_INTERFACE_INFO of src_axi_TDATA : signal is "xilinx.com:interface:axis:1.0 src_axi TDATA";
  attribute X_INTERFACE_MODE of src_axi_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of src_axi_TDATA : signal is "XIL_INTERFACENAME src_axi, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_axi_TKEEP : signal is "xilinx.com:interface:axis:1.0 src_axi TKEEP";
  attribute X_INTERFACE_INFO of src_axi_TLAST : signal is "xilinx.com:interface:axis:1.0 src_axi TLAST";
  attribute X_INTERFACE_INFO of src_axi_TSTRB : signal is "xilinx.com:interface:axis:1.0 src_axi TSTRB";
begin
  dst_axi_TDATA(31) <= \<const0>\;
  dst_axi_TDATA(30) <= \<const0>\;
  dst_axi_TDATA(29) <= \<const0>\;
  dst_axi_TDATA(28) <= \<const0>\;
  dst_axi_TDATA(27) <= \<const0>\;
  dst_axi_TDATA(26) <= \<const0>\;
  dst_axi_TDATA(25) <= \<const0>\;
  dst_axi_TDATA(24) <= \<const0>\;
  dst_axi_TDATA(23) <= \<const0>\;
  dst_axi_TDATA(22) <= \<const0>\;
  dst_axi_TDATA(21) <= \<const0>\;
  dst_axi_TDATA(20) <= \<const0>\;
  dst_axi_TDATA(19) <= \<const0>\;
  dst_axi_TDATA(18) <= \<const0>\;
  dst_axi_TDATA(17) <= \<const0>\;
  dst_axi_TDATA(16) <= \<const0>\;
  dst_axi_TDATA(15) <= \<const0>\;
  dst_axi_TDATA(14) <= \<const0>\;
  dst_axi_TDATA(13) <= \<const0>\;
  dst_axi_TDATA(12) <= \<const0>\;
  dst_axi_TDATA(11) <= \<const0>\;
  dst_axi_TDATA(10) <= \<const0>\;
  dst_axi_TDATA(9) <= \<const0>\;
  dst_axi_TDATA(8) <= \<const0>\;
  dst_axi_TDATA(7) <= \<const0>\;
  dst_axi_TDATA(6) <= \<const0>\;
  dst_axi_TDATA(5) <= \<const0>\;
  dst_axi_TDATA(4) <= \<const0>\;
  dst_axi_TDATA(3) <= \<const0>\;
  dst_axi_TDATA(2) <= \<const0>\;
  dst_axi_TDATA(1) <= \<const0>\;
  dst_axi_TDATA(0) <= \^dst_axi_tdata\(0);
  dst_axi_TKEEP(3) <= \<const0>\;
  dst_axi_TKEEP(2) <= \<const0>\;
  dst_axi_TKEEP(1) <= \<const0>\;
  dst_axi_TKEEP(0) <= \^dst_axi_tkeep\(0);
  dst_axi_TSTRB(3) <= \<const0>\;
  dst_axi_TSTRB(2) <= \<const0>\;
  dst_axi_TSTRB(1) <= \<const0>\;
  dst_axi_TSTRB(0) <= \^dst_axi_tstrb\(0);
  s_axi_CONTROL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fast_ip
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dst_axi_TDATA(31 downto 1) => NLW_inst_dst_axi_TDATA_UNCONNECTED(31 downto 1),
      dst_axi_TDATA(0) => \^dst_axi_tdata\(0),
      dst_axi_TKEEP(3 downto 1) => NLW_inst_dst_axi_TKEEP_UNCONNECTED(3 downto 1),
      dst_axi_TKEEP(0) => \^dst_axi_tkeep\(0),
      dst_axi_TLAST(0) => dst_axi_TLAST(0),
      dst_axi_TREADY => dst_axi_TREADY,
      dst_axi_TSTRB(3 downto 1) => NLW_inst_dst_axi_TSTRB_UNCONNECTED(3 downto 1),
      dst_axi_TSTRB(0) => \^dst_axi_tstrb\(0),
      dst_axi_TVALID => dst_axi_TVALID,
      interrupt => interrupt,
      s_axi_CONTROL_BUS_ARADDR(5 downto 0) => s_axi_CONTROL_BUS_ARADDR(5 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(5 downto 2) => s_axi_CONTROL_BUS_AWADDR(5 downto 2),
      s_axi_CONTROL_BUS_AWADDR(1 downto 0) => B"00",
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BRESP(1 downto 0) => NLW_inst_s_axi_CONTROL_BUS_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RRESP(1 downto 0) => NLW_inst_s_axi_CONTROL_BUS_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      src_axi_TDATA(31 downto 8) => B"000000000000000000000000",
      src_axi_TDATA(7 downto 0) => src_axi_TDATA(7 downto 0),
      src_axi_TKEEP(3 downto 0) => B"0000",
      src_axi_TLAST(0) => '0',
      src_axi_TREADY => src_axi_TREADY,
      src_axi_TSTRB(3 downto 0) => B"0000",
      src_axi_TVALID => src_axi_TVALID
    );
end STRUCTURE;
