<html lang="en-US">
<head>
<meta content="IE=edge" http-equiv="X-UA-Compatible" />
<meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
<title>Individual_Test_Descriptions</title>
<meta content="Individual Test Descriptions" name="title_original" />
<link href="../../../rhstylemapping.css" rel="stylesheet" type="text/css" />
<link href="../Integration_Guide.css" rel="stylesheet" type="text/css" />
<link href="../../../editstyle.css" rel="stylesheet" type="text/css" /><script type="text/javascript" language="JavaScript">
//<![CDATA[
function reDo() {
  if (innerWidth != origWidth || innerHeight != origHeight)
     location.reload();
}
if ((parseInt(navigator.appVersion) == 4) && (navigator.appName == "Netscape")) {
	origWidth = innerWidth;
	origHeight = innerHeight;
	onresize = reDo;
}
onerror = null; 
//]]>
</script>
<style type="text/css">
<!--
div.WebHelpPopupMenu { position:absolute;
left:0px;
top:0px;
z-index:4;
visibility:hidden; }
p.WebHelpNavBar { text-align:right; }
-->
</style>
 <meta name="generator" content="Adobe FrameMaker v17.0" />
<script type="text/javascript" src="../../../template/scripts/rh.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/common.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/topic.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/constants.js"></script>
<script type="text/javascript" src="../../../template/scripts/utils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhutils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhlang.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhver.js"></script>
<script type="text/javascript" src="../../../template/scripts/settings.js"></script>
<script type="text/javascript" src="../../../template/scripts/XmlJsReader.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadparentdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadscreen.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadprojdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhtopic.js"></script>
 <link rel="stylesheet" type="text/css" href="../../../template/styles/topic.min.css">
<script type="text/javascript" >
gRootRelPath = "../../..";
gCommonRootRelPath = "../../..";
gTopicId = "2.4.0_5";
</script>
 <meta name="brsprev" value="Ncore_3_Online_Documentation/Integration_Guide/Simulation/Model_Structure.htm">
 <meta name="brsnext" value="Ncore_3_Online_Documentation/Integration_Guide/Simulation/Test_Output.htm">
 <meta name="topic-breadcrumbs" content="Integration Guide > RTL Simulation Flows" />
</head>
<body dir="ltr">
<script type="text/javascript" src="../../../ehlpdhtm.js"></script>
<div><p class="Heading1" id="1019374"><a id="970_Heading1_1019374" name="970_Heading1_1019374"></a>5.5 Individual Test Descriptions</p><p class="BodyAfterHead" id="1019396">Example testbench include the following tests&#x3A;<div align="left"><table class="Terms" style="max-width: 100% ;height: auto;"><col width="232.39px"/><col width="246.76px"/><tr height="52.00px"><td><p class="CellBody" id="1037719"><span class="code" style="font-family : Courier New ; ">ncore_sys_test</span></p></td><td><p class="CellBody" id="1048003">This test runs a boot&#x2D;up sequence that configures registers required to initialize the DUT.</p></td></tr><tr height="52.00px"><td><p class="CellBody" id="1037723"><span class="code" style="font-family : Courier New ; ">ncore_ral_reset_value_test</span></p></td><td><p class="CellBody" id="1048031">This test checks all registers to make sure that the value read is the expected reset value as described in the RAL class of the register.</p></td></tr><tr height="66.67px"><td><p class="CellBody" id="1037727"><span class="code" style="font-family : Courier New ; ">ncore_ral_b</span><span class="code" style="font-family : Courier New ; ">itbash_</span><span class="code" style="font-family : Courier New ; ">test</span></p></td><td><p class="CellBody" id="1048060">This test evaluates each bit of every Ncore register to ensure that the resulting value matches the mirrored value as described in the RAL class of the register.</p></td></tr><tr height="96.00px"><td><p class="CellBody" id="1037731"><span class="code" style="font-family : Courier New ; ">ncore_chi_directed_test</span></p></td><td><p class="CellBody" id="1048085">This test issues CHI traffic through VIP CHI BFM. Users can send different types of coherent transactions in svt_chi_transaction and are allowed to modify start address, address offset, address increment, master ID, cache value, and sequence length.</p></td></tr><tr height="96.00px"><td><p class="CellBody" id="1048991" style="font-family : Courier New ; "><span class="code">ncore_ace_directed_test</span></p></td><td><p class="CellBody" id="1048993">This test issues AXI&#47;ACE traffic through VIP ACE BFM. Users can send different types of coherent transactions in svt_axi_transaction and are allowed to modify start address, address offset, address increment, master ID, cache value, and sequence length.</p></td></tr><tr height="66.67px"><td><p class="CellBody" id="1050262" style="font-family : Courier New ; ">ncore_connectivity_test</p></td><td><p class="CellBody" id="1050264">This test issues 1 transaction from all initiators to all memory regions in a sequence order. The main goal is to check that all initiators communicate with all slaves.</p></td></tr><tr height="66.67px"><td><p class="CellBody" id="1050258" style="font-family : Courier New ; ">ncore_bandwidth_test</p></td><td><p class="CellBody" id="1050260">The goal of this test is to measure bandwidth and latency for every master. The tests issues a 1K coherent and non&#x2D;coherent read&#47;writer transactions from each master sequentially.</p></td></tr><tr height="66.67px"><td><p class="CellBody" id="1050254" style="font-family : Courier New ; ">ncore_bandwidth_test_multi</p></td><td><p class="CellBody" id="1050256">The goal of this test is to measure bandwidth and latency for every master. The tests issues a 1K coherent and non&#x2D;coherent read&#47;writer transactions from each master in parallel. </p></td></tr><tr height="37.33px"><td><p class="CellBody" id="1050250" style="font-family : Courier New ; ">ncore_snoop_test</p></td><td><p class="CellBody" id="1050252">This test runs snoop transactions between different masters. </p></td></tr><tr height="66.67px"><td><p class="CellBody" id="1051252" style="font-family : Courier New ; ">ncore_cache_access_test</p></td><td><p class="CellBody" id="1051254">This test initiates WriteUnique to slave address allocating bit high then ReadOnce to the same address to access SMC and proxy cache.</p></td></tr><tr height="81.33px"><td><p class="CellBody" id="1051248" style="font-family : Courier New ; ">ncore_fsc_ralgen_err_intr_test</p></td><td><p class="CellBody" id="1051250">This test checks for software triggered error interrupt. It inserts error logging alias registers to check if any correct interrupt register value gets logged and if interrupt pin is toggled.</p></td></tr></table></div></p></div>
</body>
</html>