	component sdi_ip_ii_tx is
		port (
			tx_rst             : in  std_logic                      := 'X';             -- reset
			tx_enable_crc      : in  std_logic                      := 'X';             -- export
			tx_enable_ln       : in  std_logic                      := 'X';             -- export
			tx_ln              : in  std_logic_vector(10 downto 0)  := (others => 'X'); -- export
			tx_datain          : in  std_logic_vector(19 downto 0)  := (others => 'X'); -- export
			tx_datain_valid    : in  std_logic                      := 'X';             -- export
			tx_trs             : in  std_logic                      := 'X';             -- export
			tx_dataout_valid   : out std_logic;                                         -- export
			tx_pclk            : in  std_logic                      := 'X';             -- clk
			tx_coreclk         : in  std_logic                      := 'X';             -- clk
			xcvr_refclk        : in  std_logic                      := 'X';             -- clk
			sdi_tx             : out std_logic;                                         -- export
			tx_pll_locked      : out std_logic;                                         -- export
			tx_clkout          : out std_logic;                                         -- clk
			reconfig_to_xcvr   : in  std_logic_vector(139 downto 0) := (others => 'X'); -- reconfig_to_xcvr
			reconfig_from_xcvr : out std_logic_vector(91 downto 0)                      -- reconfig_from_xcvr
		);
	end component sdi_ip_ii_tx;

