{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2918, "design__instance__area": 68163.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 65, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.058509573340415955, "power__switching__total": 0.02132241241633892, "power__leakage__total": 1.0736192734839278e-06, "power__total": 0.07983306050300598, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.559164286255916, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5407114908863455, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6025692337873294, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.050528693770394, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.602569, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.88229, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 65, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8044057869710661, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7709267886720389, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.1507709555434492, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.112300727451453, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -53.84582887532517, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.112300727451453, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.355617, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 54, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.112301, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 43, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 65, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.44991575627450886, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4383101505806633, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2770235230730441, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.1196003330225075, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.277024, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.494402, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 65, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.44678897957067454, "clock__skew__worst_setup": 0.436248188809862, "timing__hold__ws": 0.12733925385683162, "timing__setup__ws": -3.2178074449115646, "timing__hold__tns": 0, "timing__setup__tns": -62.33703862876794, "timing__hold__wns": 0, "timing__setup__wns": -3.2178074449115646, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.274639, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 166, "timing__setup_r2r__ws": -3.217808, "timing__setup_r2r_vio__count": 133, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4150, "design__instance__area__stdcell": 73572.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.466056, "design__instance__utilization__stdcell": 0.466056, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4825.05, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22944.2, "design__instance__count__class:multi_input_combinational_cell": 1030, "design__instance__area__class:multi_input_combinational_cell": 25484.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "design__instance__count__class:timing_repair_buffer": 180, "design__instance__area__class:timing_repair_buffer": 4557.24, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74021.7, "design__violations": 0, "design__instance__count__class:clock_buffer": 134, "design__instance__area__class:clock_buffer": 6554.87, "design__instance__count__class:clock_inverter": 43, "design__instance__area__class:clock_inverter": 689.293, "design__instance__count__setup_buffer": 52, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 691, "design__instance__area__class:antenna_cell": 3033.77, "antenna_diodes_count": 0, "route__net": 2171, "route__net__special": 2, "route__drc_errors__iter:0": 297, "route__wirelength__iter:0": 84364, "route__drc_errors__iter:1": 40, "route__wirelength__iter:1": 83499, "route__drc_errors__iter:2": 22, "route__wirelength__iter:2": 83466, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 83426, "route__drc_errors": 0, "route__wirelength": 83426, "route__vias": 14357, "route__vias__singlecut": 14357, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 658.19, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 65, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5543952120964575, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5376843567017893, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5989090504162282, "timing__setup__ws__corner:min_tt_025C_5v00": 2.1128766001506127, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.598909, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.932184, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 65, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7960426987346455, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7657472650487682, "timing__hold__ws__corner:min_ss_125C_4v50": 0.17416513169077313, "timing__setup__ws__corner:min_ss_125C_4v50": -3.0234766657203864, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -47.6032879921938, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.0234766657203864, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.34907, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 51, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.023477, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 40, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 65, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44678897957067454, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.436248188809862, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2746387639487037, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.16042412297097, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.274639, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.526128, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 65, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.565139617765745, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5442234594794675, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6069367402674238, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9762489981624698, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.606937, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.822413, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 65, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8145465643647931, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7769655139183669, "timing__hold__ws__corner:max_ss_125C_4v50": 0.12733925385683162, "timing__setup__ws__corner:max_ss_125C_4v50": -3.2178074449115646, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -62.33703862876794, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.2178074449115646, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.363834, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 61, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.217808, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 50, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 65, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.453679856523654, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44069407703771174, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2798568123120184, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.070611074541597, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.279857, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.456343, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 84, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9988, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00119752, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00117419, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00040595, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00117419, "design_powergrid__voltage__worst": 0.00117419, "design_powergrid__voltage__worst__net:VDD": 4.9988, "design_powergrid__drop__worst": 0.00119752, "design_powergrid__drop__worst__net:VDD": 0.00119752, "design_powergrid__voltage__worst__net:VSS": 0.00117419, "design_powergrid__drop__worst__net:VSS": 0.00117419, "ir__voltage__worst": 5, "ir__drop__avg": 0.000409, "ir__drop__worst": 0.0012, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}