Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: DACprove.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DACprove.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DACprove"
Output Format                      : NGC
Target Device                      : xc3s5000-4-fg900

---- Source Options
Top Module Name                    : DACprove
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/ipcore_dir/sram.vhd" in Library work.
Architecture sram_a of Entity sram is up to date.
Compiling vhdl file "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/remcontroller.vhd" in Library work.
Architecture behavioral of Entity remcontroller is up to date.
Compiling vhdl file "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/DACcnt.vhd" in Library work.
Architecture behavioral of Entity daccnt is up to date.
Compiling vhdl file "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/DACprove.vhd" in Library work.
Entity <dacprove> compiled.
Entity <DACprove> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DACprove> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RemController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DACcnt> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DACprove> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/DACprove.vhd" line 91: Instantiating black box module <sram>.
Entity <DACprove> analyzed. Unit <DACprove> generated.

Analyzing Entity <RemController> in library <work> (Architecture <behavioral>).
Entity <RemController> analyzed. Unit <RemController> generated.

Analyzing Entity <DACcnt> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/DACcnt.vhd" line 68: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <s_ps>
Entity <DACcnt> analyzed. Unit <DACcnt> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RemController>.
    Related source file is "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/remcontroller.vhd".
    Found 11-bit comparator lessequal for signal <m_comp$cmp_le0000> created at line 26.
    Found 11-bit up counter for signal <s_Cnt>.
    Found 11-bit register for signal <s_Reg>.
    Found 11-bit adder for signal <s_Reg$addsub0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <RemController> synthesized.


Synthesizing Unit <DACcnt>.
    Related source file is "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/DACcnt.vhd".
    Found finite state machine <FSM_0> for signal <s_ps>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | m_clk                     (rising_edge)        |
    | Power Up State     | dacidle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <s_cnt>.
    Found 11-bit adder for signal <s_cnt$addsub0000> created at line 61.
    Found 11-bit comparator equal for signal <s_cnt$cmp_eq0000> created at line 60.
    Found 11-bit register for signal <s_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DACcnt> synthesized.


Synthesizing Unit <DACprove>.
    Related source file is "D:/study/sogang/18y6s/adca/Project/PCFG_18/DACprove/vhdl/DACprove.vhd".
WARNING:Xst:1306 - Output <m_Cnt> is never assigned.
WARNING:Xst:1306 - Output <m_comp> is never assigned.
WARNING:Xst:653 - Signal <s_ah> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <DACprove> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 3
 11-bit register                                       : 3
# Comparators                                          : 2
 11-bit comparator equal                               : 1
 11-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <dac_ctr/s_ps/FSM> on signal <s_ps[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 dacidle | 00
 dacload | 01
 dacplay | 10
---------------------
Reading core <ipcore_dir/sram.ngc>.
Loading core <sram> for timing and area information for instance <ram0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 2
 11-bit comparator equal                               : 1
 11-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16

Optimizing unit <DACprove> ...

Optimizing unit <RemController> ...

Optimizing unit <DACcnt> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DACprove, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DACprove.ngr
Top Level Output File Name         : DACprove
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 70

Cell Usage :
# BELS                             : 166
#      GND                         : 3
#      INV                         : 1
#      LUT1                        : 10
#      LUT2                        : 21
#      LUT2_L                      : 1
#      LUT3                        : 17
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 46
#      LUT4_D                      : 5
#      LUT4_L                      : 10
#      MUXCY                       : 27
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 46
#      FD                          : 11
#      FDE                         : 22
#      FDR                         : 1
#      FDRE                        : 12
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 26
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s5000fg900-4 

 Number of Slices:                       60  out of  33280     0%  
 Number of Slice Flip Flops:             46  out of  66560     0%  
 Number of 4 input LUTs:                115  out of  66560     0%  
 Number of IOs:                          70
 Number of bonded IOBs:                  58  out of    633     9%  
 Number of BRAMs:                         1  out of    104     0%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
m_clk                              | BUFGP                  | 47    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.280ns (Maximum Frequency: 137.363MHz)
   Minimum input arrival time before clock: 7.022ns
   Maximum output required time after clock: 10.414ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_clk'
  Clock period: 7.280ns (frequency: 137.363MHz)
  Total number of paths / destination ports: 805 / 79
-------------------------------------------------------------------------
Delay:               7.280ns (Levels of Logic = 9)
  Source:            dac_ctr/s_reg_1 (FF)
  Destination:       dac_ctr/s_cnt_6 (FF)
  Source Clock:      m_clk rising
  Destination Clock: m_clk rising

  Data Path: dac_ctr/s_reg_1 to dac_ctr/s_cnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.720   1.216  dac_ctr/s_reg_1 (dac_ctr/s_reg_1)
     LUT4:I0->O            1   0.551   0.000  dac_ctr/Mcompar_s_cnt_cmp_eq0000_lut<0> (dac_ctr/Mcompar_s_cnt_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<0> (dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<1> (dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<2> (dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<3> (dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<4> (dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<4>)
     MUXCY:CI->O          14   0.303   1.213  dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<5> (dac_ctr/Mcompar_s_cnt_cmp_eq0000_cy<5>)
     LUT4:I3->O            2   0.551   1.216  dac_ctr/s_cnt_mux0001<0>21 (dac_ctr/N8)
     LUT4:I0->O            1   0.551   0.000  dac_ctr/s_cnt_mux0001<5> (dac_ctr/s_cnt_mux0001<5>)
     FD:D                      0.203          dac_ctr/s_cnt_5
    ----------------------------------------
    Total                      7.280ns (3.635ns logic, 3.645ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm_clk'
  Total number of paths / destination ports: 131 / 54
-------------------------------------------------------------------------
Offset:              7.022ns (Levels of Logic = 5)
  Source:            m_sel<1> (PAD)
  Destination:       remctr/s_Reg_8 (FF)
  Destination Clock: m_clk rising

  Data Path: m_sel<1> to remctr/s_Reg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.854  m_sel_1_IBUF (m_sel_1_IBUF)
     LUT3_D:I0->O          2   0.551   0.945  remctr/s_Reg_mux0000<2>22 (remctr/N111)
     LUT4_D:I2->LO         1   0.551   0.168  remctr/s_Reg_mux0000<10>31 (N78)
     LUT3:I2->O            1   0.551   0.827  remctr/s_Reg_mux0000<8>20 (remctr/s_Reg_mux0000<8>20)
     LUT4:I3->O            1   0.551   0.000  remctr/s_Reg_mux0000<8>23 (remctr/s_Reg_mux0000<8>)
     FDE:D                     0.203          remctr/s_Reg_8
    ----------------------------------------
    Total                      7.022ns (3.228ns logic, 3.794ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_clk'
  Total number of paths / destination ports: 55 / 23
-------------------------------------------------------------------------
Offset:              10.414ns (Levels of Logic = 13)
  Source:            remctr/s_Reg_0 (FF)
  Destination:       d_Comp (PAD)
  Source Clock:      m_clk rising

  Data Path: remctr/s_Reg_0 to d_Comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.720   1.319  remctr/s_Reg_0 (remctr/s_Reg_0)
     LUT2:I1->O            1   0.551   0.000  remctr/Mcompar_m_comp_cmp_le0000_lut<0> (remctr/Mcompar_m_comp_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<0> (remctr/Mcompar_m_comp_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<1> (remctr/Mcompar_m_comp_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<2> (remctr/Mcompar_m_comp_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<3> (remctr/Mcompar_m_comp_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<4> (remctr/Mcompar_m_comp_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<5> (remctr/Mcompar_m_comp_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<6> (remctr/Mcompar_m_comp_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<7> (remctr/Mcompar_m_comp_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<8> (remctr/Mcompar_m_comp_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  remctr/Mcompar_m_comp_cmp_le0000_cy<9> (remctr/Mcompar_m_comp_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.303   0.801  remctr/Mcompar_m_comp_cmp_le0000_cy<10> (d_Comp_OBUF)
     OBUF:I->O                 5.644          d_Comp_OBUF (d_Comp)
    ----------------------------------------
    Total                     10.414ns (8.294ns logic, 2.120ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.83 secs
 
--> 

Total memory usage is 4534788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

