// Seed: 2289461649
module module_0;
  logic id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1[-1] = -1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  initial id_0 = 1;
  wire id_3;
  module_0 modCall_1 ();
  tri id_4 = id_3 != 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd59,
    parameter id_3 = 32'd1
) ();
  module_0 modCall_1 ();
  parameter id_1 = 'b0;
  logic [7:0][id_1] id_2;
  ;
  logic _id_3;
  parameter id_4 = -1;
  wire [id_1 : id_3] id_5, id_6, id_7;
endmodule
