/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [16:0] _03_;
  wire [9:0] _04_;
  reg [2:0] _05_;
  wire [16:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [29:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_90z;
  wire [9:0] celloutsig_0_91z;
  wire [3:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_9z[1] & celloutsig_0_18z[16]);
  assign celloutsig_0_55z = !(_01_ ? celloutsig_0_2z : _00_);
  assign celloutsig_1_14z = !(celloutsig_1_10z ? celloutsig_1_5z[1] : celloutsig_1_6z);
  assign celloutsig_0_23z = !(celloutsig_0_8z ? celloutsig_0_16z[5] : celloutsig_0_11z[4]);
  assign celloutsig_0_3z = ~in_data[21];
  assign celloutsig_1_12z = ~celloutsig_1_8z;
  assign celloutsig_1_6z = ~((celloutsig_1_4z[2] | celloutsig_1_0z[4]) & celloutsig_1_2z);
  assign celloutsig_1_11z = ~((in_data[130] | celloutsig_1_2z) & celloutsig_1_1z[0]);
  assign celloutsig_0_42z = ~((_02_ | celloutsig_0_33z) & (celloutsig_0_11z[2] | celloutsig_0_23z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z[4]) & (in_data[165] | celloutsig_1_1z[2]));
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_1z[0];
  assign celloutsig_1_19z = ~(celloutsig_1_9z ^ celloutsig_1_8z);
  assign celloutsig_0_1z = { in_data[15:12], celloutsig_0_0z } + { in_data[87:84], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_11z[16:10], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_0z } + { celloutsig_0_11z[12:8], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_27z = { _03_[16:13], _00_, _03_[11:10], celloutsig_0_16z, celloutsig_0_9z } + { in_data[90:80], celloutsig_0_14z, celloutsig_0_2z };
  reg [9:0] _22_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 10'h000;
    else _22_ <= { celloutsig_0_16z[1:0], celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_5z };
  assign { _04_[9:6], _01_, _04_[4:0] } = _22_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 3'h0;
    else _05_ <= { celloutsig_1_0z[3:2], celloutsig_1_6z };
  reg [16:0] _24_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 17'h00000;
    else _24_ <= { celloutsig_0_24z[3:2], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_0z };
  assign { _06_[16:13], _03_[16:13], _00_, _03_[11:10], _06_[5:3], _02_, _06_[1:0] } = _24_;
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] & in_data[145:139];
  assign celloutsig_0_24z = { celloutsig_0_18z[19:10], celloutsig_0_12z, celloutsig_0_10z } & { celloutsig_0_9z[3], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_91z = { celloutsig_0_40z[0], celloutsig_0_12z, celloutsig_0_57z, celloutsig_0_80z, celloutsig_0_55z, celloutsig_0_31z } / { 1'h1, celloutsig_0_15z[12:10], celloutsig_0_64z, celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_0z[5:0] / { 1'h1, celloutsig_1_0z[6], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_9z, celloutsig_0_16z } / { 1'h1, celloutsig_0_16z[3:1], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_90z = { in_data[94:91], celloutsig_0_45z } / { 1'h1, celloutsig_0_61z[2:0], celloutsig_0_42z };
  assign celloutsig_0_64z = { celloutsig_0_20z[16:15], celloutsig_0_2z, celloutsig_0_44z } >= celloutsig_0_61z[3:0];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z } >= { in_data[57:54], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[20:5] >= in_data[84:69];
  assign celloutsig_1_7z = { celloutsig_1_0z[6:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z } && { celloutsig_1_0z[5:0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[114:103], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z } && { in_data[129:116], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_7z } && { celloutsig_1_5z, celloutsig_1_11z, _05_, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_45z = ! { celloutsig_0_39z[3:2], celloutsig_0_5z };
  assign celloutsig_0_5z = ! { celloutsig_0_1z[4], celloutsig_0_1z };
  assign celloutsig_0_10z = ! { celloutsig_0_7z[2:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_12z = ! celloutsig_0_1z[3:0];
  assign celloutsig_0_30z = ! { _06_[13], _03_[16:14], celloutsig_0_7z };
  assign celloutsig_0_6z = in_data[86:66] < { in_data[46:35], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z } < { in_data[106:105], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_21z = celloutsig_0_4z & ~(celloutsig_0_17z[8]);
  assign celloutsig_1_16z = { celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_39z = { celloutsig_0_7z[2:0], celloutsig_0_6z } * celloutsig_0_36z;
  assign celloutsig_0_56z = { celloutsig_0_20z[27:23], celloutsig_0_6z } * { _04_[9:6], _01_, celloutsig_0_10z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { celloutsig_1_1z[6:5], 1'h1 } : celloutsig_1_1z[2:0];
  assign celloutsig_0_11z = celloutsig_0_5z ? { in_data[47:41], celloutsig_0_3z, 1'h1, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } : { in_data[22:21], 1'h0, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[55:48] != in_data[59:52];
  assign celloutsig_0_4z = in_data[92:90] != { celloutsig_0_1z[3], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:5] != celloutsig_1_1z[2:0];
  assign celloutsig_0_19z = { celloutsig_0_15z[11:6], celloutsig_0_13z } != { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_31z = { celloutsig_0_27z[14:1], celloutsig_0_27z, celloutsig_0_13z } != { celloutsig_0_20z[26:1], celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_30z };
  assign celloutsig_0_36z = - celloutsig_0_15z[5:2];
  assign celloutsig_0_61z = - { celloutsig_0_16z[5:2], celloutsig_0_2z };
  assign celloutsig_0_9z = - { in_data[58:57], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_14z = - { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_16z = - { celloutsig_0_7z[3:0], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_44z = ~^ in_data[25:23];
  assign celloutsig_0_57z = ~^ { celloutsig_0_9z[2:0], celloutsig_0_3z };
  assign celloutsig_0_13z = ~^ { in_data[64:62], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_7z[3:0], celloutsig_0_31z } >> in_data[71:67];
  assign celloutsig_0_15z = in_data[32:18] ~^ { celloutsig_0_11z[16:6], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_17z[9:5], celloutsig_0_4z } ~^ { in_data[61], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[153:146] ^ in_data[168:161];
  assign celloutsig_0_20z = { in_data[43:16], celloutsig_0_5z, celloutsig_0_19z } ^ { celloutsig_0_15z[9:5], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_22z = celloutsig_0_11z[6:3] ^ { celloutsig_0_16z[4:2], celloutsig_0_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_7z = { in_data[9], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (clkin_data[0]) celloutsig_0_80z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_80z = { celloutsig_0_56z[4:1], celloutsig_0_19z };
  assign { _03_[12], _03_[9:0] } = { _00_, celloutsig_0_16z, celloutsig_0_9z };
  assign _04_[5] = _01_;
  assign { _06_[12:6], _06_[2] } = { _03_[16:13], _00_, _03_[11:10], _02_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
