============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 09 2023  03:14:37 am
  Module:                 risc_v_Pad_Frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4272 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[3][0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     592                  
             Slack:=    4272                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[3][0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[3][0]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31382/z                              (u)     in_0->z F     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/g31357/z                              (u)     in_1->z R     unmapped_nand2         1  1.0     0    86     551    (-,-) 
  risc_v_top_i/g31352/z                              (u)     in_1->z R     unmapped_or2           1  1.0     0    86     637    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/d       -       -       R     unmapped_d_flop        1    -     -     0     637    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (4443 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     420                  
             Slack:=    4443                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31717/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/d       -       -       R     unmapped_d_flop        1    -     -     0     465    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (4443 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     420                  
             Slack:=    4443                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31719/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/d       -       -       R     unmapped_d_flop        1    -     -     0     465    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (4443 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     420                  
             Slack:=    4443                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31723/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/d       -       -       R     unmapped_d_flop        1    -     -     0     465    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (4443 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     420                  
             Slack:=    4443                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31718/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/d       -       -       R     unmapped_d_flop        1    -     -     0     465    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (4443 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     420                  
             Slack:=    4443                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31720/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/d       -       -       R     unmapped_d_flop        1    -     -     0     465    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (4443 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     420                  
             Slack:=    4443                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31722/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/d       -       -       R     unmapped_d_flop        1    -     -     0     465    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (4443 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     420                  
             Slack:=    4443                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/q   (u)     clk->q  R     unmapped_d_flop        1  1.0     0   335     380    (-,-) 
  risc_v_top_i/g31721/z                              (u)     in_0->z R     unmapped_complex2      1  1.0     0    86     465    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/d       -       -       R     unmapped_d_flop        1    -     -     0     465    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (4472 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[28]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[28]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[28]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     392                  
             Slack:=    4472                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[28]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[28]/q              (u)     clk->q R     unmapped_d_flop      6  6.0     0   392     437    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[28]/d -       -      R     unmapped_d_flop      6    -     -     0     437    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (4472 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[2]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[2]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[2]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     392                  
             Slack:=    4472                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[2]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[2]/q              (u)     clk->q R     unmapped_d_flop      6  6.0     0   392     437    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[2]/d -       -      R     unmapped_d_flop      6    -     -     0     437    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[29]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[29]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[29]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[29]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[29]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[29]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[26]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[26]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[26]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[26]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[26]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[26]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[24]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[24]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[24]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[24]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[24]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[24]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[22]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[22]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[22]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[22]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[22]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[22]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[20]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[20]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[20]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[20]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[20]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[20]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[18]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[18]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[18]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[18]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[18]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[18]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[17]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[17]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[17]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[17]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[17]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[17]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[16]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[16]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[16]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[16]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[16]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[16]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[14]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[14]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[14]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[14]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[14]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[14]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[13]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[13]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[13]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[13]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[13]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[13]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[12]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[12]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[12]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[12]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[12]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[12]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[10]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[10]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[10]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[10]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[10]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[10]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[9]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[9]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[9]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[9]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[9]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[9]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[8]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[8]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[8]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[8]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[8]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[8]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[6]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[6]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[6]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[6]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[6]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[6]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[5]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[5]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[5]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[5]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[5]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[5]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (4485 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[4]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[4]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     379                  
             Slack:=    4485                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q              (u)     clk->q R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[4]/d -       -      R     unmapped_d_flop      5    -     -     0     424    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[30]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[30]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[30]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[30]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[30]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[30]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[27]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[27]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[27]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[27]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[27]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[27]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[25]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[25]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[25]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[25]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[25]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[25]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[23]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[23]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[23]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[23]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[23]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[23]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[21]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[21]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[21]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[21]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[21]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[21]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[19]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[19]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[19]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[19]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[19]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[19]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[15]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[15]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[15]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[15]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[15]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[15]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[11]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[11]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[11]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[11]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[11]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[11]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[7]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[7]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[7]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[7]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[7]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[7]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (4491 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[3]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[3]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[3]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     372                  
             Slack:=    4491                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[3]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[3]/q              (u)     clk->q R     unmapped_d_flop      4  4.0     0   372     417    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[3]/d -       -      R     unmapped_d_flop      4    -     -     0     417    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (4500 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[31]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[31]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[31]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    5035           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4908                  
      Launch Clock:-      45                  
         Data Path:-     364                  
             Slack:=    4500                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[31]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[31]/q              (u)     clk->q R     unmapped_d_flop      3  3.0     0   364     409    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[31]/d -       -      R     unmapped_d_flop      3    -     -     0     409    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (7975 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1898                  
             Slack:=    7975                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     437    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115     551    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     666    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     781    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     896    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1011    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1125    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1240    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1355    (-,-) 
  risc_v_top_i/g31017/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1470    (-,-) 
  risc_v_top_i/g31003/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1585    (-,-) 
  risc_v_top_i/g31087/z                                                          (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1686    (-,-) 
  risc_v_top_i/g31345/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1772    (-,-) 
  risc_v_top_i/g31346/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1857    (-,-) 
  risc_v_top_i/g31725/z                                                          (u)     in_0->z R     unmapped_and2          1  1.0     0    86    1943    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0    1943    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (8162 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1711                  
             Slack:=    8162                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     437    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115     551    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     666    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     781    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     896    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1011    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1125    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1240    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1355    (-,-) 
  risc_v_top_i/g31017/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1470    (-,-) 
  risc_v_top_i/g31003/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1585    (-,-) 
  risc_v_top_i/g31348/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1670    (-,-) 
  risc_v_top_i/g31349/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1756    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0    1756    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (8191 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1682                  
             Slack:=    8191                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     437    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115     551    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     666    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     781    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     896    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1011    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1125    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1240    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1355    (-,-) 
  risc_v_top_i/g31017/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1470    (-,-) 
  risc_v_top_i/g31355/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1556    (-,-) 
  risc_v_top_i/g31356/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1641    (-,-) 
  risc_v_top_i/g31724/z                                                          (u)     in_0->z R     unmapped_and2          1  1.0     0    86    1727    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0    1727    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (8244 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state_reg[0]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (F) rx
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state_reg[0]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
       Input Delay:-    1000                  
         Data Path:-     629                  
             Slack:=    8244                  

Exceptions/Constraints:
  input_delay             1000            I_DELAY 

#------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                  Flags    Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                                               (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------
  rx                                                                            -       -       F     (arrival)              1 2384.3     0     0    1045    (-,-) 
  pad_rx/Y                                                                      (u)     PAD->Y  F     PADDI                  2    2.0    61   286    1331    (-,-) 
  risc_v_top_i/g31677/z                                                         (u)     in_0->z F     unmapped_or2           1    1.0     0    86    1417    (-,-) 
  risc_v_top_i/g31397/z                                                         (u)     in_0->z R     unmapped_nand2         1    1.0     0    86    1502    (-,-) 
  risc_v_top_i/g31386/z                                                         (u)     in_1->z F     unmapped_complex2      1    1.0     0    86    1588    (-,-) 
  risc_v_top_i/g31365/z                                                         (u)     in_0->z R     unmapped_nand2         1    1.0     0    86    1674    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_FSM_Rx_Rx_state_reg[0]/d -       -       R     unmapped_d_flop        1      -     -     0    1674    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (8392 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1481                  
             Slack:=    8392                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     437    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115     551    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     666    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     781    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     896    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1011    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1125    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1240    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1355    (-,-) 
  risc_v_top_i/g31359/z                                                          (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1441    (-,-) 
  risc_v_top_i/g31360/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1526    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0    1526    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (8413 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[19]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[19]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1460                  
             Slack:=    8413                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop        5  5.0     0   379     424    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    86     509    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86     595    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123     718    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123     841    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2           8  8.0     0   162    1003    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g550/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1118    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g704/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1233    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g636/z (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1334    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g832/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1420    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g833/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1506    (-,-) 
  risc_v_top_i/ff_pc_q_reg[19]/d           -       -       R     unmapped_d_flop        1    -     -     0    1506    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (8450 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[8]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (F) rx
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[8]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     256                  
       Uncertainty:-       8                  
     Required Time:=    9781                  
      Launch Clock:-      45                  
       Input Delay:-    1000                  
         Data Path:-     286                  
             Slack:=    8450                  

Exceptions/Constraints:
  input_delay             1000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------------------------------------------------------
#                               Timing Point                                Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                                        (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------
  rx                                                                        -       -      F     (arrival)            1 2384.3     0     0    1045    (-,-) 
  pad_rx/Y                                                                  (u)     PAD->Y F     PADDI                2    2.0    61   286    1331    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_shift_reg_Q_reg[8]/d -       -      F     unmapped_d_flop      2      -     -     0    1331    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (8507 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1367                  
             Slack:=    8507                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     437    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.0     0   115     551    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     666    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     781    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115     896    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1011    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1125    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1240    (-,-) 
  risc_v_top_i/g31380/z                                                          (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1326    (-,-) 
  risc_v_top_i/g31381/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1412    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/d   -       -       R     unmapped_d_flop        1    -     -     0    1412    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (8510 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1364                  
             Slack:=    8510                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                    Timing Point                                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk    -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/q      (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     437    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g264/z (u)     in_0->z F     unmapped_nand2         4  4.0     0   123     560    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g254/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123     683    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g246/z (u)     in_0->z F     unmapped_or2           4  4.0     0   123     806    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g238/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130     935    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g236/z (u)     in_0->z F     unmapped_or2           3  3.0     0   115    1050    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g224/z (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1151    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g201/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86    1237    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g202/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1323    (-,-) 
  risc_v_top_i/g31710/z                                                               (u)     in_1->z R     unmapped_and2          1  1.0     0    86    1408    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/d     -       -       R     unmapped_d_flop        1    -     -     0    1408    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (8510 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1364                  
             Slack:=    8510                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                    Timing Point                                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk    -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/q      (u)     clk->q  R     unmapped_d_flop        6  6.0     0   392     437    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g264/z (u)     in_0->z F     unmapped_nand2         4  4.0     0   123     560    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g254/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123     683    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g246/z (u)     in_0->z F     unmapped_or2           4  4.0     0   123     806    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g238/z (u)     in_1->z F     unmapped_or2           5  5.0     0   130     935    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g226/z (u)     in_0->z F     unmapped_or2           3  3.0     0   115    1050    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g123/z (u)     in_0->z F     unmapped_complex2      2  2.0     0   101    1151    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g207/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1237    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g208/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1323    (-,-) 
  risc_v_top_i/g31714/z                                                               (u)     in_1->z R     unmapped_and2          1  1.0     0    86    1408    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/d     -       -       R     unmapped_d_flop        1    -     -     0    1408    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (8514 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[18]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[18]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1359                  
             Slack:=    8514                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop        5  5.0     0   379     424    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2         1  1.0     0    86     509    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2           1  1.0     0    86     595    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123     718    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2           4  4.0     0   123     841    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2           8  8.0     0   162    1003    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g550/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1118    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g704/z (u)     in_0->z F     unmapped_complex2      3  3.0     0   115    1233    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g856/z (u)     in_0->z F     unmapped_or2           1  1.0     0    86    1318    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g857/z (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    1404    (-,-) 
  risc_v_top_i/ff_pc_q_reg[18]/d           -       -       R     unmapped_d_flop        1    -     -     0    1404    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (8519 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[31]/clk->d
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[31]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    9918                  
      Launch Clock:-      45                  
         Data Path:-    1354                  
             Slack:=    8519                  

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop      5  5.0     0   379     424    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2       1  1.0     0    86     509    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2         1  1.0     0    86     595    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2         4  4.0     0   123     718    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2         4  4.0     0   123     841    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2         8  8.0     0   162    1003    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g895/z (u)     in_1->z F     unmapped_or2         4  4.0     0   123    1126    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g870/z (u)     in_0->z F     unmapped_or2         2  2.0     0   101    1228    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g859/z (u)     in_0->z F     unmapped_or2         1  1.0     0    86    1313    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g860/z (u)     in_1->z R     unmapped_nand2       1  1.0     0    86    1399    (-,-) 
  risc_v_top_i/ff_pc_q_reg[31]/d           -       -       R     unmapped_d_flop      1    -     -     0    1399    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


