<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32_common/periph/pm.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5cb16fb6fd1b44f085e7bda7b05ffd69.html">stm32_common</a></li><li class="navelem"><a class="el" href="dir_9ab6bc71ac826a2e94ab14baff8b844b.html">periph</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pm.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2stm32__common_2periph_2pm_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2016 Kaspar Schleiser &lt;kaspar@schleiser.de&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *               2015 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *               2015 Engineering-Spirit</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="irq_8h.html">irq.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="drivers_2include_2periph_2pm_8h.html">periph/pm.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="cpu_2stm32__common_2periph_2pm_8c.html#a432138093c53d7580af9ec5c5dca387f">   28</a></span>&#160;<span class="preprocessor">#define ENABLE_DEBUG (1)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="debug_8h.html">debug.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104">   31</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104">pm_set</a>(<span class="keywordtype">unsigned</span> <a class="code" href="tests_2periph__spi_2main_8c.html#a500c16f7901299002158783745bc1ab0">mode</a>)</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;{</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* I just copied it from stm32f1/2/4, but I suppose it would work for the</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * others... /KS */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keywordflow">switch</span> (mode) {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            <span class="comment">/* Set PDDS to enter standby mode on deepsleep and clear flags */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;            <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>);</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;            <span class="comment">/* Enable WKUP pin to use for wakeup from standby mode */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;            <span class="comment">/* Set SLEEPDEEP bit of system control block */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;            <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <span class="keywordflow">case</span> 1:                 <span class="comment">/* STM Stop mode */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;            <span class="comment">/* Clear PDDS and LPDS bits to enter stop mode on */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;            <span class="comment">/* deepsleep with voltage regulator on */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;            <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;            <span class="comment">/* Set SLEEPDEEP bit of system control block */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <span class="keywordflow">case</span> 2:                  <span class="comment">/* STM Sleep mode */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;            <span class="comment">/* Reset SLEEPDEEP bit of system control block */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;            <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR &amp;= ~(<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">/* Executes a device DSB (Data Synchronization Barrier) */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">/* Enter standby mode */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a>();</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#if defined(CPU_FAM_STM32F1) || defined(CPU_FAM_STM32F2) || defined(CPU_FAM_STM32F4)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__drivers__periph__pm.html#ga077d22f0521fd08aaf552e5d7775fec9">pm_off</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="group__core__irq.html#gae2c42997fe73f8d5cc4890c66955b21d">irq_disable</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104">pm_set</a>(0);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga77c06a69c63f4b3f6ec1032e911e18e7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPDEEP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00467">core_cm0.h:467</a></div></div>
<div class="ttc" id="group__drivers__periph__pm_html_ga077d22f0521fd08aaf552e5d7775fec9"><div class="ttname"><a href="group__drivers__periph__pm.html#ga077d22f0521fd08aaf552e5d7775fec9">pm_off</a></div><div class="ttdeci">void pm_off(void)</div><div class="ttdoc">Turn off MCU completely. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2native_2periph_2pm_8c_source.html#l00043">pm.c:43</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab44484cacc35c80cf82eb011d6cbe13a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a></div><div class="ttdeci">#define PWR_CR_CSBF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02709">stm32f030x8.h:2709</a></div></div>
<div class="ttc" id="debug_8h_html"><div class="ttname"><a href="debug_8h.html">debug.h</a></div><div class="ttdoc">Debug-header. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7ac8c15a08bbee754ea720b0d4a4f580"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a></div><div class="ttdeci">#define PWR_CSR_EWUP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00796">stm32f103xb.h:796</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8c8075e98772470804c9e3fe74984115"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a></div><div class="ttdeci">#define PWR_CR_PDDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02703">stm32f030x8.h:2703</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier. </div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00358">cmsis_armcc.h:358</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00587">core_cm0.h:587</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00521">stm32f030x8.h:521</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3aeb8d6f2539b0a3a4b851aeba0eea66"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a></div><div class="ttdeci">#define PWR_CR_LPDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02700">stm32f030x8.h:2700</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3928de64f633b84770b1cfecea702fa7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a></div><div class="ttdeci">#define PWR_CR_CWUF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02706">stm32f030x8.h:2706</a></div></div>
<div class="ttc" id="drivers_2include_2periph_2pm_8h_html"><div class="ttname"><a href="drivers_2include_2periph_2pm_8h.html">pm.h</a></div><div class="ttdoc">Power management interface. </div></div>
<div class="ttc" id="group__core__irq_html_gae2c42997fe73f8d5cc4890c66955b21d"><div class="ttname"><a href="group__core__irq.html#gae2c42997fe73f8d5cc4890c66955b21d">irq_disable</a></div><div class="ttdeci">unsigned irq_disable(void)</div><div class="ttdoc">This function sets the IRQ disable bit in the status register. </div><div class="ttdef"><b>Definition:</b> <a href="_v_i_c_8c_source.html#l00033">VIC.c:33</a></div></div>
<div class="ttc" id="irq_8h_html"><div class="ttname"><a href="irq_8h.html">irq.h</a></div><div class="ttdoc">IRQ driver interface. </div></div>
<div class="ttc" id="group___c_m_s_i_s___core___instruction_interface_html_gad23bf2b78a9a4524157c9de0d30b7448"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a></div><div class="ttdeci">#define __WFI</div><div class="ttdoc">Wait For Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00323">cmsis_armcc.h:323</a></div></div>
<div class="ttc" id="tests_2periph__spi_2main_8c_html_a500c16f7901299002158783745bc1ab0"><div class="ttname"><a href="tests_2periph__spi_2main_8c.html#a500c16f7901299002158783745bc1ab0">mode</a></div><div class="ttdeci">spi_mode_t mode</div><div class="ttdef"><b>Definition:</b> <a href="tests_2periph__spi_2main_8c_source.html#l00055">main.c:55</a></div></div>
<div class="ttc" id="group__sys__pm__layered_html_ga704936361595d126eb49c5c81063c104"><div class="ttname"><a href="group__sys__pm__layered.html#ga704936361595d126eb49c5c81063c104">pm_set</a></div><div class="ttdeci">void pm_set(unsigned mode)</div><div class="ttdoc">Switches the MCU to a new power mode. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kinetis__common_2periph_2pm_8c_source.html#l00034">pm.c:34</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
