<stg><name>xfGaussianFilter3x3<0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840>_Pipeline_Col_Loop</name>


<trans_list>

<trans id="145" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ret_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ret_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %ret_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %ret_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %ret_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data1, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %cmp_i_i201_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i201_i

]]></Node>
<StgValue><ssdm name="cmp_i_i201_i_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %bottom_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %bottom_V

]]></Node>
<StgValue><ssdm name="bottom_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:16 %mid_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mid_V

]]></Node>
<StgValue><ssdm name="mid_V_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %tp_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tp_V

]]></Node>
<StgValue><ssdm name="tp_V_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i8 0, i8 %ret_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i8 0, i8 %ret_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i8 0, i8 %ret_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i8 0, i8 %ret_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i8 0, i8 %ret_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i8 0, i8 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i13 0, i13 %col_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body.i:0 %col_V = load i13 %col_V_2

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="13">
<![CDATA[
for.body.i:4 %zext_ln1027 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i:5 %icmp_ln1027 = icmp_ult  i16 %zext_ln1027, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.i:6 %col_V_3 = add i13 %col_V, i13 1

]]></Node>
<StgValue><ssdm name="col_V_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:7 %br_ln369 = br i1 %icmp_ln1027, void %VITIS_LOOP_529_1.loopexit.exitStub, void %for.body.i.split

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:7 %br_ln374 = br i1 %cmp_i_i201_i_read, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.else.i:0 %switch_ln377 = switch i2 %bottom_V_read, void %arrayidx214.i471.case.2, i2 0, void %arrayidx214.i471.case.0, i2 1, void %arrayidx214.i471.case.1

]]></Node>
<StgValue><ssdm name="switch_ln377"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.exit:0 %br_ln0 = br void %for.body4.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.exit7:0 %br_ln375 = br void %for.body4.i.i

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end34.i:6 %store_ln369 = store i13 %col_V_3, i13 %col_V_2

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:0 %specpipeline_ln372 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln372"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:1 %speclooptripcount_ln371 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3840, i64 3840, i64 3840

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln371"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:2 %specloopname_ln369 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln369"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="13">
<![CDATA[
for.body.i.split:3 %zext_ln541 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:4 %buf_V_addr = getelementptr i8 %buf_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:5 %buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:6 %buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
<literal name="bottom_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
arrayidx214.i471.case.1:0 %store_ln377 = store i8 0, i12 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
<literal name="bottom_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.case.1:1 %br_ln377 = br void %arrayidx214.i471.exit

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
<literal name="bottom_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
arrayidx214.i471.case.0:0 %store_ln377 = store i8 0, i12 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
<literal name="bottom_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.case.0:1 %br_ln377 = br void %arrayidx214.i471.exit

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
<literal name="bottom_V_read" val="!0"/>
<literal name="bottom_V_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
arrayidx214.i471.case.2:0 %store_ln377 = store i8 0, i12 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="0"/>
<literal name="bottom_V_read" val="!0"/>
<literal name="bottom_V_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.case.2:1 %br_ln377 = br void %arrayidx214.i471.exit

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i:0 %in_mat_data1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_mat_data1

]]></Node>
<StgValue><ssdm name="in_mat_data1_read"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then.i:1 %switch_ln375 = switch i2 %bottom_V_read, void %arrayidx214.i471.case.210, i2 0, void %arrayidx214.i471.case.08, i2 1, void %arrayidx214.i471.case.19

]]></Node>
<StgValue><ssdm name="switch_ln375"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
<literal name="bottom_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
arrayidx214.i471.case.19:0 %store_ln375 = store i8 %in_mat_data1_read, i12 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
<literal name="bottom_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.case.19:1 %br_ln375 = br void %arrayidx214.i471.exit7

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
<literal name="bottom_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
arrayidx214.i471.case.08:0 %store_ln375 = store i8 %in_mat_data1_read, i12 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
<literal name="bottom_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.case.08:1 %br_ln375 = br void %arrayidx214.i471.exit7

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
<literal name="bottom_V_read" val="!0"/>
<literal name="bottom_V_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
arrayidx214.i471.case.210:0 %store_ln375 = store i8 %in_mat_data1_read, i12 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="cmp_i_i201_i_read" val="1"/>
<literal name="bottom_V_read" val="!0"/>
<literal name="bottom_V_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx214.i471.case.210:1 %br_ln375 = br void %arrayidx214.i471.exit7

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body4.i.i:10 %icmp_ln1019 = icmp_eq  i13 %col_V, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i.i:11 %br_ln398 = br i1 %icmp_ln1019, void %if.else29.i, void %if.end34.i

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="mid_V_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="tp_V_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="bottom_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i.i:3 %buf_V_load = load i12 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="mid_V_read" val="!0"/>
<literal name="mid_V_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="tp_V_read" val="!0"/>
<literal name="tp_V_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="bottom_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i.i:4 %buf_V_1_load = load i12 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="mid_V_read" val="!0"/>
<literal name="mid_V_read" val="!1"/>
<literal name="mid_V_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="tp_V_read" val="!0"/>
<literal name="tp_V_read" val="!1"/>
<literal name="tp_V_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="bottom_V_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i.i:5 %buf_V_2_load = load i12 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i:1 %p_Val2_s = load i8 %ret_3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i:2 %p_Val2_2 = load i8 %ret_4

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i:3 %p_Val2_4 = load i8 %ret_5

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="mid_V_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="tp_V_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="bottom_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i.i:3 %buf_V_load = load i12 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="mid_V_read" val="!0"/>
<literal name="mid_V_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="tp_V_read" val="!0"/>
<literal name="tp_V_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="bottom_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i.i:4 %buf_V_1_load = load i12 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="mid_V_read" val="!0"/>
<literal name="mid_V_read" val="!1"/>
<literal name="mid_V_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="tp_V_read" val="!0"/>
<literal name="tp_V_read" val="!1"/>
<literal name="tp_V_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="1"/>
<literal name="bottom_V_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i.i:5 %buf_V_2_load = load i12 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.body4.i.i:6 %p_Val2_1 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %tp_V_read

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.body4.i.i:7 %p_Val2_3 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %mid_V_read

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.body4.i.i:8 %p_Val2_5 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %bottom_V_read

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end34.i:0 %store_ln369 = store i8 %p_Val2_5, i8 %ret_5

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end34.i:1 %store_ln369 = store i8 %p_Val2_3, i8 %ret_4

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end34.i:2 %store_ln369 = store i8 %p_Val2_1, i8 %ret_3

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body4.i.i:0 %ret_load_1 = load i8 %ret

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body4.i.i:1 %ret_1_load_1 = load i8 %ret_1

]]></Node>
<StgValue><ssdm name="ret_1_load_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body4.i.i:2 %ret_2_load_1 = load i8 %ret_2

]]></Node>
<StgValue><ssdm name="ret_2_load_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end34.i:3 %store_ln369 = store i8 %p_Val2_4, i8 %ret_2

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end34.i:4 %store_ln369 = store i8 %p_Val2_2, i8 %ret_1

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end34.i:5 %store_ln369 = store i8 %p_Val2_s, i8 %ret

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
if.end34.i:7 %br_ln369 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="99" st_id="6" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="100" st_id="7" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="101" st_id="8" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="102" st_id="9" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="103" st_id="10" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="104" st_id="11" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="105" st_id="12" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:0 %ret_load = load i8 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:1 %ret_1_load = load i8 %ret_1

]]></Node>
<StgValue><ssdm name="ret_1_load"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:2 %ret_2_load = load i8 %ret_2

]]></Node>
<StgValue><ssdm name="ret_2_load"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_Val2_7_out, i8 %p_Val2_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_Val2_6_out, i8 %ret_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_Val2_4_out, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_Val2_3_out, i8 %ret_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_Val2_1_out, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_Val2_out, i8 %ret_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
VITIS_LOOP_529_1.loopexit.exitStub:9 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="106" st_id="13" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.body4.i.i:9 %p_0 = call i8 @xFapplygaussian3x3<0>, i8 %ret_load_1, i8 %p_Val2_s, i8 %p_Val2_1, i8 %ret_1_load_1, i8 %p_Val2_2, i8 %p_Val2_3, i8 %ret_2_load_1, i8 %p_Val2_4, i8 %p_Val2_5, i8 %p_read_4, i8 %p_read_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else29.i:0 %write_ln554 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_mat_data2, i8 %p_0

]]></Node>
<StgValue><ssdm name="write_ln554"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.else29.i:1 %br_ln0 = br void %if.end34.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
