#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 12 22:59:07 2020
# Process ID: 24373
# Current directory: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/impl_1
# Command line: vivado -log zcu102_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zcu102_wrapper.tcl -notrace
# Log file: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper.vdi
# Journal file: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zcu102_wrapper.tcl -notrace
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/scripts/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/apps/xilinx/2018.2/SDx/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/2018.2/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.090 ; gain = 641.637 ; free physical = 59824 ; free virtual = 62179
Command: link_design -top zcu102_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_SgdLR_1_0/zcu102_SgdLR_1_0.dcp' for cell 'zcu102_i/SgdLR_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_SgdLR_1_if_0/zcu102_SgdLR_1_if_0.dcp' for cell 'zcu102_i/SgdLR_1_if'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.dcp' for cell 'zcu102_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.dcp' for cell 'zcu102_i/dm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.dcp' for cell 'zcu102_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.dcp' for cell 'zcu102_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.dcp' for cell 'zcu102_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.dcp' for cell 'zcu102_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.dcp' for cell 'zcu102_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.dcp' for cell 'zcu102_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.dcp' for cell 'zcu102_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.dcp' for cell 'zcu102_i/ps_e'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_sds_irq_const_0/zcu102_sds_irq_const_0.dcp' for cell 'zcu102_i/sds_irq_const'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_sgdma2axis_dm_0_0/zcu102_sgdma2axis_dm_0_0.dcp' for cell 'zcu102_i/sgdma2axis_dm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_0_0/zcu102_xlconcat_0_0.dcp' for cell 'zcu102_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xlconcat_1_0/zcu102_xlconcat_1_0.dcp' for cell 'zcu102_i/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_0/zcu102_xbar_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_pc_0/zcu102_auto_pc_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_data_fifo_0/zcu102_s00_data_fifo_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_mmu_0/zcu102_s00_mmu_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_mmu_0/zcu102_s01_mmu_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_xbar_1/zcu102_xbar_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_data_fifo_0/zcu102_m00_data_fifo_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_1/zcu102_m00_regslice_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_0/zcu102_s01_regslice_0.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_3/zcu102_auto_us_df_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3.dcp' for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ss_slid_0/zcu102_auto_ss_slid_0.dcp' for cell 'zcu102_i/axis_ic_dm_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4.dcp' for cell 'zcu102_i/axis_ic_dm_0/s00_couplers/s00_regslice'
INFO: [Netlist 29-17] Analyzing 918 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zcu102_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zcu102_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.edf but preserved for implementation. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.edf:452]
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.xdc] for cell 'zcu102_i/ps_e/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_ps_e_0/zcu102_ps_e_0.xdc] for cell 'zcu102_i/ps_e/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_board.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0_board.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3388.629 ; gain = 508.129 ; free physical = 58116 ; free virtual = 60480
WARNING: [Vivado 12-2489] -input_jitter contains time 0.100010 which will be rounded to 0.100 to ensure it is an integer multiple of 1 picosecond [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_clk_wiz_0_0/zcu102_clk_wiz_0_0.xdc] for cell 'zcu102_i/clk_wiz_0/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_0_0/zcu102_proc_sys_reset_0_0.xdc] for cell 'zcu102_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_1_0/zcu102_proc_sys_reset_1_0.xdc] for cell 'zcu102_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_2_0/zcu102_proc_sys_reset_2_0.xdc] for cell 'zcu102_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_3_0/zcu102_proc_sys_reset_3_0.xdc] for cell 'zcu102_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_4_0/zcu102_proc_sys_reset_4_0.xdc] for cell 'zcu102_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_5_0/zcu102_proc_sys_reset_5_0.xdc] for cell 'zcu102_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0_board.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_proc_sys_reset_6_0/zcu102_proc_sys_reset_6_0.xdc] for cell 'zcu102_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.xdc] for cell 'zcu102_i/dm_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0.xdc] for cell 'zcu102_i/dm_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0_clocks.xdc] for cell 'zcu102_i/dm_0/U0'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_dm_0_0/zcu102_dm_0_0_clocks.xdc] for cell 'zcu102_i/dm_0/U0'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4_clocks.xdc] for cell 'zcu102_i/axis_ic_dm_0/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_4/zcu102_s00_regslice_4_clocks.xdc] for cell 'zcu102_i/axis_ic_dm_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_3/zcu102_s00_regslice_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_3/zcu102_auto_us_df_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_3/zcu102_auto_us_df_3_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_2/zcu102_s00_regslice_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_2/zcu102_auto_us_df_2_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_1/zcu102_m00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_1/zcu102_m00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_0/zcu102_s01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s01_regslice_0/zcu102_s01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_1/zcu102_auto_us_df_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_1/zcu102_s00_regslice_1_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_us_df_0/zcu102_auto_us_df_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m01_regslice_0/zcu102_m01_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_m00_regslice_0/zcu102_m00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_s00_regslice_0/zcu102_s00_regslice_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_auto_ds_0/zcu102_auto_ds_0_clocks.xdc] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/apps/xilinx/2018.2/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 350 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 224 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

83 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:31 . Memory (MB): peak = 3788.824 ; gain = 1874.734 ; free physical = 58266 ; free virtual = 60630
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/scripts/_full_init_post.tcl
Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/output/_user_impl_clk.xdc]
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/scripts/_full_opt_pre.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58263 ; free virtual = 60628

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 709d65d0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58147 ; free virtual = 60511

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 67 inverter(s) to 3974 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e48903e0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58263 ; free virtual = 60628
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 26 load pin(s).
Phase 2 Constant propagation | Checksum: 1931b892a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58263 ; free virtual = 60628
INFO: [Opt 31-389] Phase Constant propagation created 255 cells and removed 1680 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16d546015

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58254 ; free virtual = 60619
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3037 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16d546015

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58256 ; free virtual = 60621
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f06ae69a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58257 ; free virtual = 60622
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d1068214

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58256 ; free virtual = 60621
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58256 ; free virtual = 60621
Ending Logic Optimization Task | Checksum: 85d23e7b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3788.824 ; gain = 0.000 ; free physical = 58257 ; free virtual = 60622

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.436 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 131 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 32 Total Ports: 262
Ending PowerOpt Patch Enables Task | Checksum: 70fda56a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57657 ; free virtual = 60022
Ending Power Optimization Task | Checksum: 70fda56a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:06 . Memory (MB): peak = 5087.777 ; gain = 1298.953 ; free physical = 57684 ; free virtual = 60049

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 70fda56a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57684 ; free virtual = 60049
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:05 ; elapsed = 00:01:36 . Memory (MB): peak = 5087.777 ; gain = 1298.953 ; free physical = 57684 ; free virtual = 60049
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/scripts/_full_opt_post.tcl
INFO: [runtcl-4] Executing : report_drc -file zcu102_wrapper_drc_opted.rpt -pb zcu102_wrapper_drc_opted.pb -rpx zcu102_wrapper_drc_opted.rpx
Command: report_drc -file zcu102_wrapper_drc_opted.rpt -pb zcu102_wrapper_drc_opted.pb -rpx zcu102_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57656 ; free virtual = 60022
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57659 ; free virtual = 60025
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30c7861a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57659 ; free virtual = 60025
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57673 ; free virtual = 60039

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e35a5213

Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57537 ; free virtual = 59903

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179c2b6cd

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57456 ; free virtual = 59822

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179c2b6cd

Time (s): cpu = 00:01:36 ; elapsed = 00:00:38 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57455 ; free virtual = 59822
Phase 1 Placer Initialization | Checksum: 179c2b6cd

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 5087.777 ; gain = 0.000 ; free physical = 57457 ; free virtual = 59824

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e66f8e19

Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 5095.777 ; gain = 8.000 ; free physical = 57433 ; free virtual = 59800

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5103.781 ; gain = 0.000 ; free physical = 57350 ; free virtual = 59717

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c1bcee32

Time (s): cpu = 00:03:03 ; elapsed = 00:01:29 . Memory (MB): peak = 5103.781 ; gain = 16.004 ; free physical = 57348 ; free virtual = 59715
Phase 2 Global Placement | Checksum: 1b3d1028d

Time (s): cpu = 00:03:16 ; elapsed = 00:01:35 . Memory (MB): peak = 5103.781 ; gain = 16.004 ; free physical = 57354 ; free virtual = 59721

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b3d1028d

Time (s): cpu = 00:03:16 ; elapsed = 00:01:35 . Memory (MB): peak = 5103.781 ; gain = 16.004 ; free physical = 57354 ; free virtual = 59721

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 194c77ad3

Time (s): cpu = 00:03:25 ; elapsed = 00:01:40 . Memory (MB): peak = 5103.781 ; gain = 16.004 ; free physical = 57350 ; free virtual = 59716

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bcd11642

Time (s): cpu = 00:03:26 ; elapsed = 00:01:41 . Memory (MB): peak = 5103.781 ; gain = 16.004 ; free physical = 57348 ; free virtual = 59715

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 124be913d

Time (s): cpu = 00:03:27 ; elapsed = 00:01:41 . Memory (MB): peak = 5103.781 ; gain = 16.004 ; free physical = 57348 ; free virtual = 59714

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1e4dd2b0d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:44 . Memory (MB): peak = 5103.781 ; gain = 16.004 ; free physical = 57329 ; free virtual = 59695

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 18a74a5f4

Time (s): cpu = 00:03:59 ; elapsed = 00:01:58 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57334 ; free virtual = 59700

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1c924cc66

Time (s): cpu = 00:04:00 ; elapsed = 00:01:59 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57332 ; free virtual = 59698

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1ea264293

Time (s): cpu = 00:04:02 ; elapsed = 00:02:01 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57307 ; free virtual = 59674

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 16bfaf45e

Time (s): cpu = 00:04:11 ; elapsed = 00:02:04 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57325 ; free virtual = 59692

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1da777e80

Time (s): cpu = 00:04:13 ; elapsed = 00:02:05 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57324 ; free virtual = 59691

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 17e01f702

Time (s): cpu = 00:04:14 ; elapsed = 00:02:06 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57334 ; free virtual = 59701
Phase 3 Detail Placement | Checksum: 17e01f702

Time (s): cpu = 00:04:14 ; elapsed = 00:02:07 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57329 ; free virtual = 59695

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c2310800

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu102_i/proc_sys_reset_1/U0/peripheral_aresetn[0], inserted BUFG to drive 1455 loads.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d078aa40

Time (s): cpu = 00:05:16 ; elapsed = 00:02:22 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57336 ; free virtual = 59702
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.569. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18129d4b7

Time (s): cpu = 00:05:16 ; elapsed = 00:02:23 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57337 ; free virtual = 59704
Phase 4.1 Post Commit Optimization | Checksum: 18129d4b7

Time (s): cpu = 00:05:17 ; elapsed = 00:02:23 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57337 ; free virtual = 59704

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18129d4b7

Time (s): cpu = 00:05:17 ; elapsed = 00:02:24 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57350 ; free virtual = 59717

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d4d9c2a5

Time (s): cpu = 00:05:25 ; elapsed = 00:02:32 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57337 ; free virtual = 59703

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1aac166b9

Time (s): cpu = 00:05:26 ; elapsed = 00:02:32 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57337 ; free virtual = 59703
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aac166b9

Time (s): cpu = 00:05:26 ; elapsed = 00:02:33 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57337 ; free virtual = 59703
Ending Placer Task | Checksum: 13c86dc7d

Time (s): cpu = 00:05:26 ; elapsed = 00:02:33 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57435 ; free virtual = 59802
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:42 ; elapsed = 00:02:47 . Memory (MB): peak = 5119.789 ; gain = 32.012 ; free physical = 57436 ; free virtual = 59803
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/scripts/_full_place_post.tcl
INFO: [runtcl-4] Executing : report_io -file zcu102_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57401 ; free virtual = 59768
INFO: [runtcl-4] Executing : report_utilization -file zcu102_wrapper_utilization_placed.rpt -pb zcu102_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57430 ; free virtual = 59797
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57430 ; free virtual = 59797
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zcu102_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57430 ; free virtual = 59798
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3fe140de ConstDB: 0 ShapeSum: a8f5adb1 RouteDB: 53afedee

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 134dc9a25

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57176 ; free virtual = 59543
Post Restoration Checksum: NetGraph: d20f64fd NumContArr: 830304df Constraints: 5244e905 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a75752e1

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57158 ; free virtual = 59526

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a75752e1

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57099 ; free virtual = 59467

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a75752e1

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57099 ; free virtual = 59467

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 169fef6c8

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56991 ; free virtual = 59359

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 24aaf157c

Time (s): cpu = 00:02:07 ; elapsed = 00:01:10 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57000 ; free virtual = 59368
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.623  | TNS=0.000  | WHS=-0.060 | THS=-28.238|

Phase 2 Router Initialization | Checksum: 2415ebc0d

Time (s): cpu = 00:02:47 ; elapsed = 00:01:21 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56992 ; free virtual = 59359

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: deb7412b

Time (s): cpu = 00:03:19 ; elapsed = 00:01:31 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56967 ; free virtual = 59334

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5224
 Number of Nodes with overlaps = 491
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=-0.009 | THS=-0.068 |

Phase 4.1 Global Iteration 0 | Checksum: 322eca625

Time (s): cpu = 00:05:59 ; elapsed = 00:02:15 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56959 ; free virtual = 59327

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 214929473

Time (s): cpu = 00:06:10 ; elapsed = 00:02:21 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56960 ; free virtual = 59327

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12e1d24f6

Time (s): cpu = 00:06:13 ; elapsed = 00:02:23 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56962 ; free virtual = 59330
Phase 4 Rip-up And Reroute | Checksum: 12e1d24f6

Time (s): cpu = 00:06:13 ; elapsed = 00:02:23 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56962 ; free virtual = 59330

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13deba0ae

Time (s): cpu = 00:06:14 ; elapsed = 00:02:23 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56967 ; free virtual = 59335

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13deba0ae

Time (s): cpu = 00:06:14 ; elapsed = 00:02:23 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56967 ; free virtual = 59335
Phase 5 Delay and Skew Optimization | Checksum: 13deba0ae

Time (s): cpu = 00:06:14 ; elapsed = 00:02:23 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56967 ; free virtual = 59335

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1af3b3651

Time (s): cpu = 00:06:36 ; elapsed = 00:02:28 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56963 ; free virtual = 59331
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19b852c7b

Time (s): cpu = 00:06:36 ; elapsed = 00:02:28 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56963 ; free virtual = 59331
Phase 6 Post Hold Fix | Checksum: 19b852c7b

Time (s): cpu = 00:06:36 ; elapsed = 00:02:28 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56963 ; free virtual = 59331

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.75181 %
  Global Horizontal Routing Utilization  = 1.8133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f330cbaf

Time (s): cpu = 00:06:38 ; elapsed = 00:02:29 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56960 ; free virtual = 59327

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f330cbaf

Time (s): cpu = 00:06:38 ; elapsed = 00:02:29 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56959 ; free virtual = 59327

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f330cbaf

Time (s): cpu = 00:06:40 ; elapsed = 00:02:31 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56961 ; free virtual = 59329

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.026  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f330cbaf

Time (s): cpu = 00:06:41 ; elapsed = 00:02:32 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56965 ; free virtual = 59333
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:41 ; elapsed = 00:02:32 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57054 ; free virtual = 59422

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:59 ; elapsed = 00:02:45 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57055 ; free virtual = 59422
source /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/scripts/_full_route_post.tcl
--- DEBUG: clock frequency scaling is disabled for this flow, perform the normal timing check instead
--- DEBUG: get_timing_paths -quiet -slack_lesser_than 0
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 56901 ; free virtual = 59396
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 5119.789 ; gain = 0.000 ; free physical = 57010 ; free virtual = 59409
INFO: [runtcl-4] Executing : report_drc -file zcu102_wrapper_drc_routed.rpt -pb zcu102_wrapper_drc_routed.pb -rpx zcu102_wrapper_drc_routed.rpx
Command: report_drc -file zcu102_wrapper_drc_routed.rpt -pb zcu102_wrapper_drc_routed.pb -rpx zcu102_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 5408.750 ; gain = 288.961 ; free physical = 56964 ; free virtual = 59365
INFO: [runtcl-4] Executing : report_methodology -file zcu102_wrapper_methodology_drc_routed.rpt -pb zcu102_wrapper_methodology_drc_routed.pb -rpx zcu102_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zcu102_wrapper_methodology_drc_routed.rpt -pb zcu102_wrapper_methodology_drc_routed.pb -rpx zcu102_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/p0/vivado/prj/prj.runs/impl_1/zcu102_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 5408.750 ; gain = 0.000 ; free physical = 56786 ; free virtual = 59187
INFO: [runtcl-4] Executing : report_power -file zcu102_wrapper_power_routed.rpt -pb zcu102_wrapper_power_summary_routed.pb -rpx zcu102_wrapper_power_routed.rpx
Command: report_power -file zcu102_wrapper_power_routed.rpt -pb zcu102_wrapper_power_summary_routed.pb -rpx zcu102_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
160 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 5416.758 ; gain = 8.008 ; free physical = 56740 ; free virtual = 59155
INFO: [runtcl-4] Executing : report_route_status -file zcu102_wrapper_route_status.rpt -pb zcu102_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zcu102_wrapper_timing_summary_routed.rpt -pb zcu102_wrapper_timing_summary_routed.pb -rpx zcu102_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [runtcl-4] Executing : report_incremental_reuse -file zcu102_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zcu102_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 5416.758 ; gain = 0.000 ; free physical = 56730 ; free virtual = 59146
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zcu102_wrapper_bus_skew_routed.rpt -pb zcu102_wrapper_bus_skew_routed.pb -rpx zcu102_wrapper_bus_skew_routed.rpx
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/dm_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[3].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/SgdLR_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zcu102_i/SgdLR_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zcu102_i/SgdLR_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zcu102_i/SgdLR_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force zcu102_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__0 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__1 input zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__0 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__1 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__2 output zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_1_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_10_fu_4635_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_11_fu_4670_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_12_fu_4705_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_13_fu_4740_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_14_fu_4775_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_15_fu_4810_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_16_fu_4845_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_17_fu_4880_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_18_fu_4915_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_19_fu_4950_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_1_fu_4285_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_20_fu_4985_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_21_fu_5020_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_22_fu_5055_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_23_fu_5090_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_24_fu_5125_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__0 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__1 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__2 multiplier stage zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_17_25_fu_5160_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 130 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 130 listed).
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 737 Warnings, 25 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zcu102_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 334 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 5434.738 ; gain = 17.980 ; free physical = 56855 ; free virtual = 59300
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 23:12:48 2020...
