{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 16:11:15 2021 " "Info: Processing started: Sun Jul 04 16:11:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "flag HDCPU.v(37) " "Error (10759): Verilog HDL error at HDCPU.v(37): object flag declared in a list of port declarations cannot be redeclared within the module body" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 37 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \";\" HDCPU.v(37) " "Error (10170): Verilog HDL syntax error at HDCPU.v(37) near text \"reg\";  expecting \";\"" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(43) " "Warning (10268): Verilog HDL information at HDCPU.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 HDCPU.v(332) " "Warning (10229): Verilog HDL Expression warning at HDCPU.v(332): truncated literal to match 2 bits" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 332 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(56) " "Warning (10268): Verilog HDL information at HDCPU.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HDCPU HDCPU.v(1) " "Error (10112): Ignored design unit \"HDCPU\" at HDCPU.v(1) due to previous errors" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdcpu.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file hdcpu.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Error: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 04 16:11:16 2021 " "Error: Processing ended: Sun Jul 04 16:11:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
