<h1 align="center">Application Acceleration with High-Level Synthesis</h1>

<h3 align="center">National Tsing Hua University, 2023 Spring</h3>



## Table of Content

- [About This Repository](#about-this-repository)
- [Lab #A - UG871](#lab-a---ug871)
- [Lab #A - Vitis Tutorials](#lab-A---vitis-tutorials)
- [Lab #B - PP4 FPGAs](#lab-B---pp4-fpgas)
- [Lab #C - Vitis Libraries](#lab-c---vitis-libraries)
- [Final Projects](#final-projects)
- [References](#references)



## About This Repository

This repository is a collection of students' labs and final projects from the course ***"Application Acceleration with High-Level Synthesis"*** taught in the Graduate Institute of Electrical Engineering, National Tsing Hua University.

Files in this repository are snapshots of their original repositories at the end of the semester, in case the original links are failed. 

See the tables below for the links to their original repositories.

**Note:** Platforms used by these projects include **TUL PYNQ-Z2** and **Xilinx Alveo U50**.



## Lab #A - UG871

For Lab #A, students practiced the labs in UG871 [[1]](#[1]) and tried to analyze the designs or improve them.

|             Topics              |                       Students (Links)                       |
| :-----------------------------: | :----------------------------------------------------------: |
|       Interface Synthesis       |      [周子翔](https://github.com/ecoyukino/labA_InterfaceSynthesis)      |
|       Interface Synthesis       |      [陳楊哲](https://github.com/ZheChen-Bill/Interface_Synthesis)      |
|         Design Analysis         | [楊博舜](https://github.com/JasonYanggg/HLS) |
|         Design Analysis         | [吳永玹](https://github.com/Ri-chard-Wu/AAHLS-LabA) |
|       Design Optimization       |   [吳承哲](https://github.com/sssh311318/HLS_LAB_A)   |
|       Design Optimization       |   [石思宇](https://github.com/freud96/Design_Optimization)   |


## Lab #A - Vitis Tutorials

For Lab #A, students practiced the labs in Vitis-Tutorials [[2]](#[2]) and tried to analyze the designs or improve them.

|   Topics (Links to folders in Xilinx official repository)    |                       Students (Links)                       |
| :----------------------------------------------------------: | :----------------------------------------------------------: |
| [Mixing C++ and RTL Kernels](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.2/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels) | [邱崇喆](https://github.com/ccontemplator/Vitis-mixed-c-rtl-kernel) |
| [Vitis HLS Analysis and Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization) |       [許睿哲](https://github.com/ray3210ray3210/2022HLS)        |
| [Vitis HLS Analysis and Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization) |       [宋乃仁](https://github.com/Barry-Sung/HLS_LABA_Dataflow-Debug-and-Optimization)        |
| [Host Code Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Design_Tutorials/07-host-code-opt) | [陳佳詳](https://github.com/yclin629/High-Level-Synthesis--Host-Memory-Access) |
| [Host Code Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Design_Tutorials/07-host-code-opt) | [張耀明](https://github.com/s095339/LabA-host-code-optimization) |



## Lab #B - PP4 FPGAs

For Lab #B, students practiced the labs in pp4 fpgas [[3]](#[3]) and tried to analyze the designs or improve them.

|          Topics          |                       Students (Links)                       |
| :----------------------: | :----------------------------------------------------------: |
|      Systolic Array      |    [周子翔](https://github.com/SzuHsi/AAHLS_LabB_cordic)     |
|    Cholesky Algorithm    |    [陳佳翔](https://github.com/SzuHsi/AAHLS_LabB_cordic)     |
|        Bloom Filter      |    [邱崇喆](https://github.com/SzuHsi/AAHLS_LabB_cordic)     |
|  Convolution Filtering   |    [張耀明](https://github.com/SzuHsi/AAHLS_LabB_cordic)     |
|           FIR            |    [吳承哲](https://github.com/SzuHsi/AAHLS_LabB_cordic)     |
|          CORDIC          |    [吳永玹](https://github.com/SzuHsi/AAHLS_LabB_cordic)     |
|           DFT            |     [楊博舜](https://github.com/StanTeng/AAHLS_labB_DFT)     |
|           FFT            |     [石思宇](https://github.com/StanTeng/AAHLS_labB_DFT)     |
|Sparse Matrix Vector Multiplication|     [宋乃仁](https://github.com/StanTeng/AAHLS_labB_DFT)     |
|  Matrix Multiplication   | [許睿哲](https://github.com/andy39866821/AAHLS-LabB-Matrix-Multiplication) |

## Lab #C - Vitis Libraries


## Final Projects

## References

<a id="[1]">[1]</a> Xilinx UG871 - Vivado Design Suite Tutorial: High-Level Synthesis

<a id="[2]">[2]</a> Xilinx Vitis-Tutorials (https://github.com/Xilinx/Vitis-Tutorials)

<a id="[3]">[3]</a> PP4 FPGAs (https://github.com/KastnerRG/pp4fpgas/tree/master/examples)

<a id="[4]">[4]</a> Xilinx Vitis Libraries (https://github.com/Xilinx/Vitis_Libraries)
