<profile>

<section name = "Vivado HLS Report for 'do_convolution'" level="0">
<item name = "Date">Wed Dec 18 16:18:25 2024
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">final_conv2d</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.35, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">47, 47, 47, 47, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- buf_x1">2, 2, 2, 1, 1, 2, yes</column>
<column name="- buf_x2">5, 5, 2, 1, 1, 5, yes</column>
<column name="- win_y_win_x">4, 4, 2, 1, 1, 4, yes</column>
<column name="- for_y_for_x">28, 28, 5, 1, 1, 25, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1248</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 359</column>
<column name="Register">0, -, 1103, 128</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buf_0_U">do_convolution_libkb, 2, 0, 0, 5, 32, 1, 160</column>
<column name="line_buf_1_U">do_convolution_libkb, 2, 0, 0, 5, 32, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next8_fu_610_p2">+, 0, 0, 15, 5, 1</column>
<column name="indvar_flatten_next_fu_432_p2">+, 0, 0, 12, 3, 1</column>
<column name="read_count_fu_699_p2">+, 0, 0, 39, 32, 1</column>
<column name="result_3_0_1_i_fu_750_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_3_1_1_i_fu_837_p2">+, 0, 0, 32, 32, 32</column>
<column name="result_3_1_i_fu_814_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_3_2_1_i_fu_883_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_3_2_i_fu_864_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_7_fu_494_p2">+, 0, 0, 12, 2, 3</column>
<column name="x_1_fu_398_p2">+, 0, 0, 12, 3, 1</column>
<column name="x_2_fu_415_p2">+, 0, 0, 12, 3, 1</column>
<column name="x_3_fu_512_p2">+, 0, 0, 10, 1, 2</column>
<column name="x_4_fu_681_p2">+, 0, 0, 12, 1, 3</column>
<column name="y_1_fu_592_p2">+, 0, 0, 12, 3, 1</column>
<column name="y_assign_1_mid1_fu_647_p2">+, 0, 0, 12, 2, 3</column>
<column name="y_fu_438_p2">+, 0, 0, 10, 1, 2</column>
<column name="result_3_0_2_i_fu_773_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_3_1_2_i_fu_849_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_3_2_2_i_fu_898_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_7_1_1_i_fu_831_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp3_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp3_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_242">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_286">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op154_read_state12">and, 0, 0, 2, 1, 1</column>
<column name="or_cond1_i6_i_fu_860_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond1_i_i_fu_732_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_i2_i_fu_768_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_i8_i_fu_894_p2">and, 0, 0, 2, 1, 1</column>
<column name="cond1_fu_506_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cond_fu_476_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cond_mid1_fu_470_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond1_fu_392_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond2_fu_619_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond4_fu_409_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_flatten9_fu_604_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond_flatten_fu_426_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond_fu_444_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="tmp_13_fu_693_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="tmp_14_i_i_fu_675_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_15_i2_i_fu_763_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_i2_i_fu_598_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_i2_i_mid1_fu_653_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_i_i_fu_586_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_i_i_mid1_fu_633_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_pp3_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="cond_mid2_fu_482_p3">select, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_din">select, 0, 0, 32, 1, 32</column>
<column name="p_read_i_fu_736_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_0_1_i_fu_756_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_0_2_i_fu_779_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_1_2_i_fu_854_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_1_i_fu_819_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_2_1_i_fu_889_p3">select, 0, 0, 32, 1, 32</column>
<column name="result_2_2_i_fu_869_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_9_mid2_v_fu_458_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_i2_i_mid2_fu_659_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_i_i_mid2_fu_639_p3">select, 0, 0, 2, 1, 1</column>
<column name="window_1_1_2_fu_518_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_1_10_fu_525_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_2_fu_532_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_4_fu_539_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_5_fu_546_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_6_fu_553_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_7_fu_560_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_8_fu_567_p3">select, 0, 0, 32, 1, 32</column>
<column name="window_2_2_9_fu_574_p3">select, 0, 0, 32, 1, 32</column>
<column name="x3_mid2_fu_450_p3">select, 0, 0, 2, 1, 1</column>
<column name="x_assign_mid2_fu_625_p3">select, 0, 0, 3, 1, 1</column>
<column name="y_assign_mid2_fu_667_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp3_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_window_1_0_phi_fu_370_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_window_2_0_phi_fu_347_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_x1_phi_fu_211_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_x_assign_phi_fu_326_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_x_phi_fu_199_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_y2_phi_fu_234_p4">9, 2, 2, 4</column>
<column name="ap_phi_reg_pp3_iter1_window_2_2_reg_378">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp3_iter2_window_2_2_reg_378">9, 2, 32, 64</column>
<column name="in_stream_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten7_reg_300">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_219">9, 2, 3, 6</column>
<column name="line_buf_0_address0">21, 4, 3, 12</column>
<column name="line_buf_1_address0">21, 4, 3, 12</column>
<column name="out_stream_V_blk_n">9, 2, 1, 2</column>
<column name="read_count_1_fu_120">9, 2, 32, 64</column>
<column name="window_1_0_reg_367">9, 2, 32, 64</column>
<column name="window_1_1_reg_356">9, 2, 32, 64</column>
<column name="window_2_0_reg_344">9, 2, 32, 64</column>
<column name="window_2_1_reg_333">9, 2, 32, 64</column>
<column name="x1_reg_207">9, 2, 3, 6</column>
<column name="x3_reg_289">9, 2, 2, 4</column>
<column name="x_assign_reg_322">9, 2, 3, 6</column>
<column name="x_reg_195">9, 2, 3, 6</column>
<column name="y2_reg_230">9, 2, 2, 4</column>
<column name="y_assign_reg_311">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter4">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp3_iter1_window_2_2_reg_378">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp3_iter2_window_2_2_reg_378">32, 0, 32, 0</column>
<column name="cond1_reg_968">1, 0, 1, 0</column>
<column name="cond_mid2_reg_950">1, 0, 1, 0</column>
<column name="exitcond1_reg_913">1, 0, 1, 0</column>
<column name="exitcond4_reg_922">1, 0, 1, 0</column>
<column name="exitcond_flatten9_reg_1039">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_931">1, 0, 1, 0</column>
<column name="indvar_flatten7_reg_300">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_219">3, 0, 3, 0</column>
<column name="line_buf_0_addr_2_reg_1080">3, 0, 3, 0</column>
<column name="line_buf_0_addr_2_reg_1080_pp3_iter1_reg">3, 0, 3, 0</column>
<column name="line_buf_1_addr_2_reg_1086">3, 0, 3, 0</column>
<column name="line_buf_1_addr_2_reg_1086_pp3_iter1_reg">3, 0, 3, 0</column>
<column name="read_count_1_fu_120">32, 0, 32, 0</column>
<column name="result_2_0_2_i_reg_1102">32, 0, 32, 0</column>
<column name="result_2_1_2_i_reg_1129">32, 0, 32, 0</column>
<column name="result_3_1_1_i_reg_1118">32, 0, 32, 0</column>
<column name="result_3_2_1_i_reg_1134">32, 0, 32, 0</column>
<column name="tmp_10_reg_945">1, 0, 1, 0</column>
<column name="tmp_13_reg_1092">1, 0, 1, 0</column>
<column name="tmp_14_i_i_reg_1067">1, 0, 1, 0</column>
<column name="tmp_15_i2_i_reg_1096">1, 0, 1, 0</column>
<column name="tmp_9_mid2_v_reg_940">2, 0, 2, 0</column>
<column name="tmp_i2_i_mid2_reg_1055">1, 0, 1, 0</column>
<column name="tmp_i_i_mid2_reg_1048">1, 0, 1, 0</column>
<column name="window_0_0_fu_104">32, 0, 32, 0</column>
<column name="window_0_0_read_as_fu_100">32, 0, 32, 0</column>
<column name="window_0_1_fu_108">32, 0, 32, 0</column>
<column name="window_1_0_read_as_fu_112">32, 0, 32, 0</column>
<column name="window_1_0_reg_367">32, 0, 32, 0</column>
<column name="window_1_1_1_reg_277">32, 0, 32, 0</column>
<column name="window_1_1_reg_356">32, 0, 32, 0</column>
<column name="window_1_2_1_reg_265">32, 0, 32, 0</column>
<column name="window_1_2_reg_1124">32, 0, 32, 0</column>
<column name="window_2_0_read_as_1_reg_1113">32, 0, 32, 0</column>
<column name="window_2_0_read_as_fu_116">32, 0, 32, 0</column>
<column name="window_2_0_reg_344">32, 0, 32, 0</column>
<column name="window_2_1_1_reg_253">32, 0, 32, 0</column>
<column name="window_2_1_reg_333">32, 0, 32, 0</column>
<column name="window_2_1_reg_333_pp3_iter3_reg">32, 0, 32, 0</column>
<column name="window_2_2_1_reg_241">32, 0, 32, 0</column>
<column name="window_2_2_reg_378">32, 0, 32, 0</column>
<column name="x1_reg_207">3, 0, 3, 0</column>
<column name="x3_reg_289">2, 0, 2, 0</column>
<column name="x_1_reg_917">3, 0, 3, 0</column>
<column name="x_2_reg_926">3, 0, 3, 0</column>
<column name="x_4_reg_1074">3, 0, 3, 0</column>
<column name="x_assign_reg_322">3, 0, 3, 0</column>
<column name="x_reg_195">3, 0, 3, 0</column>
<column name="y2_reg_230">2, 0, 2, 0</column>
<column name="y_assign_reg_311">3, 0, 3, 0</column>
<column name="exitcond_flatten9_reg_1039">64, 32, 1, 0</column>
<column name="tmp_14_i_i_reg_1067">64, 32, 1, 0</column>
<column name="tmp_15_i2_i_reg_1096">64, 32, 1, 0</column>
<column name="tmp_i2_i_mid2_reg_1055">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, do_convolution, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, do_convolution, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, do_convolution, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, do_convolution, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, do_convolution, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, do_convolution, return value</column>
<column name="out_stream_V_din">out, 32, ap_fifo, out_stream_V, pointer</column>
<column name="out_stream_V_full_n">in, 1, ap_fifo, out_stream_V, pointer</column>
<column name="out_stream_V_write">out, 1, ap_fifo, out_stream_V, pointer</column>
<column name="in_stream_V_dout">in, 32, ap_fifo, in_stream_V, pointer</column>
<column name="in_stream_V_empty_n">in, 1, ap_fifo, in_stream_V, pointer</column>
<column name="in_stream_V_read">out, 1, ap_fifo, in_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
