Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv Line: 49
Warning (10720): Verilog HDL or VHDL warning at ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv Line: 26
