# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:10 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v 
# -- Compiling module uDATAPATH
# 
# Top level modules:
# 	uDATAPATH
# End time: 09:06:10 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:10 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_STATEMACHINE.v 
# -- Compiling module SC_STATEMACHINE
# 
# Top level modules:
# 	SC_STATEMACHINE
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegSHIFTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegSHIFTER.v 
# -- Compiling module SC_RegSHIFTER
# 
# Top level modules:
# 	SC_RegSHIFTER
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v 
# -- Compiling module SC_RegFIXED
# 
# Top level modules:
# 	SC_RegFIXED
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v 
# -- Compiling module CC_MUXX
# 
# Top level modules:
# 	CC_MUXX
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v 
# -- Compiling module CC_DECODER
# 
# Top level modules:
# 	CC_DECODER
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/rtl/CC_ALU.v 
# -- Compiling module CC_ALU
# 
# Top level modules:
# 	CC_ALU
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1 {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/simulation/modelsim {/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:11 on Feb 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/simulation/modelsim" /home/fsegura/FESQ/Dropbox/0FESQ_WORKTODAY/0FESQ_ACADEMICS/0FESQ_WORK/DE0NANO/0SYSTEMS/PRJ0_uDATAPATH_1/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 09:06:11 on Feb 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 09:06:11 on Feb 20,2019
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.uDATAPATH
# Loading work.SC_RegGENERAL
# Loading work.SC_RegFIXED
# Loading work.SC_RegSHIFTER
# Loading work.CC_DECODER
# Loading work.CC_MUXX
# Loading work.CC_ALU
# Loading work.SC_STATEMACHINE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# 
# stdin: <EOF>
do TB_SYSTEM.do
# Running testbench
# End time: 09:06:37 on Feb 20,2019, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
