{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654869788086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654869788095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 23:03:07 2022 " "Processing started: Fri Jun 10 23:03:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654869788095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869788095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_clock -c Digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_clock -c Digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869788095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654869789328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654869789328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "digital_clock.v 1 1 " "Using design file digital_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_clock " "Found entity 1: Digital_clock" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(53) " "Verilog HDL Implicit Net warning at digital_clock.v(53): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803010 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done digital_clock.v(59) " "Verilog HDL Implicit Net warning at digital_clock.v(59): created implicit net for \"rx_done\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803010 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_d digital_clock.v(119) " "Verilog HDL Implicit Net warning at digital_clock.v(119): created implicit net for \"max_d\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803010 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_alarm digital_clock.v(136) " "Verilog HDL Implicit Net warning at digital_clock.v(136): created implicit net for \"rst_alarm\"" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_clock " "Elaborating entity \"Digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654869803024 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch.v 1 1 " "Using design file switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:M0 " "Elaborating entity \"switch\" for hierarchy \"switch:M0\"" {  } { { "digital_clock.v" "M0" { Text "E:/Teamproject/digital_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803108 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "switch.v(24) " "Verilog HDL Case Statement warning at switch.v(24): incomplete case statement has no default case item" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654869803113 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val switch.v(23) " "Verilog HDL Always Construct warning at switch.v(23): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869803113 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(35) " "Verilog HDL Always Construct warning at switch.v(35): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803113 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(36) " "Verilog HDL Case Statement information at switch.v(36): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803113 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(44) " "Verilog HDL Always Construct warning at switch.v(44): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803113 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(45) " "Verilog HDL Case Statement information at switch.v(45): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803113 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(52) " "Verilog HDL Always Construct warning at switch.v(52): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(53) " "Verilog HDL Case Statement information at switch.v(53): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(60) " "Verilog HDL Always Construct warning at switch.v(60): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(61) " "Verilog HDL Case Statement information at switch.v(61): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val switch.v(68) " "Verilog HDL Always Construct warning at switch.v(68): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(69) " "Verilog HDL Case Statement information at switch.v(69): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "switch.v(78) " "Verilog HDL Case Statement information at switch.v(78): all case item expressions in this case statement are onehot" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869803117 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 switch.v(33) " "Verilog HDL Always Construct warning at switch.v(33): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] switch.v(33) " "Inferred latch for \"out3\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] switch.v(33) " "Inferred latch for \"out3\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] switch.v(33) " "Inferred latch for \"out3\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] switch.v(33) " "Inferred latch for \"out3\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] switch.v(33) " "Inferred latch for \"out1\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] switch.v(33) " "Inferred latch for \"out1\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] switch.v(33) " "Inferred latch for \"out1\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803120 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] switch.v(33) " "Inferred latch for \"out1\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] switch.v(33) " "Inferred latch for \"out2\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] switch.v(33) " "Inferred latch for \"out2\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] switch.v(33) " "Inferred latch for \"out2\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] switch.v(33) " "Inferred latch for \"out2\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] switch.v(33) " "Inferred latch for \"out0\[0\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] switch.v(33) " "Inferred latch for \"out0\[1\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] switch.v(33) " "Inferred latch for \"out0\[2\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] switch.v(33) " "Inferred latch for \"out0\[3\]\" at switch.v(33)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803121 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.1000 switch.v(23) " "Inferred latch for \"val.1000\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803122 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0100 switch.v(23) " "Inferred latch for \"val.0100\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803122 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0010 switch.v(23) " "Inferred latch for \"val.0010\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803122 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0001 switch.v(23) " "Inferred latch for \"val.0001\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803122 "|Digital_clock|switch:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0000 switch.v(23) " "Inferred latch for \"val.0000\" at switch.v(23)" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803122 "|Digital_clock|switch:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "out_data.v 1 1 " "Using design file out_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_data " "Found entity 1: out_data" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_data out_data:M1 " "Elaborating entity \"out_data\" for hierarchy \"out_data:M1\"" {  } { { "digital_clock.v" "M1" { Text "E:/Teamproject/digital_clock.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803203 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "out_data.v(27) " "Verilog HDL Case Statement warning at out_data.v(27): incomplete case statement has no default case item" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654869803209 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val out_data.v(26) " "Verilog HDL Always Construct warning at out_data.v(26): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869803209 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(38) " "Verilog HDL Always Construct warning at out_data.v(38): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803209 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(39) " "Verilog HDL Case Statement information at out_data.v(39): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803209 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(47) " "Verilog HDL Always Construct warning at out_data.v(47): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803209 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(48) " "Verilog HDL Case Statement information at out_data.v(48): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803209 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(55) " "Verilog HDL Always Construct warning at out_data.v(55): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(56) " "Verilog HDL Case Statement information at out_data.v(56): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "val out_data.v(63) " "Verilog HDL Always Construct warning at out_data.v(63): variable \"val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(64) " "Verilog HDL Case Statement information at out_data.v(64): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(72) " "Verilog HDL Case Statement information at out_data.v(72): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_data.v(82) " "Verilog HDL Case Statement information at out_data.v(82): all case item expressions in this case statement are onehot" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.1000 out_data.v(26) " "Inferred latch for \"val.1000\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0100 out_data.v(26) " "Inferred latch for \"val.0100\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0010 out_data.v(26) " "Inferred latch for \"val.0010\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val.0001 out_data.v(26) " "Inferred latch for \"val.0001\" at out_data.v(26)" {  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803213 "|Digital_clock|out_data:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "E:/Teamproject/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "E:/Teamproject/digital_clock.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "E:/Teamproject/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "E:/Teamproject/debouncer_clk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "E:/Teamproject/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "E:/Teamproject/debouncer_clk.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "E:/Teamproject/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "E:/Teamproject/digital_clock.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803778 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 watch_time.v(55) " "Verilog HDL Expression warning at watch_time.v(55): truncated literal to match 8 bits" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654869803875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 watch_time.v(56) " "Verilog HDL Expression warning at watch_time.v(56): truncated literal to match 8 bits" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 watch_time.v(57) " "Verilog HDL Expression warning at watch_time.v(57): truncated literal to match 8 bits" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(124) " "Verilog HDL warning at watch_time.v(124): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(133) " "Verilog HDL warning at watch_time.v(133): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(142) " "Verilog HDL warning at watch_time.v(142): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(151) " "Verilog HDL warning at watch_time.v(151): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(160) " "Verilog HDL warning at watch_time.v(160): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(169) " "Verilog HDL warning at watch_time.v(169): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654869803880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869803893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869803893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "E:/Teamproject/digital_clock.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803904 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "max_date watch_time.v(28) " "Verilog HDL warning at watch_time.v(28): the port and data declarations for array port \"max_date\" do not specify the same range for each dimension" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 28 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1654869803914 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "max_date watch_time.v(36) " "HDL warning at watch_time.v(36): see declaration for object \"max_date\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 36 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869803914 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "watch_time.v(45) " "Verilog HDL Case Statement warning at watch_time.v(45): incomplete case statement has no default case item" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654869803914 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_day watch_time.v(45) " "Verilog HDL Always Construct warning at watch_time.v(45): inferring latch(es) for variable \"sum_day\", which holds its previous value in one or more paths through the always construct" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654869803914 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(66) " "Verilog HDL assignment warning at watch_time.v(66): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869803914 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(69) " "Verilog HDL assignment warning at watch_time.v(69): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869803915 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(114) " "Verilog HDL Case Statement warning at watch_time.v(114): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 114 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1654869803915 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(151) " "Verilog HDL Casex/Casez warning at watch_time.v(151): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 151 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654869803915 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(160) " "Verilog HDL Casex/Casez warning at watch_time.v(160): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 160 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(169) " "Verilog HDL Casex/Casez warning at watch_time.v(169): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 169 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[0\] watch_time.v(45) " "Inferred latch for \"sum_day\[0\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[1\] watch_time.v(45) " "Inferred latch for \"sum_day\[1\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[2\] watch_time.v(45) " "Inferred latch for \"sum_day\[2\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[3\] watch_time.v(45) " "Inferred latch for \"sum_day\[3\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[4\] watch_time.v(45) " "Inferred latch for \"sum_day\[4\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[5\] watch_time.v(45) " "Inferred latch for \"sum_day\[5\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[6\] watch_time.v(45) " "Inferred latch for \"sum_day\[6\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[7\] watch_time.v(45) " "Inferred latch for \"sum_day\[7\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803923 "|Digital_clock|watch_time:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_day\[8\] watch_time.v(45) " "Inferred latch for \"sum_day\[8\]\" at watch_time.v(45)" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869803924 "|Digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch.v(111) " "Verilog HDL information at mode_watch.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869804010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_hour KOR_hour mode_watch.v(33) " "Verilog HDL Declaration information at mode_watch.v(33): object \"kor_hour\" differs only in case from object \"KOR_hour\" in the same scope" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869804016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_day KOR_day mode_watch.v(33) " "Verilog HDL Declaration information at mode_watch.v(33): object \"kor_day\" differs only in case from object \"KOR_day\" in the same scope" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869804016 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804028 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "rst_alarm packed mode_watch.v(38) " "Verilog HDL Port Declaration warning at mode_watch.v(38): port declaration for \"rst_alarm\" declares packed dimensions but the data type declaration does not" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 38 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1654869804028 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "rst_alarm mode_watch.v(30) " "HDL info at mode_watch.v(30): see declaration for object \"rst_alarm\"" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch mode_watch:MODE0 " "Elaborating entity \"mode_watch\" for hierarchy \"mode_watch:MODE0\"" {  } { { "digital_clock.v" "MODE0" { Text "E:/Teamproject/digital_clock.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(100) " "Verilog HDL assignment warning at mode_watch.v(100): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804044 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(105) " "Verilog HDL assignment warning at mode_watch.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804044 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(106) " "Verilog HDL assignment warning at mode_watch.v(106): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804054 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(107) " "Verilog HDL assignment warning at mode_watch.v(107): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804054 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(124) " "Verilog HDL assignment warning at mode_watch.v(124): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804055 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 52 mode_watch.v(279) " "Verilog HDL assignment warning at mode_watch.v(279): truncated value with size 54 to match size of target (52)" {  } { { "mode_watch.v" "" { Text "E:/Teamproject/mode_watch.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804055 "|Digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "place_2value.v(17) " "Verilog HDL information at place_2value.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869804140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "place_2value.v 1 1 " "Using design file place_2value.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 place_2value " "Found entity 1: place_2value" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "place_2value mode_watch:MODE0\|place_2value:KOR_second " "Elaborating entity \"place_2value\" for hierarchy \"mode_watch:MODE0\|place_2value:KOR_second\"" {  } { { "mode_watch.v" "KOR_second" { Text "E:/Teamproject/mode_watch.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_2value.v(30) " "Verilog HDL assignment warning at place_2value.v(30): truncated value with size 32 to match size of target (4)" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804169 "|Digital_clock|mode_watch:MODE0|place_2value:KOR_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_2value.v(28) " "Verilog HDL assignment warning at place_2value.v(28): truncated value with size 32 to match size of target (4)" {  } { { "place_2value.v" "" { Text "E:/Teamproject/place_2value.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804174 "|Digital_clock|mode_watch:MODE0|place_2value:KOR_second"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "place_3value.v(19) " "Verilog HDL information at place_3value.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869804281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "place_3value.v 1 1 " "Using design file place_3value.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 place_3value " "Found entity 1: place_3value" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "place_3value mode_watch:MODE0\|place_3value:KOR_year " "Elaborating entity \"place_3value\" for hierarchy \"mode_watch:MODE0\|place_3value:KOR_year\"" {  } { { "mode_watch.v" "KOR_year" { Text "E:/Teamproject/mode_watch.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(43) " "Verilog HDL assignment warning at place_3value.v(43): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804310 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(40) " "Verilog HDL assignment warning at place_3value.v(40): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804310 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(37) " "Verilog HDL assignment warning at place_3value.v(37): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804310 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 place_3value.v(34) " "Verilog HDL assignment warning at place_3value.v(34): truncated value with size 32 to match size of target (4)" {  } { { "place_3value.v" "" { Text "E:/Teamproject/place_3value.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804310 "|Digital_clock|mode_watch:MODE0|place_3value:KOR_year"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch_set.v(95) " "Verilog HDL information at mode_watch_set.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869804380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_hour KOR_hour mode_watch_set.v(36) " "Verilog HDL Declaration information at mode_watch_set.v(36): object \"kor_hour\" differs only in case from object \"KOR_hour\" in the same scope" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869804384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_day KOR_day mode_watch_set.v(36) " "Verilog HDL Declaration information at mode_watch_set.v(36): object \"kor_day\" differs only in case from object \"KOR_day\" in the same scope" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869804384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch_set.v 1 1 " "Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch_set " "Found entity 1: mode_watch_set" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch_set mode_watch_set:MODE1 " "Elaborating entity \"mode_watch_set\" for hierarchy \"mode_watch_set:MODE1\"" {  } { { "digital_clock.v" "MODE1" { Text "E:/Teamproject/digital_clock.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch_set.v(48) " "Verilog HDL assignment warning at mode_watch_set.v(48): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804414 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(104) " "Verilog HDL assignment warning at mode_watch_set.v(104): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804414 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(106) " "Verilog HDL assignment warning at mode_watch_set.v(106): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804414 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(108) " "Verilog HDL assignment warning at mode_watch_set.v(108): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(220) " "Verilog HDL assignment warning at mode_watch_set.v(220): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(222) " "Verilog HDL assignment warning at mode_watch_set.v(222): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_watch_set.v(225) " "Verilog HDL assignment warning at mode_watch_set.v(225): truncated value with size 32 to match size of target (14)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(227) " "Verilog HDL assignment warning at mode_watch_set.v(227): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(229) " "Verilog HDL assignment warning at mode_watch_set.v(229): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(231) " "Verilog HDL assignment warning at mode_watch_set.v(231): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(233) " "Verilog HDL assignment warning at mode_watch_set.v(233): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(235) " "Verilog HDL assignment warning at mode_watch_set.v(235): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804419 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_watch_set.v(242) " "Verilog HDL assignment warning at mode_watch_set.v(242): truncated value with size 32 to match size of target (14)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804421 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(244) " "Verilog HDL assignment warning at mode_watch_set.v(244): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804421 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(246) " "Verilog HDL assignment warning at mode_watch_set.v(246): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804421 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(248) " "Verilog HDL assignment warning at mode_watch_set.v(248): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804421 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(250) " "Verilog HDL assignment warning at mode_watch_set.v(250): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804421 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(252) " "Verilog HDL assignment warning at mode_watch_set.v(252): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804421 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 52 mode_watch_set.v(262) " "Verilog HDL assignment warning at mode_watch_set.v(262): truncated value with size 54 to match size of target (52)" {  } { { "mode_watch_set.v" "" { Text "E:/Teamproject/mode_watch_set.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804421 "|Digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_uart_tx_alarm.v(96) " "Verilog HDL information at mode_uart_tx_alarm.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654869804538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_hour KOR_hour mode_uart_tx_alarm.v(36) " "Verilog HDL Declaration information at mode_uart_tx_alarm.v(36): object \"kor_hour\" differs only in case from object \"KOR_hour\" in the same scope" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869804547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kor_day KOR_day mode_uart_tx_alarm.v(36) " "Verilog HDL Declaration information at mode_uart_tx_alarm.v(36): object \"kor_day\" differs only in case from object \"KOR_day\" in the same scope" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869804547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_uart_tx_alarm.v 1 1 " "Using design file mode_uart_tx_alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_uart_tx_alarm " "Found entity 1: mode_uart_tx_alarm" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_uart_tx_alarm mode_uart_tx_alarm:MODE2 " "Elaborating entity \"mode_uart_tx_alarm\" for hierarchy \"mode_uart_tx_alarm:MODE2\"" {  } { { "digital_clock.v" "MODE2" { Text "E:/Teamproject/digital_clock.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_alarm mode_uart_tx_alarm.v(34) " "Verilog HDL or VHDL warning at mode_uart_tx_alarm.v(34): object \"set_alarm\" assigned a value but never read" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654869804577 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_uart_tx_alarm.v(48) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(48): truncated value with size 32 to match size of target (1)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804577 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_uart_tx_alarm.v(103) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(103): truncated value with size 8 to match size of target (5)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804577 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_uart_tx_alarm.v(104) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(104): truncated value with size 8 to match size of target (5)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804577 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_uart_tx_alarm.v(105) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_uart_tx_alarm.v(243) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(243): truncated value with size 32 to match size of target (3)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_uart_tx_alarm.v(246) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(246): truncated value with size 32 to match size of target (3)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_uart_tx_alarm.v(250) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(250): truncated value with size 32 to match size of target (14)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(253) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(253): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(256) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(256): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(259) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(259): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(262) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(262): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804580 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(265) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(265): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 mode_uart_tx_alarm.v(279) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(279): truncated value with size 32 to match size of target (14)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(282) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(282): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(285) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(285): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(288) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(288): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(291) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(291): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_uart_tx_alarm.v(294) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(294): truncated value with size 32 to match size of target (8)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 52 mode_uart_tx_alarm.v(316) " "Verilog HDL assignment warning at mode_uart_tx_alarm.v(316): truncated value with size 54 to match size of target (52)" {  } { { "mode_uart_tx_alarm.v" "" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804583 "|Digital_clock|mode_uart_tx_alarm:MODE2"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_uart.v 1 1 " "Using design file mode_uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_uart " "Found entity 1: mode_uart" {  } { { "mode_uart.v" "" { Text "E:/Teamproject/mode_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_uart mode_uart:MODE3 " "Elaborating entity \"mode_uart\" for hierarchy \"mode_uart:MODE3\"" {  } { { "digital_clock.v" "MODE3" { Text "E:/Teamproject/digital_clock.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_uart.v(20) " "Verilog HDL assignment warning at mode_uart.v(20): truncated value with size 32 to match size of target (1)" {  } { { "mode_uart.v" "" { Text "E:/Teamproject/mode_uart.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804747 "|Digital_clock|mode_uart:MODE3"}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "E:/Teamproject/en_clk_lcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "E:/Teamproject/digital_clock.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(32) " "Verilog HDL Declaration information at lcd_driver.v(32): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654869804927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869804949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869804949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "E:/Teamproject/digital_clock.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869804957 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(202) " "Verilog HDL or VHDL warning at lcd_driver.v(202): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654869804961 "|Digital_clock|lcd_driver:DRV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(49) " "Verilog HDL assignment warning at lcd_driver.v(49): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "E:/Teamproject/lcd_driver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654869804961 "|Digital_clock|lcd_driver:DRV"}
{ "Warning" "WSGN_SEARCH_FILE" "en_txsig.v 1 1 " "Using design file en_txsig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_txsig " "Found entity 1: en_txsig" {  } { { "en_txsig.v" "" { Text "E:/Teamproject/en_txsig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869805122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869805122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_txsig en_txsig:E0 " "Elaborating entity \"en_txsig\" for hierarchy \"en_txsig:E0\"" {  } { { "digital_clock.v" "E0" { Text "E:/Teamproject/digital_clock.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869805134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_counter.v 1 1 " "Using design file bcd_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "E:/Teamproject/bcd_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869805227 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869805227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:E1 " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:E1\"" {  } { { "digital_clock.v" "E1" { Text "E:/Teamproject/digital_clock.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869805238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd2ascii.v 1 1 " "Using design file bcd2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2ascii " "Found entity 1: bcd2ascii" {  } { { "bcd2ascii.v" "" { Text "E:/Teamproject/bcd2ascii.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869805340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869805340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ascii bcd2ascii:E2 " "Elaborating entity \"bcd2ascii\" for hierarchy \"bcd2ascii:E2\"" {  } { { "digital_clock.v" "E2" { Text "E:/Teamproject/digital_clock.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869805357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.v 1 1 " "Using design file uart_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869805476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869805476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805481 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805481 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805481 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:E3 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:E3\"" {  } { { "digital_clock.v" "E3" { Text "E:/Teamproject/digital_clock.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869805490 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dip uart_tx.v(48) " "Verilog HDL Always Construct warning at uart_tx.v(48): variable \"dip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654869805495 "|Digital_clock|uart_tx:E3"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869805598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654869805598 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(18) " "Verilog HDL Parameter Declaration warning at uart_rx.v(18): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(19) " "Verilog HDL Parameter Declaration warning at uart_rx.v(19): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(20) " "Verilog HDL Parameter Declaration warning at uart_rx.v(20): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(21) " "Verilog HDL Parameter Declaration warning at uart_rx.v(21): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654869805607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:E4 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:E4\"" {  } { { "digital_clock.v" "E4" { Text "E:/Teamproject/digital_clock.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869805615 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod3\"" {  } { { "watch_time.v" "Mod3" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod2\"" {  } { { "watch_time.v" "Mod2" { Text "E:/Teamproject/watch_time.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod0\"" {  } { { "watch_time.v" "Mod0" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod1\"" {  } { { "watch_time.v" "Mod1" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watch_time:TIME\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watch_time:TIME\|Mult1\"" {  } { { "watch_time.v" "Mult1" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_uart_tx_alarm:MODE2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_uart_tx_alarm:MODE2\|Mod0\"" {  } { { "mode_uart_tx_alarm.v" "Mod0" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_uart_tx_alarm:MODE2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_uart_tx_alarm:MODE2\|Mod1\"" {  } { { "mode_uart_tx_alarm.v" "Mod1" { Text "E:/Teamproject/mode_uart_tx_alarm.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div3\"" {  } { { "watch_time.v" "Div3" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod0\"" {  } { { "mode_watch_set.v" "Mod0" { Text "E:/Teamproject/mode_watch_set.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod1\"" {  } { { "mode_watch_set.v" "Mod1" { Text "E:/Teamproject/mode_watch_set.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div2\"" {  } { { "watch_time.v" "Div2" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654869809234 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654869809234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod3\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869809334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod3 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869809344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869809344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869809344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869809344 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869809344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869809455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869809455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869809567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869809567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869809720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869809720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Teamproject/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869809881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869809881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Teamproject/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869810039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869810039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod0\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869810340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod0 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810341 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869810341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869810459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869810459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869810574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869810574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869810706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869810706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod1\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869810867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod1 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869810867 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869810867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869810985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869810985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869811106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869811106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869811234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869811234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869811486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_mult:Mult1 " "Instantiated megafunction \"watch_time:TIME\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869811486 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869811486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aft " "Found entity 1: mult_aft" {  } { { "db/mult_aft.tdf" "" { Text "E:/Teamproject/db/mult_aft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869811610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869811610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div3\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869812122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div3 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869812122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869812122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869812122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869812122 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869812122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869812250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869812250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869812405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869812405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f7f " "Found entity 1: alt_u_div_f7f" {  } { { "db/alt_u_div_f7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_f7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869812582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869812582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div2\"" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869813225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div2 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869813225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869813225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869813225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869813225 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654869813225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "E:/Teamproject/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869813349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869813349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "E:/Teamproject/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869813503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869813503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_b7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_b7f " "Found entity 1: alt_u_div_b7f" {  } { { "db/alt_u_div_b7f.tdf" "" { Text "E:/Teamproject/db/alt_u_div_b7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654869813717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869813717 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654869815382 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "37 " "Ignored 37 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "37 " "Ignored 37 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1654869815440 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1654869815440 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "switch:M0\|val.0100_762 out_data:M1\|val.0100_179 " "Duplicate LATCH primitive \"switch:M0\|val.0100_762\" merged with LATCH primitive \"out_data:M1\|val.0100_179\"" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869815473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "switch:M0\|val.0010_770 out_data:M1\|val.0010_187 " "Duplicate LATCH primitive \"switch:M0\|val.0010_770\" merged with LATCH primitive \"out_data:M1\|val.0010_187\"" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869815473 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "switch:M0\|val.0001_778 out_data:M1\|val.0001_195 " "Duplicate LATCH primitive \"switch:M0\|val.0001_778\" merged with LATCH primitive \"out_data:M1\|val.0001_195\"" {  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654869815473 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654869815473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_data:M1\|val.0100_179 " "Latch out_data:M1\|val.0100_179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[0\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815475 ""}  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_data:M1\|val.0010_187 " "Latch out_data:M1\|val.0010_187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[7\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[7\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815475 ""}  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_data:M1\|val.0001_195 " "Latch out_data:M1\|val.0001_195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[0\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815476 ""}  } { { "out_data.v" "" { Text "E:/Teamproject/out_data.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[2\] " "Latch watch_time:TIME\|sum_day\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815476 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[1\] " "Latch watch_time:TIME\|sum_day\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815480 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[0\] " "Latch watch_time:TIME\|sum_day\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815480 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "switch:M0\|val.1000_754 " "Latch switch:M0\|val.1000_754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_rx:E4\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_rx:E4\|data\[0\]" {  } { { "uart_rx.v" "" { Text "E:/Teamproject/uart_rx.v" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815480 ""}  } { { "switch.v" "" { Text "E:/Teamproject/switch.v" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[5\] " "Latch watch_time:TIME\|sum_day\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815480 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[4\] " "Latch watch_time:TIME\|sum_day\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815480 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[3\] " "Latch watch_time:TIME\|sum_day\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815480 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[6\] " "Latch watch_time:TIME\|sum_day\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815482 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "watch_time:TIME\|sum_day\[7\] " "Latch watch_time:TIME\|sum_day\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA watch_time:TIME\|month\[7\] " "Ports D and ENA on the latch are fed by the same signal watch_time:TIME\|month\[7\]" {  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654869815483 ""}  } { { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654869815483 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 22 -1 0 } } { "watch_time.v" "" { Text "E:/Teamproject/watch_time.v" 95 -1 0 } } { "uart_tx.v" "" { Text "E:/Teamproject/uart_tx.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654869815495 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654869815495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "E:/Teamproject/digital_clock.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654869823658 "|Digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654869823658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654869823844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654869829255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Teamproject/output_files/Digital_clock.map.smsg " "Generated suppressed messages file E:/Teamproject/output_files/Digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869829503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654869830763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654869830763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4899 " "Implemented 4899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654869831561 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654869831561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4871 " "Implemented 4871 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654869831561 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1654869831561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654869831561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654869831794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 23:03:51 2022 " "Processing ended: Fri Jun 10 23:03:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654869831794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654869831794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654869831794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654869831794 ""}
