{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724309128460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724309128466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:45:28 2024 " "Processing started: Thu Aug 22 14:45:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724309128466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309128466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309128466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724309129820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724309129820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/my_first_nios_ii_platform_designer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/my_first_nios_ii_platform_designer.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer " "Found entity 1: My_First_NIOS_II_Platform_Designer" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_irq_mapper " "Found entity 1: My_First_NIOS_II_Platform_Designer_irq_mapper" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139441 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139514 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139540 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139550 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139559 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724309139565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139569 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_SRAM " "Found entity 1: My_First_NIOS_II_Platform_Designer_SRAM" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309139632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309139632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module " "Found entity 2: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "3 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module " "Found entity 3: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module " "Found entity 4: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "5 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module " "Found entity 5: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "6 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module " "Found entity 6: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "7 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module " "Found entity 7: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "8 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module " "Found entity 8: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "9 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug " "Found entity 9: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "10 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break " "Found entity 10: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "11 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk " "Found entity 11: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "12 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk " "Found entity 12: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "13 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace " "Found entity 13: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "14 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode " "Found entity 14: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "15 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace " "Found entity 15: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "16 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "17 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "18 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "19 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo " "Found entity 19: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "20 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib " "Found entity 20: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "21 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im " "Found entity 21: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "22 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors " "Found entity 22: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "23 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg " "Found entity 23: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "24 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module " "Found entity 24: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "25 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem " "Found entity 25: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "26 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci " "Found entity 26: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""} { "Info" "ISGN_ENTITY_NAME" "27 My_First_NIOS_II_Platform_Designer_HelloNios_cpu " "Found entity 27: My_First_NIOS_II_Platform_Designer_HelloNios_cpu" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_GPIO " "Found entity 1: My_First_NIOS_II_Platform_Designer_GPIO" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w " "Found entity 1: My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140413 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w " "Found entity 2: My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140413 ""} { "Info" "ISGN_ENTITY_NAME" "3 My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r " "Found entity 3: My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140413 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r " "Found entity 4: My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140413 ""} { "Info" "ISGN_ENTITY_NAME" "5 My_First_NIOS_II_Platform_Designer_DEBUG " "Found entity 5: My_First_NIOS_II_Platform_Designer_DEBUG" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II " "Found entity 1: My_First_NIOS_II" {  } { { "My_First_NIOS_II.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309140430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309140430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "My_First_NIOS_II " "Elaborating entity \"My_First_NIOS_II\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724309140670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer My_First_NIOS_II_Platform_Designer:u0 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\"" {  } { { "My_First_NIOS_II.v" "u0" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309140684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_DEBUG My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_DEBUG\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "debug" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309140709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309140731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "wfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141031 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309141031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309141109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309141109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309141165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309141165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309141219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309141219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309141296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309141296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309141382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309141382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309141469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309141469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309141934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309141934 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309141934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309142514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309142691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_GPIO My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_GPIO:gpio " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_GPIO\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_GPIO:gpio\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "gpio" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309142756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "hellonios" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309142777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309142835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143383 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309143383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_5jd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309143473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309143473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143605 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309143605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9d1 " "Found entity 1: altsyncram_q9d1" {  } { { "db/altsyncram_q9d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_q9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309143694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309143694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q9d1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q9d1:auto_generated " "Elaborating entity \"altsyncram_q9d1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309143839 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309143839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_27d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309143928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309143928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309143934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144073 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309144073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_8ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309144173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309144173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONE10LP " "Parameter \"selected_device_family\" = \"CYCLONE10LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144420 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309144420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309144493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309144493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone 10 LP " "Parameter \"selected_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309144726 ""}  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309144726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309144976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309145773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146597 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309146999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309147091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309147100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309147198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309147208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 5 " "Parameter \"width_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151539 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309151539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfc1 " "Found entity 1: altsyncram_kfc1" {  } { { "db/altsyncram_kfc1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_kfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309151622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309151622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfc1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated " "Elaborating entity \"altsyncram_kfc1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151754 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309151754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_ddf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309151844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309151844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309151978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309151978 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309151978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_k3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309152091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309152091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309152344 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309152344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309152976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153294 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309153294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309153384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309153384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153708 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309153708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_SRAM My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_SRAM\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "sram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309153915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file My_First_NIOS_II_Platform_Designer_SRAM.hex " "Parameter \"init_file\" = \"My_First_NIOS_II_Platform_Designer_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309153915 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309153915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qi1 " "Found entity 1: altsyncram_2qi1" {  } { { "db/altsyncram_2qi1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_2qi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309154027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309154027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2qi1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_2qi1:auto_generated " "Elaborating entity \"altsyncram_2qi1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_2qi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_data_master_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_instruction_master_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hellonios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hellonios_debug_mem_slave_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_s1_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "gpio_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_data_master_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_instruction_master_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309154927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router_003" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hellonios_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hellonios_data_master_limiter\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_data_master_limiter" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_irq_mapper My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_irq_mapper:irq_mapper " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_irq_mapper\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_irq_mapper:irq_mapper\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309155627 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1724309156291 "|My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724309156631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.22.14:46:01 Progress: Loading sld4f5a1263/alt_sld_fab_wrapper_hw.tcl " "2024.08.22.14:46:01 Progress: Loading sld4f5a1263/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309161126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309163971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309164113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309166800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309166945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309167090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309167248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309167254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309167255 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724309167928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4f5a1263/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309168192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309168192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309168285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309168285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309168304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309168304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309168380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309168380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309168468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309168468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309168468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309168551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309168551 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724309171969 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724309171969 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724309171969 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724309171969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309172146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172146 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309172146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/mult_cp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309172231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309172231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309172304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724309172304 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724309172304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/mult_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724309172388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309172388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724309173122 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7644 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 398 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 4045 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7653 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 5896 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724309173277 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724309173277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309174505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724309176237 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724309176331 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724309176331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309176465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/output_files/My_First_NIOS_II.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/output_files/My_First_NIOS_II.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309177481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724309180727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724309180727 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "My_First_NIOS_II.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724309181081 "|My_First_NIOS_II|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724309181081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3765 " "Implemented 3765 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724309181081 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724309181081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3487 " "Implemented 3487 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724309181081 ""} { "Info" "ICUT_CUT_TM_RAMS" "257 " "Implemented 257 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724309181081 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1724309181081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724309181081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724309181135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:46:21 2024 " "Processing ended: Thu Aug 22 14:46:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724309181135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724309181135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724309181135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724309181135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724309183405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724309183412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:46:22 2024 " "Processing started: Thu Aug 22 14:46:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724309183412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724309183412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II " "Command: quartus_fit --read_settings_files=off --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724309183412 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724309183695 ""}
{ "Info" "0" "" "Project  = My_First_NIOS_II" {  } {  } 0 0 "Project  = My_First_NIOS_II" 0 0 "Fitter" 0 0 1724309183696 ""}
{ "Info" "0" "" "Revision = My_First_NIOS_II" {  } {  } 0 0 "Revision = My_First_NIOS_II" 0 0 "Fitter" 0 0 1724309183696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724309183842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724309183843 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "My_First_NIOS_II 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"My_First_NIOS_II\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724309183873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724309183929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724309183929 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724309184140 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724309184150 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724309184720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724309184720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724309184720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724309184720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724309184720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724309184720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724309184720 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724309184720 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 11610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724309184728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 11612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724309184728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 11614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724309184728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 11616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724309184728 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 11618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724309184728 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724309184728 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724309184731 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1724309184861 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 10 " "No exact pin location assignment(s) for 4 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1724309185190 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724309185555 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1724309185555 ""}
{ "Info" "ISTA_SDC_FOUND" "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724309185595 ""}
{ "Info" "ISTA_SDC_FOUND" "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.sdc " "Reading SDC File: 'My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724309185604 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724309185644 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1724309185644 "|My_First_NIOS_II|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309185671 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309185671 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309185671 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1724309185671 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1724309185678 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724309185678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724309185678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724309185678 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1724309185678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724309185961 ""}  } { { "My_First_NIOS_II.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 11600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724309185961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724309185961 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 11148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724309185961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724309185961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 4733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724309185961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724309185961 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724309185961 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724309185961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724309185962 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724309185962 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724309186485 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724309186489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724309186489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724309186495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724309186502 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724309186510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724309186619 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1724309186623 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1724309186623 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1724309186623 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1724309186623 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724309186623 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1724309186641 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1724309186641 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1724309186641 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 14 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 23 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724309186641 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1724309186641 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1724309186641 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724309186829 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724309186837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724309187572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724309188065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724309188101 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724309188777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724309188777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724309189324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724309190613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724309190613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724309190933 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1724309190933 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724309190933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724309190937 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724309191097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724309191121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724309191416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724309191418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724309191891 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724309192622 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone 10 LP " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "My_First_NIOS_II.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724309192970 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1724309192970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/output_files/My_First_NIOS_II.fit.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/output_files/My_First_NIOS_II.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724309193213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5492 " "Peak virtual memory: 5492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724309194372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:46:34 2024 " "Processing ended: Thu Aug 22 14:46:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724309194372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724309194372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724309194372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724309194372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724309196254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724309196263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:46:35 2024 " "Processing started: Thu Aug 22 14:46:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724309196263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724309196263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II " "Command: quartus_asm --read_settings_files=off --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724309196263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724309196830 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724309197930 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724309197963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724309198316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:46:38 2024 " "Processing ended: Thu Aug 22 14:46:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724309198316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724309198316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724309198316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724309198316 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724309199042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724309200520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724309200528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 14:46:39 2024 " "Processing started: Thu Aug 22 14:46:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724309200528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1724309200528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta My_First_NIOS_II -c My_First_NIOS_II " "Command: quartus_sta My_First_NIOS_II -c My_First_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1724309200528 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1724309200785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1724309201709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1724309201709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309201756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309201756 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724309202084 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1724309202084 ""}
{ "Info" "ISTA_SDC_FOUND" "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724309202108 ""}
{ "Info" "ISTA_SDC_FOUND" "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.sdc " "Reading SDC File: 'My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1724309202119 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724309202151 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1724309202151 "|My_First_NIOS_II|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309202175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309202175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309202175 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1724309202175 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1724309202183 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1724309202196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.996 " "Worst-case setup slack is 45.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.996               0.000 altera_reserved_tck  " "   45.996               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.003 " "Worst-case recovery slack is 48.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.003               0.000 altera_reserved_tck  " "   48.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.462 " "Worst-case removal slack is 1.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 altera_reserved_tck  " "    1.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.514 " "Worst-case minimum pulse width slack is 49.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.514               0.000 altera_reserved_tck  " "   49.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202238 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.115 ns " "Worst Case Available Settling Time: 197.115 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309202272 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724309202272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1724309202278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724309202300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724309202744 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724309202951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1724309202951 "|My_First_NIOS_II|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309202966 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309202966 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309202966 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1724309202966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.654 " "Worst-case setup slack is 46.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.654               0.000 altera_reserved_tck  " "   46.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.406 " "Worst-case recovery slack is 48.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.406               0.000 altera_reserved_tck  " "   48.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309202995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309202995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.303 " "Worst-case removal slack is 1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303               0.000 altera_reserved_tck  " "    1.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309203001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.410 " "Worst-case minimum pulse width slack is 49.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.410               0.000 altera_reserved_tck  " "   49.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309203006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.508 ns " "Worst Case Available Settling Time: 197.508 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203046 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724309203046 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1724309203052 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724309203213 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1724309203213 "|My_First_NIOS_II|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309203225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309203225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724309203225 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1724309203225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.489 " "Worst-case setup slack is 48.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.489               0.000 altera_reserved_tck  " "   48.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309203236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309203243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.392 " "Worst-case recovery slack is 49.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.392               0.000 altera_reserved_tck  " "   49.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309203250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.673 " "Worst-case removal slack is 0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 altera_reserved_tck  " "    0.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309203256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.282 " "Worst-case minimum pulse width slack is 49.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 altera_reserved_tck  " "   49.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724309203263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724309203263 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.696 ns " "Worst Case Available Settling Time: 198.696 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724309203299 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724309203299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724309203585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724309203585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724309203661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 14:46:43 2024 " "Processing ended: Thu Aug 22 14:46:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724309203661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724309203661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724309203661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724309203661 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724309204417 ""}
