{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@316:369@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 1'b0;\n      up_rdata <= 1'b0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[7:0])\n          8'h10: up_rdata <= {28'h0, up_tdd_gated_tx_dmapath,\n                                     up_tdd_gated_rx_dmapath,\n                                     up_tdd_tx_only,\n                                     up_tdd_rx_only,\n                                     up_tdd_secondary,\n                                     up_tdd_enable};\n          8'h11: up_rdata <= {24'h0, up_tdd_burst_count};\n          8'h12: up_rdata <= { 8'h0, up_tdd_counter_init};\n          8'h13: up_rdata <= { 8'h0, up_tdd_frame_length};\n          8'h14: up_rdata <= {31'h0, up_tdd_terminal_type};\n          8'h18: up_rdata <= {24'h0, up_tdd_status_s};\n          8'h20: up_rdata <= { 8'h0, up_tdd_vco_rx_on_1};\n          8'h21: up_rdata <= { 8'h0, up_tdd_vco_rx_off_1};\n          8'h22: up_rdata <= { 8'h0, up_tdd_vco_tx_on_1};\n          8'h23: up_rdata <= { 8'h0, up_tdd_vco_tx_off_1};\n          8'h24: up_rdata <= { 8'h0, up_tdd_rx_on_1};\n          8'h25: up_rdata <= { 8'h0, up_tdd_rx_off_1};\n          8'h26: up_rdata <= { 8'h0, up_tdd_tx_on_1};\n          8'h27: up_rdata <= { 8'h0, up_tdd_tx_off_1};\n          8'h28: up_rdata <= { 8'h0, up_tdd_tx_dp_on_1};\n          8'h29: up_rdata <= { 8'h0, up_tdd_tx_dp_off_1};\n          8'h30: up_rdata <= { 8'h0, up_tdd_vco_rx_on_2};\n          8'h31: up_rdata <= { 8'h0, up_tdd_vco_rx_off_2};\n          8'h32: up_rdata <= { 8'h0, up_tdd_vco_tx_on_2};\n          8'h33: up_rdata <= { 8'h0, up_tdd_vco_tx_off_2};\n          8'h34: up_rdata <= { 8'h0, up_tdd_rx_on_2};\n          8'h35: up_rdata <= { 8'h0, up_tdd_rx_off_2};\n          8'h36: up_rdata <= { 8'h0, up_tdd_tx_on_2};\n          8'h37: up_rdata <= { 8'h0, up_tdd_tx_off_2};\n          8'h38: up_rdata <= { 8'h0, up_tdd_tx_dp_on_2};\n          8'h39: up_rdata <= { 8'h0, up_tdd_tx_dp_off_2};\n          default: up_rdata <= 32'h0;\n        endcase\n      end\n    end\n  end\n\n  // rf tdd control signal CDC\n\n  up_xfer_cntrl #(.DATA_WIDTH(15)) i_tdd_control (\n    .up_rstn(up_rstn),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[338, "          8'h14: up_rdata <= {31'h0, up_tdd_terminal_type};\n"]], "Add": [[328, "          8'h00: up_rdata <= PCORE_VERSION;\n"], [328, "          8'h01: up_rdata <= ID;\n"], [328, "          8'h02: up_rdata <= up_scratch;\n"], [338, "          8'h14: up_rdata <= {30'h0, up_tdd_terminal_type,\n"], [338, "                                     up_tdd_sync_enable};\n"]]}}