{"vcs1":{"timestamp_begin":1684325861.546904618, "rt":1.35, "ut":0.38, "st":0.24}}
{"vcselab":{"timestamp_begin":1684325862.987360227, "rt":1.21, "ut":0.47, "st":0.15}}
{"link":{"timestamp_begin":1684325864.273888954, "rt":0.45, "ut":0.23, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684325860.908366943}
{"VCS_COMP_START_TIME": 1684325860.908366943}
{"VCS_COMP_END_TIME": 1684325866.241636791}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330648}}
{"stitch_vcselab": {"peak_mem": 211888}}
