<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2110" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2110{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2110{left:385px;bottom:48px;letter-spacing:-0.1px;}
#t3_2110{left:469px;bottom:48px;letter-spacing:-0.14px;}
#t4_2110{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t5_2110{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t6_2110{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t7_2110{left:96px;bottom:953px;letter-spacing:0.13px;}
#t8_2110{left:96px;bottom:934px;letter-spacing:0.11px;word-spacing:0.01px;}
#t9_2110{left:96px;bottom:910px;letter-spacing:0.13px;word-spacing:0.01px;}
#ta_2110{left:96px;bottom:884px;letter-spacing:-0.15px;}
#tb_2110{left:96px;bottom:856px;letter-spacing:0.12px;}
#tc_2110{left:96px;bottom:838px;letter-spacing:0.12px;word-spacing:0.01px;}
#td_2110{left:96px;bottom:820px;letter-spacing:0.12px;word-spacing:-0.01px;}
#te_2110{left:96px;bottom:801px;letter-spacing:0.12px;}
#tf_2110{left:96px;bottom:783px;letter-spacing:0.13px;word-spacing:-0.22px;}
#tg_2110{left:96px;bottom:765px;letter-spacing:0.12px;word-spacing:-0.03px;}
#th_2110{left:96px;bottom:746px;letter-spacing:0.12px;word-spacing:0.01px;}
#ti_2110{left:96px;bottom:721px;letter-spacing:-0.15px;}
#tj_2110{left:96px;bottom:693px;letter-spacing:0.13px;}
#tk_2110{left:96px;bottom:670px;letter-spacing:0.16px;word-spacing:0.05px;}
#tl_2110{left:96px;bottom:647px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tm_2110{left:96px;bottom:629px;letter-spacing:0.12px;word-spacing:0.01px;}
#tn_2110{left:96px;bottom:611px;letter-spacing:0.12px;word-spacing:-0.6px;}
#to_2110{left:96px;bottom:592px;letter-spacing:0.13px;word-spacing:-0.71px;}
#tp_2110{left:96px;bottom:574px;letter-spacing:0.13px;}
#tq_2110{left:96px;bottom:556px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tr_2110{left:96px;bottom:537px;letter-spacing:0.12px;}
#ts_2110{left:96px;bottom:515px;letter-spacing:0.16px;word-spacing:0.05px;}
#tt_2110{left:96px;bottom:491px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tu_2110{left:96px;bottom:473px;letter-spacing:0.13px;word-spacing:-0.09px;}
#tv_2110{left:96px;bottom:455px;letter-spacing:0.12px;}
#tw_2110{left:96px;bottom:436px;letter-spacing:0.12px;word-spacing:-0.61px;}
#tx_2110{left:96px;bottom:418px;letter-spacing:0.13px;word-spacing:-0.28px;}
#ty_2110{left:96px;bottom:400px;letter-spacing:0.13px;}
#tz_2110{left:96px;bottom:381px;letter-spacing:0.13px;}
#t10_2110{left:96px;bottom:345px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t11_2110{left:96px;bottom:232px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t12_2110{left:96px;bottom:213px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t13_2110{left:96px;bottom:1016px;letter-spacing:0.3px;}
#t14_2110{left:96px;bottom:987px;letter-spacing:0.3px;}
#t15_2110{left:441px;bottom:1016px;letter-spacing:0.22px;word-spacing:-0.02px;}
#t16_2110{left:140px;bottom:311px;letter-spacing:0.16px;}
#t17_2110{left:232px;bottom:311px;letter-spacing:0.16px;}
#t18_2110{left:524px;bottom:311px;letter-spacing:0.12px;word-spacing:0.07px;}
#t19_2110{left:127px;bottom:289px;letter-spacing:0.17px;}
#t1a_2110{left:238px;bottom:289px;letter-spacing:0.16px;}
#t1b_2110{left:300px;bottom:289px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1c_2110{left:122px;bottom:266px;letter-spacing:0.18px;}
#t1d_2110{left:243px;bottom:266px;letter-spacing:-0.38px;}
#t1e_2110{left:300px;bottom:266px;letter-spacing:0.11px;word-spacing:0.06px;}
#t1f_2110{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2110{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2110{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2110{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2110{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2110{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_2110{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s7_2110{font-size:15px;font-family:Arial_62w;color:#000;}
.s8_2110{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2110" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2110Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2110" style="-webkit-user-select: none;"><object width="935" height="1210" data="2110/2110.svg" type="image/svg+xml" id="pdf2110" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2110" class="t s1_2110">Instruction Reference </span><span id="t2_2110" class="t s1_2110">HSUBPS, </span><span id="t3_2110" class="t s1_2110">VHSUBPS </span><span id="t4_2110" class="t s1_2110">149 </span>
<span id="t5_2110" class="t s1_2110">26568—Rev. 3.25—November 2021 </span><span id="t6_2110" class="t s1_2110">AMD64 Technology </span>
<span id="t7_2110" class="t s2_2110">Subtracts adjacent pairs of single-precision floating-point values in two source operands and writes </span>
<span id="t8_2110" class="t s2_2110">the differences to a destination. </span>
<span id="t9_2110" class="t s2_2110">There are legacy and extended forms of the instruction: </span>
<span id="ta_2110" class="t s3_2110">HSUBPS </span>
<span id="tb_2110" class="t s2_2110">Subtracts the packed single-precision values in bits [63:32] from the values in bits [31:0] of the first </span>
<span id="tc_2110" class="t s2_2110">source XMM register and writes the difference to bits [31:0] of the destination; subtracts the packed </span>
<span id="td_2110" class="t s2_2110">single-precision values in bits [127:96] from the value in bits [95:64] of the first source register and </span>
<span id="te_2110" class="t s2_2110">writes the difference to bits [63:32] of the destination. Subtracts the corresponding values of the sec- </span>
<span id="tf_2110" class="t s2_2110">ond source XMM register or a 128-bit memory location and writes the differences to bits [95:64] and </span>
<span id="tg_2110" class="t s2_2110">[127:96] of the destination. The first source register is also the destination. Bits [255:128] of the </span>
<span id="th_2110" class="t s2_2110">YMM register that corresponds to the destination are not affected. </span>
<span id="ti_2110" class="t s3_2110">VHSUBPS </span>
<span id="tj_2110" class="t s2_2110">The extended form of the instruction has both 128-bit and 256-bit encodings: </span>
<span id="tk_2110" class="t s4_2110">XMM Encoding </span>
<span id="tl_2110" class="t s2_2110">Subtracts the packed single-precision values in bits [63:32] from the value in bits [31:0] of the first </span>
<span id="tm_2110" class="t s2_2110">source XMM register and writes the difference to bits [31:0] of the destination XMM register; sub- </span>
<span id="tn_2110" class="t s2_2110">tracts the packed single-precision values in bits [127:96] from the value bits [95:64] of the first source </span>
<span id="to_2110" class="t s2_2110">register and writes the sum to bits [63:32] of the destination. Subtracts the corresponding values of the </span>
<span id="tp_2110" class="t s2_2110">second source XMM register or a 128-bit memory location and writes the differences to bits [95:64] </span>
<span id="tq_2110" class="t s2_2110">and [127:96] of the destination. Bits [255:128] of the YMM register that corresponds to the destina- </span>
<span id="tr_2110" class="t s2_2110">tion are cleared. </span>
<span id="ts_2110" class="t s4_2110">YMM Encoding </span>
<span id="tt_2110" class="t s2_2110">Subtracts the packed single-precision values in bits [63:32] from the value in bits [31:0] of the first </span>
<span id="tu_2110" class="t s2_2110">source YMM register and writes the difference to bits [31:0] of the destination YMM register; sub- </span>
<span id="tv_2110" class="t s2_2110">tracts the packed single-precision values in bits [127:96] from the value in bits [95:64] of the first </span>
<span id="tw_2110" class="t s2_2110">source register and writes the difference to bits [63:32] of the destination. Subtracts the corresponding </span>
<span id="tx_2110" class="t s2_2110">values of the second source YMM register or a 256-bit memory location and writes the differences to </span>
<span id="ty_2110" class="t s2_2110">bits [95:64] and [127:96] of the destination. Performs the same process for the upper 128 bits of the </span>
<span id="tz_2110" class="t s2_2110">sources and destination. </span>
<span id="t10_2110" class="t s5_2110">Instruction Support </span>
<span id="t11_2110" class="t s2_2110">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t12_2110" class="t s2_2110">dix E of Volume 3. </span>
<span id="t13_2110" class="t s6_2110">HSUBPS </span>
<span id="t14_2110" class="t s6_2110">VHSUBPS </span>
<span id="t15_2110" class="t s6_2110">Horizontal Subtract Packed Single </span>
<span id="t16_2110" class="t s4_2110">Form </span><span id="t17_2110" class="t s4_2110">Subset </span><span id="t18_2110" class="t s4_2110">Feature Flag </span>
<span id="t19_2110" class="t s7_2110">HSUBPS </span><span id="t1a_2110" class="t s7_2110">SSE3 </span><span id="t1b_2110" class="t s7_2110">CPUID Fn0000_0001_ECX[SSE3] (bit 0) </span>
<span id="t1c_2110" class="t s7_2110">VHSUBPS </span><span id="t1d_2110" class="t s7_2110">AVX </span><span id="t1e_2110" class="t s7_2110">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1f_2110" class="t s8_2110">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
