=====
SETUP
-2.828
11.743
8.915
adc/adc_data_addr_5_s0
1.654
2.112
display/bram_wr_addr_5_s0
4.213
5.312
display/n264_s0
6.612
7.570
display/n265_s0
7.570
7.627
display/n266_s0
7.627
7.684
display/n267_s0
7.684
7.741
display/n268_s0
7.741
7.798
display/n269_s0
7.798
7.855
display/n270_s0
7.855
7.912
display/n271_s0
7.912
7.969
display/n272_s0
7.969
8.026
display/n273_s0
8.026
8.080
display/bram_rd_clk_en_s2
9.027
10.126
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_0
10.143
10.945
display/dual_port_ram/sdpb_inst_0
11.743
=====
SETUP
-2.824
11.739
8.915
adc/adc_data_addr_5_s0
1.654
2.112
display/bram_wr_addr_5_s0
4.213
5.312
display/n264_s0
6.612
7.570
display/n265_s0
7.570
7.627
display/n266_s0
7.627
7.684
display/n267_s0
7.684
7.741
display/n268_s0
7.741
7.798
display/n269_s0
7.798
7.855
display/n270_s0
7.855
7.912
display/n271_s0
7.912
7.969
display/n272_s0
7.969
8.026
display/n273_s0
8.026
8.080
display/bram_rd_clk_en_s2
9.027
10.126
display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_1
10.143
10.945
display/dual_port_ram/sdpb_inst_1
11.739
=====
SETUP
-1.370
10.428
9.059
adc/adc_data_addr_5_s0
1.654
2.112
display/bram_wr_addr_5_s0
4.213
5.312
display/n264_s0
6.612
7.570
display/n265_s0
7.570
7.627
display/n266_s0
7.627
7.684
display/n267_s0
7.684
7.741
display/n268_s0
7.741
7.798
display/n269_s0
7.798
7.855
display/n270_s0
7.855
7.912
display/n271_s0
7.912
7.969
display/n272_s0
7.969
8.026
display/n273_s0
8.026
8.080
display/bram_rd_clk_en_s2
9.027
10.088
display/dual_port_ram/dff_inst_0
10.428
=====
SETUP
0.044
9.067
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_30_s0
9.067
=====
SETUP
0.044
9.067
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_31_s0
9.067
=====
SETUP
0.048
9.062
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_24_s0
9.062
=====
SETUP
0.048
9.062
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_25_s0
9.062
=====
SETUP
0.048
9.062
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_26_s0
9.062
=====
SETUP
0.048
9.062
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_27_s0
9.062
=====
SETUP
0.048
9.062
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_28_s0
9.062
=====
SETUP
0.048
9.062
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_29_s0
9.062
=====
SETUP
0.075
9.036
9.111
display/rst_frame_buffer_count_2_s0
1.654
2.112
display/n542_s5
2.609
3.641
display/n542_s2
3.647
4.449
display/n542_s1
4.867
5.689
display/n542_s0
6.510
7.135
display/rst_data_addr_6_s0
9.036
=====
SETUP
0.411
8.699
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_18_s0
8.699
=====
SETUP
0.411
8.699
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_19_s0
8.699
=====
SETUP
0.411
8.699
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_20_s0
8.699
=====
SETUP
0.411
8.699
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_21_s0
8.699
=====
SETUP
0.411
8.699
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_22_s0
8.699
=====
SETUP
0.411
8.699
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_23_s0
8.699
=====
SETUP
0.416
8.695
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_1_s0
8.695
=====
SETUP
0.416
8.695
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_2_s0
8.695
=====
SETUP
0.416
8.695
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_3_s0
8.695
=====
SETUP
0.416
8.695
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_4_s0
8.695
=====
SETUP
0.416
8.695
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_5_s0
8.695
=====
SETUP
0.416
8.695
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_12_s0
8.695
=====
SETUP
0.416
8.695
9.111
adc/waiting_state_count_26_s0
1.654
2.112
adc/n152_s8
2.919
3.721
adc/n152_s5
4.140
5.239
adc/n152_s2
6.044
6.669
adc/n152_s1
7.089
7.891
adc/waiting_state_count_13_s0
8.695
=====
HOLD
0.563
2.173
1.610
adc/adc_state_2_s1
1.595
1.928
adc/waiting_state_count_0_s0
2.173
=====
HOLD
0.708
2.302
1.595
adc/adc_mem_addr_count_0_s1
1.595
1.928
adc/n76_s3
1.930
2.302
adc/adc_mem_addr_count_0_s1
2.302
=====
HOLD
0.708
2.302
1.595
adc/waiting_state_count_0_s0
1.595
1.928
adc/n151_s2
1.930
2.302
adc/waiting_state_count_0_s0
2.302
=====
HOLD
0.710
2.305
1.595
adc/adc_state_0_s1
1.595
1.928
adc/n190_s21
1.933
2.305
adc/adc_state_0_s1
2.305
=====
HOLD
0.711
2.284
1.573
display/y_Count_1_s3
1.573
1.906
display/n70_s3
1.912
2.284
display/y_Count_1_s3
2.284
=====
HOLD
0.712
2.285
1.573
display/y_Count_5_s3
1.573
1.906
display/n66_s4
1.913
2.285
display/y_Count_5_s3
2.285
=====
HOLD
0.714
2.286
1.573
display/y_Count_9_s1
1.573
1.906
display/n62_s1
1.914
2.286
display/y_Count_9_s1
2.286
=====
HOLD
0.715
2.309
1.595
adc/adc_state_2_s1
1.595
1.928
adc/n188_s23
1.937
2.309
adc/adc_state_2_s1
2.309
=====
HOLD
0.729
2.323
1.595
adc/waiting_state_count_2_s0
1.595
1.928
adc/n149_s
1.929
2.323
adc/waiting_state_count_2_s0
2.323
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_6_s0
1.595
1.928
adc/n145_s
1.930
2.324
adc/waiting_state_count_6_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_8_s0
1.595
1.928
adc/n143_s
1.930
2.324
adc/waiting_state_count_8_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_12_s0
1.595
1.928
adc/n139_s
1.930
2.324
adc/waiting_state_count_12_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_14_s0
1.595
1.928
adc/n137_s
1.930
2.324
adc/waiting_state_count_14_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_18_s0
1.595
1.928
adc/n133_s
1.930
2.324
adc/waiting_state_count_18_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_20_s0
1.595
1.928
adc/n131_s
1.930
2.324
adc/waiting_state_count_20_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_24_s0
1.595
1.928
adc/n127_s
1.930
2.324
adc/waiting_state_count_24_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_26_s0
1.595
1.928
adc/n125_s
1.930
2.324
adc/waiting_state_count_26_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/waiting_state_count_30_s0
1.595
1.928
adc/n121_s
1.930
2.324
adc/waiting_state_count_30_s0
2.324
=====
HOLD
0.730
2.324
1.595
adc/adc_mem_addr_count_2_s0
1.595
1.928
adc/n74_s
1.930
2.324
adc/adc_mem_addr_count_2_s0
2.324
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_3_s0
1.595
1.928
display/n334_s
1.931
2.325
display/rst_frame_buffer_count_3_s0
2.325
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_7_s0
1.595
1.928
display/n330_s
1.931
2.325
display/rst_frame_buffer_count_7_s0
2.325
=====
HOLD
0.731
2.325
1.595
display/rst_frame_buffer_count_9_s0
1.595
1.928
display/n328_s
1.931
2.325
display/rst_frame_buffer_count_9_s0
2.325
=====
HOLD
0.732
2.327
1.595
adc/adc_mem_addr_count_6_s0
1.595
1.928
adc/n70_s
1.933
2.327
adc/adc_mem_addr_count_6_s0
2.327
=====
HOLD
0.732
2.327
1.595
display/rst_frame_buffer_count_13_s0
1.595
1.928
display/n324_s
1.933
2.327
display/rst_frame_buffer_count_13_s0
2.327
=====
HOLD
0.732
2.305
1.573
display/x_Count_3_s0
1.573
1.906
display/n36_s
1.911
2.305
display/x_Count_3_s0
2.305
