
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f158  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  0800f338  0800f338  00010338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f4d4  0800f4d4  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f4d4  0800f4d4  000104d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f4dc  0800f4dc  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f4dc  0800f4dc  000104dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f4e0  0800f4e0  000104e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f4e4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017f4  200001e0  0800f6c4  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019d4  0800f6c4  000119d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002adcc  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fb0  00000000  00000000  0003bfdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002130  00000000  00000000  00041f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000193e  00000000  00000000  000440c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028130  00000000  00000000  000459fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ce0d  00000000  00000000  0006db2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6d04  00000000  00000000  0009a93b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018163f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092e4  00000000  00000000  00181684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0018a968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f320 	.word	0x0800f320

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800f320 	.word	0x0800f320

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	887a      	ldrh	r2, [r7, #2]
 800060a:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2200      	movs	r2, #0
 8000616:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f005 f84c 	bl	80056c0 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6178      	str	r0, [r7, #20]
 8000638:	6139      	str	r1, [r7, #16]
 800063a:	60fa      	str	r2, [r7, #12]
 800063c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000640:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d00c      	beq.n	8000662 <DAC8551_Init+0x32>
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d009      	beq.n	8000662 <DAC8551_Init+0x32>
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d006      	beq.n	8000662 <DAC8551_Init+0x32>
 8000654:	edd7 7a01 	vldr	s15, [r7, #4]
 8000658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800065c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000660:	d801      	bhi.n	8000666 <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 8000662:	2302      	movs	r3, #2
 8000664:	e02f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	897a      	ldrh	r2, [r7, #10]
 8000676:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2200      	movs	r2, #0
 8000682:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	2200      	movs	r2, #0
 8000688:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800068a:	897b      	ldrh	r3, [r7, #10]
 800068c:	2201      	movs	r2, #1
 800068e:	4619      	mov	r1, r3
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f005 f815 	bl	80056c0 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 8000696:	6978      	ldr	r0, [r7, #20]
 8000698:	f000 f83d 	bl	8000716 <DAC8551_PowerUp>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 80006a2:	2303      	movs	r3, #3
 80006a4:	e00f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	2201      	movs	r2, #1
 80006aa:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 80006ac:	2100      	movs	r1, #0
 80006ae:	6978      	ldr	r0, [r7, #20]
 80006b0:	f000 f80d 	bl	80006ce <DAC8551_WriteValue>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d004      	beq.n	80006c4 <DAC8551_Init+0x94>
    	hdac->initialized = false;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 80006c0:	2303      	movs	r3, #3
 80006c2:	e000      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	460b      	mov	r3, r1
 80006d8:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f000 f871 	bl	80007c2 <DAC8551_ValidateHandle>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f083 0301 	eor.w	r3, r3, #1
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 80006ec:	2302      	movs	r3, #2
 80006ee:	e00e      	b.n	800070e <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f000 f820 	bl	800073c <DAC8551_WriteCommand>
 80006fc:	4603      	mov	r3, r0
 80006fe:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d102      	bne.n	800070c <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	887a      	ldrh	r2, [r7, #2]
 800070a:	821a      	strh	r2, [r3, #16]
    }

    return status;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d101      	bne.n	8000728 <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 8000724:	2302      	movs	r3, #2
 8000726:	e005      	b.n	8000734 <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2130      	movs	r1, #48	@ 0x30
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f000 f805 	bl	800073c <DAC8551_WriteCommand>
 8000732:	4603      	mov	r3, r0
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
 8000748:	4613      	mov	r3, r2
 800074a:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d007      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 8000762:	2302      	movs	r3, #2
 8000764:	e029      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 800076a:	883b      	ldrh	r3, [r7, #0]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	b29b      	uxth	r3, r3
 8000770:	b2db      	uxtb	r3, r3
 8000772:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 8000774:	883b      	ldrh	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6858      	ldr	r0, [r3, #4]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	891b      	ldrh	r3, [r3, #8]
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	f004 ff9b 	bl	80056c0 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	f107 010c 	add.w	r1, r7, #12
 8000792:	2364      	movs	r3, #100	@ 0x64
 8000794:	2203      	movs	r2, #3
 8000796:	f008 fbd0 	bl	8008f3a <HAL_SPI_Transmit>
 800079a:	4603      	mov	r3, r0
 800079c:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6858      	ldr	r0, [r3, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	891b      	ldrh	r3, [r3, #8]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	f004 ff89 	bl	80056c0 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <DAC8551_WriteCommand+0x7c>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e000      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
 80007b8:	2303      	movs	r3, #3
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d015      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	7c9b      	ldrb	r3, [r3, #18]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d011      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00d      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d009      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80007ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f6:	dd01      	ble.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007f8:	2301      	movs	r3, #1
 80007fa:	e000      	b.n	80007fe <DAC8551_ValidateHandle+0x3c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	b2db      	uxtb	r3, r3
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 8000810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000814:	b089      	sub	sp, #36	@ 0x24
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	4611      	mov	r1, r2
 800081e:	461a      	mov	r2, r3
 8000820:	460b      	mov	r3, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	80bb      	strh	r3, [r7, #4]
 8000828:	466b      	mov	r3, sp
 800082a:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	79fa      	ldrb	r2, [r7, #7]
 8000836:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	88ba      	ldrh	r2, [r7, #4]
 800083c:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000844:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800084c:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 800084e:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8000852:	460b      	mov	r3, r1
 8000854:	3b01      	subs	r3, #1
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	b28b      	uxth	r3, r1
 800085a:	2200      	movs	r2, #0
 800085c:	4698      	mov	r8, r3
 800085e:	4691      	mov	r9, r2
 8000860:	f04f 0200 	mov.w	r2, #0
 8000864:	f04f 0300 	mov.w	r3, #0
 8000868:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800086c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000870:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000874:	b28b      	uxth	r3, r1
 8000876:	2200      	movs	r2, #0
 8000878:	461c      	mov	r4, r3
 800087a:	4615      	mov	r5, r2
 800087c:	f04f 0200 	mov.w	r2, #0
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	00eb      	lsls	r3, r5, #3
 8000886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800088a:	00e2      	lsls	r2, r4, #3
 800088c:	460b      	mov	r3, r1
 800088e:	3307      	adds	r3, #7
 8000890:	08db      	lsrs	r3, r3, #3
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	ebad 0d03 	sub.w	sp, sp, r3
 8000898:	466b      	mov	r3, sp
 800089a:	3300      	adds	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 800089e:	2200      	movs	r2, #0
 80008a0:	6979      	ldr	r1, [r7, #20]
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f000 f84c 	bl	8000940 <eepromReadPage>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <eepromInit+0xa2>
 80008ae:	2301      	movs	r3, #1
 80008b0:	e012      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	83fb      	strh	r3, [r7, #30]
 80008b6:	e009      	b.n	80008cc <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 80008b8:	8bfb      	ldrh	r3, [r7, #30]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <eepromInit+0xb6>
 80008c2:	2302      	movs	r3, #2
 80008c4:	e008      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008c6:	8bfb      	ldrh	r3, [r7, #30]
 80008c8:	3301      	adds	r3, #1
 80008ca:	83fb      	strh	r3, [r7, #30]
 80008cc:	8bfa      	ldrh	r2, [r7, #30]
 80008ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3f0      	bcc.n	80008b8 <eepromInit+0xa8>

	return EE_OK;
 80008d6:	2300      	movs	r3, #0
 80008d8:	46b5      	mov	sp, r6
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080008e4 <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b08a      	sub	sp, #40	@ 0x28
 80008e8:	af04      	add	r7, sp, #16
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	4613      	mov	r3, r2
 80008f0:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	895b      	ldrh	r3, [r3, #10]
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	fb12 f303 	smulbb	r3, r2, r3
 80008fc:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	6818      	ldr	r0, [r3, #0]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 800090c:	461d      	mov	r5, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	895b      	ldrh	r3, [r3, #10]
 8000912:	8afa      	ldrh	r2, [r7, #22]
 8000914:	2164      	movs	r1, #100	@ 0x64
 8000916:	9102      	str	r1, [sp, #8]
 8000918:	9301      	str	r3, [sp, #4]
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	462b      	mov	r3, r5
 8000920:	4621      	mov	r1, r4
 8000922:	f004 ff9b 	bl	800585c <HAL_I2C_Mem_Write>
 8000926:	4603      	mov	r3, r0
 8000928:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 800092a:	7d7b      	ldrb	r3, [r7, #21]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 8000930:	200a      	movs	r0, #10
 8000932:	f001 fcfd 	bl	8002330 <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 8000936:	7d7b      	ldrb	r3, [r7, #21]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bdb0      	pop	{r4, r5, r7, pc}

08000940 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 8000940:	b5b0      	push	{r4, r5, r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af04      	add	r7, sp, #16
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	4613      	mov	r3, r2
 800094c:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	895b      	ldrh	r3, [r3, #10]
 8000952:	88fa      	ldrh	r2, [r7, #6]
 8000954:	fb12 f303 	smulbb	r3, r2, r3
 8000958:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 8000968:	461d      	mov	r5, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	895b      	ldrh	r3, [r3, #10]
 800096e:	8afa      	ldrh	r2, [r7, #22]
 8000970:	2114      	movs	r1, #20
 8000972:	9102      	str	r1, [sp, #8]
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	462b      	mov	r3, r5
 800097c:	4621      	mov	r1, r4
 800097e:	f005 f881 	bl	8005a84 <HAL_I2C_Mem_Read>
 8000982:	4603      	mov	r3, r0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bdb0      	pop	{r4, r5, r7, pc}

0800098c <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 800098c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000990:	b087      	sub	sp, #28
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	466b      	mov	r3, sp
 8000998:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	8959      	ldrh	r1, [r3, #10]
 80009a2:	460b      	mov	r3, r1
 80009a4:	3b01      	subs	r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	b28b      	uxth	r3, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	4691      	mov	r9, r2
 80009b0:	f04f 0200 	mov.w	r2, #0
 80009b4:	f04f 0300 	mov.w	r3, #0
 80009b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009c4:	b28b      	uxth	r3, r1
 80009c6:	2200      	movs	r2, #0
 80009c8:	461c      	mov	r4, r3
 80009ca:	4615      	mov	r5, r2
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	f04f 0300 	mov.w	r3, #0
 80009d4:	00eb      	lsls	r3, r5, #3
 80009d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009da:	00e2      	lsls	r2, r4, #3
 80009dc:	460b      	mov	r3, r1
 80009de:	3307      	adds	r3, #7
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	ebad 0d03 	sub.w	sp, sp, r3
 80009e8:	466b      	mov	r3, sp
 80009ea:	3300      	adds	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	895b      	ldrh	r3, [r3, #10]
 80009f2:	461a      	mov	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f00d ff10 	bl	800e81c <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 80009fc:	2300      	movs	r3, #0
 80009fe:	82bb      	strh	r3, [r7, #20]
 8000a00:	e012      	b.n	8000a28 <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 8000a02:	8abb      	ldrh	r3, [r7, #20]
 8000a04:	461a      	mov	r2, r3
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff6b 	bl	80008e4 <eepromWritePage>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 8000a12:	200a      	movs	r0, #10
 8000a14:	f001 fc8c 	bl	8002330 <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <eepromFormat+0x96>
 8000a1e:	7dfb      	ldrb	r3, [r7, #23]
 8000a20:	e008      	b.n	8000a34 <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000a22:	8abb      	ldrh	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	82bb      	strh	r3, [r7, #20]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	895b      	ldrh	r3, [r3, #10]
 8000a2c:	8aba      	ldrh	r2, [r7, #20]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e7      	bcc.n	8000a02 <eepromFormat+0x76>
	}
	return status;
 8000a32:	7dfb      	ldrb	r3, [r7, #23]
 8000a34:	46b5      	mov	sp, r6
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	371c      	adds	r7, #28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000a40 <ProcessFDCANMessage>:
 * @param id: The CAN ID of the received message.
 * @param data: Pointer to the received data.
 * @param length: Length of the received data in bytes.
 * @retval None
 */
void ProcessFDCANMessage(uint32_t id, uint8_t *data, uint8_t length) {
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	71fb      	strb	r3, [r7, #7]
    // Example: Identify message sender by CAN ID
    switch (id) {
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	3b01      	subs	r3, #1
 8000a52:	2b03      	cmp	r3, #3
 8000a54:	d80a      	bhi.n	8000a6c <ProcessFDCANMessage+0x2c>
 8000a56:	a201      	add	r2, pc, #4	@ (adr r2, 8000a5c <ProcessFDCANMessage+0x1c>)
 8000a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a5c:	08000a6d 	.word	0x08000a6d
 8000a60:	08000a6d 	.word	0x08000a6d
 8000a64:	08000a6d 	.word	0x08000a6d
 8000a68:	08000a6d 	.word	0x08000a6d
        case 0x04:
            // Process message from device 4
            break;
        default:
            // Handle unknown messages
            break;
 8000a6c:	bf00      	nop
    }
}
 8000a6e:	bf00      	nop
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000a86:	4b12      	ldr	r3, [pc, #72]	@ (8000ad0 <BSP_SPI1_Init+0x54>)
 8000a88:	4a12      	ldr	r2, [pc, #72]	@ (8000ad4 <BSP_SPI1_Init+0x58>)
 8000a8a:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000a8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ad8 <BSP_SPI1_Init+0x5c>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	1c5a      	adds	r2, r3, #1
 8000a92:	4911      	ldr	r1, [pc, #68]	@ (8000ad8 <BSP_SPI1_Init+0x5c>)
 8000a94:	600a      	str	r2, [r1, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d114      	bne.n	8000ac4 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000a9a:	480d      	ldr	r0, [pc, #52]	@ (8000ad0 <BSP_SPI1_Init+0x54>)
 8000a9c:	f008 fcce 	bl	800943c <HAL_SPI_GetState>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d10e      	bne.n	8000ac4 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000aa6:	480a      	ldr	r0, [pc, #40]	@ (8000ad0 <BSP_SPI1_Init+0x54>)
 8000aa8:	f000 f85a 	bl	8000b60 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d108      	bne.n	8000ac4 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000ab2:	4807      	ldr	r0, [pc, #28]	@ (8000ad0 <BSP_SPI1_Init+0x54>)
 8000ab4:	f000 f812 	bl	8000adc <MX_SPI1_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d002      	beq.n	8000ac4 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000abe:	f06f 0307 	mvn.w	r3, #7
 8000ac2:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000ac4:	687b      	ldr	r3, [r7, #4]
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	200001fc 	.word	0x200001fc
 8000ad4:	40013000 	.word	0x40013000
 8000ad8:	20000260 	.word	0x20000260

08000adc <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a1c      	ldr	r2, [pc, #112]	@ (8000b5c <MX_SPI1_Init+0x80>)
 8000aec:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000af4:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b02:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b16:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2220      	movs	r2, #32
 8000b1c:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2200      	movs	r2, #0
 8000b28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2207      	movs	r2, #7
 8000b34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2208      	movs	r2, #8
 8000b40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f008 f944 	bl	8008dd0 <HAL_SPI_Init>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40013000 	.word	0x40013000

08000b60 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	@ 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b68:	4b29      	ldr	r3, [pc, #164]	@ (8000c10 <SPI1_MspInit+0xb0>)
 8000b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b6c:	4a28      	ldr	r2, [pc, #160]	@ (8000c10 <SPI1_MspInit+0xb0>)
 8000b6e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b72:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b74:	4b26      	ldr	r3, [pc, #152]	@ (8000c10 <SPI1_MspInit+0xb0>)
 8000b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b7c:	613b      	str	r3, [r7, #16]
 8000b7e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b80:	4b23      	ldr	r3, [pc, #140]	@ (8000c10 <SPI1_MspInit+0xb0>)
 8000b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b84:	4a22      	ldr	r2, [pc, #136]	@ (8000c10 <SPI1_MspInit+0xb0>)
 8000b86:	f043 0302 	orr.w	r3, r3, #2
 8000b8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8c:	4b20      	ldr	r3, [pc, #128]	@ (8000c10 <SPI1_MspInit+0xb0>)
 8000b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b90:	f003 0302 	and.w	r3, r3, #2
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000b98:	2308      	movs	r3, #8
 8000b9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000ba8:	2305      	movs	r3, #5
 8000baa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4818      	ldr	r0, [pc, #96]	@ (8000c14 <SPI1_MspInit+0xb4>)
 8000bb4:	f004 fc02 	bl	80053bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000bb8:	2310      	movs	r3, #16
 8000bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000bc8:	2305      	movs	r3, #5
 8000bca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4810      	ldr	r0, [pc, #64]	@ (8000c14 <SPI1_MspInit+0xb4>)
 8000bd4:	f004 fbf2 	bl	80053bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000bd8:	2320      	movs	r3, #32
 8000bda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2300      	movs	r3, #0
 8000be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000be8:	2305      	movs	r3, #5
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4808      	ldr	r0, [pc, #32]	@ (8000c14 <SPI1_MspInit+0xb4>)
 8000bf4:	f004 fbe2 	bl	80053bc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	2023      	movs	r0, #35	@ 0x23
 8000bfe:	f003 f9b6 	bl	8003f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000c02:	2023      	movs	r0, #35	@ 0x23
 8000c04:	f003 f9cd 	bl	8003fa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000c08:	bf00      	nop
 8000c0a:	3728      	adds	r7, #40	@ 0x28
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	40021000 	.word	0x40021000
 8000c14:	48000400 	.word	0x48000400

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c1c:	f001 fb18 	bl	8002250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c20:	f000 f82e 	bl	8000c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c24:	f000 fc3c 	bl	80014a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c28:	f000 fc08 	bl	800143c <MX_DMA_Init>
  MX_ADC1_Init();
 8000c2c:	f000 f876 	bl	8000d1c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000c30:	f000 f952 	bl	8000ed8 <MX_ADC2_Init>
  MX_COMP1_Init();
 8000c34:	f000 f9fe 	bl	8001034 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000c38:	f000 fa22 	bl	8001080 <MX_COMP2_Init>
  MX_COMP4_Init();
 8000c3c:	f000 fa46 	bl	80010cc <MX_COMP4_Init>
  MX_DAC1_Init();
 8000c40:	f000 fa8c 	bl	800115c <MX_DAC1_Init>
  MX_DAC3_Init();
 8000c44:	f000 face 	bl	80011e4 <MX_DAC3_Init>
  MX_FDCAN1_Init();
 8000c48:	f000 fb06 	bl	8001258 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000c4c:	f000 fb4c 	bl	80012e8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000c50:	f000 fba8 	bl	80013a4 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8000c54:	f00c fef4 	bl	800da40 <MX_USB_Device_Init>
  MX_IWDG_Init();
 8000c58:	f000 fb86 	bl	8001368 <MX_IWDG_Init>
  MX_CRC_Init();
 8000c5c:	f000 fa5c 	bl	8001118 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);


  systemInit();
 8000c60:	f001 f9e2 	bl	8002028 <systemInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000c64:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c68:	4804      	ldr	r0, [pc, #16]	@ (8000c7c <main+0x64>)
 8000c6a:	f004 fd41 	bl	80056f0 <HAL_GPIO_TogglePin>
	  systemTask();
 8000c6e:	f001 f9bf 	bl	8001ff0 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(100);
 8000c72:	2064      	movs	r0, #100	@ 0x64
 8000c74:	f001 fb5c 	bl	8002330 <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000c78:	bf00      	nop
 8000c7a:	e7f3      	b.n	8000c64 <main+0x4c>
 8000c7c:	48000800 	.word	0x48000800

08000c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b094      	sub	sp, #80	@ 0x50
 8000c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c86:	f107 0318 	add.w	r3, r7, #24
 8000c8a:	2238      	movs	r2, #56	@ 0x38
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00d fdc4 	bl	800e81c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
 8000c9e:	60da      	str	r2, [r3, #12]
 8000ca0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f007 f8c2 	bl	8007e2c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000ca8:	2329      	movs	r3, #41	@ 0x29
 8000caa:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cb0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000cc6:	2355      	movs	r3, #85	@ 0x55
 8000cc8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd6:	f107 0318 	add.w	r3, r7, #24
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f007 f95a 	bl	8007f94 <HAL_RCC_OscConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000ce6:	f000 fca3 	bl	8001630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cea:	230f      	movs	r3, #15
 8000cec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	2104      	movs	r1, #4
 8000d02:	4618      	mov	r0, r3
 8000d04:	f007 fc58 	bl	80085b8 <HAL_RCC_ClockConfig>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000d0e:	f000 fc8f 	bl	8001630 <Error_Handler>
  }
}
 8000d12:	bf00      	nop
 8000d14:	3750      	adds	r7, #80	@ 0x50
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
	...

08000d1c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08c      	sub	sp, #48	@ 0x30
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2220      	movs	r2, #32
 8000d32:	2100      	movs	r1, #0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f00d fd71 	bl	800e81c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d3a:	4b5e      	ldr	r3, [pc, #376]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d3c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d42:	4b5c      	ldr	r3, [pc, #368]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d44:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000d48:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d4a:	4b5a      	ldr	r3, [pc, #360]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d50:	4b58      	ldr	r3, [pc, #352]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000d56:	4b57      	ldr	r3, [pc, #348]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d5c:	4b55      	ldr	r3, [pc, #340]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d62:	4b54      	ldr	r3, [pc, #336]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d64:	2204      	movs	r2, #4
 8000d66:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d68:	4b52      	ldr	r3, [pc, #328]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d6e:	4b51      	ldr	r3, [pc, #324]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 8000d74:	4b4f      	ldr	r3, [pc, #316]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d76:	2207      	movs	r2, #7
 8000d78:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d7a:	4b4e      	ldr	r3, [pc, #312]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d82:	4b4c      	ldr	r3, [pc, #304]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d88:	4b4a      	ldr	r3, [pc, #296]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d8e:	4b49      	ldr	r3, [pc, #292]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d96:	4b47      	ldr	r3, [pc, #284]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d9c:	4b45      	ldr	r3, [pc, #276]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000da4:	4843      	ldr	r0, [pc, #268]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000da6:	f001 fd75 	bl	8002894 <HAL_ADC_Init>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000db0:	f000 fc3e 	bl	8001630 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000db4:	2300      	movs	r3, #0
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000db8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	483d      	ldr	r0, [pc, #244]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000dc0:	f002 fdd2 	bl	8003968 <HAL_ADCEx_MultiModeConfigChannel>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000dca:	f000 fc31 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000dce:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb8 <MX_ADC1_Init+0x19c>)
 8000dd0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dd2:	2306      	movs	r3, #6
 8000dd4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000dd6:	2306      	movs	r3, #6
 8000dd8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000dda:	4b38      	ldr	r3, [pc, #224]	@ (8000ebc <MX_ADC1_Init+0x1a0>)
 8000ddc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dde:	2304      	movs	r3, #4
 8000de0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	4619      	mov	r1, r3
 8000dea:	4832      	ldr	r0, [pc, #200]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000dec:	f001 ff9e 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000df6:	f000 fc1b 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000dfa:	4b31      	ldr	r3, [pc, #196]	@ (8000ec0 <MX_ADC1_Init+0x1a4>)
 8000dfc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000dfe:	230c      	movs	r3, #12
 8000e00:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e02:	237f      	movs	r3, #127	@ 0x7f
 8000e04:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	4619      	mov	r1, r3
 8000e0a:	482a      	ldr	r0, [pc, #168]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000e0c:	f001 ff8e 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e16:	f000 fc0b 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec4 <MX_ADC1_Init+0x1a8>)
 8000e1c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000e1e:	2312      	movs	r3, #18
 8000e20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	4619      	mov	r1, r3
 8000e26:	4823      	ldr	r0, [pc, #140]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000e28:	f001 ff80 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000e32:	f000 fbfd 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e36:	4b24      	ldr	r3, [pc, #144]	@ (8000ec8 <MX_ADC1_Init+0x1ac>)
 8000e38:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000e3a:	2318      	movs	r3, #24
 8000e3c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	4619      	mov	r1, r3
 8000e42:	481c      	ldr	r0, [pc, #112]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000e44:	f001 ff72 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8000e4e:	f000 fbef 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ecc <MX_ADC1_Init+0x1b0>)
 8000e54:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000e56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4814      	ldr	r0, [pc, #80]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000e62:	f001 ff63 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000e6c:	f000 fbe0 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000e70:	4b17      	ldr	r3, [pc, #92]	@ (8000ed0 <MX_ADC1_Init+0x1b4>)
 8000e72:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000e74:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000e78:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	480d      	ldr	r0, [pc, #52]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000e80:	f001 ff54 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000e8a:	f000 fbd1 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000e8e:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <MX_ADC1_Init+0x1b8>)
 8000e90:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000e92:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000e96:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <MX_ADC1_Init+0x198>)
 8000e9e:	f001 ff45 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 8000ea8:	f000 fbc2 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	3730      	adds	r7, #48	@ 0x30
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000264 	.word	0x20000264
 8000eb8:	04300002 	.word	0x04300002
 8000ebc:	407f0000 	.word	0x407f0000
 8000ec0:	19200040 	.word	0x19200040
 8000ec4:	1d500080 	.word	0x1d500080
 8000ec8:	21800100 	.word	0x21800100
 8000ecc:	25b00200 	.word	0x25b00200
 8000ed0:	c3210000 	.word	0xc3210000
 8000ed4:	c7520000 	.word	0xc7520000

08000ed8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b088      	sub	sp, #32
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ede:	463b      	mov	r3, r7
 8000ee0:	2220      	movs	r2, #32
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f00d fc99 	bl	800e81c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000eea:	4b4a      	ldr	r3, [pc, #296]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000eec:	4a4a      	ldr	r2, [pc, #296]	@ (8001018 <MX_ADC2_Init+0x140>)
 8000eee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ef0:	4b48      	ldr	r3, [pc, #288]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000ef2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ef6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef8:	4b46      	ldr	r3, [pc, #280]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000efe:	4b45      	ldr	r3, [pc, #276]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000f04:	4b43      	ldr	r3, [pc, #268]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f0a:	4b42      	ldr	r3, [pc, #264]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f10:	4b40      	ldr	r3, [pc, #256]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f12:	2204      	movs	r2, #4
 8000f14:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000f16:	4b3f      	ldr	r3, [pc, #252]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8000f22:	4b3c      	ldr	r3, [pc, #240]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f24:	2205      	movs	r2, #5
 8000f26:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f28:	4b3a      	ldr	r3, [pc, #232]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f30:	4b38      	ldr	r3, [pc, #224]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f36:	4b37      	ldr	r3, [pc, #220]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f3c:	4b35      	ldr	r3, [pc, #212]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f44:	4b33      	ldr	r3, [pc, #204]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000f4a:	4b32      	ldr	r3, [pc, #200]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f52:	4830      	ldr	r0, [pc, #192]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f54:	f001 fc9e 	bl	8002894 <HAL_ADC_Init>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000f5e:	f000 fb67 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f62:	4b2e      	ldr	r3, [pc, #184]	@ (800101c <MX_ADC2_Init+0x144>)
 8000f64:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f66:	2306      	movs	r3, #6
 8000f68:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000f6a:	2306      	movs	r3, #6
 8000f6c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001020 <MX_ADC2_Init+0x148>)
 8000f70:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f72:	2304      	movs	r3, #4
 8000f74:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4825      	ldr	r0, [pc, #148]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000f80:	f001 fed4 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000f8a:	f000 fb51 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f8e:	4b25      	ldr	r3, [pc, #148]	@ (8001024 <MX_ADC2_Init+0x14c>)
 8000f90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f92:	230c      	movs	r3, #12
 8000f94:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f96:	237f      	movs	r3, #127	@ 0x7f
 8000f98:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	481d      	ldr	r0, [pc, #116]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000fa0:	f001 fec4 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8000faa:	f000 fb41 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000fae:	4b1e      	ldr	r3, [pc, #120]	@ (8001028 <MX_ADC2_Init+0x150>)
 8000fb0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000fb2:	2312      	movs	r3, #18
 8000fb4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4816      	ldr	r0, [pc, #88]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000fbc:	f001 feb6 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8000fc6:	f000 fb33 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000fca:	4b18      	ldr	r3, [pc, #96]	@ (800102c <MX_ADC2_Init+0x154>)
 8000fcc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000fce:	2318      	movs	r3, #24
 8000fd0:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000fd2:	4b13      	ldr	r3, [pc, #76]	@ (8001020 <MX_ADC2_Init+0x148>)
 8000fd4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4619      	mov	r1, r3
 8000fda:	480e      	ldr	r0, [pc, #56]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000fdc:	f001 fea6 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 8000fe6:	f000 fb23 	bl	8001630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000fea:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <MX_ADC2_Init+0x158>)
 8000fec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000fee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ff2:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ff4:	237f      	movs	r3, #127	@ 0x7f
 8000ff6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4805      	ldr	r0, [pc, #20]	@ (8001014 <MX_ADC2_Init+0x13c>)
 8000ffe:	f001 fe95 	bl	8002d2c <HAL_ADC_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_ADC2_Init+0x134>
  {
    Error_Handler();
 8001008:	f000 fb12 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800100c:	bf00      	nop
 800100e:	3720      	adds	r7, #32
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200002d0 	.word	0x200002d0
 8001018:	50000100 	.word	0x50000100
 800101c:	10c00010 	.word	0x10c00010
 8001020:	407f0000 	.word	0x407f0000
 8001024:	2e300800 	.word	0x2e300800
 8001028:	32601000 	.word	0x32601000
 800102c:	3ac04000 	.word	0x3ac04000
 8001030:	47520000 	.word	0x47520000

08001034 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001038:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <MX_COMP1_Init+0x44>)
 800103a:	4a10      	ldr	r2, [pc, #64]	@ (800107c <MX_COMP1_Init+0x48>)
 800103c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800103e:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <MX_COMP1_Init+0x44>)
 8001040:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001044:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <MX_COMP1_Init+0x44>)
 8001048:	2250      	movs	r2, #80	@ 0x50
 800104a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800104c:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <MX_COMP1_Init+0x44>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001052:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <MX_COMP1_Init+0x44>)
 8001054:	2200      	movs	r2, #0
 8001056:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001058:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <MX_COMP1_Init+0x44>)
 800105a:	2200      	movs	r2, #0
 800105c:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800105e:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <MX_COMP1_Init+0x44>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001064:	4804      	ldr	r0, [pc, #16]	@ (8001078 <MX_COMP1_Init+0x44>)
 8001066:	f002 fdcb 	bl	8003c00 <HAL_COMP_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8001070:	f000 fade 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200003fc 	.word	0x200003fc
 800107c:	40010200 	.word	0x40010200

08001080 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001084:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <MX_COMP2_Init+0x44>)
 8001086:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <MX_COMP2_Init+0x48>)
 8001088:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <MX_COMP2_Init+0x44>)
 800108c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001090:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_COMP2_Init+0x44>)
 8001094:	2250      	movs	r2, #80	@ 0x50
 8001096:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <MX_COMP2_Init+0x44>)
 800109a:	2200      	movs	r2, #0
 800109c:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_COMP2_Init+0x44>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <MX_COMP2_Init+0x44>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_COMP2_Init+0x44>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <MX_COMP2_Init+0x44>)
 80010b2:	f002 fda5 	bl	8003c00 <HAL_COMP_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 80010bc:	f000 fab8 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000420 	.word	0x20000420
 80010c8:	40010204 	.word	0x40010204

080010cc <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80010d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010d2:	4a10      	ldr	r2, [pc, #64]	@ (8001114 <MX_COMP4_Init+0x48>)
 80010d4:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010d8:	2200      	movs	r2, #0
 80010da:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010de:	2240      	movs	r2, #64	@ 0x40
 80010e0:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010e8:	4b09      	ldr	r3, [pc, #36]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80010ee:	4b08      	ldr	r3, [pc, #32]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80010fa:	4805      	ldr	r0, [pc, #20]	@ (8001110 <MX_COMP4_Init+0x44>)
 80010fc:	f002 fd80 	bl	8003c00 <HAL_COMP_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8001106:	f000 fa93 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000444 	.word	0x20000444
 8001114:	4001020c 	.word	0x4001020c

08001118 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800111c:	4b0d      	ldr	r3, [pc, #52]	@ (8001154 <MX_CRC_Init+0x3c>)
 800111e:	4a0e      	ldr	r2, [pc, #56]	@ (8001158 <MX_CRC_Init+0x40>)
 8001120:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <MX_CRC_Init+0x3c>)
 8001124:	2200      	movs	r2, #0
 8001126:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001128:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <MX_CRC_Init+0x3c>)
 800112a:	2200      	movs	r2, #0
 800112c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <MX_CRC_Init+0x3c>)
 8001130:	2200      	movs	r2, #0
 8001132:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001134:	4b07      	ldr	r3, [pc, #28]	@ (8001154 <MX_CRC_Init+0x3c>)
 8001136:	2200      	movs	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <MX_CRC_Init+0x3c>)
 800113c:	2201      	movs	r2, #1
 800113e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001140:	4804      	ldr	r0, [pc, #16]	@ (8001154 <MX_CRC_Init+0x3c>)
 8001142:	f002 ff49 	bl	8003fd8 <HAL_CRC_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800114c:	f000 fa70 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20000468 	.word	0x20000468
 8001158:	40023000 	.word	0x40023000

0800115c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08c      	sub	sp, #48	@ 0x30
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001162:	463b      	mov	r3, r7
 8001164:	2230      	movs	r2, #48	@ 0x30
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f00d fb57 	bl	800e81c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800116e:	4b1b      	ldr	r3, [pc, #108]	@ (80011dc <MX_DAC1_Init+0x80>)
 8001170:	4a1b      	ldr	r2, [pc, #108]	@ (80011e0 <MX_DAC1_Init+0x84>)
 8001172:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001174:	4819      	ldr	r0, [pc, #100]	@ (80011dc <MX_DAC1_Init+0x80>)
 8001176:	f003 f821 	bl	80041bc <HAL_DAC_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001180:	f000 fa56 	bl	8001630 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001184:	2302      	movs	r3, #2
 8001186:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800118c:	2300      	movs	r3, #0
 800118e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001198:	2300      	movs	r3, #0
 800119a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800119c:	2302      	movs	r3, #2
 800119e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80011a0:	2302      	movs	r3, #2
 80011a2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011a8:	463b      	mov	r3, r7
 80011aa:	2200      	movs	r2, #0
 80011ac:	4619      	mov	r1, r3
 80011ae:	480b      	ldr	r0, [pc, #44]	@ (80011dc <MX_DAC1_Init+0x80>)
 80011b0:	f003 f826 	bl	8004200 <HAL_DAC_ConfigChannel>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80011ba:	f000 fa39 	bl	8001630 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80011be:	463b      	mov	r3, r7
 80011c0:	2210      	movs	r2, #16
 80011c2:	4619      	mov	r1, r3
 80011c4:	4805      	ldr	r0, [pc, #20]	@ (80011dc <MX_DAC1_Init+0x80>)
 80011c6:	f003 f81b 	bl	8004200 <HAL_DAC_ConfigChannel>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80011d0:	f000 fa2e 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80011d4:	bf00      	nop
 80011d6:	3730      	adds	r7, #48	@ 0x30
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	2000048c 	.word	0x2000048c
 80011e0:	50000800 	.word	0x50000800

080011e4 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08c      	sub	sp, #48	@ 0x30
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011ea:	463b      	mov	r3, r7
 80011ec:	2230      	movs	r2, #48	@ 0x30
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f00d fb13 	bl	800e81c <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 80011f6:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <MX_DAC3_Init+0x6c>)
 80011f8:	4a16      	ldr	r2, [pc, #88]	@ (8001254 <MX_DAC3_Init+0x70>)
 80011fa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80011fc:	4814      	ldr	r0, [pc, #80]	@ (8001250 <MX_DAC3_Init+0x6c>)
 80011fe:	f002 ffdd 	bl	80041bc <HAL_DAC_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001208:	f000 fa12 	bl	8001630 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800120c:	2302      	movs	r3, #2
 800120e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001210:	2300      	movs	r3, #0
 8001212:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001220:	2300      	movs	r3, #0
 8001222:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001224:	2302      	movs	r3, #2
 8001226:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001228:	2302      	movs	r3, #2
 800122a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001230:	463b      	mov	r3, r7
 8001232:	2210      	movs	r2, #16
 8001234:	4619      	mov	r1, r3
 8001236:	4806      	ldr	r0, [pc, #24]	@ (8001250 <MX_DAC3_Init+0x6c>)
 8001238:	f002 ffe2 	bl	8004200 <HAL_DAC_ConfigChannel>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001242:	f000 f9f5 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	3730      	adds	r7, #48	@ 0x30
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200004a0 	.word	0x200004a0
 8001254:	50001000 	.word	0x50001000

08001258 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800125c:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 800125e:	4a21      	ldr	r2, [pc, #132]	@ (80012e4 <MX_FDCAN1_Init+0x8c>)
 8001260:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001262:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 8001264:	2200      	movs	r2, #0
 8001266:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8001268:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 800126a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800126e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001270:	4b1b      	ldr	r3, [pc, #108]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001276:	4b1a      	ldr	r3, [pc, #104]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 8001278:	2201      	movs	r2, #1
 800127a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800127c:	4b18      	ldr	r3, [pc, #96]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 800127e:	2200      	movs	r2, #0
 8001280:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001282:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 8001284:	2200      	movs	r2, #0
 8001286:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8001288:	4b15      	ldr	r3, [pc, #84]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 800128a:	2204      	movs	r2, #4
 800128c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800128e:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 8001290:	2201      	movs	r2, #1
 8001292:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 8001296:	2205      	movs	r2, #5
 8001298:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 800129c:	2202      	movs	r2, #2
 800129e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 4;
 80012b8:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012ba:	2204      	movs	r2, #4
 80012bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <MX_FDCAN1_Init+0x88>)
 80012cc:	f003 fc2c 	bl	8004b28 <HAL_FDCAN_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80012d6:	f000 f9ab 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	200004b4 	.word	0x200004b4
 80012e4:	40006400 	.word	0x40006400

080012e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80012ec:	4b1b      	ldr	r3, [pc, #108]	@ (800135c <MX_I2C2_Init+0x74>)
 80012ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001360 <MX_I2C2_Init+0x78>)
 80012f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 80012f2:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <MX_I2C2_Init+0x74>)
 80012f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001364 <MX_I2C2_Init+0x7c>)
 80012f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80012f8:	4b18      	ldr	r3, [pc, #96]	@ (800135c <MX_I2C2_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012fe:	4b17      	ldr	r3, [pc, #92]	@ (800135c <MX_I2C2_Init+0x74>)
 8001300:	2201      	movs	r2, #1
 8001302:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001304:	4b15      	ldr	r3, [pc, #84]	@ (800135c <MX_I2C2_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800130a:	4b14      	ldr	r3, [pc, #80]	@ (800135c <MX_I2C2_Init+0x74>)
 800130c:	2200      	movs	r2, #0
 800130e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <MX_I2C2_Init+0x74>)
 8001312:	2200      	movs	r2, #0
 8001314:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_I2C2_Init+0x74>)
 8001318:	2200      	movs	r2, #0
 800131a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_I2C2_Init+0x74>)
 800131e:	2200      	movs	r2, #0
 8001320:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001322:	480e      	ldr	r0, [pc, #56]	@ (800135c <MX_I2C2_Init+0x74>)
 8001324:	f004 f9fe 	bl	8005724 <HAL_I2C_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800132e:	f000 f97f 	bl	8001630 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001332:	2100      	movs	r1, #0
 8001334:	4809      	ldr	r0, [pc, #36]	@ (800135c <MX_I2C2_Init+0x74>)
 8001336:	f004 ff81 	bl	800623c <HAL_I2CEx_ConfigAnalogFilter>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001340:	f000 f976 	bl	8001630 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001344:	2100      	movs	r1, #0
 8001346:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_I2C2_Init+0x74>)
 8001348:	f004 ffc3 	bl	80062d2 <HAL_I2CEx_ConfigDigitalFilter>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001352:	f000 f96d 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000518 	.word	0x20000518
 8001360:	40005800 	.word	0x40005800
 8001364:	40b285c2 	.word	0x40b285c2

08001368 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800136c:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <MX_IWDG_Init+0x34>)
 800136e:	4a0c      	ldr	r2, [pc, #48]	@ (80013a0 <MX_IWDG_Init+0x38>)
 8001370:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8001372:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <MX_IWDG_Init+0x34>)
 8001374:	2203      	movs	r2, #3
 8001376:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001378:	4b08      	ldr	r3, [pc, #32]	@ (800139c <MX_IWDG_Init+0x34>)
 800137a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800137e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_IWDG_Init+0x34>)
 8001382:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001386:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001388:	4804      	ldr	r0, [pc, #16]	@ (800139c <MX_IWDG_Init+0x34>)
 800138a:	f004 ffee 	bl	800636a <HAL_IWDG_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8001394:	f000 f94c 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000056c 	.word	0x2000056c
 80013a0:	40003000 	.word	0x40003000

080013a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013a8:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013aa:	4a23      	ldr	r2, [pc, #140]	@ (8001438 <MX_USART1_UART_Init+0x94>)
 80013ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013ae:	4b21      	ldr	r3, [pc, #132]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013ca:	220c      	movs	r2, #12
 80013cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ce:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d4:	4b17      	ldr	r3, [pc, #92]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013da:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013dc:	2200      	movs	r2, #0
 80013de:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013e0:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013ec:	4811      	ldr	r0, [pc, #68]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 80013ee:	f008 f9ad 	bl	800974c <HAL_UART_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013f8:	f000 f91a 	bl	8001630 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013fc:	2100      	movs	r1, #0
 80013fe:	480d      	ldr	r0, [pc, #52]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 8001400:	f008 ffa6 	bl	800a350 <HAL_UARTEx_SetTxFifoThreshold>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800140a:	f000 f911 	bl	8001630 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800140e:	2100      	movs	r1, #0
 8001410:	4808      	ldr	r0, [pc, #32]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 8001412:	f008 ffdb 	bl	800a3cc <HAL_UARTEx_SetRxFifoThreshold>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800141c:	f000 f908 	bl	8001630 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001420:	4804      	ldr	r0, [pc, #16]	@ (8001434 <MX_USART1_UART_Init+0x90>)
 8001422:	f008 ff5c 	bl	800a2de <HAL_UARTEx_DisableFifoMode>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800142c:	f000 f900 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}
 8001434:	2000057c 	.word	0x2000057c
 8001438:	40013800 	.word	0x40013800

0800143c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001442:	4b16      	ldr	r3, [pc, #88]	@ (800149c <MX_DMA_Init+0x60>)
 8001444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001446:	4a15      	ldr	r2, [pc, #84]	@ (800149c <MX_DMA_Init+0x60>)
 8001448:	f043 0304 	orr.w	r3, r3, #4
 800144c:	6493      	str	r3, [r2, #72]	@ 0x48
 800144e:	4b13      	ldr	r3, [pc, #76]	@ (800149c <MX_DMA_Init+0x60>)
 8001450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001452:	f003 0304 	and.w	r3, r3, #4
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800145a:	4b10      	ldr	r3, [pc, #64]	@ (800149c <MX_DMA_Init+0x60>)
 800145c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800145e:	4a0f      	ldr	r2, [pc, #60]	@ (800149c <MX_DMA_Init+0x60>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6493      	str	r3, [r2, #72]	@ 0x48
 8001466:	4b0d      	ldr	r3, [pc, #52]	@ (800149c <MX_DMA_Init+0x60>)
 8001468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	603b      	str	r3, [r7, #0]
 8001470:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2100      	movs	r1, #0
 8001476:	200b      	movs	r0, #11
 8001478:	f002 fd79 	bl	8003f6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800147c:	200b      	movs	r0, #11
 800147e:	f002 fd90 	bl	8003fa2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	2100      	movs	r1, #0
 8001486:	200c      	movs	r0, #12
 8001488:	f002 fd71 	bl	8003f6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800148c:	200c      	movs	r0, #12
 800148e:	f002 fd88 	bl	8003fa2 <HAL_NVIC_EnableIRQ>

}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08a      	sub	sp, #40	@ 0x28
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 0314 	add.w	r3, r7, #20
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b6:	4b51      	ldr	r3, [pc, #324]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	4a50      	ldr	r2, [pc, #320]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014bc:	f043 0304 	orr.w	r3, r3, #4
 80014c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c2:	4b4e      	ldr	r3, [pc, #312]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	f003 0304 	and.w	r3, r3, #4
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ce:	4b4b      	ldr	r3, [pc, #300]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a4a      	ldr	r2, [pc, #296]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014d4:	f043 0320 	orr.w	r3, r3, #32
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b48      	ldr	r3, [pc, #288]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f003 0320 	and.w	r3, r3, #32
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	4b45      	ldr	r3, [pc, #276]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a44      	ldr	r2, [pc, #272]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b42      	ldr	r3, [pc, #264]	@ (80015fc <MX_GPIO_Init+0x15c>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fe:	4b3f      	ldr	r3, [pc, #252]	@ (80015fc <MX_GPIO_Init+0x15c>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	4a3e      	ldr	r2, [pc, #248]	@ (80015fc <MX_GPIO_Init+0x15c>)
 8001504:	f043 0302 	orr.w	r3, r3, #2
 8001508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150a:	4b3c      	ldr	r3, [pc, #240]	@ (80015fc <MX_GPIO_Init+0x15c>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001516:	4b39      	ldr	r3, [pc, #228]	@ (80015fc <MX_GPIO_Init+0x15c>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	4a38      	ldr	r2, [pc, #224]	@ (80015fc <MX_GPIO_Init+0x15c>)
 800151c:	f043 0308 	orr.w	r3, r3, #8
 8001520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001522:	4b36      	ldr	r3, [pc, #216]	@ (80015fc <MX_GPIO_Init+0x15c>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001526:	f003 0308 	and.w	r3, r3, #8
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 800152e:	2200      	movs	r2, #0
 8001530:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 8001534:	4832      	ldr	r0, [pc, #200]	@ (8001600 <MX_GPIO_Init+0x160>)
 8001536:	f004 f8c3 	bl	80056c0 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 800153a:	2200      	movs	r2, #0
 800153c:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001540:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001544:	f004 f8bc 	bl	80056c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 800154e:	482d      	ldr	r0, [pc, #180]	@ (8001604 <MX_GPIO_Init+0x164>)
 8001550:	f004 f8b6 	bl	80056c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001554:	2200      	movs	r2, #0
 8001556:	2104      	movs	r1, #4
 8001558:	482b      	ldr	r0, [pc, #172]	@ (8001608 <MX_GPIO_Init+0x168>)
 800155a:	f004 f8b1 	bl	80056c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 800155e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001564:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4619      	mov	r1, r3
 8001574:	4822      	ldr	r0, [pc, #136]	@ (8001600 <MX_GPIO_Init+0x160>)
 8001576:	f003 ff21 	bl	80053bc <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 800157a:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 800157e:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001580:	2301      	movs	r3, #1
 8001582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	481b      	ldr	r0, [pc, #108]	@ (8001600 <MX_GPIO_Init+0x160>)
 8001594:	f003 ff12 	bl	80053bc <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 8001598:	f248 0320 	movw	r3, #32800	@ 0x8020
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159e:	2301      	movs	r3, #1
 80015a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a6:	2300      	movs	r3, #0
 80015a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	4619      	mov	r1, r3
 80015b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b4:	f003 ff02 	bl	80053bc <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 80015b8:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 80015bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015be:	2301      	movs	r3, #1
 80015c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	2300      	movs	r3, #0
 80015c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	4619      	mov	r1, r3
 80015d0:	480c      	ldr	r0, [pc, #48]	@ (8001604 <MX_GPIO_Init+0x164>)
 80015d2:	f003 fef3 	bl	80053bc <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 80015d6:	2304      	movs	r3, #4
 80015d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	4806      	ldr	r0, [pc, #24]	@ (8001608 <MX_GPIO_Init+0x168>)
 80015ee:	f003 fee5 	bl	80053bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015f2:	bf00      	nop
 80015f4:	3728      	adds	r7, #40	@ 0x28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40021000 	.word	0x40021000
 8001600:	48000800 	.word	0x48000800
 8001604:	48000400 	.word	0x48000400
 8001608:	48000c00 	.word	0x48000c00

0800160c <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 8001614:	1d39      	adds	r1, r7, #4
 8001616:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800161a:	2201      	movs	r2, #1
 800161c:	4803      	ldr	r0, [pc, #12]	@ (800162c <__io_putchar+0x20>)
 800161e:	f008 f8e5 	bl	80097ec <HAL_UART_Transmit>

  return ch;
 8001622:	687b      	ldr	r3, [r7, #4]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	2000057c 	.word	0x2000057c

08001630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001634:	b672      	cpsid	i
}
 8001636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <Error_Handler+0x8>

0800163c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001642:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <HAL_MspInit+0x54>)
 8001644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001646:	4a12      	ldr	r2, [pc, #72]	@ (8001690 <HAL_MspInit+0x54>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6613      	str	r3, [r2, #96]	@ 0x60
 800164e:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <HAL_MspInit+0x54>)
 8001650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165a:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <HAL_MspInit+0x54>)
 800165c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165e:	4a0c      	ldr	r2, [pc, #48]	@ (8001690 <HAL_MspInit+0x54>)
 8001660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001664:	6593      	str	r3, [r2, #88]	@ 0x58
 8001666:	4b0a      	ldr	r3, [pc, #40]	@ (8001690 <HAL_MspInit+0x54>)
 8001668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8001672:	2000      	movs	r0, #0
 8001674:	f000 fe7e 	bl	8002374 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8001678:	2000      	movs	r0, #0
 800167a:	f000 fe8f 	bl	800239c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800167e:	f000 fea1 	bl	80023c4 <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001682:	f006 fc77 	bl	8007f74 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40021000 	.word	0x40021000

08001694 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b0a0      	sub	sp, #128	@ 0x80
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016b0:	2244      	movs	r2, #68	@ 0x44
 80016b2:	2100      	movs	r1, #0
 80016b4:	4618      	mov	r0, r3
 80016b6:	f00d f8b1 	bl	800e81c <memset>
  if(hadc->Instance==ADC1)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016c2:	f040 8082 	bne.w	80017ca <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80016c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80016cc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80016d0:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016d6:	4618      	mov	r0, r3
 80016d8:	f007 f98a 	bl	80089f0 <HAL_RCCEx_PeriphCLKConfig>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80016e2:	f7ff ffa5 	bl	8001630 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80016e6:	4b8b      	ldr	r3, [pc, #556]	@ (8001914 <HAL_ADC_MspInit+0x280>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	3301      	adds	r3, #1
 80016ec:	4a89      	ldr	r2, [pc, #548]	@ (8001914 <HAL_ADC_MspInit+0x280>)
 80016ee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80016f0:	4b88      	ldr	r3, [pc, #544]	@ (8001914 <HAL_ADC_MspInit+0x280>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d10b      	bne.n	8001710 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016f8:	4b87      	ldr	r3, [pc, #540]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 80016fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fc:	4a86      	ldr	r2, [pc, #536]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 80016fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001702:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001704:	4b84      	ldr	r3, [pc, #528]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001708:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800170c:	627b      	str	r3, [r7, #36]	@ 0x24
 800170e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001710:	4b81      	ldr	r3, [pc, #516]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001714:	4a80      	ldr	r2, [pc, #512]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001716:	f043 0304 	orr.w	r3, r3, #4
 800171a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171c:	4b7e      	ldr	r3, [pc, #504]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800171e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	623b      	str	r3, [r7, #32]
 8001726:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	4b7b      	ldr	r3, [pc, #492]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800172a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172c:	4a7a      	ldr	r2, [pc, #488]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001734:	4b78      	ldr	r3, [pc, #480]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001736:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	61fb      	str	r3, [r7, #28]
 800173e:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8001740:	230f      	movs	r3, #15
 8001742:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001744:	2303      	movs	r3, #3
 8001746:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800174c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001750:	4619      	mov	r1, r3
 8001752:	4872      	ldr	r0, [pc, #456]	@ (800191c <HAL_ADC_MspInit+0x288>)
 8001754:	f003 fe32 	bl	80053bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 8001758:	2303      	movs	r3, #3
 800175a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800175c:	2303      	movs	r3, #3
 800175e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001768:	4619      	mov	r1, r3
 800176a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176e:	f003 fe25 	bl	80053bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001772:	4b6b      	ldr	r3, [pc, #428]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 8001774:	4a6b      	ldr	r2, [pc, #428]	@ (8001924 <HAL_ADC_MspInit+0x290>)
 8001776:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001778:	4b69      	ldr	r3, [pc, #420]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 800177a:	2205      	movs	r2, #5
 800177c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800177e:	4b68      	ldr	r3, [pc, #416]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 8001780:	2200      	movs	r2, #0
 8001782:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001784:	4b66      	ldr	r3, [pc, #408]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 8001786:	2200      	movs	r2, #0
 8001788:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800178a:	4b65      	ldr	r3, [pc, #404]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 800178c:	2280      	movs	r2, #128	@ 0x80
 800178e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001790:	4b63      	ldr	r3, [pc, #396]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 8001792:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001796:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001798:	4b61      	ldr	r3, [pc, #388]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 800179a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800179e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017a0:	4b5f      	ldr	r3, [pc, #380]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 80017a2:	2220      	movs	r2, #32
 80017a4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017a6:	4b5e      	ldr	r3, [pc, #376]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ac:	485c      	ldr	r0, [pc, #368]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 80017ae:	f002 fee1 	bl	8004574 <HAL_DMA_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 80017b8:	f7ff ff3a 	bl	8001630 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a58      	ldr	r2, [pc, #352]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 80017c0:	655a      	str	r2, [r3, #84]	@ 0x54
 80017c2:	4a57      	ldr	r2, [pc, #348]	@ (8001920 <HAL_ADC_MspInit+0x28c>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80017c8:	e09f      	b.n	800190a <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a56      	ldr	r2, [pc, #344]	@ (8001928 <HAL_ADC_MspInit+0x294>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	f040 809a 	bne.w	800190a <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80017d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017da:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80017dc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80017e0:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017e6:	4618      	mov	r0, r3
 80017e8:	f007 f902 	bl	80089f0 <HAL_RCCEx_PeriphCLKConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_ADC_MspInit+0x162>
      Error_Handler();
 80017f2:	f7ff ff1d 	bl	8001630 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80017f6:	4b47      	ldr	r3, [pc, #284]	@ (8001914 <HAL_ADC_MspInit+0x280>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	3301      	adds	r3, #1
 80017fc:	4a45      	ldr	r2, [pc, #276]	@ (8001914 <HAL_ADC_MspInit+0x280>)
 80017fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001800:	4b44      	ldr	r3, [pc, #272]	@ (8001914 <HAL_ADC_MspInit+0x280>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d10b      	bne.n	8001820 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001808:	4b43      	ldr	r3, [pc, #268]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800180a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180c:	4a42      	ldr	r2, [pc, #264]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800180e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001812:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001814:	4b40      	ldr	r3, [pc, #256]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001818:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800181c:	61bb      	str	r3, [r7, #24]
 800181e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001820:	4b3d      	ldr	r3, [pc, #244]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001824:	4a3c      	ldr	r2, [pc, #240]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182c:	4b3a      	ldr	r3, [pc, #232]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800182e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001838:	4b37      	ldr	r3, [pc, #220]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800183a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183c:	4a36      	ldr	r2, [pc, #216]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800183e:	f043 0304 	orr.w	r3, r3, #4
 8001842:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001844:	4b34      	ldr	r3, [pc, #208]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001850:	4b31      	ldr	r3, [pc, #196]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001854:	4a30      	ldr	r2, [pc, #192]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 8001856:	f043 0302 	orr.w	r3, r3, #2
 800185a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800185c:	4b2e      	ldr	r3, [pc, #184]	@ (8001918 <HAL_ADC_MspInit+0x284>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 8001868:	2390      	movs	r3, #144	@ 0x90
 800186a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800186c:	2303      	movs	r3, #3
 800186e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001874:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001878:	4619      	mov	r1, r3
 800187a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800187e:	f003 fd9d 	bl	80053bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 8001882:	2330      	movs	r3, #48	@ 0x30
 8001884:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001886:	2303      	movs	r3, #3
 8001888:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800188e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001892:	4619      	mov	r1, r3
 8001894:	4821      	ldr	r0, [pc, #132]	@ (800191c <HAL_ADC_MspInit+0x288>)
 8001896:	f003 fd91 	bl	80053bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 800189a:	f648 0304 	movw	r3, #34820	@ 0x8804
 800189e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a0:	2303      	movs	r3, #3
 80018a2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018ac:	4619      	mov	r1, r3
 80018ae:	481f      	ldr	r0, [pc, #124]	@ (800192c <HAL_ADC_MspInit+0x298>)
 80018b0:	f003 fd84 	bl	80053bc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80018b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001934 <HAL_ADC_MspInit+0x2a0>)
 80018b8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80018ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018bc:	2224      	movs	r2, #36	@ 0x24
 80018be:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80018cc:	4b18      	ldr	r3, [pc, #96]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018ce:	2280      	movs	r2, #128	@ 0x80
 80018d0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018d2:	4b17      	ldr	r3, [pc, #92]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018da:	4b15      	ldr	r3, [pc, #84]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018e0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80018e2:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018e4:	2220      	movs	r2, #32
 80018e6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80018e8:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80018ee:	4810      	ldr	r0, [pc, #64]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 80018f0:	f002 fe40 	bl	8004574 <HAL_DMA_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 80018fa:	f7ff fe99 	bl	8001630 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a0b      	ldr	r2, [pc, #44]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 8001902:	655a      	str	r2, [r3, #84]	@ 0x54
 8001904:	4a0a      	ldr	r2, [pc, #40]	@ (8001930 <HAL_ADC_MspInit+0x29c>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800190a:	bf00      	nop
 800190c:	3780      	adds	r7, #128	@ 0x80
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000610 	.word	0x20000610
 8001918:	40021000 	.word	0x40021000
 800191c:	48000800 	.word	0x48000800
 8001920:	2000033c 	.word	0x2000033c
 8001924:	40020008 	.word	0x40020008
 8001928:	50000100 	.word	0x50000100
 800192c:	48000400 	.word	0x48000400
 8001930:	2000039c 	.word	0x2000039c
 8001934:	4002001c 	.word	0x4002001c

08001938 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08c      	sub	sp, #48	@ 0x30
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 031c 	add.w	r3, r7, #28
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a4d      	ldr	r2, [pc, #308]	@ (8001a8c <HAL_COMP_MspInit+0x154>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d135      	bne.n	80019c6 <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	4b4d      	ldr	r3, [pc, #308]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195e:	4a4c      	ldr	r2, [pc, #304]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001966:	4b4a      	ldr	r3, [pc, #296]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	61bb      	str	r3, [r7, #24]
 8001970:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001972:	4b47      	ldr	r3, [pc, #284]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001976:	4a46      	ldr	r2, [pc, #280]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001978:	f043 0302 	orr.w	r3, r3, #2
 800197c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800197e:	4b44      	ldr	r3, [pc, #272]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800198a:	2340      	movs	r3, #64	@ 0x40
 800198c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 800199a:	2308      	movs	r3, #8
 800199c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199e:	f107 031c 	add.w	r3, r7, #28
 80019a2:	4619      	mov	r1, r3
 80019a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019a8:	f003 fd08 	bl	80053bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80019ac:	2302      	movs	r3, #2
 80019ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019b0:	2303      	movs	r3, #3
 80019b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b8:	f107 031c 	add.w	r3, r7, #28
 80019bc:	4619      	mov	r1, r3
 80019be:	4835      	ldr	r0, [pc, #212]	@ (8001a94 <HAL_COMP_MspInit+0x15c>)
 80019c0:	f003 fcfc 	bl	80053bc <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 80019c4:	e05d      	b.n	8001a82 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a33      	ldr	r2, [pc, #204]	@ (8001a98 <HAL_COMP_MspInit+0x160>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d12a      	bne.n	8001a26 <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 80019d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d4:	4a2e      	ldr	r2, [pc, #184]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019e8:	2304      	movs	r3, #4
 80019ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ec:	2302      	movs	r3, #2
 80019ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 80019f8:	2308      	movs	r3, #8
 80019fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fc:	f107 031c 	add.w	r3, r7, #28
 8001a00:	4619      	mov	r1, r3
 8001a02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a06:	f003 fcd9 	bl	80053bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a0a:	2308      	movs	r3, #8
 8001a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a16:	f107 031c 	add.w	r3, r7, #28
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a20:	f003 fccc 	bl	80053bc <HAL_GPIO_Init>
}
 8001a24:	e02d      	b.n	8001a82 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001a9c <HAL_COMP_MspInit+0x164>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d128      	bne.n	8001a82 <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a30:	4b17      	ldr	r3, [pc, #92]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a34:	4a16      	ldr	r2, [pc, #88]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001a36:	f043 0302 	orr.w	r3, r3, #2
 8001a3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3c:	4b14      	ldr	r3, [pc, #80]	@ (8001a90 <HAL_COMP_MspInit+0x158>)
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a54:	f107 031c 	add.w	r3, r7, #28
 8001a58:	4619      	mov	r1, r3
 8001a5a:	480e      	ldr	r0, [pc, #56]	@ (8001a94 <HAL_COMP_MspInit+0x15c>)
 8001a5c:	f003 fcae 	bl	80053bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001a60:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a66:	2302      	movs	r3, #2
 8001a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 8001a72:	2308      	movs	r3, #8
 8001a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a76:	f107 031c 	add.w	r3, r7, #28
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4805      	ldr	r0, [pc, #20]	@ (8001a94 <HAL_COMP_MspInit+0x15c>)
 8001a7e:	f003 fc9d 	bl	80053bc <HAL_GPIO_Init>
}
 8001a82:	bf00      	nop
 8001a84:	3730      	adds	r7, #48	@ 0x30
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40010200 	.word	0x40010200
 8001a90:	40021000 	.word	0x40021000
 8001a94:	48000400 	.word	0x48000400
 8001a98:	40010204 	.word	0x40010204
 8001a9c:	4001020c 	.word	0x4001020c

08001aa0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad8 <HAL_CRC_MspInit+0x38>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d10b      	bne.n	8001aca <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8001adc <HAL_CRC_MspInit+0x3c>)
 8001ab4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ab6:	4a09      	ldr	r2, [pc, #36]	@ (8001adc <HAL_CRC_MspInit+0x3c>)
 8001ab8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001abc:	6493      	str	r3, [r2, #72]	@ 0x48
 8001abe:	4b07      	ldr	r3, [pc, #28]	@ (8001adc <HAL_CRC_MspInit+0x3c>)
 8001ac0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ac2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	40023000 	.word	0x40023000
 8001adc:	40021000 	.word	0x40021000

08001ae0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a13      	ldr	r2, [pc, #76]	@ (8001b3c <HAL_DAC_MspInit+0x5c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d10c      	bne.n	8001b0c <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001af2:	4b13      	ldr	r3, [pc, #76]	@ (8001b40 <HAL_DAC_MspInit+0x60>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	4a12      	ldr	r2, [pc, #72]	@ (8001b40 <HAL_DAC_MspInit+0x60>)
 8001af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001afe:	4b10      	ldr	r3, [pc, #64]	@ (8001b40 <HAL_DAC_MspInit+0x60>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001b0a:	e010      	b.n	8001b2e <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a0c      	ldr	r2, [pc, #48]	@ (8001b44 <HAL_DAC_MspInit+0x64>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d10b      	bne.n	8001b2e <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001b16:	4b0a      	ldr	r3, [pc, #40]	@ (8001b40 <HAL_DAC_MspInit+0x60>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	4a09      	ldr	r2, [pc, #36]	@ (8001b40 <HAL_DAC_MspInit+0x60>)
 8001b1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b22:	4b07      	ldr	r3, [pc, #28]	@ (8001b40 <HAL_DAC_MspInit+0x60>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
}
 8001b2e:	bf00      	nop
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	50000800 	.word	0x50000800
 8001b40:	40021000 	.word	0x40021000
 8001b44:	50001000 	.word	0x50001000

08001b48 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b09a      	sub	sp, #104	@ 0x68
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	2244      	movs	r2, #68	@ 0x44
 8001b66:	2100      	movs	r1, #0
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f00c fe57 	bl	800e81c <memset>
  if(hfdcan->Instance==FDCAN1)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a23      	ldr	r2, [pc, #140]	@ (8001c00 <HAL_FDCAN_MspInit+0xb8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d13f      	bne.n	8001bf8 <HAL_FDCAN_MspInit+0xb0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b7c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b82:	f107 0310 	add.w	r3, r7, #16
 8001b86:	4618      	mov	r0, r3
 8001b88:	f006 ff32 	bl	80089f0 <HAL_RCCEx_PeriphCLKConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_FDCAN_MspInit+0x4e>
    {
      Error_Handler();
 8001b92:	f7ff fd4d 	bl	8001630 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001b96:	4b1b      	ldr	r3, [pc, #108]	@ (8001c04 <HAL_FDCAN_MspInit+0xbc>)
 8001b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b9a:	4a1a      	ldr	r2, [pc, #104]	@ (8001c04 <HAL_FDCAN_MspInit+0xbc>)
 8001b9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ba0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <HAL_FDCAN_MspInit+0xbc>)
 8001ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bae:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <HAL_FDCAN_MspInit+0xbc>)
 8001bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb2:	4a14      	ldr	r2, [pc, #80]	@ (8001c04 <HAL_FDCAN_MspInit+0xbc>)
 8001bb4:	f043 0302 	orr.w	r3, r3, #2
 8001bb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bba:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <HAL_FDCAN_MspInit+0xbc>)
 8001bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bc6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bca:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001bd8:	2309      	movs	r3, #9
 8001bda:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bdc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001be0:	4619      	mov	r1, r3
 8001be2:	4809      	ldr	r0, [pc, #36]	@ (8001c08 <HAL_FDCAN_MspInit+0xc0>)
 8001be4:	f003 fbea 	bl	80053bc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001be8:	2200      	movs	r2, #0
 8001bea:	2100      	movs	r1, #0
 8001bec:	2015      	movs	r0, #21
 8001bee:	f002 f9be 	bl	8003f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001bf2:	2015      	movs	r0, #21
 8001bf4:	f002 f9d5 	bl	8003fa2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001bf8:	bf00      	nop
 8001bfa:	3768      	adds	r7, #104	@ 0x68
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40006400 	.word	0x40006400
 8001c04:	40021000 	.word	0x40021000
 8001c08:	48000400 	.word	0x48000400

08001c0c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b09a      	sub	sp, #104	@ 0x68
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
 8001c22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	2244      	movs	r2, #68	@ 0x44
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f00c fdf5 	bl	800e81c <memset>
  if(hi2c->Instance==I2C2)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a1f      	ldr	r2, [pc, #124]	@ (8001cb4 <HAL_I2C_MspInit+0xa8>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d137      	bne.n	8001cac <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c3c:	2380      	movs	r3, #128	@ 0x80
 8001c3e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c40:	2300      	movs	r3, #0
 8001c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f006 fed1 	bl	80089f0 <HAL_RCCEx_PeriphCLKConfig>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c54:	f7ff fcec 	bl	8001630 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c58:	4b17      	ldr	r3, [pc, #92]	@ (8001cb8 <HAL_I2C_MspInit+0xac>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5c:	4a16      	ldr	r2, [pc, #88]	@ (8001cb8 <HAL_I2C_MspInit+0xac>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c64:	4b14      	ldr	r3, [pc, #80]	@ (8001cb8 <HAL_I2C_MspInit+0xac>)
 8001c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c70:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c74:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c76:	2312      	movs	r3, #18
 8001c78:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c82:	2304      	movs	r3, #4
 8001c84:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c86:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c90:	f003 fb94 	bl	80053bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c94:	4b08      	ldr	r3, [pc, #32]	@ (8001cb8 <HAL_I2C_MspInit+0xac>)
 8001c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c98:	4a07      	ldr	r2, [pc, #28]	@ (8001cb8 <HAL_I2C_MspInit+0xac>)
 8001c9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ca0:	4b05      	ldr	r3, [pc, #20]	@ (8001cb8 <HAL_I2C_MspInit+0xac>)
 8001ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ca8:	60bb      	str	r3, [r7, #8]
 8001caa:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001cac:	bf00      	nop
 8001cae:	3768      	adds	r7, #104	@ 0x68
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40005800 	.word	0x40005800
 8001cb8:	40021000 	.word	0x40021000

08001cbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b09a      	sub	sp, #104	@ 0x68
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cd4:	f107 0310 	add.w	r3, r7, #16
 8001cd8:	2244      	movs	r2, #68	@ 0x44
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f00c fd9d 	bl	800e81c <memset>
  if(huart->Instance==USART1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8001d60 <HAL_UART_MspInit+0xa4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d135      	bne.n	8001d58 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001cec:	2301      	movs	r3, #1
 8001cee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf4:	f107 0310 	add.w	r3, r7, #16
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f006 fe79 	bl	80089f0 <HAL_RCCEx_PeriphCLKConfig>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d04:	f7ff fc94 	bl	8001630 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d08:	4b16      	ldr	r3, [pc, #88]	@ (8001d64 <HAL_UART_MspInit+0xa8>)
 8001d0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d0c:	4a15      	ldr	r2, [pc, #84]	@ (8001d64 <HAL_UART_MspInit+0xa8>)
 8001d0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d12:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d14:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <HAL_UART_MspInit+0xa8>)
 8001d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d20:	4b10      	ldr	r3, [pc, #64]	@ (8001d64 <HAL_UART_MspInit+0xa8>)
 8001d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d24:	4a0f      	ldr	r2, [pc, #60]	@ (8001d64 <HAL_UART_MspInit+0xa8>)
 8001d26:	f043 0302 	orr.w	r3, r3, #2
 8001d2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d64 <HAL_UART_MspInit+0xa8>)
 8001d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d38:	23c0      	movs	r3, #192	@ 0xc0
 8001d3a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d48:	2307      	movs	r3, #7
 8001d4a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d50:	4619      	mov	r1, r3
 8001d52:	4805      	ldr	r0, [pc, #20]	@ (8001d68 <HAL_UART_MspInit+0xac>)
 8001d54:	f003 fb32 	bl	80053bc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001d58:	bf00      	nop
 8001d5a:	3768      	adds	r7, #104	@ 0x68
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40013800 	.word	0x40013800
 8001d64:	40021000 	.word	0x40021000
 8001d68:	48000400 	.word	0x48000400

08001d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <NMI_Handler+0x4>

08001d74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <HardFault_Handler+0x4>

08001d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <MemManage_Handler+0x4>

08001d84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc2:	f000 fa97 	bl	80022f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <DMA1_Channel1_IRQHandler+0x10>)
 8001dd2:	f002 fd59 	bl	8004888 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	2000033c 	.word	0x2000033c

08001de0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001de4:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <DMA1_Channel2_IRQHandler+0x10>)
 8001de6:	f002 fd4f 	bl	8004888 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	2000039c 	.word	0x2000039c

08001df4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001df8:	4802      	ldr	r0, [pc, #8]	@ (8001e04 <USB_LP_IRQHandler+0x10>)
 8001dfa:	f004 fc05 	bl	8006608 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	2000138c 	.word	0x2000138c

08001e08 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001e0c:	4802      	ldr	r0, [pc, #8]	@ (8001e18 <FDCAN1_IT0_IRQHandler+0x10>)
 8001e0e:	f003 f8ed 	bl	8004fec <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200004b4 	.word	0x200004b4

08001e1c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <SPI1_IRQHandler+0x10>)
 8001e22:	f007 fa01 	bl	8009228 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200001fc 	.word	0x200001fc

08001e30 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	e00a      	b.n	8001e58 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e42:	f3af 8000 	nop.w
 8001e46:	4601      	mov	r1, r0
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	1c5a      	adds	r2, r3, #1
 8001e4c:	60ba      	str	r2, [r7, #8]
 8001e4e:	b2ca      	uxtb	r2, r1
 8001e50:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	3301      	adds	r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	dbf0      	blt.n	8001e42 <_read+0x12>
  }

  return len;
 8001e60:	687b      	ldr	r3, [r7, #4]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b086      	sub	sp, #24
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	e009      	b.n	8001e90 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	1c5a      	adds	r2, r3, #1
 8001e80:	60ba      	str	r2, [r7, #8]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fbc1 	bl	800160c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	697a      	ldr	r2, [r7, #20]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	dbf1      	blt.n	8001e7c <_write+0x12>
  }
  return len;
 8001e98:	687b      	ldr	r3, [r7, #4]
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <_close>:

int _close(int file)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001eaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
 8001ec2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001eca:	605a      	str	r2, [r3, #4]
  return 0;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr

08001eda <_isatty>:

int _isatty(int file)
{
 8001eda:	b480      	push	{r7}
 8001edc:	b083      	sub	sp, #12
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ee2:	2301      	movs	r3, #1
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f14:	4a14      	ldr	r2, [pc, #80]	@ (8001f68 <_sbrk+0x5c>)
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <_sbrk+0x60>)
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f20:	4b13      	ldr	r3, [pc, #76]	@ (8001f70 <_sbrk+0x64>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d102      	bne.n	8001f2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f28:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <_sbrk+0x64>)
 8001f2a:	4a12      	ldr	r2, [pc, #72]	@ (8001f74 <_sbrk+0x68>)
 8001f2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f2e:	4b10      	ldr	r3, [pc, #64]	@ (8001f70 <_sbrk+0x64>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d207      	bcs.n	8001f4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f3c:	f00c fcbc 	bl	800e8b8 <__errno>
 8001f40:	4603      	mov	r3, r0
 8001f42:	220c      	movs	r2, #12
 8001f44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f46:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4a:	e009      	b.n	8001f60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f4c:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <_sbrk+0x64>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f52:	4b07      	ldr	r3, [pc, #28]	@ (8001f70 <_sbrk+0x64>)
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4413      	add	r3, r2
 8001f5a:	4a05      	ldr	r2, [pc, #20]	@ (8001f70 <_sbrk+0x64>)
 8001f5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20008000 	.word	0x20008000
 8001f6c:	00000400 	.word	0x00000400
 8001f70:	20000614 	.word	0x20000614
 8001f74:	200019d8 	.word	0x200019d8

08001f78 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f7c:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <SystemInit+0x20>)
 8001f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f82:	4a05      	ldr	r2, [pc, #20]	@ (8001f98 <SystemInit+0x20>)
 8001f84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f9c:	480d      	ldr	r0, [pc, #52]	@ (8001fd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f9e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fa0:	f7ff ffea 	bl	8001f78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fa4:	480c      	ldr	r0, [pc, #48]	@ (8001fd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fa6:	490d      	ldr	r1, [pc, #52]	@ (8001fdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe0 <LoopForever+0xe>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001fac:	e002      	b.n	8001fb4 <LoopCopyDataInit>

08001fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb2:	3304      	adds	r3, #4

08001fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fb8:	d3f9      	bcc.n	8001fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fba:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001fe8 <LoopForever+0x16>)
  movs r3, #0
 8001fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc0:	e001      	b.n	8001fc6 <LoopFillZerobss>

08001fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc4:	3204      	adds	r2, #4

08001fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fc8:	d3fb      	bcc.n	8001fc2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001fca:	f00c fc7b 	bl	800e8c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fce:	f7fe fe23 	bl	8000c18 <main>

08001fd2 <LoopForever>:

LoopForever:
    b LoopForever
 8001fd2:	e7fe      	b.n	8001fd2 <LoopForever>
  ldr   r0, =_estack
 8001fd4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fdc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001fe0:	0800f4e4 	.word	0x0800f4e4
  ldr r2, =_sbss
 8001fe4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fe8:	200019d4 	.word	0x200019d4

08001fec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fec:	e7fe      	b.n	8001fec <ADC1_2_IRQHandler>
	...

08001ff0 <systemTask>:
uint32_t adc1_buf[7];
uint32_t adc2_buf[5];

bool config_saved = 0;

void systemTask(){
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001ff4:	4807      	ldr	r0, [pc, #28]	@ (8002014 <systemTask+0x24>)
 8001ff6:	f004 fa07 	bl	8006408 <HAL_IWDG_Refresh>
	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 8001ffa:	2207      	movs	r2, #7
 8001ffc:	4906      	ldr	r1, [pc, #24]	@ (8002018 <systemTask+0x28>)
 8001ffe:	4807      	ldr	r0, [pc, #28]	@ (800201c <systemTask+0x2c>)
 8002000:	f000 fdcc 	bl	8002b9c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 8002004:	2205      	movs	r2, #5
 8002006:	4906      	ldr	r1, [pc, #24]	@ (8002020 <systemTask+0x30>)
 8002008:	4806      	ldr	r0, [pc, #24]	@ (8002024 <systemTask+0x34>)
 800200a:	f000 fdc7 	bl	8002b9c <HAL_ADC_Start_DMA>
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	2000056c 	.word	0x2000056c
 8002018:	20000684 	.word	0x20000684
 800201c:	20000264 	.word	0x20000264
 8002020:	200006a0 	.word	0x200006a0
 8002024:	200002d0 	.word	0x200002d0

08002028 <systemInit>:

void systemInit(){
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af02      	add	r7, sp, #8

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 800202e:	2320      	movs	r3, #32
 8002030:	9301      	str	r3, [sp, #4]
 8002032:	2302      	movs	r3, #2
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800203a:	22a0      	movs	r2, #160	@ 0xa0
 800203c:	4944      	ldr	r1, [pc, #272]	@ (8002150 <systemInit+0x128>)
 800203e:	4845      	ldr	r0, [pc, #276]	@ (8002154 <systemInit+0x12c>)
 8002040:	f7fe fbe6 	bl	8000810 <eepromInit>
 8002044:	4603      	mov	r3, r0
 8002046:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d02e      	beq.n	80020ac <systemInit+0x84>
		if(ee == EE_ERROR){
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d10b      	bne.n	800206c <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 8002054:	4840      	ldr	r0, [pc, #256]	@ (8002158 <systemInit+0x130>)
 8002056:	f00c fb01 	bl	800e65c <puts>
			HAL_IWDG_Refresh(&hiwdg);
 800205a:	4840      	ldr	r0, [pc, #256]	@ (800215c <systemInit+0x134>)
 800205c:	f004 f9d4 	bl	8006408 <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 8002060:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002064:	f000 f964 	bl	8002330 <HAL_Delay>
			Error_Handler();
 8002068:	f7ff fae2 	bl	8001630 <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	2b02      	cmp	r3, #2
 8002070:	d11f      	bne.n	80020b2 <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 8002072:	483b      	ldr	r0, [pc, #236]	@ (8002160 <systemInit+0x138>)
 8002074:	f00c faf2 	bl	800e65c <puts>
			HAL_Delay(100);
 8002078:	2064      	movs	r0, #100	@ 0x64
 800207a:	f000 f959 	bl	8002330 <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 800207e:	4835      	ldr	r0, [pc, #212]	@ (8002154 <systemInit+0x12c>)
 8002080:	f7fe fc84 	bl	800098c <eepromFormat>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d00c      	beq.n	80020a4 <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 800208a:	4836      	ldr	r0, [pc, #216]	@ (8002164 <systemInit+0x13c>)
 800208c:	f00c fae6 	bl	800e65c <puts>
				HAL_IWDG_Refresh(&hiwdg);
 8002090:	4832      	ldr	r0, [pc, #200]	@ (800215c <systemInit+0x134>)
 8002092:	f004 f9b9 	bl	8006408 <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 8002096:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800209a:	f000 f949 	bl	8002330 <HAL_Delay>
				Error_Handler();
 800209e:	f7ff fac7 	bl	8001630 <Error_Handler>
 80020a2:	e006      	b.n	80020b2 <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 80020a4:	4830      	ldr	r0, [pc, #192]	@ (8002168 <systemInit+0x140>)
 80020a6:	f00c fad9 	bl	800e65c <puts>
 80020aa:	e002      	b.n	80020b2 <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 80020ac:	482f      	ldr	r0, [pc, #188]	@ (800216c <systemInit+0x144>)
 80020ae:	f00c fad5 	bl	800e65c <puts>

	uint32_t res = BSP_SPI1_Init();
 80020b2:	f7fe fce3 	bl	8000a7c <BSP_SPI1_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	603b      	str	r3, [r7, #0]
	printf("BSP_SPI1_Init = %lu\n", res);
 80020ba:	6839      	ldr	r1, [r7, #0]
 80020bc:	482c      	ldr	r0, [pc, #176]	@ (8002170 <systemInit+0x148>)
 80020be:	f00c fa65 	bl	800e58c <iprintf>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80020c2:	217f      	movs	r1, #127	@ 0x7f
 80020c4:	482b      	ldr	r0, [pc, #172]	@ (8002174 <systemInit+0x14c>)
 80020c6:	f001 fbed 	bl	80038a4 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80020ca:	217f      	movs	r1, #127	@ 0x7f
 80020cc:	482a      	ldr	r0, [pc, #168]	@ (8002178 <systemInit+0x150>)
 80020ce:	f001 fbe9 	bl	80038a4 <HAL_ADCEx_Calibration_Start>
	HAL_IWDG_Refresh(&hiwdg);
 80020d2:	4822      	ldr	r0, [pc, #136]	@ (800215c <systemInit+0x134>)
 80020d4:	f004 f998 	bl	8006408 <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 80020d8:	2340      	movs	r3, #64	@ 0x40
 80020da:	4a28      	ldr	r2, [pc, #160]	@ (800217c <systemInit+0x154>)
 80020dc:	4928      	ldr	r1, [pc, #160]	@ (8002180 <systemInit+0x158>)
 80020de:	4829      	ldr	r0, [pc, #164]	@ (8002184 <systemInit+0x15c>)
 80020e0:	f7fe fa84 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 80020e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020e8:	4a27      	ldr	r2, [pc, #156]	@ (8002188 <systemInit+0x160>)
 80020ea:	4925      	ldr	r1, [pc, #148]	@ (8002180 <systemInit+0x158>)
 80020ec:	4827      	ldr	r0, [pc, #156]	@ (800218c <systemInit+0x164>)
 80020ee:	f7fe fa7d 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 80020f2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020f6:	4a21      	ldr	r2, [pc, #132]	@ (800217c <systemInit+0x154>)
 80020f8:	4921      	ldr	r1, [pc, #132]	@ (8002180 <systemInit+0x158>)
 80020fa:	4825      	ldr	r0, [pc, #148]	@ (8002190 <systemInit+0x168>)
 80020fc:	f7fe fa76 	bl	80005ec <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 8002100:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	4a1d      	ldr	r2, [pc, #116]	@ (800217c <systemInit+0x154>)
 8002108:	491d      	ldr	r1, [pc, #116]	@ (8002180 <systemInit+0x158>)
 800210a:	4822      	ldr	r0, [pc, #136]	@ (8002194 <systemInit+0x16c>)
 800210c:	f7fe fa90 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 8002110:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002114:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002118:	4a1b      	ldr	r2, [pc, #108]	@ (8002188 <systemInit+0x160>)
 800211a:	4919      	ldr	r1, [pc, #100]	@ (8002180 <systemInit+0x158>)
 800211c:	481e      	ldr	r0, [pc, #120]	@ (8002198 <systemInit+0x170>)
 800211e:	f7fe fa87 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 8002122:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800212a:	4a14      	ldr	r2, [pc, #80]	@ (800217c <systemInit+0x154>)
 800212c:	4914      	ldr	r1, [pc, #80]	@ (8002180 <systemInit+0x158>)
 800212e:	481b      	ldr	r0, [pc, #108]	@ (800219c <systemInit+0x174>)
 8002130:	f7fe fa7e 	bl	8000630 <DAC8551_Init>
//	RGB_Init(&drvR, 1150, &hadR, &hdacR, &hdac4, DAC_CHANNEL_1, &hcomp7, &htim2, TIM_CHANNEL_4, &hadc2, &adc2_buf[1], 200, &ts3, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM);
//	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_2, &hcomp5, &htim2, TIM_CHANNEL_3, &hadc2, &adc2_buf[2], 100, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
//	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac3, DAC_CHANNEL_2, &hcomp4, &htim2, TIM_CHANNEL_1, &hadc2, &adc2_buf[3], 50, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);
	HAL_IWDG_Refresh(&hiwdg);
 8002134:	4809      	ldr	r0, [pc, #36]	@ (800215c <systemInit+0x134>)
 8002136:	f004 f967 	bl	8006408 <HAL_IWDG_Refresh>

	HAL_Delay(500);
 800213a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800213e:	f000 f8f7 	bl	8002330 <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 8002142:	4806      	ldr	r0, [pc, #24]	@ (800215c <systemInit+0x134>)
 8002144:	f004 f960 	bl	8006408 <HAL_IWDG_Refresh>
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000518 	.word	0x20000518
 8002154:	20000618 	.word	0x20000618
 8002158:	0800f338 	.word	0x0800f338
 800215c:	2000056c 	.word	0x2000056c
 8002160:	0800f368 	.word	0x0800f368
 8002164:	0800f37c 	.word	0x0800f37c
 8002168:	0800f3b8 	.word	0x0800f3b8
 800216c:	0800f3cc 	.word	0x0800f3cc
 8002170:	0800f3f0 	.word	0x0800f3f0
 8002174:	20000264 	.word	0x20000264
 8002178:	200002d0 	.word	0x200002d0
 800217c:	48000800 	.word	0x48000800
 8002180:	200001fc 	.word	0x200001fc
 8002184:	20000624 	.word	0x20000624
 8002188:	48000400 	.word	0x48000400
 800218c:	20000630 	.word	0x20000630
 8002190:	2000063c 	.word	0x2000063c
 8002194:	20000648 	.word	0x20000648
 8002198:	2000065c 	.word	0x2000065c
 800219c:	20000670 	.word	0x20000670

080021a0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a06      	ldr	r2, [pc, #24]	@ (80021c4 <HAL_ADC_ConvCpltCallback+0x24>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d105      	bne.n	80021bc <HAL_ADC_ConvCpltCallback+0x1c>
 80021b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021b8:	f003 fa9a 	bl	80056f0 <HAL_GPIO_TogglePin>
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000264 	.word	0x20000264

080021c8 <HAL_FDCAN_RxFifo0Callback>:
/**
 * @brief FDCAN1 RX FIFO 0 message received callback.
 * @param hfdcan: pointer to a FDCAN_HandleTypeDef structure.
 * @param RxFifo0ITs: specifies the pending interrupt.
 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b09c      	sub	sp, #112	@ 0x70
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0) {
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d013      	beq.n	8002204 <HAL_FDCAN_RxFifo0Callback+0x3c>
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[64]; // Buffer for received data

        // Retrieve the message from RX FIFO 0
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 80021dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021e0:	f107 0208 	add.w	r2, r7, #8
 80021e4:	2140      	movs	r1, #64	@ 0x40
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f002 fdf8 	bl	8004ddc <HAL_FDCAN_GetRxMessage>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d108      	bne.n	8002204 <HAL_FDCAN_RxFifo0Callback+0x3c>
            // Process the received message
            ProcessFDCANMessage(RxHeader.Identifier, RxData, RxHeader.DataLength >> 16);
 80021f2:	68b8      	ldr	r0, [r7, #8]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	0c1b      	lsrs	r3, r3, #16
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021fe:	4619      	mov	r1, r3
 8002200:	f7fe fc1e 	bl	8000a40 <ProcessFDCANMessage>
        }
    }
}
 8002204:	bf00      	nop
 8002206:	3770      	adds	r7, #112	@ 0x70
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_FDCAN_RxFifo1Callback>:
/**
 * @brief FDCAN1 RX FIFO 1 message received callback.
 * @param hfdcan: pointer to a FDCAN_HandleTypeDef structure.
 * @param RxFifo1ITs: specifies the pending interrupt.
 */
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b09c      	sub	sp, #112	@ 0x70
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
    if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != 0) {
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	2b00      	cmp	r3, #0
 800221e:	d013      	beq.n	8002248 <HAL_FDCAN_RxFifo1Callback+0x3c>
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[64]; // Buffer for received data

        // Retrieve the message from RX FIFO 1
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader, RxData) == HAL_OK) {
 8002220:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002224:	f107 0208 	add.w	r2, r7, #8
 8002228:	2141      	movs	r1, #65	@ 0x41
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f002 fdd6 	bl	8004ddc <HAL_FDCAN_GetRxMessage>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d108      	bne.n	8002248 <HAL_FDCAN_RxFifo1Callback+0x3c>
            // Process message
            ProcessFDCANMessage(RxHeader.Identifier, RxData, RxHeader.DataLength >> 16);
 8002236:	68b8      	ldr	r0, [r7, #8]
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	0c1b      	lsrs	r3, r3, #16
 800223c:	b2da      	uxtb	r2, r3
 800223e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002242:	4619      	mov	r1, r3
 8002244:	f7fe fbfc 	bl	8000a40 <ProcessFDCANMessage>
        }
    }
}
 8002248:	bf00      	nop
 800224a:	3770      	adds	r7, #112	@ 0x70
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800225a:	2003      	movs	r0, #3
 800225c:	f001 fe7c 	bl	8003f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002260:	200f      	movs	r0, #15
 8002262:	f000 f80d 	bl	8002280 <HAL_InitTick>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d002      	beq.n	8002272 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	71fb      	strb	r3, [r7, #7]
 8002270:	e001      	b.n	8002276 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002272:	f7ff f9e3 	bl	800163c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002276:	79fb      	ldrb	r3, [r7, #7]

}
 8002278:	4618      	mov	r0, r3
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002288:	2300      	movs	r3, #0
 800228a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800228c:	4b16      	ldr	r3, [pc, #88]	@ (80022e8 <HAL_InitTick+0x68>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d022      	beq.n	80022da <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002294:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <HAL_InitTick+0x6c>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <HAL_InitTick+0x68>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80022a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a8:	4618      	mov	r0, r3
 80022aa:	f001 fe88 	bl	8003fbe <HAL_SYSTICK_Config>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10f      	bne.n	80022d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b0f      	cmp	r3, #15
 80022b8:	d809      	bhi.n	80022ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ba:	2200      	movs	r2, #0
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	f04f 30ff 	mov.w	r0, #4294967295
 80022c2:	f001 fe54 	bl	8003f6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022c6:	4a0a      	ldr	r2, [pc, #40]	@ (80022f0 <HAL_InitTick+0x70>)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	e007      	b.n	80022de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	73fb      	strb	r3, [r7, #15]
 80022d2:	e004      	b.n	80022de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	73fb      	strb	r3, [r7, #15]
 80022d8:	e001      	b.n	80022de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80022de:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20000008 	.word	0x20000008
 80022ec:	20000000 	.word	0x20000000
 80022f0:	20000004 	.word	0x20000004

080022f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022f8:	4b05      	ldr	r3, [pc, #20]	@ (8002310 <HAL_IncTick+0x1c>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <HAL_IncTick+0x20>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4413      	add	r3, r2
 8002302:	4a03      	ldr	r2, [pc, #12]	@ (8002310 <HAL_IncTick+0x1c>)
 8002304:	6013      	str	r3, [r2, #0]
}
 8002306:	bf00      	nop
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	200006b4 	.word	0x200006b4
 8002314:	20000008 	.word	0x20000008

08002318 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  return uwTick;
 800231c:	4b03      	ldr	r3, [pc, #12]	@ (800232c <HAL_GetTick+0x14>)
 800231e:	681b      	ldr	r3, [r3, #0]
}
 8002320:	4618      	mov	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	200006b4 	.word	0x200006b4

08002330 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002338:	f7ff ffee 	bl	8002318 <HAL_GetTick>
 800233c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002348:	d004      	beq.n	8002354 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800234a:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <HAL_Delay+0x40>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	4413      	add	r3, r2
 8002352:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002354:	bf00      	nop
 8002356:	f7ff ffdf 	bl	8002318 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	429a      	cmp	r2, r3
 8002364:	d8f7      	bhi.n	8002356 <HAL_Delay+0x26>
  {
  }
}
 8002366:	bf00      	nop
 8002368:	bf00      	nop
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20000008 	.word	0x20000008

08002374 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 800237c:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002384:	4904      	ldr	r1, [pc, #16]	@ (8002398 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4313      	orrs	r3, r2
 800238a:	600b      	str	r3, [r1, #0]
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	40010030 	.word	0x40010030

0800239c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80023a4:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f023 0202 	bic.w	r2, r3, #2
 80023ac:	4904      	ldr	r1, [pc, #16]	@ (80023c0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	600b      	str	r3, [r1, #0]
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	40010030 	.word	0x40010030

080023c4 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80023ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002408 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80023d6:	f7ff ff9f 	bl	8002318 <HAL_GetTick>
 80023da:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 80023dc:	e008      	b.n	80023f0 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80023de:	f7ff ff9b 	bl	8002318 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b0a      	cmp	r3, #10
 80023ea:	d901      	bls.n	80023f0 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e006      	b.n	80023fe <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0308 	and.w	r3, r3, #8
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0f0      	beq.n	80023de <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40010030 	.word	0x40010030

0800240c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	431a      	orrs	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	609a      	str	r2, [r3, #8]
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	609a      	str	r2, [r3, #8]
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002468:	4618      	mov	r0, r3
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002474:	b480      	push	{r7}
 8002476:	b087      	sub	sp, #28
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	607a      	str	r2, [r7, #4]
 8002480:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	3360      	adds	r3, #96	@ 0x60
 8002486:	461a      	mov	r2, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	4b08      	ldr	r3, [pc, #32]	@ (80024b8 <LL_ADC_SetOffset+0x44>)
 8002496:	4013      	ands	r3, r2
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	430a      	orrs	r2, r1
 80024a2:	4313      	orrs	r3, r2
 80024a4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80024ac:	bf00      	nop
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	03fff000 	.word	0x03fff000

080024bc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3360      	adds	r3, #96	@ 0x60
 80024ca:	461a      	mov	r2, r3
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b087      	sub	sp, #28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	3360      	adds	r3, #96	@ 0x60
 80024f8:	461a      	mov	r2, r3
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	431a      	orrs	r2, r3
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002512:	bf00      	nop
 8002514:	371c      	adds	r7, #28
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800251e:	b480      	push	{r7}
 8002520:	b087      	sub	sp, #28
 8002522:	af00      	add	r7, sp, #0
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	3360      	adds	r3, #96	@ 0x60
 800252e:	461a      	mov	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	431a      	orrs	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002548:	bf00      	nop
 800254a:	371c      	adds	r7, #28
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002554:	b480      	push	{r7}
 8002556:	b087      	sub	sp, #28
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	3360      	adds	r3, #96	@ 0x60
 8002564:	461a      	mov	r2, r3
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4413      	add	r3, r2
 800256c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	431a      	orrs	r2, r3
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800257e:	bf00      	nop
 8002580:	371c      	adds	r7, #28
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	695b      	ldr	r3, [r3, #20]
 8002598:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	431a      	orrs	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	615a      	str	r2, [r3, #20]
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80025c4:	2301      	movs	r3, #1
 80025c6:	e000      	b.n	80025ca <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr

080025d6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b087      	sub	sp, #28
 80025da:	af00      	add	r7, sp, #0
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	3330      	adds	r3, #48	@ 0x30
 80025e6:	461a      	mov	r2, r3
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	0a1b      	lsrs	r3, r3, #8
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	4413      	add	r3, r2
 80025f4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	211f      	movs	r1, #31
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	401a      	ands	r2, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	0e9b      	lsrs	r3, r3, #26
 800260e:	f003 011f 	and.w	r1, r3, #31
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	f003 031f 	and.w	r3, r3, #31
 8002618:	fa01 f303 	lsl.w	r3, r1, r3
 800261c:	431a      	orrs	r2, r3
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002622:	bf00      	nop
 8002624:	371c      	adds	r7, #28
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800262e:	b480      	push	{r7}
 8002630:	b087      	sub	sp, #28
 8002632:	af00      	add	r7, sp, #0
 8002634:	60f8      	str	r0, [r7, #12]
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	3314      	adds	r3, #20
 800263e:	461a      	mov	r2, r3
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	0e5b      	lsrs	r3, r3, #25
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	4413      	add	r3, r2
 800264c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	0d1b      	lsrs	r3, r3, #20
 8002656:	f003 031f 	and.w	r3, r3, #31
 800265a:	2107      	movs	r1, #7
 800265c:	fa01 f303 	lsl.w	r3, r1, r3
 8002660:	43db      	mvns	r3, r3
 8002662:	401a      	ands	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	0d1b      	lsrs	r3, r3, #20
 8002668:	f003 031f 	and.w	r3, r3, #31
 800266c:	6879      	ldr	r1, [r7, #4]
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	431a      	orrs	r2, r3
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002678:	bf00      	nop
 800267a:	371c      	adds	r7, #28
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800269c:	43db      	mvns	r3, r3
 800269e:	401a      	ands	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f003 0318 	and.w	r3, r3, #24
 80026a6:	4908      	ldr	r1, [pc, #32]	@ (80026c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80026a8:	40d9      	lsrs	r1, r3
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	400b      	ands	r3, r1
 80026ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b2:	431a      	orrs	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80026ba:	bf00      	nop
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	0007ffff 	.word	0x0007ffff

080026cc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 031f 	and.w	r3, r3, #31
}
 80026dc:	4618      	mov	r0, r3
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80026f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6093      	str	r3, [r2, #8]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800271c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002720:	d101      	bne.n	8002726 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002744:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002748:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002770:	d101      	bne.n	8002776 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002794:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002798:	f043 0201 	orr.w	r2, r3, #1
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027c0:	f043 0202 	orr.w	r2, r3, #2
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <LL_ADC_IsEnabled+0x18>
 80027e8:	2301      	movs	r3, #1
 80027ea:	e000      	b.n	80027ee <LL_ADC_IsEnabled+0x1a>
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b02      	cmp	r3, #2
 800280c:	d101      	bne.n	8002812 <LL_ADC_IsDisableOngoing+0x18>
 800280e:	2301      	movs	r3, #1
 8002810:	e000      	b.n	8002814 <LL_ADC_IsDisableOngoing+0x1a>
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002830:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002834:	f043 0204 	orr.w	r2, r3, #4
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	2b04      	cmp	r3, #4
 800285a:	d101      	bne.n	8002860 <LL_ADC_REG_IsConversionOngoing+0x18>
 800285c:	2301      	movs	r3, #1
 800285e:	e000      	b.n	8002862 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800286e:	b480      	push	{r7}
 8002870:	b083      	sub	sp, #12
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b08      	cmp	r3, #8
 8002880:	d101      	bne.n	8002886 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002894:	b590      	push	{r4, r7, lr}
 8002896:	b089      	sub	sp, #36	@ 0x24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800289c:	2300      	movs	r3, #0
 800289e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e167      	b.n	8002b7e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d109      	bne.n	80028d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7fe fee9 	bl	8001694 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff ff19 	bl	800270c <LL_ADC_IsDeepPowerDownEnabled>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d004      	beq.n	80028ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff feff 	bl	80026e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff ff34 	bl	800275c <LL_ADC_IsInternalRegulatorEnabled>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d115      	bne.n	8002926 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff ff18 	bl	8002734 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002904:	4ba0      	ldr	r3, [pc, #640]	@ (8002b88 <HAL_ADC_Init+0x2f4>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	099b      	lsrs	r3, r3, #6
 800290a:	4aa0      	ldr	r2, [pc, #640]	@ (8002b8c <HAL_ADC_Init+0x2f8>)
 800290c:	fba2 2303 	umull	r2, r3, r2, r3
 8002910:	099b      	lsrs	r3, r3, #6
 8002912:	3301      	adds	r3, #1
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002918:	e002      	b.n	8002920 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	3b01      	subs	r3, #1
 800291e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f9      	bne.n	800291a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff16 	bl	800275c <LL_ADC_IsInternalRegulatorEnabled>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10d      	bne.n	8002952 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293a:	f043 0210 	orr.w	r2, r3, #16
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002946:	f043 0201 	orr.w	r2, r3, #1
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff ff76 	bl	8002848 <LL_ADC_REG_IsConversionOngoing>
 800295c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002962:	f003 0310 	and.w	r3, r3, #16
 8002966:	2b00      	cmp	r3, #0
 8002968:	f040 8100 	bne.w	8002b6c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2b00      	cmp	r3, #0
 8002970:	f040 80fc 	bne.w	8002b6c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002978:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800297c:	f043 0202 	orr.w	r2, r3, #2
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff23 	bl	80027d4 <LL_ADC_IsEnabled>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d111      	bne.n	80029b8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002994:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002998:	f7ff ff1c 	bl	80027d4 <LL_ADC_IsEnabled>
 800299c:	4604      	mov	r4, r0
 800299e:	487c      	ldr	r0, [pc, #496]	@ (8002b90 <HAL_ADC_Init+0x2fc>)
 80029a0:	f7ff ff18 	bl	80027d4 <LL_ADC_IsEnabled>
 80029a4:	4603      	mov	r3, r0
 80029a6:	4323      	orrs	r3, r4
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d105      	bne.n	80029b8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	4619      	mov	r1, r3
 80029b2:	4878      	ldr	r0, [pc, #480]	@ (8002b94 <HAL_ADC_Init+0x300>)
 80029b4:	f7ff fd2a 	bl	800240c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	7f5b      	ldrb	r3, [r3, #29]
 80029bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80029c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80029ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80029d8:	4313      	orrs	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d106      	bne.n	80029f4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ea:	3b01      	subs	r3, #1
 80029ec:	045b      	lsls	r3, r3, #17
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d009      	beq.n	8002a10 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a08:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	4b60      	ldr	r3, [pc, #384]	@ (8002b98 <HAL_ADC_Init+0x304>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	6812      	ldr	r2, [r2, #0]
 8002a1e:	69b9      	ldr	r1, [r7, #24]
 8002a20:	430b      	orrs	r3, r1
 8002a22:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff ff15 	bl	800286e <LL_ADC_INJ_IsConversionOngoing>
 8002a44:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d16d      	bne.n	8002b28 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d16a      	bne.n	8002b28 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a56:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a5e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a60:	4313      	orrs	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a6e:	f023 0302 	bic.w	r3, r3, #2
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	69b9      	ldr	r1, [r7, #24]
 8002a78:	430b      	orrs	r3, r1
 8002a7a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d017      	beq.n	8002ab4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	691a      	ldr	r2, [r3, #16]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002a92:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a9c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002aa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6911      	ldr	r1, [r2, #16]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6812      	ldr	r2, [r2, #0]
 8002aac:	430b      	orrs	r3, r1
 8002aae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002ab2:	e013      	b.n	8002adc <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	691a      	ldr	r2, [r3, #16]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002ac2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ad4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ad8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d118      	bne.n	8002b18 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002af0:	f023 0304 	bic.w	r3, r3, #4
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002afc:	4311      	orrs	r1, r2
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002b02:	4311      	orrs	r1, r2
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	431a      	orrs	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f042 0201 	orr.w	r2, r2, #1
 8002b14:	611a      	str	r2, [r3, #16]
 8002b16:	e007      	b.n	8002b28 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	691a      	ldr	r2, [r3, #16]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0201 	bic.w	r2, r2, #1
 8002b26:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d10c      	bne.n	8002b4a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b36:	f023 010f 	bic.w	r1, r3, #15
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	1e5a      	subs	r2, r3, #1
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b48:	e007      	b.n	8002b5a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 020f 	bic.w	r2, r2, #15
 8002b58:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5e:	f023 0303 	bic.w	r3, r3, #3
 8002b62:	f043 0201 	orr.w	r2, r3, #1
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b6a:	e007      	b.n	8002b7c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b70:	f043 0210 	orr.w	r2, r3, #16
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3724      	adds	r7, #36	@ 0x24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd90      	pop	{r4, r7, pc}
 8002b86:	bf00      	nop
 8002b88:	20000000 	.word	0x20000000
 8002b8c:	053e2d63 	.word	0x053e2d63
 8002b90:	50000100 	.word	0x50000100
 8002b94:	50000300 	.word	0x50000300
 8002b98:	fff04007 	.word	0xfff04007

08002b9c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ba8:	4851      	ldr	r0, [pc, #324]	@ (8002cf0 <HAL_ADC_Start_DMA+0x154>)
 8002baa:	f7ff fd8f 	bl	80026cc <LL_ADC_GetMultimode>
 8002bae:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fe47 	bl	8002848 <LL_ADC_REG_IsConversionOngoing>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f040 808f 	bne.w	8002ce0 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d101      	bne.n	8002bd0 <HAL_ADC_Start_DMA+0x34>
 8002bcc:	2302      	movs	r3, #2
 8002bce:	e08a      	b.n	8002ce6 <HAL_ADC_Start_DMA+0x14a>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d005      	beq.n	8002bea <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	d002      	beq.n	8002bea <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	2b09      	cmp	r3, #9
 8002be8:	d173      	bne.n	8002cd2 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 fc8e 	bl	800350c <ADC_Enable>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002bf4:	7dfb      	ldrb	r3, [r7, #23]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d166      	bne.n	8002cc8 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c02:	f023 0301 	bic.w	r3, r3, #1
 8002c06:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a38      	ldr	r2, [pc, #224]	@ (8002cf4 <HAL_ADC_Start_DMA+0x158>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d002      	beq.n	8002c1e <HAL_ADC_Start_DMA+0x82>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	e001      	b.n	8002c22 <HAL_ADC_Start_DMA+0x86>
 8002c1e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d002      	beq.n	8002c30 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d105      	bne.n	8002c3c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c34:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d006      	beq.n	8002c56 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c4c:	f023 0206 	bic.w	r2, r3, #6
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	661a      	str	r2, [r3, #96]	@ 0x60
 8002c54:	e002      	b.n	8002c5c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c60:	4a25      	ldr	r2, [pc, #148]	@ (8002cf8 <HAL_ADC_Start_DMA+0x15c>)
 8002c62:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c68:	4a24      	ldr	r2, [pc, #144]	@ (8002cfc <HAL_ADC_Start_DMA+0x160>)
 8002c6a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c70:	4a23      	ldr	r2, [pc, #140]	@ (8002d00 <HAL_ADC_Start_DMA+0x164>)
 8002c72:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	221c      	movs	r2, #28
 8002c7a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0210 	orr.w	r2, r2, #16
 8002c92:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0201 	orr.w	r2, r2, #1
 8002ca2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	3340      	adds	r3, #64	@ 0x40
 8002cae:	4619      	mov	r1, r3
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f001 fd06 	bl	80046c4 <HAL_DMA_Start_IT>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fdad 	bl	8002820 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002cc6:	e00d      	b.n	8002ce4 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002cd0:	e008      	b.n	8002ce4 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002cde:	e001      	b.n	8002ce4 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	50000300 	.word	0x50000300
 8002cf4:	50000100 	.word	0x50000100
 8002cf8:	080036d7 	.word	0x080036d7
 8002cfc:	080037af 	.word	0x080037af
 8002d00:	080037cb 	.word	0x080037cb

08002d04 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr

08002d18 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b0b6      	sub	sp, #216	@ 0xd8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x22>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e3c8      	b.n	80034e0 <HAL_ADC_ConfigChannel+0x7b4>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff fd74 	bl	8002848 <LL_ADC_REG_IsConversionOngoing>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f040 83ad 	bne.w	80034c2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	6859      	ldr	r1, [r3, #4]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	461a      	mov	r2, r3
 8002d76:	f7ff fc2e 	bl	80025d6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff fd62 	bl	8002848 <LL_ADC_REG_IsConversionOngoing>
 8002d84:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff fd6e 	bl	800286e <LL_ADC_INJ_IsConversionOngoing>
 8002d92:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d96:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f040 81d9 	bne.w	8003152 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002da0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f040 81d4 	bne.w	8003152 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002db2:	d10f      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	f7ff fc35 	bl	800262e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff fbdc 	bl	800258a <LL_ADC_SetSamplingTimeCommonConfig>
 8002dd2:	e00e      	b.n	8002df2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6818      	ldr	r0, [r3, #0]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	6819      	ldr	r1, [r3, #0]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	461a      	mov	r2, r3
 8002de2:	f7ff fc24 	bl	800262e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2100      	movs	r1, #0
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff fbcc 	bl	800258a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	695a      	ldr	r2, [r3, #20]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	08db      	lsrs	r3, r3, #3
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d022      	beq.n	8002e5a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	6919      	ldr	r1, [r3, #16]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e24:	f7ff fb26 	bl	8002474 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	6919      	ldr	r1, [r3, #16]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	461a      	mov	r2, r3
 8002e36:	f7ff fb72 	bl	800251e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6818      	ldr	r0, [r3, #0]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d102      	bne.n	8002e50 <HAL_ADC_ConfigChannel+0x124>
 8002e4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e4e:	e000      	b.n	8002e52 <HAL_ADC_ConfigChannel+0x126>
 8002e50:	2300      	movs	r3, #0
 8002e52:	461a      	mov	r2, r3
 8002e54:	f7ff fb7e 	bl	8002554 <LL_ADC_SetOffsetSaturation>
 8002e58:	e17b      	b.n	8003152 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2100      	movs	r1, #0
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fb2b 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8002e66:	4603      	mov	r3, r0
 8002e68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10a      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x15a>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2100      	movs	r1, #0
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff fb20 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	0e9b      	lsrs	r3, r3, #26
 8002e80:	f003 021f 	and.w	r2, r3, #31
 8002e84:	e01e      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x198>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff fb15 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8002e92:	4603      	mov	r3, r0
 8002e94:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e98:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e9c:	fa93 f3a3 	rbit	r3, r3
 8002ea0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ea4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ea8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002eac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002eb4:	2320      	movs	r3, #32
 8002eb6:	e004      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002eb8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ebc:	fab3 f383 	clz	r3, r3
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d105      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1b0>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	0e9b      	lsrs	r3, r3, #26
 8002ed6:	f003 031f 	and.w	r3, r3, #31
 8002eda:	e018      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x1e2>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ee8:	fa93 f3a3 	rbit	r3, r3
 8002eec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002ef0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002ef8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002f00:	2320      	movs	r3, #32
 8002f02:	e004      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002f04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f08:	fab3 f383 	clz	r3, r3
 8002f0c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d106      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2200      	movs	r2, #0
 8002f18:	2100      	movs	r1, #0
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff fae4 	bl	80024e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2101      	movs	r1, #1
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff fac8 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10a      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x220>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fabd 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8002f42:	4603      	mov	r3, r0
 8002f44:	0e9b      	lsrs	r3, r3, #26
 8002f46:	f003 021f 	and.w	r2, r3, #31
 8002f4a:	e01e      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x25e>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2101      	movs	r1, #1
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fab2 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002f6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002f72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002f7a:	2320      	movs	r3, #32
 8002f7c:	e004      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002f7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f82:	fab3 f383 	clz	r3, r3
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d105      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0x276>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	0e9b      	lsrs	r3, r3, #26
 8002f9c:	f003 031f 	and.w	r3, r3, #31
 8002fa0:	e018      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x2a8>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002faa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fae:	fa93 f3a3 	rbit	r3, r3
 8002fb2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002fb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002fbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002fc6:	2320      	movs	r3, #32
 8002fc8:	e004      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002fca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fce:	fab3 f383 	clz	r3, r3
 8002fd2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d106      	bne.n	8002fe6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2101      	movs	r1, #1
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff fa81 	bl	80024e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2102      	movs	r1, #2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff fa65 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10a      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x2e6>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2102      	movs	r1, #2
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fa5a 	bl	80024bc <LL_ADC_GetOffsetChannel>
 8003008:	4603      	mov	r3, r0
 800300a:	0e9b      	lsrs	r3, r3, #26
 800300c:	f003 021f 	and.w	r2, r3, #31
 8003010:	e01e      	b.n	8003050 <HAL_ADC_ConfigChannel+0x324>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2102      	movs	r1, #2
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff fa4f 	bl	80024bc <LL_ADC_GetOffsetChannel>
 800301e:	4603      	mov	r3, r0
 8003020:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003024:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003030:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003034:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003038:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003040:	2320      	movs	r3, #32
 8003042:	e004      	b.n	800304e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003044:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003048:	fab3 f383 	clz	r3, r3
 800304c:	b2db      	uxtb	r3, r3
 800304e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003058:	2b00      	cmp	r3, #0
 800305a:	d105      	bne.n	8003068 <HAL_ADC_ConfigChannel+0x33c>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	0e9b      	lsrs	r3, r3, #26
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	e016      	b.n	8003096 <HAL_ADC_ConfigChannel+0x36a>
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003070:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003074:	fa93 f3a3 	rbit	r3, r3
 8003078:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800307a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800307c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003080:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003088:	2320      	movs	r3, #32
 800308a:	e004      	b.n	8003096 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800308c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003090:	fab3 f383 	clz	r3, r3
 8003094:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003096:	429a      	cmp	r2, r3
 8003098:	d106      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2200      	movs	r2, #0
 80030a0:	2102      	movs	r1, #2
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fa20 	bl	80024e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2103      	movs	r1, #3
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff fa04 	bl	80024bc <LL_ADC_GetOffsetChannel>
 80030b4:	4603      	mov	r3, r0
 80030b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10a      	bne.n	80030d4 <HAL_ADC_ConfigChannel+0x3a8>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2103      	movs	r1, #3
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff f9f9 	bl	80024bc <LL_ADC_GetOffsetChannel>
 80030ca:	4603      	mov	r3, r0
 80030cc:	0e9b      	lsrs	r3, r3, #26
 80030ce:	f003 021f 	and.w	r2, r3, #31
 80030d2:	e017      	b.n	8003104 <HAL_ADC_ConfigChannel+0x3d8>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2103      	movs	r1, #3
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff f9ee 	bl	80024bc <LL_ADC_GetOffsetChannel>
 80030e0:	4603      	mov	r3, r0
 80030e2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030e6:	fa93 f3a3 	rbit	r3, r3
 80030ea:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80030ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030ee:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80030f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80030f6:	2320      	movs	r3, #32
 80030f8:	e003      	b.n	8003102 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80030fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030fc:	fab3 f383 	clz	r3, r3
 8003100:	b2db      	uxtb	r3, r3
 8003102:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800310c:	2b00      	cmp	r3, #0
 800310e:	d105      	bne.n	800311c <HAL_ADC_ConfigChannel+0x3f0>
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	0e9b      	lsrs	r3, r3, #26
 8003116:	f003 031f 	and.w	r3, r3, #31
 800311a:	e011      	b.n	8003140 <HAL_ADC_ConfigChannel+0x414>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003122:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003124:	fa93 f3a3 	rbit	r3, r3
 8003128:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800312a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800312c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800312e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003130:	2b00      	cmp	r3, #0
 8003132:	d101      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003134:	2320      	movs	r3, #32
 8003136:	e003      	b.n	8003140 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003138:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800313a:	fab3 f383 	clz	r3, r3
 800313e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003140:	429a      	cmp	r2, r3
 8003142:	d106      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2200      	movs	r2, #0
 800314a:	2103      	movs	r1, #3
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff f9cb 	bl	80024e8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff fb3c 	bl	80027d4 <LL_ADC_IsEnabled>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	f040 8140 	bne.w	80033e4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6818      	ldr	r0, [r3, #0]
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	6819      	ldr	r1, [r3, #0]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	461a      	mov	r2, r3
 8003172:	f7ff fa87 	bl	8002684 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	4a8f      	ldr	r2, [pc, #572]	@ (80033b8 <HAL_ADC_ConfigChannel+0x68c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	f040 8131 	bne.w	80033e4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10b      	bne.n	80031aa <HAL_ADC_ConfigChannel+0x47e>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	0e9b      	lsrs	r3, r3, #26
 8003198:	3301      	adds	r3, #1
 800319a:	f003 031f 	and.w	r3, r3, #31
 800319e:	2b09      	cmp	r3, #9
 80031a0:	bf94      	ite	ls
 80031a2:	2301      	movls	r3, #1
 80031a4:	2300      	movhi	r3, #0
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	e019      	b.n	80031de <HAL_ADC_ConfigChannel+0x4b2>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031b2:	fa93 f3a3 	rbit	r3, r3
 80031b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80031b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031ba:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80031bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80031c2:	2320      	movs	r3, #32
 80031c4:	e003      	b.n	80031ce <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80031c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031c8:	fab3 f383 	clz	r3, r3
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	3301      	adds	r3, #1
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	2b09      	cmp	r3, #9
 80031d6:	bf94      	ite	ls
 80031d8:	2301      	movls	r3, #1
 80031da:	2300      	movhi	r3, #0
 80031dc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d079      	beq.n	80032d6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d107      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x4d2>
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	0e9b      	lsrs	r3, r3, #26
 80031f4:	3301      	adds	r3, #1
 80031f6:	069b      	lsls	r3, r3, #26
 80031f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031fc:	e015      	b.n	800322a <HAL_ADC_ConfigChannel+0x4fe>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003204:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003206:	fa93 f3a3 	rbit	r3, r3
 800320a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800320c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800320e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003216:	2320      	movs	r3, #32
 8003218:	e003      	b.n	8003222 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800321a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800321c:	fab3 f383 	clz	r3, r3
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3301      	adds	r3, #1
 8003224:	069b      	lsls	r3, r3, #26
 8003226:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003232:	2b00      	cmp	r3, #0
 8003234:	d109      	bne.n	800324a <HAL_ADC_ConfigChannel+0x51e>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	0e9b      	lsrs	r3, r3, #26
 800323c:	3301      	adds	r3, #1
 800323e:	f003 031f 	and.w	r3, r3, #31
 8003242:	2101      	movs	r1, #1
 8003244:	fa01 f303 	lsl.w	r3, r1, r3
 8003248:	e017      	b.n	800327a <HAL_ADC_ConfigChannel+0x54e>
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003250:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003252:	fa93 f3a3 	rbit	r3, r3
 8003256:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003258:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800325a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800325c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003262:	2320      	movs	r3, #32
 8003264:	e003      	b.n	800326e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003266:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003268:	fab3 f383 	clz	r3, r3
 800326c:	b2db      	uxtb	r3, r3
 800326e:	3301      	adds	r3, #1
 8003270:	f003 031f 	and.w	r3, r3, #31
 8003274:	2101      	movs	r1, #1
 8003276:	fa01 f303 	lsl.w	r3, r1, r3
 800327a:	ea42 0103 	orr.w	r1, r2, r3
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10a      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x574>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	0e9b      	lsrs	r3, r3, #26
 8003290:	3301      	adds	r3, #1
 8003292:	f003 021f 	and.w	r2, r3, #31
 8003296:	4613      	mov	r3, r2
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	4413      	add	r3, r2
 800329c:	051b      	lsls	r3, r3, #20
 800329e:	e018      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x5a6>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a8:	fa93 f3a3 	rbit	r3, r3
 80032ac:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80032ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80032b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80032b8:	2320      	movs	r3, #32
 80032ba:	e003      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80032bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032be:	fab3 f383 	clz	r3, r3
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	3301      	adds	r3, #1
 80032c6:	f003 021f 	and.w	r2, r3, #31
 80032ca:	4613      	mov	r3, r2
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	4413      	add	r3, r2
 80032d0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032d2:	430b      	orrs	r3, r1
 80032d4:	e081      	b.n	80033da <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d107      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x5c6>
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	0e9b      	lsrs	r3, r3, #26
 80032e8:	3301      	adds	r3, #1
 80032ea:	069b      	lsls	r3, r3, #26
 80032ec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032f0:	e015      	b.n	800331e <HAL_ADC_ConfigChannel+0x5f2>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032fa:	fa93 f3a3 	rbit	r3, r3
 80032fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003302:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800330a:	2320      	movs	r3, #32
 800330c:	e003      	b.n	8003316 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800330e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003310:	fab3 f383 	clz	r3, r3
 8003314:	b2db      	uxtb	r3, r3
 8003316:	3301      	adds	r3, #1
 8003318:	069b      	lsls	r3, r3, #26
 800331a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003326:	2b00      	cmp	r3, #0
 8003328:	d109      	bne.n	800333e <HAL_ADC_ConfigChannel+0x612>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	0e9b      	lsrs	r3, r3, #26
 8003330:	3301      	adds	r3, #1
 8003332:	f003 031f 	and.w	r3, r3, #31
 8003336:	2101      	movs	r1, #1
 8003338:	fa01 f303 	lsl.w	r3, r1, r3
 800333c:	e017      	b.n	800336e <HAL_ADC_ConfigChannel+0x642>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003344:	6a3b      	ldr	r3, [r7, #32]
 8003346:	fa93 f3a3 	rbit	r3, r3
 800334a:	61fb      	str	r3, [r7, #28]
  return result;
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003356:	2320      	movs	r3, #32
 8003358:	e003      	b.n	8003362 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335c:	fab3 f383 	clz	r3, r3
 8003360:	b2db      	uxtb	r3, r3
 8003362:	3301      	adds	r3, #1
 8003364:	f003 031f 	and.w	r3, r3, #31
 8003368:	2101      	movs	r1, #1
 800336a:	fa01 f303 	lsl.w	r3, r1, r3
 800336e:	ea42 0103 	orr.w	r1, r2, r3
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10d      	bne.n	800339a <HAL_ADC_ConfigChannel+0x66e>
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	0e9b      	lsrs	r3, r3, #26
 8003384:	3301      	adds	r3, #1
 8003386:	f003 021f 	and.w	r2, r3, #31
 800338a:	4613      	mov	r3, r2
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	4413      	add	r3, r2
 8003390:	3b1e      	subs	r3, #30
 8003392:	051b      	lsls	r3, r3, #20
 8003394:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003398:	e01e      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x6ac>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	613b      	str	r3, [r7, #16]
  return result;
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d104      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80033b2:	2320      	movs	r3, #32
 80033b4:	e006      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x698>
 80033b6:	bf00      	nop
 80033b8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	fab3 f383 	clz	r3, r3
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	3301      	adds	r3, #1
 80033c6:	f003 021f 	and.w	r2, r3, #31
 80033ca:	4613      	mov	r3, r2
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	4413      	add	r3, r2
 80033d0:	3b1e      	subs	r3, #30
 80033d2:	051b      	lsls	r3, r3, #20
 80033d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033d8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033de:	4619      	mov	r1, r3
 80033e0:	f7ff f925 	bl	800262e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	4b3f      	ldr	r3, [pc, #252]	@ (80034e8 <HAL_ADC_ConfigChannel+0x7bc>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d071      	beq.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033f0:	483e      	ldr	r0, [pc, #248]	@ (80034ec <HAL_ADC_ConfigChannel+0x7c0>)
 80033f2:	f7ff f831 	bl	8002458 <LL_ADC_GetCommonPathInternalCh>
 80033f6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a3c      	ldr	r2, [pc, #240]	@ (80034f0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d004      	beq.n	800340e <HAL_ADC_ConfigChannel+0x6e2>
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a3a      	ldr	r2, [pc, #232]	@ (80034f4 <HAL_ADC_ConfigChannel+0x7c8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d127      	bne.n	800345e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800340e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003412:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d121      	bne.n	800345e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003422:	d157      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003428:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800342c:	4619      	mov	r1, r3
 800342e:	482f      	ldr	r0, [pc, #188]	@ (80034ec <HAL_ADC_ConfigChannel+0x7c0>)
 8003430:	f7fe ffff 	bl	8002432 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003434:	4b30      	ldr	r3, [pc, #192]	@ (80034f8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	099b      	lsrs	r3, r3, #6
 800343a:	4a30      	ldr	r2, [pc, #192]	@ (80034fc <HAL_ADC_ConfigChannel+0x7d0>)
 800343c:	fba2 2303 	umull	r2, r3, r2, r3
 8003440:	099b      	lsrs	r3, r3, #6
 8003442:	1c5a      	adds	r2, r3, #1
 8003444:	4613      	mov	r3, r2
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	4413      	add	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800344e:	e002      	b.n	8003456 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	3b01      	subs	r3, #1
 8003454:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1f9      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800345c:	e03a      	b.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a27      	ldr	r2, [pc, #156]	@ (8003500 <HAL_ADC_ConfigChannel+0x7d4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d113      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003468:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800346c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10d      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a22      	ldr	r2, [pc, #136]	@ (8003504 <HAL_ADC_ConfigChannel+0x7d8>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d02a      	beq.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800347e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003482:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003486:	4619      	mov	r1, r3
 8003488:	4818      	ldr	r0, [pc, #96]	@ (80034ec <HAL_ADC_ConfigChannel+0x7c0>)
 800348a:	f7fe ffd2 	bl	8002432 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800348e:	e021      	b.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a1c      	ldr	r2, [pc, #112]	@ (8003508 <HAL_ADC_ConfigChannel+0x7dc>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d11c      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800349a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800349e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d116      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a16      	ldr	r2, [pc, #88]	@ (8003504 <HAL_ADC_ConfigChannel+0x7d8>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d011      	beq.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034b8:	4619      	mov	r1, r3
 80034ba:	480c      	ldr	r0, [pc, #48]	@ (80034ec <HAL_ADC_ConfigChannel+0x7c0>)
 80034bc:	f7fe ffb9 	bl	8002432 <LL_ADC_SetCommonPathInternalCh>
 80034c0:	e008      	b.n	80034d4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c6:	f043 0220 	orr.w	r2, r3, #32
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80034dc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	37d8      	adds	r7, #216	@ 0xd8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	80080000 	.word	0x80080000
 80034ec:	50000300 	.word	0x50000300
 80034f0:	c3210000 	.word	0xc3210000
 80034f4:	90c00010 	.word	0x90c00010
 80034f8:	20000000 	.word	0x20000000
 80034fc:	053e2d63 	.word	0x053e2d63
 8003500:	c7520000 	.word	0xc7520000
 8003504:	50000100 	.word	0x50000100
 8003508:	cb840000 	.word	0xcb840000

0800350c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003514:	2300      	movs	r3, #0
 8003516:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff f959 	bl	80027d4 <LL_ADC_IsEnabled>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d169      	bne.n	80035fc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	4b36      	ldr	r3, [pc, #216]	@ (8003608 <ADC_Enable+0xfc>)
 8003530:	4013      	ands	r3, r2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00d      	beq.n	8003552 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353a:	f043 0210 	orr.w	r2, r3, #16
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003546:	f043 0201 	orr.w	r2, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e055      	b.n	80035fe <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4618      	mov	r0, r3
 8003558:	f7ff f914 	bl	8002784 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800355c:	482b      	ldr	r0, [pc, #172]	@ (800360c <ADC_Enable+0x100>)
 800355e:	f7fe ff7b 	bl	8002458 <LL_ADC_GetCommonPathInternalCh>
 8003562:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003564:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003568:	2b00      	cmp	r3, #0
 800356a:	d013      	beq.n	8003594 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800356c:	4b28      	ldr	r3, [pc, #160]	@ (8003610 <ADC_Enable+0x104>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	099b      	lsrs	r3, r3, #6
 8003572:	4a28      	ldr	r2, [pc, #160]	@ (8003614 <ADC_Enable+0x108>)
 8003574:	fba2 2303 	umull	r2, r3, r2, r3
 8003578:	099b      	lsrs	r3, r3, #6
 800357a:	1c5a      	adds	r2, r3, #1
 800357c:	4613      	mov	r3, r2
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003586:	e002      	b.n	800358e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	3b01      	subs	r3, #1
 800358c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1f9      	bne.n	8003588 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003594:	f7fe fec0 	bl	8002318 <HAL_GetTick>
 8003598:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800359a:	e028      	b.n	80035ee <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff f917 	bl	80027d4 <LL_ADC_IsEnabled>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d104      	bne.n	80035b6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff f8e7 	bl	8002784 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035b6:	f7fe feaf 	bl	8002318 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d914      	bls.n	80035ee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d00d      	beq.n	80035ee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d6:	f043 0210 	orr.w	r2, r3, #16
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035e2:	f043 0201 	orr.w	r2, r3, #1
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e007      	b.n	80035fe <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d1cf      	bne.n	800359c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	8000003f 	.word	0x8000003f
 800360c:	50000300 	.word	0x50000300
 8003610:	20000000 	.word	0x20000000
 8003614:	053e2d63 	.word	0x053e2d63

08003618 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f7ff f8e8 	bl	80027fa <LL_ADC_IsDisableOngoing>
 800362a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff f8cf 	bl	80027d4 <LL_ADC_IsEnabled>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d047      	beq.n	80036cc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d144      	bne.n	80036cc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f003 030d 	and.w	r3, r3, #13
 800364c:	2b01      	cmp	r3, #1
 800364e:	d10c      	bne.n	800366a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff f8a9 	bl	80027ac <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2203      	movs	r2, #3
 8003660:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003662:	f7fe fe59 	bl	8002318 <HAL_GetTick>
 8003666:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003668:	e029      	b.n	80036be <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366e:	f043 0210 	orr.w	r2, r3, #16
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800367a:	f043 0201 	orr.w	r2, r3, #1
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e023      	b.n	80036ce <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003686:	f7fe fe47 	bl	8002318 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d914      	bls.n	80036be <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00d      	beq.n	80036be <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a6:	f043 0210 	orr.w	r2, r3, #16
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036b2:	f043 0201 	orr.w	r2, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e007      	b.n	80036ce <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1dc      	bne.n	8003686 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b084      	sub	sp, #16
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d14b      	bne.n	8003788 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	d021      	beq.n	800374e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4618      	mov	r0, r3
 8003710:	f7fe ff4e 	bl	80025b0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d032      	beq.n	8003780 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d12b      	bne.n	8003780 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800372c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003738:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d11f      	bne.n	8003780 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003744:	f043 0201 	orr.w	r2, r3, #1
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800374c:	e018      	b.n	8003780 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d111      	bne.n	8003780 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003760:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d105      	bne.n	8003780 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003778:	f043 0201 	orr.w	r2, r3, #1
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f7fe fd0d 	bl	80021a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003786:	e00e      	b.n	80037a6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378c:	f003 0310 	and.w	r3, r3, #16
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f7ff fabf 	bl	8002d18 <HAL_ADC_ErrorCallback>
}
 800379a:	e004      	b.n	80037a6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	4798      	blx	r3
}
 80037a6:	bf00      	nop
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b084      	sub	sp, #16
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f7ff faa1 	bl	8002d04 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037c2:	bf00      	nop
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b084      	sub	sp, #16
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037e8:	f043 0204 	orr.w	r2, r3, #4
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f7ff fa91 	bl	8002d18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <LL_ADC_IsEnabled>:
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b01      	cmp	r3, #1
 8003810:	d101      	bne.n	8003816 <LL_ADC_IsEnabled+0x18>
 8003812:	2301      	movs	r3, #1
 8003814:	e000      	b.n	8003818 <LL_ADC_IsEnabled+0x1a>
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <LL_ADC_StartCalibration>:
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003836:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003840:	4313      	orrs	r3, r2
 8003842:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	609a      	str	r2, [r3, #8]
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr

08003856 <LL_ADC_IsCalibrationOnGoing>:
{
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003866:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800386a:	d101      	bne.n	8003870 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800386c:	2301      	movs	r3, #1
 800386e:	e000      	b.n	8003872 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <LL_ADC_REG_IsConversionOngoing>:
{
 800387e:	b480      	push	{r7}
 8003880:	b083      	sub	sp, #12
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 0304 	and.w	r3, r3, #4
 800388e:	2b04      	cmp	r3, #4
 8003890:	d101      	bne.n	8003896 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003892:	2301      	movs	r3, #1
 8003894:	e000      	b.n	8003898 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <HAL_ADCEx_Calibration_Start+0x1c>
 80038bc:	2302      	movs	r3, #2
 80038be:	e04d      	b.n	800395c <HAL_ADCEx_Calibration_Start+0xb8>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7ff fea5 	bl	8003618 <ADC_Disable>
 80038ce:	4603      	mov	r3, r0
 80038d0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d136      	bne.n	8003946 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038dc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80038e0:	f023 0302 	bic.w	r3, r3, #2
 80038e4:	f043 0202 	orr.w	r2, r3, #2
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6839      	ldr	r1, [r7, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff ff96 	bl	8003824 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80038f8:	e014      	b.n	8003924 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	3301      	adds	r3, #1
 80038fe:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	4a18      	ldr	r2, [pc, #96]	@ (8003964 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d90d      	bls.n	8003924 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800390c:	f023 0312 	bic.w	r3, r3, #18
 8003910:	f043 0210 	orr.w	r2, r3, #16
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e01b      	b.n	800395c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff ff94 	bl	8003856 <LL_ADC_IsCalibrationOnGoing>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1e2      	bne.n	80038fa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003938:	f023 0303 	bic.w	r3, r3, #3
 800393c:	f043 0201 	orr.w	r2, r3, #1
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003944:	e005      	b.n	8003952 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394a:	f043 0210 	orr.w	r2, r3, #16
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800395a:	7bfb      	ldrb	r3, [r7, #15]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3710      	adds	r7, #16
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	0004de01 	.word	0x0004de01

08003968 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003968:	b590      	push	{r4, r7, lr}
 800396a:	b0a1      	sub	sp, #132	@ 0x84
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003972:	2300      	movs	r3, #0
 8003974:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003982:	2302      	movs	r3, #2
 8003984:	e08b      	b.n	8003a9e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800398e:	2300      	movs	r3, #0
 8003990:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003992:	2300      	movs	r3, #0
 8003994:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800399e:	d102      	bne.n	80039a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039a0:	4b41      	ldr	r3, [pc, #260]	@ (8003aa8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80039a2:	60bb      	str	r3, [r7, #8]
 80039a4:	e001      	b.n	80039aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80039a6:	2300      	movs	r3, #0
 80039a8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d10b      	bne.n	80039c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b4:	f043 0220 	orr.w	r2, r3, #32
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e06a      	b.n	8003a9e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff ff57 	bl	800387e <LL_ADC_REG_IsConversionOngoing>
 80039d0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff ff51 	bl	800387e <LL_ADC_REG_IsConversionOngoing>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d14c      	bne.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80039e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d149      	bne.n	8003a7c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80039e8:	4b30      	ldr	r3, [pc, #192]	@ (8003aac <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80039ea:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d028      	beq.n	8003a46 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80039f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	6859      	ldr	r1, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a06:	035b      	lsls	r3, r3, #13
 8003a08:	430b      	orrs	r3, r1
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a0e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a10:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a14:	f7ff fef3 	bl	80037fe <LL_ADC_IsEnabled>
 8003a18:	4604      	mov	r4, r0
 8003a1a:	4823      	ldr	r0, [pc, #140]	@ (8003aa8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a1c:	f7ff feef 	bl	80037fe <LL_ADC_IsEnabled>
 8003a20:	4603      	mov	r3, r0
 8003a22:	4323      	orrs	r3, r4
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d133      	bne.n	8003a90 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a30:	f023 030f 	bic.w	r3, r3, #15
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	6811      	ldr	r1, [r2, #0]
 8003a38:	683a      	ldr	r2, [r7, #0]
 8003a3a:	6892      	ldr	r2, [r2, #8]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	431a      	orrs	r2, r3
 8003a40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a42:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a44:	e024      	b.n	8003a90 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a50:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a52:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a56:	f7ff fed2 	bl	80037fe <LL_ADC_IsEnabled>
 8003a5a:	4604      	mov	r4, r0
 8003a5c:	4812      	ldr	r0, [pc, #72]	@ (8003aa8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a5e:	f7ff fece 	bl	80037fe <LL_ADC_IsEnabled>
 8003a62:	4603      	mov	r3, r0
 8003a64:	4323      	orrs	r3, r4
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d112      	bne.n	8003a90 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a72:	f023 030f 	bic.w	r3, r3, #15
 8003a76:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a78:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a7a:	e009      	b.n	8003a90 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a80:	f043 0220 	orr.w	r2, r3, #32
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003a8e:	e000      	b.n	8003a92 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a90:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a9a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3784      	adds	r7, #132	@ 0x84
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd90      	pop	{r4, r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	50000100 	.word	0x50000100
 8003aac:	50000300 	.word	0x50000300

08003ab0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003ab8:	4b05      	ldr	r3, [pc, #20]	@ (8003ad0 <LL_EXTI_EnableIT_0_31+0x20>)
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	4904      	ldr	r1, [pc, #16]	@ (8003ad0 <LL_EXTI_EnableIT_0_31+0x20>)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	600b      	str	r3, [r1, #0]
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	40010400 	.word	0x40010400

08003ad4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003adc:	4b06      	ldr	r3, [pc, #24]	@ (8003af8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	4904      	ldr	r1, [pc, #16]	@ (8003af8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	40010400 	.word	0x40010400

08003afc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	4904      	ldr	r1, [pc, #16]	@ (8003b1c <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]

}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	40010400 	.word	0x40010400

08003b20 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003b28:	4b06      	ldr	r3, [pc, #24]	@ (8003b44 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	4904      	ldr	r1, [pc, #16]	@ (8003b44 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	604b      	str	r3, [r1, #4]
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	40010400 	.word	0x40010400

08003b48 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003b50:	4b05      	ldr	r3, [pc, #20]	@ (8003b68 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	4904      	ldr	r1, [pc, #16]	@ (8003b68 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	608b      	str	r3, [r1, #8]

}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	40010400 	.word	0x40010400

08003b6c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003b74:	4b06      	ldr	r3, [pc, #24]	@ (8003b90 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b76:	689a      	ldr	r2, [r3, #8]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	4904      	ldr	r1, [pc, #16]	@ (8003b90 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	608b      	str	r3, [r1, #8]

}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40010400 	.word	0x40010400

08003b94 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003b9e:	68da      	ldr	r2, [r3, #12]
 8003ba0:	4904      	ldr	r1, [pc, #16]	@ (8003bb4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	60cb      	str	r3, [r1, #12]
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003bc0:	4b06      	ldr	r3, [pc, #24]	@ (8003bdc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003bc2:	68da      	ldr	r2, [r3, #12]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	4904      	ldr	r1, [pc, #16]	@ (8003bdc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003bca:	4013      	ands	r3, r2
 8003bcc:	60cb      	str	r3, [r1, #12]
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40010400 	.word	0x40010400

08003be0 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003be8:	4a04      	ldr	r2, [pc, #16]	@ (8003bfc <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6153      	str	r3, [r2, #20]
}
 8003bee:	bf00      	nop
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	40010400 	.word	0x40010400

08003c00 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d102      	bne.n	8003c1c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	77fb      	strb	r3, [r7, #31]
 8003c1a:	e0bc      	b.n	8003d96 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c2a:	d102      	bne.n	8003c32 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	77fb      	strb	r3, [r7, #31]
 8003c30:	e0b1      	b.n	8003d96 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	7f5b      	ldrb	r3, [r3, #29]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d108      	bne.n	8003c4e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f7fd fe75 	bl	8001938 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c58:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003c74:	4313      	orrs	r3, r2
 8003c76:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	4b48      	ldr	r3, [pc, #288]	@ (8003da0 <HAL_COMP_Init+0x1a0>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6812      	ldr	r2, [r2, #0]
 8003c86:	6979      	ldr	r1, [r7, #20]
 8003c88:	430b      	orrs	r3, r1
 8003c8a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d016      	beq.n	8003cc8 <HAL_COMP_Init+0xc8>
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d113      	bne.n	8003cc8 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ca0:	4b40      	ldr	r3, [pc, #256]	@ (8003da4 <HAL_COMP_Init+0x1a4>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	099b      	lsrs	r3, r3, #6
 8003ca6:	4a40      	ldr	r2, [pc, #256]	@ (8003da8 <HAL_COMP_Init+0x1a8>)
 8003ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cac:	099b      	lsrs	r3, r3, #6
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003cba:	e002      	b.n	8003cc2 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1f9      	bne.n	8003cbc <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a37      	ldr	r2, [pc, #220]	@ (8003dac <HAL_COMP_Init+0x1ac>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d012      	beq.n	8003cf8 <HAL_COMP_Init+0xf8>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a36      	ldr	r2, [pc, #216]	@ (8003db0 <HAL_COMP_Init+0x1b0>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d00a      	beq.n	8003cf2 <HAL_COMP_Init+0xf2>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a34      	ldr	r2, [pc, #208]	@ (8003db4 <HAL_COMP_Init+0x1b4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d102      	bne.n	8003cec <HAL_COMP_Init+0xec>
 8003ce6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003cea:	e007      	b.n	8003cfc <HAL_COMP_Init+0xfc>
 8003cec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003cf0:	e004      	b.n	8003cfc <HAL_COMP_Init+0xfc>
 8003cf2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003cf6:	e001      	b.n	8003cfc <HAL_COMP_Init+0xfc>
 8003cf8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003cfc:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d037      	beq.n	8003d7a <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	f003 0310 	and.w	r3, r3, #16
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003d16:	6938      	ldr	r0, [r7, #16]
 8003d18:	f7ff ff16 	bl	8003b48 <LL_EXTI_EnableRisingTrig_0_31>
 8003d1c:	e002      	b.n	8003d24 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003d1e:	6938      	ldr	r0, [r7, #16]
 8003d20:	f7ff ff24 	bl	8003b6c <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	f003 0320 	and.w	r3, r3, #32
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003d30:	6938      	ldr	r0, [r7, #16]
 8003d32:	f7ff ff2f 	bl	8003b94 <LL_EXTI_EnableFallingTrig_0_31>
 8003d36:	e002      	b.n	8003d3e <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003d38:	6938      	ldr	r0, [r7, #16]
 8003d3a:	f7ff ff3d 	bl	8003bb8 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003d3e:	6938      	ldr	r0, [r7, #16]
 8003d40:	f7ff ff4e 	bl	8003be0 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003d50:	6938      	ldr	r0, [r7, #16]
 8003d52:	f7ff fed3 	bl	8003afc <LL_EXTI_EnableEvent_0_31>
 8003d56:	e002      	b.n	8003d5e <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003d58:	6938      	ldr	r0, [r7, #16]
 8003d5a:	f7ff fee1 	bl	8003b20 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8003d6a:	6938      	ldr	r0, [r7, #16]
 8003d6c:	f7ff fea0 	bl	8003ab0 <LL_EXTI_EnableIT_0_31>
 8003d70:	e009      	b.n	8003d86 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 8003d72:	6938      	ldr	r0, [r7, #16]
 8003d74:	f7ff feae 	bl	8003ad4 <LL_EXTI_DisableIT_0_31>
 8003d78:	e005      	b.n	8003d86 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003d7a:	6938      	ldr	r0, [r7, #16]
 8003d7c:	f7ff fed0 	bl	8003b20 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8003d80:	6938      	ldr	r0, [r7, #16]
 8003d82:	f7ff fea7 	bl	8003ad4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	7f5b      	ldrb	r3, [r3, #29]
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d102      	bne.n	8003d96 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003d96:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3720      	adds	r7, #32
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	ff007e0f 	.word	0xff007e0f
 8003da4:	20000000 	.word	0x20000000
 8003da8:	053e2d63 	.word	0x053e2d63
 8003dac:	40010200 	.word	0x40010200
 8003db0:	40010204 	.word	0x40010204
 8003db4:	40010208 	.word	0x40010208

08003db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f003 0307 	and.w	r3, r3, #7
 8003dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8003dfc <__NVIC_SetPriorityGrouping+0x44>)
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dce:	68ba      	ldr	r2, [r7, #8]
 8003dd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003de0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dea:	4a04      	ldr	r2, [pc, #16]	@ (8003dfc <__NVIC_SetPriorityGrouping+0x44>)
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	60d3      	str	r3, [r2, #12]
}
 8003df0:	bf00      	nop
 8003df2:	3714      	adds	r7, #20
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr
 8003dfc:	e000ed00 	.word	0xe000ed00

08003e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e04:	4b04      	ldr	r3, [pc, #16]	@ (8003e18 <__NVIC_GetPriorityGrouping+0x18>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	0a1b      	lsrs	r3, r3, #8
 8003e0a:	f003 0307 	and.w	r3, r3, #7
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	e000ed00 	.word	0xe000ed00

08003e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	4603      	mov	r3, r0
 8003e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	db0b      	blt.n	8003e46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e2e:	79fb      	ldrb	r3, [r7, #7]
 8003e30:	f003 021f 	and.w	r2, r3, #31
 8003e34:	4907      	ldr	r1, [pc, #28]	@ (8003e54 <__NVIC_EnableIRQ+0x38>)
 8003e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3a:	095b      	lsrs	r3, r3, #5
 8003e3c:	2001      	movs	r0, #1
 8003e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	e000e100 	.word	0xe000e100

08003e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	6039      	str	r1, [r7, #0]
 8003e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	db0a      	blt.n	8003e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	490c      	ldr	r1, [pc, #48]	@ (8003ea4 <__NVIC_SetPriority+0x4c>)
 8003e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e76:	0112      	lsls	r2, r2, #4
 8003e78:	b2d2      	uxtb	r2, r2
 8003e7a:	440b      	add	r3, r1
 8003e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e80:	e00a      	b.n	8003e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	4908      	ldr	r1, [pc, #32]	@ (8003ea8 <__NVIC_SetPriority+0x50>)
 8003e88:	79fb      	ldrb	r3, [r7, #7]
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	3b04      	subs	r3, #4
 8003e90:	0112      	lsls	r2, r2, #4
 8003e92:	b2d2      	uxtb	r2, r2
 8003e94:	440b      	add	r3, r1
 8003e96:	761a      	strb	r2, [r3, #24]
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	e000e100 	.word	0xe000e100
 8003ea8:	e000ed00 	.word	0xe000ed00

08003eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b089      	sub	sp, #36	@ 0x24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f003 0307 	and.w	r3, r3, #7
 8003ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	f1c3 0307 	rsb	r3, r3, #7
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	bf28      	it	cs
 8003eca:	2304      	movcs	r3, #4
 8003ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	2b06      	cmp	r3, #6
 8003ed4:	d902      	bls.n	8003edc <NVIC_EncodePriority+0x30>
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	3b03      	subs	r3, #3
 8003eda:	e000      	b.n	8003ede <NVIC_EncodePriority+0x32>
 8003edc:	2300      	movs	r3, #0
 8003ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43da      	mvns	r2, r3
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	401a      	ands	r2, r3
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	fa01 f303 	lsl.w	r3, r1, r3
 8003efe:	43d9      	mvns	r1, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f04:	4313      	orrs	r3, r2
         );
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3724      	adds	r7, #36	@ 0x24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
	...

08003f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f24:	d301      	bcc.n	8003f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f26:	2301      	movs	r3, #1
 8003f28:	e00f      	b.n	8003f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f54 <SysTick_Config+0x40>)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f32:	210f      	movs	r1, #15
 8003f34:	f04f 30ff 	mov.w	r0, #4294967295
 8003f38:	f7ff ff8e 	bl	8003e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f3c:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <SysTick_Config+0x40>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f42:	4b04      	ldr	r3, [pc, #16]	@ (8003f54 <SysTick_Config+0x40>)
 8003f44:	2207      	movs	r2, #7
 8003f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	e000e010 	.word	0xe000e010

08003f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7ff ff29 	bl	8003db8 <__NVIC_SetPriorityGrouping>
}
 8003f66:	bf00      	nop
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b086      	sub	sp, #24
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	4603      	mov	r3, r0
 8003f76:	60b9      	str	r1, [r7, #8]
 8003f78:	607a      	str	r2, [r7, #4]
 8003f7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f7c:	f7ff ff40 	bl	8003e00 <__NVIC_GetPriorityGrouping>
 8003f80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	6978      	ldr	r0, [r7, #20]
 8003f88:	f7ff ff90 	bl	8003eac <NVIC_EncodePriority>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f92:	4611      	mov	r1, r2
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff ff5f 	bl	8003e58 <__NVIC_SetPriority>
}
 8003f9a:	bf00      	nop
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b082      	sub	sp, #8
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	4603      	mov	r3, r0
 8003faa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff ff33 	bl	8003e1c <__NVIC_EnableIRQ>
}
 8003fb6:	bf00      	nop
 8003fb8:	3708      	adds	r7, #8
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b082      	sub	sp, #8
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7ff ffa4 	bl	8003f14 <SysTick_Config>
 8003fcc:	4603      	mov	r3, r0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d101      	bne.n	8003fea <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e054      	b.n	8004094 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	7f5b      	ldrb	r3, [r3, #29]
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d105      	bne.n	8004000 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7fd fd50 	bl	8001aa0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	791b      	ldrb	r3, [r3, #4]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10c      	bne.n	8004028 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a22      	ldr	r2, [pc, #136]	@ (800409c <HAL_CRC_Init+0xc4>)
 8004014:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0218 	bic.w	r2, r2, #24
 8004024:	609a      	str	r2, [r3, #8]
 8004026:	e00c      	b.n	8004042 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6899      	ldr	r1, [r3, #8]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	461a      	mov	r2, r3
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f834 	bl	80040a0 <HAL_CRCEx_Polynomial_Set>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e028      	b.n	8004094 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	795b      	ldrb	r3, [r3, #5]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d105      	bne.n	8004056 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f04f 32ff 	mov.w	r2, #4294967295
 8004052:	611a      	str	r2, [r3, #16]
 8004054:	e004      	b.n	8004060 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	6912      	ldr	r2, [r2, #16]
 800405e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	695a      	ldr	r2, [r3, #20]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699a      	ldr	r2, [r3, #24]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	430a      	orrs	r2, r1
 800408a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	04c11db7 	.word	0x04c11db7

080040a0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b087      	sub	sp, #28
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040ac:	2300      	movs	r3, #0
 80040ae:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80040b0:	231f      	movs	r3, #31
 80040b2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d102      	bne.n	80040c4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	75fb      	strb	r3, [r7, #23]
 80040c2:	e063      	b.n	800418c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80040c4:	bf00      	nop
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1e5a      	subs	r2, r3, #1
 80040ca:	613a      	str	r2, [r7, #16]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d009      	beq.n	80040e4 <HAL_CRCEx_Polynomial_Set+0x44>
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	f003 031f 	and.w	r3, r3, #31
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	fa22 f303 	lsr.w	r3, r2, r3
 80040dc:	f003 0301 	and.w	r3, r3, #1
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0f0      	beq.n	80040c6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b18      	cmp	r3, #24
 80040e8:	d846      	bhi.n	8004178 <HAL_CRCEx_Polynomial_Set+0xd8>
 80040ea:	a201      	add	r2, pc, #4	@ (adr r2, 80040f0 <HAL_CRCEx_Polynomial_Set+0x50>)
 80040ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f0:	0800417f 	.word	0x0800417f
 80040f4:	08004179 	.word	0x08004179
 80040f8:	08004179 	.word	0x08004179
 80040fc:	08004179 	.word	0x08004179
 8004100:	08004179 	.word	0x08004179
 8004104:	08004179 	.word	0x08004179
 8004108:	08004179 	.word	0x08004179
 800410c:	08004179 	.word	0x08004179
 8004110:	0800416d 	.word	0x0800416d
 8004114:	08004179 	.word	0x08004179
 8004118:	08004179 	.word	0x08004179
 800411c:	08004179 	.word	0x08004179
 8004120:	08004179 	.word	0x08004179
 8004124:	08004179 	.word	0x08004179
 8004128:	08004179 	.word	0x08004179
 800412c:	08004179 	.word	0x08004179
 8004130:	08004161 	.word	0x08004161
 8004134:	08004179 	.word	0x08004179
 8004138:	08004179 	.word	0x08004179
 800413c:	08004179 	.word	0x08004179
 8004140:	08004179 	.word	0x08004179
 8004144:	08004179 	.word	0x08004179
 8004148:	08004179 	.word	0x08004179
 800414c:	08004179 	.word	0x08004179
 8004150:	08004155 	.word	0x08004155
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	2b06      	cmp	r3, #6
 8004158:	d913      	bls.n	8004182 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800415e:	e010      	b.n	8004182 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	2b07      	cmp	r3, #7
 8004164:	d90f      	bls.n	8004186 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800416a:	e00c      	b.n	8004186 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	2b0f      	cmp	r3, #15
 8004170:	d90b      	bls.n	800418a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8004176:	e008      	b.n	800418a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	75fb      	strb	r3, [r7, #23]
        break;
 800417c:	e006      	b.n	800418c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800417e:	bf00      	nop
 8004180:	e004      	b.n	800418c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004182:	bf00      	nop
 8004184:	e002      	b.n	800418c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8004186:	bf00      	nop
 8004188:	e000      	b.n	800418c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800418a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800418c:	7dfb      	ldrb	r3, [r7, #23]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10d      	bne.n	80041ae <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f023 0118 	bic.w	r1, r3, #24
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80041ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	371c      	adds	r7, #28
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e014      	b.n	80041f8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	791b      	ldrb	r3, [r3, #4]
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d105      	bne.n	80041e4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f7fd fc7e 	bl	8001ae0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2202      	movs	r2, #2
 80041e8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3708      	adds	r7, #8
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08a      	sub	sp, #40	@ 0x28
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800420c:	2300      	movs	r3, #0
 800420e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_DAC_ConfigChannel+0x1c>
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d101      	bne.n	8004220 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e1a1      	b.n	8004564 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	795b      	ldrb	r3, [r3, #5]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d101      	bne.n	8004232 <HAL_DAC_ConfigChannel+0x32>
 800422e:	2302      	movs	r3, #2
 8004230:	e198      	b.n	8004564 <HAL_DAC_ConfigChannel+0x364>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2201      	movs	r2, #1
 8004236:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2202      	movs	r2, #2
 800423c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	2b04      	cmp	r3, #4
 8004244:	d17a      	bne.n	800433c <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004246:	f7fe f867 	bl	8002318 <HAL_GetTick>
 800424a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d13d      	bne.n	80042ce <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004252:	e018      	b.n	8004286 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004254:	f7fe f860 	bl	8002318 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b01      	cmp	r3, #1
 8004260:	d911      	bls.n	8004286 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004268:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d00a      	beq.n	8004286 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	691b      	ldr	r3, [r3, #16]
 8004274:	f043 0208 	orr.w	r2, r3, #8
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2203      	movs	r2, #3
 8004280:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e16e      	b.n	8004564 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1df      	bne.n	8004254 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800429c:	641a      	str	r2, [r3, #64]	@ 0x40
 800429e:	e020      	b.n	80042e2 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042a0:	f7fe f83a 	bl	8002318 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d90f      	bls.n	80042ce <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	da0a      	bge.n	80042ce <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	f043 0208 	orr.w	r2, r3, #8
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2203      	movs	r2, #3
 80042c8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e14a      	b.n	8004564 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	dbe3      	blt.n	80042a0 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f003 0310 	and.w	r3, r3, #16
 80042ee:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80042f2:	fa01 f303 	lsl.w	r3, r1, r3
 80042f6:	43db      	mvns	r3, r3
 80042f8:	ea02 0103 	and.w	r1, r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f003 0310 	and.w	r3, r3, #16
 8004306:	409a      	lsls	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	430a      	orrs	r2, r1
 800430e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f003 0310 	and.w	r3, r3, #16
 800431c:	21ff      	movs	r1, #255	@ 0xff
 800431e:	fa01 f303 	lsl.w	r3, r1, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	ea02 0103 	and.w	r1, r2, r3
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	409a      	lsls	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	430a      	orrs	r2, r1
 800433a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	69db      	ldr	r3, [r3, #28]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d11d      	bne.n	8004380 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800434a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f003 0310 	and.w	r3, r3, #16
 8004352:	221f      	movs	r2, #31
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800435c:	4013      	ands	r3, r2
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f003 0310 	and.w	r3, r3, #16
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004374:	4313      	orrs	r3, r2
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800437e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f003 0310 	and.w	r3, r3, #16
 800438e:	2207      	movs	r2, #7
 8004390:	fa02 f303 	lsl.w	r3, r2, r3
 8004394:	43db      	mvns	r3, r3
 8004396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004398:	4013      	ands	r3, r2
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d102      	bne.n	80043aa <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	623b      	str	r3, [r7, #32]
 80043a8:	e00f      	b.n	80043ca <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d102      	bne.n	80043b8 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80043b2:	2301      	movs	r3, #1
 80043b4:	623b      	str	r3, [r7, #32]
 80043b6:	e008      	b.n	80043ca <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d102      	bne.n	80043c6 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80043c0:	2301      	movs	r3, #1
 80043c2:	623b      	str	r3, [r7, #32]
 80043c4:	e001      	b.n	80043ca <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80043c6:	2300      	movs	r3, #0
 80043c8:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	689a      	ldr	r2, [r3, #8]
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	6a3a      	ldr	r2, [r7, #32]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f003 0310 	and.w	r3, r3, #16
 80043e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043e4:	fa02 f303 	lsl.w	r3, r2, r3
 80043e8:	43db      	mvns	r3, r3
 80043ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ec:	4013      	ands	r3, r2
 80043ee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	791b      	ldrb	r3, [r3, #4]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d102      	bne.n	80043fe <HAL_DAC_ConfigChannel+0x1fe>
 80043f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043fc:	e000      	b.n	8004400 <HAL_DAC_ConfigChannel+0x200>
 80043fe:	2300      	movs	r3, #0
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	4313      	orrs	r3, r2
 8004404:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f003 0310 	and.w	r3, r3, #16
 800440c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004410:	fa02 f303 	lsl.w	r3, r2, r3
 8004414:	43db      	mvns	r3, r3
 8004416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004418:	4013      	ands	r3, r2
 800441a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	795b      	ldrb	r3, [r3, #5]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d102      	bne.n	800442a <HAL_DAC_ConfigChannel+0x22a>
 8004424:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004428:	e000      	b.n	800442c <HAL_DAC_ConfigChannel+0x22c>
 800442a:	2300      	movs	r3, #0
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004434:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2b02      	cmp	r3, #2
 8004440:	d114      	bne.n	800446c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004442:	f004 fa57 	bl	80088f4 <HAL_RCC_GetHCLKFreq>
 8004446:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4a48      	ldr	r2, [pc, #288]	@ (800456c <HAL_DAC_ConfigChannel+0x36c>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d904      	bls.n	800445a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
 8004458:	e00f      	b.n	800447a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4a44      	ldr	r2, [pc, #272]	@ (8004570 <HAL_DAC_ConfigChannel+0x370>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d90a      	bls.n	8004478 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004468:	627b      	str	r3, [r7, #36]	@ 0x24
 800446a:	e006      	b.n	800447a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004472:	4313      	orrs	r3, r2
 8004474:	627b      	str	r3, [r7, #36]	@ 0x24
 8004476:	e000      	b.n	800447a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004478:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004488:	4313      	orrs	r3, r2
 800448a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004492:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6819      	ldr	r1, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f003 0310 	and.w	r3, r3, #16
 80044a0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	43da      	mvns	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	400a      	ands	r2, r1
 80044b0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f003 0310 	and.w	r3, r3, #16
 80044c0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044cc:	4013      	ands	r3, r2
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f003 0310 	and.w	r3, r3, #16
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e4:	4313      	orrs	r3, r2
 80044e6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ee:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6819      	ldr	r1, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f003 0310 	and.w	r3, r3, #16
 80044fc:	22c0      	movs	r2, #192	@ 0xc0
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43da      	mvns	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	400a      	ands	r2, r1
 800450a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	089b      	lsrs	r3, r3, #2
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	089b      	lsrs	r3, r3, #2
 800451e:	021b      	lsls	r3, r3, #8
 8004520:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	4313      	orrs	r3, r2
 8004528:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f003 0310 	and.w	r3, r3, #16
 8004536:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800453a:	fa01 f303 	lsl.w	r3, r1, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	ea02 0103 	and.w	r1, r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f003 0310 	and.w	r3, r3, #16
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	409a      	lsls	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2201      	movs	r2, #1
 800455a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004562:	7ffb      	ldrb	r3, [r7, #31]
}
 8004564:	4618      	mov	r0, r3
 8004566:	3728      	adds	r7, #40	@ 0x28
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	09896800 	.word	0x09896800
 8004570:	04c4b400 	.word	0x04c4b400

08004574 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e08d      	b.n	80046a2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	461a      	mov	r2, r3
 800458c:	4b47      	ldr	r3, [pc, #284]	@ (80046ac <HAL_DMA_Init+0x138>)
 800458e:	429a      	cmp	r2, r3
 8004590:	d80f      	bhi.n	80045b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	461a      	mov	r2, r3
 8004598:	4b45      	ldr	r3, [pc, #276]	@ (80046b0 <HAL_DMA_Init+0x13c>)
 800459a:	4413      	add	r3, r2
 800459c:	4a45      	ldr	r2, [pc, #276]	@ (80046b4 <HAL_DMA_Init+0x140>)
 800459e:	fba2 2303 	umull	r2, r3, r2, r3
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	009a      	lsls	r2, r3, #2
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a42      	ldr	r2, [pc, #264]	@ (80046b8 <HAL_DMA_Init+0x144>)
 80045ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80045b0:	e00e      	b.n	80045d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	4b40      	ldr	r3, [pc, #256]	@ (80046bc <HAL_DMA_Init+0x148>)
 80045ba:	4413      	add	r3, r2
 80045bc:	4a3d      	ldr	r2, [pc, #244]	@ (80046b4 <HAL_DMA_Init+0x140>)
 80045be:	fba2 2303 	umull	r2, r3, r2, r3
 80045c2:	091b      	lsrs	r3, r3, #4
 80045c4:	009a      	lsls	r2, r3, #2
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a3c      	ldr	r2, [pc, #240]	@ (80046c0 <HAL_DMA_Init+0x14c>)
 80045ce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2202      	movs	r2, #2
 80045d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80045e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80045f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004600:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800460c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 fa1e 	bl	8004a64 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004630:	d102      	bne.n	8004638 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685a      	ldr	r2, [r3, #4]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004640:	b2d2      	uxtb	r2, r2
 8004642:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800464c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d010      	beq.n	8004678 <HAL_DMA_Init+0x104>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	2b04      	cmp	r3, #4
 800465c:	d80c      	bhi.n	8004678 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fa3e 	bl	8004ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004674:	605a      	str	r2, [r3, #4]
 8004676:	e008      	b.n	800468a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80046a0:	2300      	movs	r3, #0
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	40020407 	.word	0x40020407
 80046b0:	bffdfff8 	.word	0xbffdfff8
 80046b4:	cccccccd 	.word	0xcccccccd
 80046b8:	40020000 	.word	0x40020000
 80046bc:	bffdfbf8 	.word	0xbffdfbf8
 80046c0:	40020400 	.word	0x40020400

080046c4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046d2:	2300      	movs	r3, #0
 80046d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d101      	bne.n	80046e4 <HAL_DMA_Start_IT+0x20>
 80046e0:	2302      	movs	r3, #2
 80046e2:	e066      	b.n	80047b2 <HAL_DMA_Start_IT+0xee>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d155      	bne.n	80047a4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2202      	movs	r2, #2
 80046fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f022 0201 	bic.w	r2, r2, #1
 8004714:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 f962 	bl	80049e6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004726:	2b00      	cmp	r3, #0
 8004728:	d008      	beq.n	800473c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f042 020e 	orr.w	r2, r2, #14
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	e00f      	b.n	800475c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0204 	bic.w	r2, r2, #4
 800474a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 020a 	orr.w	r2, r2, #10
 800475a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d007      	beq.n	800477a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004774:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004778:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800478c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004790:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f042 0201 	orr.w	r2, r2, #1
 80047a0:	601a      	str	r2, [r3, #0]
 80047a2:	e005      	b.n	80047b0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80047ac:	2302      	movs	r3, #2
 80047ae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80047b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3718      	adds	r7, #24
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b084      	sub	sp, #16
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c2:	2300      	movs	r3, #0
 80047c4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d00d      	beq.n	80047ee <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2204      	movs	r2, #4
 80047d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	73fb      	strb	r3, [r7, #15]
 80047ec:	e047      	b.n	800487e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 020e 	bic.w	r2, r2, #14
 80047fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0201 	bic.w	r2, r2, #1
 800480c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004818:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800481c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004822:	f003 021f 	and.w	r2, r3, #31
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482a:	2101      	movs	r1, #1
 800482c:	fa01 f202 	lsl.w	r2, r1, r2
 8004830:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800483a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00c      	beq.n	800485e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004852:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800485c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	4798      	blx	r3
    }
  }
  return status;
 800487e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004880:	4618      	mov	r0, r3
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a4:	f003 031f 	and.w	r3, r3, #31
 80048a8:	2204      	movs	r2, #4
 80048aa:	409a      	lsls	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d026      	beq.n	8004902 <HAL_DMA_IRQHandler+0x7a>
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f003 0304 	and.w	r3, r3, #4
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d021      	beq.n	8004902 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d107      	bne.n	80048dc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 0204 	bic.w	r2, r2, #4
 80048da:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e0:	f003 021f 	and.w	r2, r3, #31
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	2104      	movs	r1, #4
 80048ea:	fa01 f202 	lsl.w	r2, r1, r2
 80048ee:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d071      	beq.n	80049dc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004900:	e06c      	b.n	80049dc <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004906:	f003 031f 	and.w	r3, r3, #31
 800490a:	2202      	movs	r2, #2
 800490c:	409a      	lsls	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	4013      	ands	r3, r2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d02e      	beq.n	8004974 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d029      	beq.n	8004974 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10b      	bne.n	8004946 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f022 020a 	bic.w	r2, r2, #10
 800493c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494a:	f003 021f 	and.w	r2, r3, #31
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	2102      	movs	r1, #2
 8004954:	fa01 f202 	lsl.w	r2, r1, r2
 8004958:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	2b00      	cmp	r3, #0
 8004968:	d038      	beq.n	80049dc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004972:	e033      	b.n	80049dc <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004978:	f003 031f 	and.w	r3, r3, #31
 800497c:	2208      	movs	r2, #8
 800497e:	409a      	lsls	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	4013      	ands	r3, r2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d02a      	beq.n	80049de <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	f003 0308 	and.w	r3, r3, #8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d025      	beq.n	80049de <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 020e 	bic.w	r2, r2, #14
 80049a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a6:	f003 021f 	and.w	r2, r3, #31
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ae:	2101      	movs	r1, #1
 80049b0:	fa01 f202 	lsl.w	r2, r1, r2
 80049b4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d004      	beq.n	80049de <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80049dc:	bf00      	nop
 80049de:	bf00      	nop
}
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b085      	sub	sp, #20
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	607a      	str	r2, [r7, #4]
 80049f2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049fc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d004      	beq.n	8004a10 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a0e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a14:	f003 021f 	and.w	r2, r3, #31
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a22:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b10      	cmp	r3, #16
 8004a32:	d108      	bne.n	8004a46 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a44:	e007      	b.n	8004a56 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	60da      	str	r2, [r3, #12]
}
 8004a56:	bf00      	nop
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
	...

08004a64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	4b16      	ldr	r3, [pc, #88]	@ (8004acc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d802      	bhi.n	8004a7e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004a78:	4b15      	ldr	r3, [pc, #84]	@ (8004ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	e001      	b.n	8004a82 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004a7e:	4b15      	ldr	r3, [pc, #84]	@ (8004ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004a80:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	3b08      	subs	r3, #8
 8004a8e:	4a12      	ldr	r2, [pc, #72]	@ (8004ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004a90:	fba2 2303 	umull	r2, r3, r2, r3
 8004a94:	091b      	lsrs	r3, r3, #4
 8004a96:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a9c:	089b      	lsrs	r3, r3, #2
 8004a9e:	009a      	lsls	r2, r3, #2
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a0b      	ldr	r2, [pc, #44]	@ (8004adc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004aae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f003 031f 	and.w	r3, r3, #31
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	409a      	lsls	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004abe:	bf00      	nop
 8004ac0:	371c      	adds	r7, #28
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40020407 	.word	0x40020407
 8004ad0:	40020800 	.word	0x40020800
 8004ad4:	40020820 	.word	0x40020820
 8004ad8:	cccccccd 	.word	0xcccccccd
 8004adc:	40020880 	.word	0x40020880

08004ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	4b0b      	ldr	r3, [pc, #44]	@ (8004b20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004af4:	4413      	add	r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	461a      	mov	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a08      	ldr	r2, [pc, #32]	@ (8004b24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004b02:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	f003 031f 	and.w	r3, r3, #31
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004b14:	bf00      	nop
 8004b16:	3714      	adds	r7, #20
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	1000823f 	.word	0x1000823f
 8004b24:	40020940 	.word	0x40020940

08004b28 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e147      	b.n	8004dca <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d106      	bne.n	8004b54 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7fc fffa 	bl	8001b48 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699a      	ldr	r2, [r3, #24]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 0210 	bic.w	r2, r2, #16
 8004b62:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b64:	f7fd fbd8 	bl	8002318 <HAL_GetTick>
 8004b68:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b6a:	e012      	b.n	8004b92 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b6c:	f7fd fbd4 	bl	8002318 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b0a      	cmp	r3, #10
 8004b78:	d90b      	bls.n	8004b92 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b7e:	f043 0201 	orr.w	r2, r3, #1
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2203      	movs	r2, #3
 8004b8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e11b      	b.n	8004dca <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d0e5      	beq.n	8004b6c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	699a      	ldr	r2, [r3, #24]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0201 	orr.w	r2, r2, #1
 8004bae:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bb0:	f7fd fbb2 	bl	8002318 <HAL_GetTick>
 8004bb4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004bb6:	e012      	b.n	8004bde <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004bb8:	f7fd fbae 	bl	8002318 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b0a      	cmp	r3, #10
 8004bc4:	d90b      	bls.n	8004bde <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bca:	f043 0201 	orr.w	r2, r3, #1
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2203      	movs	r2, #3
 8004bd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e0f5      	b.n	8004dca <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d0e5      	beq.n	8004bb8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	699a      	ldr	r2, [r3, #24]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0202 	orr.w	r2, r2, #2
 8004bfa:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a74      	ldr	r2, [pc, #464]	@ (8004dd4 <HAL_FDCAN_Init+0x2ac>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d103      	bne.n	8004c0e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004c06:	4a74      	ldr	r2, [pc, #464]	@ (8004dd8 <HAL_FDCAN_Init+0x2b0>)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	7c1b      	ldrb	r3, [r3, #16]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d108      	bne.n	8004c28 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699a      	ldr	r2, [r3, #24]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c24:	619a      	str	r2, [r3, #24]
 8004c26:	e007      	b.n	8004c38 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	699a      	ldr	r2, [r3, #24]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c36:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	7c5b      	ldrb	r3, [r3, #17]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d108      	bne.n	8004c52 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	699a      	ldr	r2, [r3, #24]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c4e:	619a      	str	r2, [r3, #24]
 8004c50:	e007      	b.n	8004c62 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	699a      	ldr	r2, [r3, #24]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c60:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	7c9b      	ldrb	r3, [r3, #18]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d108      	bne.n	8004c7c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	699a      	ldr	r2, [r3, #24]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c78:	619a      	str	r2, [r3, #24]
 8004c7a:	e007      	b.n	8004c8c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699a      	ldr	r2, [r3, #24]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c8a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699a      	ldr	r2, [r3, #24]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004cb0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	691a      	ldr	r2, [r3, #16]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f022 0210 	bic.w	r2, r2, #16
 8004cc0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d108      	bne.n	8004cdc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	699a      	ldr	r2, [r3, #24]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f042 0204 	orr.w	r2, r2, #4
 8004cd8:	619a      	str	r2, [r3, #24]
 8004cda:	e02c      	b.n	8004d36 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d028      	beq.n	8004d36 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d01c      	beq.n	8004d26 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	699a      	ldr	r2, [r3, #24]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004cfa:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	691a      	ldr	r2, [r3, #16]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f042 0210 	orr.w	r2, r2, #16
 8004d0a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	2b03      	cmp	r3, #3
 8004d12:	d110      	bne.n	8004d36 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f042 0220 	orr.w	r2, r2, #32
 8004d22:	619a      	str	r2, [r3, #24]
 8004d24:	e007      	b.n	8004d36 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	699a      	ldr	r2, [r3, #24]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0220 	orr.w	r2, r2, #32
 8004d34:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d46:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d4e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d5e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d60:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d6a:	d115      	bne.n	8004d98 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d70:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d76:	3b01      	subs	r3, #1
 8004d78:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d7a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d80:	3b01      	subs	r3, #1
 8004d82:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d84:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d94:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d96:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 faae 	bl	8005310 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40006400 	.word	0x40006400
 8004dd8:	40006500 	.word	0x40006500

08004ddc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b08b      	sub	sp, #44	@ 0x2c
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
 8004de8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004df4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8004df6:	7efb      	ldrb	r3, [r7, #27]
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	f040 80e8 	bne.w	8004fce <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b40      	cmp	r3, #64	@ 0x40
 8004e02:	d137      	bne.n	8004e74 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0c:	f003 030f 	and.w	r3, r3, #15
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d107      	bne.n	8004e24 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e18:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e0db      	b.n	8004fdc <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e34:	d10a      	bne.n	8004e4c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e46:	d101      	bne.n	8004e4c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e54:	0a1b      	lsrs	r3, r3, #8
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	69fa      	ldr	r2, [r7, #28]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8004e64:	69fa      	ldr	r2, [r7, #28]
 8004e66:	4613      	mov	r3, r2
 8004e68:	00db      	lsls	r3, r3, #3
 8004e6a:	4413      	add	r3, r2
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	440b      	add	r3, r1
 8004e70:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e72:	e036      	b.n	8004ee2 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e7c:	f003 030f 	and.w	r3, r3, #15
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d107      	bne.n	8004e94 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e88:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e0a3      	b.n	8004fdc <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ea0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ea4:	d10a      	bne.n	8004ebc <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004eb6:	d101      	bne.n	8004ebc <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ec4:	0a1b      	lsrs	r3, r3, #8
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	69fa      	ldr	r2, [r7, #28]
 8004ecc:	4413      	add	r3, r2
 8004ece:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004ed4:	69fa      	ldr	r2, [r7, #28]
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	4413      	add	r3, r2
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	440b      	add	r3, r1
 8004ee0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d107      	bne.n	8004f06 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	0c9b      	lsrs	r3, r3, #18
 8004efc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	601a      	str	r2, [r3, #0]
 8004f04:	e005      	b.n	8004f12 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	0c1b      	lsrs	r3, r3, #16
 8004f40:	f003 020f 	and.w	r2, r3, #15
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	0e1b      	lsrs	r3, r3, #24
 8004f66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	0fda      	lsrs	r2, r3, #31
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004f82:	2300      	movs	r3, #0
 8004f84:	623b      	str	r3, [r7, #32]
 8004f86:	e00a      	b.n	8004f9e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004f88:	697a      	ldr	r2, [r7, #20]
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	441a      	add	r2, r3
 8004f8e:	6839      	ldr	r1, [r7, #0]
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	440b      	add	r3, r1
 8004f94:	7812      	ldrb	r2, [r2, #0]
 8004f96:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	623b      	str	r3, [r7, #32]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	4a11      	ldr	r2, [pc, #68]	@ (8004fe8 <HAL_FDCAN_GetRxMessage+0x20c>)
 8004fa4:	5cd3      	ldrb	r3, [r2, r3]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	6a3b      	ldr	r3, [r7, #32]
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d3ec      	bcc.n	8004f88 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	2b40      	cmp	r3, #64	@ 0x40
 8004fb2:	d105      	bne.n	8004fc0 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	69fa      	ldr	r2, [r7, #28]
 8004fba:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8004fbe:	e004      	b.n	8004fca <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	69fa      	ldr	r2, [r7, #28]
 8004fc6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	e006      	b.n	8004fdc <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fd2:	f043 0208 	orr.w	r2, r3, #8
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
  }
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	372c      	adds	r7, #44	@ 0x2c
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr
 8004fe8:	0800f468 	.word	0x0800f468

08004fec <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b08c      	sub	sp, #48	@ 0x30
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ffa:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005006:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005008:	4013      	ands	r3, r2
 800500a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005012:	f003 0307 	and.w	r3, r3, #7
 8005016:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005020:	4013      	ands	r3, r2
 8005022:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800502a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005038:	4013      	ands	r3, r2
 800503a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005042:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005046:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800504e:	6a3a      	ldr	r2, [r7, #32]
 8005050:	4013      	ands	r3, r2
 8005052:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800505a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800505e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005066:	69fa      	ldr	r2, [r7, #28]
 8005068:	4013      	ands	r3, r2
 800506a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005072:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800507a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	099b      	lsrs	r3, r3, #6
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	2b00      	cmp	r3, #0
 8005086:	d00c      	beq.n	80050a2 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	099b      	lsrs	r3, r3, #6
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b00      	cmp	r3, #0
 8005092:	d006      	beq.n	80050a2 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2240      	movs	r2, #64	@ 0x40
 800509a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 f917 	bl	80052d0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	0a1b      	lsrs	r3, r3, #8
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d01a      	beq.n	80050e4 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	0a1b      	lsrs	r3, r3, #8
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d014      	beq.n	80050e4 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80050c2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	4013      	ands	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80050da:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80050dc:	6939      	ldr	r1, [r7, #16]
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f8d7 	bl	8005292 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80050e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050f0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80050f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 f8ac 	bl	8005252 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80050fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d007      	beq.n	8005110 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005106:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005108:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7fd f85c 	bl	80021c8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005112:	2b00      	cmp	r3, #0
 8005114:	d007      	beq.n	8005126 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800511c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800511e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f7fd f873 	bl	800220c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	0a5b      	lsrs	r3, r3, #9
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00d      	beq.n	800514e <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	0a5b      	lsrs	r3, r3, #9
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d007      	beq.n	800514e <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005146:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 f88d 	bl	8005268 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	09db      	lsrs	r3, r3, #7
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d019      	beq.n	800518e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	09db      	lsrs	r3, r3, #7
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b00      	cmp	r3, #0
 8005164:	d013      	beq.n	800518e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800516e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	4013      	ands	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2280      	movs	r2, #128	@ 0x80
 8005184:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005186:	68f9      	ldr	r1, [r7, #12]
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 f877 	bl	800527c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	0b5b      	lsrs	r3, r3, #13
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00d      	beq.n	80051b6 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	0b5b      	lsrs	r3, r3, #13
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d007      	beq.n	80051b6 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80051ae:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f879 	bl	80052a8 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	0bdb      	lsrs	r3, r3, #15
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00d      	beq.n	80051de <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	0bdb      	lsrs	r3, r3, #15
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d007      	beq.n	80051de <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80051d6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f86f 	bl	80052bc <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	0b9b      	lsrs	r3, r3, #14
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d010      	beq.n	800520c <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	0b9b      	lsrs	r3, r3, #14
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00a      	beq.n	800520c <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80051fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005204:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d007      	beq.n	8005222 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69fa      	ldr	r2, [r7, #28]
 8005218:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800521a:	69f9      	ldr	r1, [r7, #28]
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 f86b 	bl	80052f8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d009      	beq.n	800523c <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6a3a      	ldr	r2, [r7, #32]
 800522e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005240:	2b00      	cmp	r3, #0
 8005242:	d002      	beq.n	800524a <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f84d 	bl	80052e4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800524a:	bf00      	nop
 800524c:	3730      	adds	r7, #48	@ 0x30
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
 800525a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
 800529a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800529c:	bf00      	nop
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80052b0:	bf00      	nop
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr
	...

08005310 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005310:	b480      	push	{r7}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005318:	4b27      	ldr	r3, [pc, #156]	@ (80053b8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800531a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800532a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005332:	041a      	lsls	r2, r3, #16
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005350:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005358:	061a      	lsls	r2, r3, #24
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	60fb      	str	r3, [r7, #12]
 8005390:	e005      	b.n	800539e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	3304      	adds	r3, #4
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d3f3      	bcc.n	8005392 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80053aa:	bf00      	nop
 80053ac:	bf00      	nop
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	4000a400 	.word	0x4000a400

080053bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80053ca:	e15a      	b.n	8005682 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	2101      	movs	r1, #1
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	fa01 f303 	lsl.w	r3, r1, r3
 80053d8:	4013      	ands	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f000 814c 	beq.w	800567c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f003 0303 	and.w	r3, r3, #3
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d005      	beq.n	80053fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d130      	bne.n	800545e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	2203      	movs	r2, #3
 8005408:	fa02 f303 	lsl.w	r3, r2, r3
 800540c:	43db      	mvns	r3, r3
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	4013      	ands	r3, r2
 8005412:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	68da      	ldr	r2, [r3, #12]
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	005b      	lsls	r3, r3, #1
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	4313      	orrs	r3, r2
 8005424:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005432:	2201      	movs	r2, #1
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	fa02 f303 	lsl.w	r3, r2, r3
 800543a:	43db      	mvns	r3, r3
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	4013      	ands	r3, r2
 8005440:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	091b      	lsrs	r3, r3, #4
 8005448:	f003 0201 	and.w	r2, r3, #1
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	fa02 f303 	lsl.w	r3, r2, r3
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f003 0303 	and.w	r3, r3, #3
 8005466:	2b03      	cmp	r3, #3
 8005468:	d017      	beq.n	800549a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	2203      	movs	r2, #3
 8005476:	fa02 f303 	lsl.w	r3, r2, r3
 800547a:	43db      	mvns	r3, r3
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4013      	ands	r3, r2
 8005480:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	689a      	ldr	r2, [r3, #8]
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	005b      	lsls	r3, r3, #1
 800548a:	fa02 f303 	lsl.w	r3, r2, r3
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	4313      	orrs	r3, r2
 8005492:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	f003 0303 	and.w	r3, r3, #3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d123      	bne.n	80054ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	08da      	lsrs	r2, r3, #3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	3208      	adds	r2, #8
 80054ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	220f      	movs	r2, #15
 80054be:	fa02 f303 	lsl.w	r3, r2, r3
 80054c2:	43db      	mvns	r3, r3
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	4013      	ands	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	691a      	ldr	r2, [r3, #16]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f003 0307 	and.w	r3, r3, #7
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	fa02 f303 	lsl.w	r3, r2, r3
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	4313      	orrs	r3, r2
 80054de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	08da      	lsrs	r2, r3, #3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3208      	adds	r2, #8
 80054e8:	6939      	ldr	r1, [r7, #16]
 80054ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	005b      	lsls	r3, r3, #1
 80054f8:	2203      	movs	r2, #3
 80054fa:	fa02 f303 	lsl.w	r3, r2, r3
 80054fe:	43db      	mvns	r3, r3
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4013      	ands	r3, r2
 8005504:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f003 0203 	and.w	r2, r3, #3
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	fa02 f303 	lsl.w	r3, r2, r3
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	4313      	orrs	r3, r2
 800551a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 80a6 	beq.w	800567c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005530:	4b5b      	ldr	r3, [pc, #364]	@ (80056a0 <HAL_GPIO_Init+0x2e4>)
 8005532:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005534:	4a5a      	ldr	r2, [pc, #360]	@ (80056a0 <HAL_GPIO_Init+0x2e4>)
 8005536:	f043 0301 	orr.w	r3, r3, #1
 800553a:	6613      	str	r3, [r2, #96]	@ 0x60
 800553c:	4b58      	ldr	r3, [pc, #352]	@ (80056a0 <HAL_GPIO_Init+0x2e4>)
 800553e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005548:	4a56      	ldr	r2, [pc, #344]	@ (80056a4 <HAL_GPIO_Init+0x2e8>)
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	089b      	lsrs	r3, r3, #2
 800554e:	3302      	adds	r3, #2
 8005550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005554:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	f003 0303 	and.w	r3, r3, #3
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	220f      	movs	r2, #15
 8005560:	fa02 f303 	lsl.w	r3, r2, r3
 8005564:	43db      	mvns	r3, r3
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4013      	ands	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005572:	d01f      	beq.n	80055b4 <HAL_GPIO_Init+0x1f8>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a4c      	ldr	r2, [pc, #304]	@ (80056a8 <HAL_GPIO_Init+0x2ec>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d019      	beq.n	80055b0 <HAL_GPIO_Init+0x1f4>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a4b      	ldr	r2, [pc, #300]	@ (80056ac <HAL_GPIO_Init+0x2f0>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d013      	beq.n	80055ac <HAL_GPIO_Init+0x1f0>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a4a      	ldr	r2, [pc, #296]	@ (80056b0 <HAL_GPIO_Init+0x2f4>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d00d      	beq.n	80055a8 <HAL_GPIO_Init+0x1ec>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a49      	ldr	r2, [pc, #292]	@ (80056b4 <HAL_GPIO_Init+0x2f8>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d007      	beq.n	80055a4 <HAL_GPIO_Init+0x1e8>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a48      	ldr	r2, [pc, #288]	@ (80056b8 <HAL_GPIO_Init+0x2fc>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d101      	bne.n	80055a0 <HAL_GPIO_Init+0x1e4>
 800559c:	2305      	movs	r3, #5
 800559e:	e00a      	b.n	80055b6 <HAL_GPIO_Init+0x1fa>
 80055a0:	2306      	movs	r3, #6
 80055a2:	e008      	b.n	80055b6 <HAL_GPIO_Init+0x1fa>
 80055a4:	2304      	movs	r3, #4
 80055a6:	e006      	b.n	80055b6 <HAL_GPIO_Init+0x1fa>
 80055a8:	2303      	movs	r3, #3
 80055aa:	e004      	b.n	80055b6 <HAL_GPIO_Init+0x1fa>
 80055ac:	2302      	movs	r3, #2
 80055ae:	e002      	b.n	80055b6 <HAL_GPIO_Init+0x1fa>
 80055b0:	2301      	movs	r3, #1
 80055b2:	e000      	b.n	80055b6 <HAL_GPIO_Init+0x1fa>
 80055b4:	2300      	movs	r3, #0
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	f002 0203 	and.w	r2, r2, #3
 80055bc:	0092      	lsls	r2, r2, #2
 80055be:	4093      	lsls	r3, r2
 80055c0:	693a      	ldr	r2, [r7, #16]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055c6:	4937      	ldr	r1, [pc, #220]	@ (80056a4 <HAL_GPIO_Init+0x2e8>)
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	089b      	lsrs	r3, r3, #2
 80055cc:	3302      	adds	r3, #2
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80055d4:	4b39      	ldr	r3, [pc, #228]	@ (80056bc <HAL_GPIO_Init+0x300>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	43db      	mvns	r3, r3
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	4013      	ands	r3, r2
 80055e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d003      	beq.n	80055f8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80055f0:	693a      	ldr	r2, [r7, #16]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80055f8:	4a30      	ldr	r2, [pc, #192]	@ (80056bc <HAL_GPIO_Init+0x300>)
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80055fe:	4b2f      	ldr	r3, [pc, #188]	@ (80056bc <HAL_GPIO_Init+0x300>)
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	43db      	mvns	r3, r3
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	4013      	ands	r3, r2
 800560c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d003      	beq.n	8005622 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	4313      	orrs	r3, r2
 8005620:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005622:	4a26      	ldr	r2, [pc, #152]	@ (80056bc <HAL_GPIO_Init+0x300>)
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005628:	4b24      	ldr	r3, [pc, #144]	@ (80056bc <HAL_GPIO_Init+0x300>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	43db      	mvns	r3, r3
 8005632:	693a      	ldr	r2, [r7, #16]
 8005634:	4013      	ands	r3, r2
 8005636:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	4313      	orrs	r3, r2
 800564a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800564c:	4a1b      	ldr	r2, [pc, #108]	@ (80056bc <HAL_GPIO_Init+0x300>)
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005652:	4b1a      	ldr	r3, [pc, #104]	@ (80056bc <HAL_GPIO_Init+0x300>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	43db      	mvns	r3, r3
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	4013      	ands	r3, r2
 8005660:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d003      	beq.n	8005676 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005676:	4a11      	ldr	r2, [pc, #68]	@ (80056bc <HAL_GPIO_Init+0x300>)
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	3301      	adds	r3, #1
 8005680:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	fa22 f303 	lsr.w	r3, r2, r3
 800568c:	2b00      	cmp	r3, #0
 800568e:	f47f ae9d 	bne.w	80053cc <HAL_GPIO_Init+0x10>
  }
}
 8005692:	bf00      	nop
 8005694:	bf00      	nop
 8005696:	371c      	adds	r7, #28
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	40021000 	.word	0x40021000
 80056a4:	40010000 	.word	0x40010000
 80056a8:	48000400 	.word	0x48000400
 80056ac:	48000800 	.word	0x48000800
 80056b0:	48000c00 	.word	0x48000c00
 80056b4:	48001000 	.word	0x48001000
 80056b8:	48001400 	.word	0x48001400
 80056bc:	40010400 	.word	0x40010400

080056c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	460b      	mov	r3, r1
 80056ca:	807b      	strh	r3, [r7, #2]
 80056cc:	4613      	mov	r3, r2
 80056ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056d0:	787b      	ldrb	r3, [r7, #1]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80056d6:	887a      	ldrh	r2, [r7, #2]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80056dc:	e002      	b.n	80056e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80056de:	887a      	ldrh	r2, [r7, #2]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	460b      	mov	r3, r1
 80056fa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005702:	887a      	ldrh	r2, [r7, #2]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4013      	ands	r3, r2
 8005708:	041a      	lsls	r2, r3, #16
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	43d9      	mvns	r1, r3
 800570e:	887b      	ldrh	r3, [r7, #2]
 8005710:	400b      	ands	r3, r1
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	619a      	str	r2, [r3, #24]
}
 8005718:	bf00      	nop
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e08d      	b.n	8005852 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d106      	bne.n	8005750 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f7fc fa5e 	bl	8001c0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2224      	movs	r2, #36	@ 0x24
 8005754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 0201 	bic.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005774:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005784:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d107      	bne.n	800579e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	689a      	ldr	r2, [r3, #8]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800579a:	609a      	str	r2, [r3, #8]
 800579c:	e006      	b.n	80057ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	689a      	ldr	r2, [r3, #8]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80057aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d108      	bne.n	80057c6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057c2:	605a      	str	r2, [r3, #4]
 80057c4:	e007      	b.n	80057d6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	6812      	ldr	r2, [r2, #0]
 80057e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80057e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68da      	ldr	r2, [r3, #12]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	691a      	ldr	r2, [r3, #16]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	69d9      	ldr	r1, [r3, #28]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6a1a      	ldr	r2, [r3, #32]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	430a      	orrs	r2, r1
 8005822:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2220      	movs	r2, #32
 800583e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
	...

0800585c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b088      	sub	sp, #32
 8005860:	af02      	add	r7, sp, #8
 8005862:	60f8      	str	r0, [r7, #12]
 8005864:	4608      	mov	r0, r1
 8005866:	4611      	mov	r1, r2
 8005868:	461a      	mov	r2, r3
 800586a:	4603      	mov	r3, r0
 800586c:	817b      	strh	r3, [r7, #10]
 800586e:	460b      	mov	r3, r1
 8005870:	813b      	strh	r3, [r7, #8]
 8005872:	4613      	mov	r3, r2
 8005874:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b20      	cmp	r3, #32
 8005880:	f040 80f9 	bne.w	8005a76 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005884:	6a3b      	ldr	r3, [r7, #32]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_I2C_Mem_Write+0x34>
 800588a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800588c:	2b00      	cmp	r3, #0
 800588e:	d105      	bne.n	800589c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005896:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e0ed      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <HAL_I2C_Mem_Write+0x4e>
 80058a6:	2302      	movs	r3, #2
 80058a8:	e0e6      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80058b2:	f7fc fd31 	bl	8002318 <HAL_GetTick>
 80058b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	9300      	str	r3, [sp, #0]
 80058bc:	2319      	movs	r3, #25
 80058be:	2201      	movs	r2, #1
 80058c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 fac3 	bl	8005e50 <I2C_WaitOnFlagUntilTimeout>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e0d1      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2221      	movs	r2, #33	@ 0x21
 80058d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2240      	movs	r2, #64	@ 0x40
 80058e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6a3a      	ldr	r2, [r7, #32]
 80058ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80058f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058fc:	88f8      	ldrh	r0, [r7, #6]
 80058fe:	893a      	ldrh	r2, [r7, #8]
 8005900:	8979      	ldrh	r1, [r7, #10]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	9301      	str	r3, [sp, #4]
 8005906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	4603      	mov	r3, r0
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 f9d3 	bl	8005cb8 <I2C_RequestMemoryWrite>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d005      	beq.n	8005924 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e0a9      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005928:	b29b      	uxth	r3, r3
 800592a:	2bff      	cmp	r3, #255	@ 0xff
 800592c:	d90e      	bls.n	800594c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	22ff      	movs	r2, #255	@ 0xff
 8005932:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005938:	b2da      	uxtb	r2, r3
 800593a:	8979      	ldrh	r1, [r7, #10]
 800593c:	2300      	movs	r3, #0
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 fc47 	bl	80061d8 <I2C_TransferConfig>
 800594a:	e00f      	b.n	800596c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005950:	b29a      	uxth	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800595a:	b2da      	uxtb	r2, r3
 800595c:	8979      	ldrh	r1, [r7, #10]
 800595e:	2300      	movs	r3, #0
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 fc36 	bl	80061d8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 fac6 	bl	8005f02 <I2C_WaitOnTXISFlagUntilTimeout>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d001      	beq.n	8005980 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e07b      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	781a      	ldrb	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059a8:	3b01      	subs	r3, #1
 80059aa:	b29a      	uxth	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d034      	beq.n	8005a24 <HAL_I2C_Mem_Write+0x1c8>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d130      	bne.n	8005a24 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	9300      	str	r3, [sp, #0]
 80059c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c8:	2200      	movs	r2, #0
 80059ca:	2180      	movs	r1, #128	@ 0x80
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f000 fa3f 	bl	8005e50 <I2C_WaitOnFlagUntilTimeout>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d001      	beq.n	80059dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e04d      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	2bff      	cmp	r3, #255	@ 0xff
 80059e4:	d90e      	bls.n	8005a04 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	22ff      	movs	r2, #255	@ 0xff
 80059ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	8979      	ldrh	r1, [r7, #10]
 80059f4:	2300      	movs	r3, #0
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 fbeb 	bl	80061d8 <I2C_TransferConfig>
 8005a02:	e00f      	b.n	8005a24 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a12:	b2da      	uxtb	r2, r3
 8005a14:	8979      	ldrh	r1, [r7, #10]
 8005a16:	2300      	movs	r3, #0
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fbda 	bl	80061d8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d19e      	bne.n	800596c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f000 faac 	bl	8005f90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e01a      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2220      	movs	r2, #32
 8005a48:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	6859      	ldr	r1, [r3, #4]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	4b0a      	ldr	r3, [pc, #40]	@ (8005a80 <HAL_I2C_Mem_Write+0x224>)
 8005a56:	400b      	ands	r3, r1
 8005a58:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	e000      	b.n	8005a78 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005a76:	2302      	movs	r3, #2
  }
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	fe00e800 	.word	0xfe00e800

08005a84 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af02      	add	r7, sp, #8
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	4608      	mov	r0, r1
 8005a8e:	4611      	mov	r1, r2
 8005a90:	461a      	mov	r2, r3
 8005a92:	4603      	mov	r3, r0
 8005a94:	817b      	strh	r3, [r7, #10]
 8005a96:	460b      	mov	r3, r1
 8005a98:	813b      	strh	r3, [r7, #8]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b20      	cmp	r3, #32
 8005aa8:	f040 80fd 	bne.w	8005ca6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d002      	beq.n	8005ab8 <HAL_I2C_Mem_Read+0x34>
 8005ab2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d105      	bne.n	8005ac4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005abe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0f1      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d101      	bne.n	8005ad2 <HAL_I2C_Mem_Read+0x4e>
 8005ace:	2302      	movs	r3, #2
 8005ad0:	e0ea      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ada:	f7fc fc1d 	bl	8002318 <HAL_GetTick>
 8005ade:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	2319      	movs	r3, #25
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f000 f9af 	bl	8005e50 <I2C_WaitOnFlagUntilTimeout>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d001      	beq.n	8005afc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e0d5      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2222      	movs	r2, #34	@ 0x22
 8005b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2240      	movs	r2, #64	@ 0x40
 8005b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a3a      	ldr	r2, [r7, #32]
 8005b16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005b1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b24:	88f8      	ldrh	r0, [r7, #6]
 8005b26:	893a      	ldrh	r2, [r7, #8]
 8005b28:	8979      	ldrh	r1, [r7, #10]
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	9301      	str	r3, [sp, #4]
 8005b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	4603      	mov	r3, r0
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f000 f913 	bl	8005d60 <I2C_RequestMemoryRead>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d005      	beq.n	8005b4c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e0ad      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	2bff      	cmp	r3, #255	@ 0xff
 8005b54:	d90e      	bls.n	8005b74 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	22ff      	movs	r2, #255	@ 0xff
 8005b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b60:	b2da      	uxtb	r2, r3
 8005b62:	8979      	ldrh	r1, [r7, #10]
 8005b64:	4b52      	ldr	r3, [pc, #328]	@ (8005cb0 <HAL_I2C_Mem_Read+0x22c>)
 8005b66:	9300      	str	r3, [sp, #0]
 8005b68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 fb33 	bl	80061d8 <I2C_TransferConfig>
 8005b72:	e00f      	b.n	8005b94 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b82:	b2da      	uxtb	r2, r3
 8005b84:	8979      	ldrh	r1, [r7, #10]
 8005b86:	4b4a      	ldr	r3, [pc, #296]	@ (8005cb0 <HAL_I2C_Mem_Read+0x22c>)
 8005b88:	9300      	str	r3, [sp, #0]
 8005b8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f000 fb22 	bl	80061d8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2104      	movs	r1, #4
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 f956 	bl	8005e50 <I2C_WaitOnFlagUntilTimeout>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e07c      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb8:	b2d2      	uxtb	r2, r2
 8005bba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc0:	1c5a      	adds	r2, r3, #1
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d034      	beq.n	8005c54 <HAL_I2C_Mem_Read+0x1d0>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d130      	bne.n	8005c54 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2180      	movs	r1, #128	@ 0x80
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 f927 	bl	8005e50 <I2C_WaitOnFlagUntilTimeout>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d001      	beq.n	8005c0c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e04d      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	2bff      	cmp	r3, #255	@ 0xff
 8005c14:	d90e      	bls.n	8005c34 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	22ff      	movs	r2, #255	@ 0xff
 8005c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	8979      	ldrh	r1, [r7, #10]
 8005c24:	2300      	movs	r3, #0
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f000 fad3 	bl	80061d8 <I2C_TransferConfig>
 8005c32:	e00f      	b.n	8005c54 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	8979      	ldrh	r1, [r7, #10]
 8005c46:	2300      	movs	r3, #0
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 fac2 	bl	80061d8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d19a      	bne.n	8005b94 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 f994 	bl	8005f90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d001      	beq.n	8005c72 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e01a      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2220      	movs	r2, #32
 8005c78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	6859      	ldr	r1, [r3, #4]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb4 <HAL_I2C_Mem_Read+0x230>)
 8005c86:	400b      	ands	r3, r1
 8005c88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	e000      	b.n	8005ca8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005ca6:	2302      	movs	r3, #2
  }
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3718      	adds	r7, #24
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	80002400 	.word	0x80002400
 8005cb4:	fe00e800 	.word	0xfe00e800

08005cb8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b086      	sub	sp, #24
 8005cbc:	af02      	add	r7, sp, #8
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	4608      	mov	r0, r1
 8005cc2:	4611      	mov	r1, r2
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	817b      	strh	r3, [r7, #10]
 8005cca:	460b      	mov	r3, r1
 8005ccc:	813b      	strh	r3, [r7, #8]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005cd2:	88fb      	ldrh	r3, [r7, #6]
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	8979      	ldrh	r1, [r7, #10]
 8005cd8:	4b20      	ldr	r3, [pc, #128]	@ (8005d5c <I2C_RequestMemoryWrite+0xa4>)
 8005cda:	9300      	str	r3, [sp, #0]
 8005cdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 fa79 	bl	80061d8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ce6:	69fa      	ldr	r2, [r7, #28]
 8005ce8:	69b9      	ldr	r1, [r7, #24]
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f000 f909 	bl	8005f02 <I2C_WaitOnTXISFlagUntilTimeout>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d001      	beq.n	8005cfa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e02c      	b.n	8005d54 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cfa:	88fb      	ldrh	r3, [r7, #6]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d105      	bne.n	8005d0c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d00:	893b      	ldrh	r3, [r7, #8]
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d0a:	e015      	b.n	8005d38 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d0c:	893b      	ldrh	r3, [r7, #8]
 8005d0e:	0a1b      	lsrs	r3, r3, #8
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d1a:	69fa      	ldr	r2, [r7, #28]
 8005d1c:	69b9      	ldr	r1, [r7, #24]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 f8ef 	bl	8005f02 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e012      	b.n	8005d54 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d2e:	893b      	ldrh	r3, [r7, #8]
 8005d30:	b2da      	uxtb	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	2180      	movs	r1, #128	@ 0x80
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	f000 f884 	bl	8005e50 <I2C_WaitOnFlagUntilTimeout>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	80002000 	.word	0x80002000

08005d60 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af02      	add	r7, sp, #8
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	4608      	mov	r0, r1
 8005d6a:	4611      	mov	r1, r2
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	4603      	mov	r3, r0
 8005d70:	817b      	strh	r3, [r7, #10]
 8005d72:	460b      	mov	r3, r1
 8005d74:	813b      	strh	r3, [r7, #8]
 8005d76:	4613      	mov	r3, r2
 8005d78:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005d7a:	88fb      	ldrh	r3, [r7, #6]
 8005d7c:	b2da      	uxtb	r2, r3
 8005d7e:	8979      	ldrh	r1, [r7, #10]
 8005d80:	4b20      	ldr	r3, [pc, #128]	@ (8005e04 <I2C_RequestMemoryRead+0xa4>)
 8005d82:	9300      	str	r3, [sp, #0]
 8005d84:	2300      	movs	r3, #0
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f000 fa26 	bl	80061d8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d8c:	69fa      	ldr	r2, [r7, #28]
 8005d8e:	69b9      	ldr	r1, [r7, #24]
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 f8b6 	bl	8005f02 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e02c      	b.n	8005dfa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005da0:	88fb      	ldrh	r3, [r7, #6]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d105      	bne.n	8005db2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005da6:	893b      	ldrh	r3, [r7, #8]
 8005da8:	b2da      	uxtb	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	629a      	str	r2, [r3, #40]	@ 0x28
 8005db0:	e015      	b.n	8005dde <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005db2:	893b      	ldrh	r3, [r7, #8]
 8005db4:	0a1b      	lsrs	r3, r3, #8
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dc0:	69fa      	ldr	r2, [r7, #28]
 8005dc2:	69b9      	ldr	r1, [r7, #24]
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f000 f89c 	bl	8005f02 <I2C_WaitOnTXISFlagUntilTimeout>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e012      	b.n	8005dfa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005dd4:	893b      	ldrh	r3, [r7, #8]
 8005dd6:	b2da      	uxtb	r2, r3
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	2200      	movs	r2, #0
 8005de6:	2140      	movs	r1, #64	@ 0x40
 8005de8:	68f8      	ldr	r0, [r7, #12]
 8005dea:	f000 f831 	bl	8005e50 <I2C_WaitOnFlagUntilTimeout>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d001      	beq.n	8005df8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e000      	b.n	8005dfa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3710      	adds	r7, #16
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	80002000 	.word	0x80002000

08005e08 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	699b      	ldr	r3, [r3, #24]
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d103      	bne.n	8005e26 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2200      	movs	r2, #0
 8005e24:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	f003 0301 	and.w	r3, r3, #1
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d007      	beq.n	8005e44 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	699a      	ldr	r2, [r3, #24]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f042 0201 	orr.w	r2, r2, #1
 8005e42:	619a      	str	r2, [r3, #24]
  }
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	603b      	str	r3, [r7, #0]
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e60:	e03b      	b.n	8005eda <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	6839      	ldr	r1, [r7, #0]
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 f8d6 	bl	8006018 <I2C_IsErrorOccurred>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e041      	b.n	8005efa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e7c:	d02d      	beq.n	8005eda <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e7e:	f7fc fa4b 	bl	8002318 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d302      	bcc.n	8005e94 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d122      	bne.n	8005eda <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	699a      	ldr	r2, [r3, #24]
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	bf0c      	ite	eq
 8005ea4:	2301      	moveq	r3, #1
 8005ea6:	2300      	movne	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	461a      	mov	r2, r3
 8005eac:	79fb      	ldrb	r3, [r7, #7]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d113      	bne.n	8005eda <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eb6:	f043 0220 	orr.w	r2, r3, #32
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2220      	movs	r2, #32
 8005ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e00f      	b.n	8005efa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	699a      	ldr	r2, [r3, #24]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	bf0c      	ite	eq
 8005eea:	2301      	moveq	r3, #1
 8005eec:	2300      	movne	r3, #0
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	79fb      	ldrb	r3, [r7, #7]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d0b4      	beq.n	8005e62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b084      	sub	sp, #16
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	60f8      	str	r0, [r7, #12]
 8005f0a:	60b9      	str	r1, [r7, #8]
 8005f0c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f0e:	e033      	b.n	8005f78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	68b9      	ldr	r1, [r7, #8]
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f000 f87f 	bl	8006018 <I2C_IsErrorOccurred>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d001      	beq.n	8005f24 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e031      	b.n	8005f88 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2a:	d025      	beq.n	8005f78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f2c:	f7fc f9f4 	bl	8002318 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d302      	bcc.n	8005f42 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d11a      	bne.n	8005f78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	f003 0302 	and.w	r3, r3, #2
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d013      	beq.n	8005f78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f54:	f043 0220 	orr.w	r2, r3, #32
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2220      	movs	r2, #32
 8005f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e007      	b.n	8005f88 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d1c4      	bne.n	8005f10 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f9c:	e02f      	b.n	8005ffe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	68b9      	ldr	r1, [r7, #8]
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 f838 	bl	8006018 <I2C_IsErrorOccurred>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e02d      	b.n	800600e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fb2:	f7fc f9b1 	bl	8002318 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	68ba      	ldr	r2, [r7, #8]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d302      	bcc.n	8005fc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d11a      	bne.n	8005ffe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	f003 0320 	and.w	r3, r3, #32
 8005fd2:	2b20      	cmp	r3, #32
 8005fd4:	d013      	beq.n	8005ffe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fda:	f043 0220 	orr.w	r2, r3, #32
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e007      	b.n	800600e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	f003 0320 	and.w	r3, r3, #32
 8006008:	2b20      	cmp	r3, #32
 800600a:	d1c8      	bne.n	8005f9e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
	...

08006018 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b08a      	sub	sp, #40	@ 0x28
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006032:	2300      	movs	r3, #0
 8006034:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	f003 0310 	and.w	r3, r3, #16
 8006040:	2b00      	cmp	r3, #0
 8006042:	d068      	beq.n	8006116 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2210      	movs	r2, #16
 800604a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800604c:	e049      	b.n	80060e2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006054:	d045      	beq.n	80060e2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006056:	f7fc f95f 	bl	8002318 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	68ba      	ldr	r2, [r7, #8]
 8006062:	429a      	cmp	r2, r3
 8006064:	d302      	bcc.n	800606c <I2C_IsErrorOccurred+0x54>
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d13a      	bne.n	80060e2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006076:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800607e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800608a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800608e:	d121      	bne.n	80060d4 <I2C_IsErrorOccurred+0xbc>
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006096:	d01d      	beq.n	80060d4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006098:	7cfb      	ldrb	r3, [r7, #19]
 800609a:	2b20      	cmp	r3, #32
 800609c:	d01a      	beq.n	80060d4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060ac:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80060ae:	f7fc f933 	bl	8002318 <HAL_GetTick>
 80060b2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060b4:	e00e      	b.n	80060d4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80060b6:	f7fc f92f 	bl	8002318 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b19      	cmp	r3, #25
 80060c2:	d907      	bls.n	80060d4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	f043 0320 	orr.w	r3, r3, #32
 80060ca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80060d2:	e006      	b.n	80060e2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	f003 0320 	and.w	r3, r3, #32
 80060de:	2b20      	cmp	r3, #32
 80060e0:	d1e9      	bne.n	80060b6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	f003 0320 	and.w	r3, r3, #32
 80060ec:	2b20      	cmp	r3, #32
 80060ee:	d003      	beq.n	80060f8 <I2C_IsErrorOccurred+0xe0>
 80060f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d0aa      	beq.n	800604e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80060f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d103      	bne.n	8006108 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2220      	movs	r2, #32
 8006106:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006108:	6a3b      	ldr	r3, [r7, #32]
 800610a:	f043 0304 	orr.w	r3, r3, #4
 800610e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00b      	beq.n	8006140 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006128:	6a3b      	ldr	r3, [r7, #32]
 800612a:	f043 0301 	orr.w	r3, r3, #1
 800612e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006138:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00b      	beq.n	8006162 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800614a:	6a3b      	ldr	r3, [r7, #32]
 800614c:	f043 0308 	orr.w	r3, r3, #8
 8006150:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800615a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00b      	beq.n	8006184 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800616c:	6a3b      	ldr	r3, [r7, #32]
 800616e:	f043 0302 	orr.w	r3, r3, #2
 8006172:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800617c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006184:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006188:	2b00      	cmp	r3, #0
 800618a:	d01c      	beq.n	80061c6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f7ff fe3b 	bl	8005e08 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	6859      	ldr	r1, [r3, #4]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	4b0d      	ldr	r3, [pc, #52]	@ (80061d4 <I2C_IsErrorOccurred+0x1bc>)
 800619e:	400b      	ands	r3, r1
 80061a0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	431a      	orrs	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80061c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3728      	adds	r7, #40	@ 0x28
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	fe00e800 	.word	0xfe00e800

080061d8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80061d8:	b480      	push	{r7}
 80061da:	b087      	sub	sp, #28
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	607b      	str	r3, [r7, #4]
 80061e2:	460b      	mov	r3, r1
 80061e4:	817b      	strh	r3, [r7, #10]
 80061e6:	4613      	mov	r3, r2
 80061e8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80061ea:	897b      	ldrh	r3, [r7, #10]
 80061ec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80061f0:	7a7b      	ldrb	r3, [r7, #9]
 80061f2:	041b      	lsls	r3, r3, #16
 80061f4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80061f8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80061fe:	6a3b      	ldr	r3, [r7, #32]
 8006200:	4313      	orrs	r3, r2
 8006202:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006206:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685a      	ldr	r2, [r3, #4]
 800620e:	6a3b      	ldr	r3, [r7, #32]
 8006210:	0d5b      	lsrs	r3, r3, #21
 8006212:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006216:	4b08      	ldr	r3, [pc, #32]	@ (8006238 <I2C_TransferConfig+0x60>)
 8006218:	430b      	orrs	r3, r1
 800621a:	43db      	mvns	r3, r3
 800621c:	ea02 0103 	and.w	r1, r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	430a      	orrs	r2, r1
 8006228:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800622a:	bf00      	nop
 800622c:	371c      	adds	r7, #28
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	03ff63ff 	.word	0x03ff63ff

0800623c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800623c:	b480      	push	{r7}
 800623e:	b083      	sub	sp, #12
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b20      	cmp	r3, #32
 8006250:	d138      	bne.n	80062c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800625c:	2302      	movs	r3, #2
 800625e:	e032      	b.n	80062c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2224      	movs	r2, #36	@ 0x24
 800626c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 0201 	bic.w	r2, r2, #1
 800627e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800628e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6819      	ldr	r1, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	683a      	ldr	r2, [r7, #0]
 800629c:	430a      	orrs	r2, r1
 800629e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f042 0201 	orr.w	r2, r2, #1
 80062ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2220      	movs	r2, #32
 80062b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80062c0:	2300      	movs	r3, #0
 80062c2:	e000      	b.n	80062c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80062c4:	2302      	movs	r3, #2
  }
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b085      	sub	sp, #20
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
 80062da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	d139      	bne.n	800635c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d101      	bne.n	80062f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80062f2:	2302      	movs	r3, #2
 80062f4:	e033      	b.n	800635e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2224      	movs	r2, #36	@ 0x24
 8006302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f022 0201 	bic.w	r2, r2, #1
 8006314:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006324:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	021b      	lsls	r3, r3, #8
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	4313      	orrs	r3, r2
 800632e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f042 0201 	orr.w	r2, r2, #1
 8006346:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2220      	movs	r2, #32
 800634c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006358:	2300      	movs	r3, #0
 800635a:	e000      	b.n	800635e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800635c:	2302      	movs	r3, #2
  }
}
 800635e:	4618      	mov	r0, r3
 8006360:	3714      	adds	r7, #20
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b084      	sub	sp, #16
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e041      	b.n	8006400 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8006384:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f245 5255 	movw	r2, #21845	@ 0x5555
 800638e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6852      	ldr	r2, [r2, #4]
 8006398:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	6892      	ldr	r2, [r2, #8]
 80063a2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80063a4:	f7fb ffb8 	bl	8002318 <HAL_GetTick>
 80063a8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80063aa:	e00f      	b.n	80063cc <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80063ac:	f7fb ffb4 	bl	8002318 <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	2b31      	cmp	r3, #49	@ 0x31
 80063b8:	d908      	bls.n	80063cc <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	f003 0307 	and.w	r3, r3, #7
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d001      	beq.n	80063cc <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e019      	b.n	8006400 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	f003 0307 	and.w	r3, r3, #7
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1e8      	bne.n	80063ac <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	691a      	ldr	r2, [r3, #16]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d005      	beq.n	80063f4 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	68d2      	ldr	r2, [r2, #12]
 80063f0:	611a      	str	r2, [r3, #16]
 80063f2:	e004      	b.n	80063fe <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80063fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006418:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800641a:	2300      	movs	r3, #0
}
 800641c:	4618      	mov	r0, r3
 800641e:	370c      	adds	r7, #12
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr

08006428 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e0c0      	b.n	80065bc <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006440:	b2db      	uxtb	r3, r3
 8006442:	2b00      	cmp	r3, #0
 8006444:	d106      	bne.n	8006454 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f007 fcd6 	bl	800de00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2203      	movs	r2, #3
 8006458:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4618      	mov	r0, r3
 8006462:	f004 f856 	bl	800a512 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006466:	2300      	movs	r3, #0
 8006468:	73fb      	strb	r3, [r7, #15]
 800646a:	e03e      	b.n	80064ea <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800646c:	7bfa      	ldrb	r2, [r7, #15]
 800646e:	6879      	ldr	r1, [r7, #4]
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	00db      	lsls	r3, r3, #3
 8006478:	440b      	add	r3, r1
 800647a:	3311      	adds	r3, #17
 800647c:	2201      	movs	r2, #1
 800647e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006480:	7bfa      	ldrb	r2, [r7, #15]
 8006482:	6879      	ldr	r1, [r7, #4]
 8006484:	4613      	mov	r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4413      	add	r3, r2
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	440b      	add	r3, r1
 800648e:	3310      	adds	r3, #16
 8006490:	7bfa      	ldrb	r2, [r7, #15]
 8006492:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006494:	7bfa      	ldrb	r2, [r7, #15]
 8006496:	6879      	ldr	r1, [r7, #4]
 8006498:	4613      	mov	r3, r2
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	4413      	add	r3, r2
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	440b      	add	r3, r1
 80064a2:	3313      	adds	r3, #19
 80064a4:	2200      	movs	r2, #0
 80064a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80064a8:	7bfa      	ldrb	r2, [r7, #15]
 80064aa:	6879      	ldr	r1, [r7, #4]
 80064ac:	4613      	mov	r3, r2
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	4413      	add	r3, r2
 80064b2:	00db      	lsls	r3, r3, #3
 80064b4:	440b      	add	r3, r1
 80064b6:	3320      	adds	r3, #32
 80064b8:	2200      	movs	r2, #0
 80064ba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80064bc:	7bfa      	ldrb	r2, [r7, #15]
 80064be:	6879      	ldr	r1, [r7, #4]
 80064c0:	4613      	mov	r3, r2
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4413      	add	r3, r2
 80064c6:	00db      	lsls	r3, r3, #3
 80064c8:	440b      	add	r3, r1
 80064ca:	3324      	adds	r3, #36	@ 0x24
 80064cc:	2200      	movs	r2, #0
 80064ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80064d0:	7bfb      	ldrb	r3, [r7, #15]
 80064d2:	6879      	ldr	r1, [r7, #4]
 80064d4:	1c5a      	adds	r2, r3, #1
 80064d6:	4613      	mov	r3, r2
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	00db      	lsls	r3, r3, #3
 80064de:	440b      	add	r3, r1
 80064e0:	2200      	movs	r2, #0
 80064e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064e4:	7bfb      	ldrb	r3, [r7, #15]
 80064e6:	3301      	adds	r3, #1
 80064e8:	73fb      	strb	r3, [r7, #15]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	791b      	ldrb	r3, [r3, #4]
 80064ee:	7bfa      	ldrb	r2, [r7, #15]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d3bb      	bcc.n	800646c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064f4:	2300      	movs	r3, #0
 80064f6:	73fb      	strb	r3, [r7, #15]
 80064f8:	e044      	b.n	8006584 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80064fa:	7bfa      	ldrb	r2, [r7, #15]
 80064fc:	6879      	ldr	r1, [r7, #4]
 80064fe:	4613      	mov	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	4413      	add	r3, r2
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	440b      	add	r3, r1
 8006508:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800650c:	2200      	movs	r2, #0
 800650e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006510:	7bfa      	ldrb	r2, [r7, #15]
 8006512:	6879      	ldr	r1, [r7, #4]
 8006514:	4613      	mov	r3, r2
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	4413      	add	r3, r2
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	440b      	add	r3, r1
 800651e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006522:	7bfa      	ldrb	r2, [r7, #15]
 8006524:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006526:	7bfa      	ldrb	r2, [r7, #15]
 8006528:	6879      	ldr	r1, [r7, #4]
 800652a:	4613      	mov	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	4413      	add	r3, r2
 8006530:	00db      	lsls	r3, r3, #3
 8006532:	440b      	add	r3, r1
 8006534:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006538:	2200      	movs	r2, #0
 800653a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800653c:	7bfa      	ldrb	r2, [r7, #15]
 800653e:	6879      	ldr	r1, [r7, #4]
 8006540:	4613      	mov	r3, r2
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4413      	add	r3, r2
 8006546:	00db      	lsls	r3, r3, #3
 8006548:	440b      	add	r3, r1
 800654a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800654e:	2200      	movs	r2, #0
 8006550:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006552:	7bfa      	ldrb	r2, [r7, #15]
 8006554:	6879      	ldr	r1, [r7, #4]
 8006556:	4613      	mov	r3, r2
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	4413      	add	r3, r2
 800655c:	00db      	lsls	r3, r3, #3
 800655e:	440b      	add	r3, r1
 8006560:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006564:	2200      	movs	r2, #0
 8006566:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006568:	7bfa      	ldrb	r2, [r7, #15]
 800656a:	6879      	ldr	r1, [r7, #4]
 800656c:	4613      	mov	r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	4413      	add	r3, r2
 8006572:	00db      	lsls	r3, r3, #3
 8006574:	440b      	add	r3, r1
 8006576:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800657a:	2200      	movs	r2, #0
 800657c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800657e:	7bfb      	ldrb	r3, [r7, #15]
 8006580:	3301      	adds	r3, #1
 8006582:	73fb      	strb	r3, [r7, #15]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	791b      	ldrb	r3, [r3, #4]
 8006588:	7bfa      	ldrb	r2, [r7, #15]
 800658a:	429a      	cmp	r2, r3
 800658c:	d3b5      	bcc.n	80064fa <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6818      	ldr	r0, [r3, #0]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3304      	adds	r3, #4
 8006596:	e893 0006 	ldmia.w	r3, {r1, r2}
 800659a:	f003 ffd5 	bl	800a548 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	7a9b      	ldrb	r3, [r3, #10]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d102      	bne.n	80065ba <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f001 fc0e 	bl	8007dd6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b082      	sub	sp, #8
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d101      	bne.n	80065da <HAL_PCD_Start+0x16>
 80065d6:	2302      	movs	r3, #2
 80065d8:	e012      	b.n	8006600 <HAL_PCD_Start+0x3c>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2201      	movs	r2, #1
 80065de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4618      	mov	r0, r3
 80065e8:	f003 ff7c 	bl	800a4e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f005 fd59 	bl	800c0a8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3708      	adds	r7, #8
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4618      	mov	r0, r3
 8006616:	f005 fd5e 	bl	800c0d6 <USB_ReadInterrupts>
 800661a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 fb06 	bl	8006c38 <PCD_EP_ISR_Handler>

    return;
 800662c:	e110      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006634:	2b00      	cmp	r3, #0
 8006636:	d013      	beq.n	8006660 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006640:	b29a      	uxth	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800664a:	b292      	uxth	r2, r2
 800664c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f007 fc66 	bl	800df22 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006656:	2100      	movs	r1, #0
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f8fc 	bl	8006856 <HAL_PCD_SetAddress>

    return;
 800665e:	e0f7      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00c      	beq.n	8006684 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006672:	b29a      	uxth	r2, r3
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800667c:	b292      	uxth	r2, r2
 800667e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006682:	e0e5      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00c      	beq.n	80066a8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006696:	b29a      	uxth	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066a0:	b292      	uxth	r2, r2
 80066a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80066a6:	e0d3      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d034      	beq.n	800671c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f022 0204 	bic.w	r2, r2, #4
 80066c4:	b292      	uxth	r2, r2
 80066c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f022 0208 	bic.w	r2, r2, #8
 80066dc:	b292      	uxth	r2, r2
 80066de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d107      	bne.n	80066fc <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80066f4:	2100      	movs	r1, #0
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f007 fe06 	bl	800e308 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f007 fc49 	bl	800df94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800670a:	b29a      	uxth	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006714:	b292      	uxth	r2, r2
 8006716:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800671a:	e099      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006722:	2b00      	cmp	r3, #0
 8006724:	d027      	beq.n	8006776 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800672e:	b29a      	uxth	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f042 0208 	orr.w	r2, r2, #8
 8006738:	b292      	uxth	r2, r2
 800673a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006746:	b29a      	uxth	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006750:	b292      	uxth	r2, r2
 8006752:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800675e:	b29a      	uxth	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f042 0204 	orr.w	r2, r2, #4
 8006768:	b292      	uxth	r2, r2
 800676a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f007 fbf6 	bl	800df60 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006774:	e06c      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800677c:	2b00      	cmp	r3, #0
 800677e:	d040      	beq.n	8006802 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006788:	b29a      	uxth	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006792:	b292      	uxth	r2, r2
 8006794:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d12b      	bne.n	80067fa <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f042 0204 	orr.w	r2, r2, #4
 80067b4:	b292      	uxth	r2, r2
 80067b6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80067c2:	b29a      	uxth	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f042 0208 	orr.w	r2, r2, #8
 80067cc:	b292      	uxth	r2, r2
 80067ce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	089b      	lsrs	r3, r3, #2
 80067e6:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80067f0:	2101      	movs	r1, #1
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f007 fd88 	bl	800e308 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80067f8:	e02a      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f007 fbb0 	bl	800df60 <HAL_PCD_SuspendCallback>
    return;
 8006800:	e026      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00f      	beq.n	800682c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006814:	b29a      	uxth	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800681e:	b292      	uxth	r2, r2
 8006820:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f007 fb6e 	bl	800df06 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800682a:	e011      	b.n	8006850 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00c      	beq.n	8006850 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800683e:	b29a      	uxth	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006848:	b292      	uxth	r2, r2
 800684a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800684e:	bf00      	nop
  }
}
 8006850:	3710      	adds	r7, #16
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}

08006856 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b082      	sub	sp, #8
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
 800685e:	460b      	mov	r3, r1
 8006860:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006868:	2b01      	cmp	r3, #1
 800686a:	d101      	bne.n	8006870 <HAL_PCD_SetAddress+0x1a>
 800686c:	2302      	movs	r3, #2
 800686e:	e012      	b.n	8006896 <HAL_PCD_SetAddress+0x40>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	78fa      	ldrb	r2, [r7, #3]
 800687c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	78fa      	ldrb	r2, [r7, #3]
 8006884:	4611      	mov	r1, r2
 8006886:	4618      	mov	r0, r3
 8006888:	f005 fbfa 	bl	800c080 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	3708      	adds	r7, #8
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}

0800689e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800689e:	b580      	push	{r7, lr}
 80068a0:	b084      	sub	sp, #16
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
 80068a6:	4608      	mov	r0, r1
 80068a8:	4611      	mov	r1, r2
 80068aa:	461a      	mov	r2, r3
 80068ac:	4603      	mov	r3, r0
 80068ae:	70fb      	strb	r3, [r7, #3]
 80068b0:	460b      	mov	r3, r1
 80068b2:	803b      	strh	r3, [r7, #0]
 80068b4:	4613      	mov	r3, r2
 80068b6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80068b8:	2300      	movs	r3, #0
 80068ba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80068bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	da0e      	bge.n	80068e2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80068c4:	78fb      	ldrb	r3, [r7, #3]
 80068c6:	f003 0207 	and.w	r2, r3, #7
 80068ca:	4613      	mov	r3, r2
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	4413      	add	r3, r2
 80068d0:	00db      	lsls	r3, r3, #3
 80068d2:	3310      	adds	r3, #16
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	4413      	add	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2201      	movs	r2, #1
 80068de:	705a      	strb	r2, [r3, #1]
 80068e0:	e00e      	b.n	8006900 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80068e2:	78fb      	ldrb	r3, [r7, #3]
 80068e4:	f003 0207 	and.w	r2, r3, #7
 80068e8:	4613      	mov	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4413      	add	r3, r2
 80068ee:	00db      	lsls	r3, r3, #3
 80068f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	4413      	add	r3, r2
 80068f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006900:	78fb      	ldrb	r3, [r7, #3]
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	b2da      	uxtb	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800690c:	883b      	ldrh	r3, [r7, #0]
 800690e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	78ba      	ldrb	r2, [r7, #2]
 800691a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800691c:	78bb      	ldrb	r3, [r7, #2]
 800691e:	2b02      	cmp	r3, #2
 8006920:	d102      	bne.n	8006928 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2200      	movs	r2, #0
 8006926:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800692e:	2b01      	cmp	r3, #1
 8006930:	d101      	bne.n	8006936 <HAL_PCD_EP_Open+0x98>
 8006932:	2302      	movs	r3, #2
 8006934:	e00e      	b.n	8006954 <HAL_PCD_EP_Open+0xb6>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68f9      	ldr	r1, [r7, #12]
 8006944:	4618      	mov	r0, r3
 8006946:	f003 fe1d 	bl	800a584 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8006952:	7afb      	ldrb	r3, [r7, #11]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3710      	adds	r7, #16
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	460b      	mov	r3, r1
 8006966:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800696c:	2b00      	cmp	r3, #0
 800696e:	da0e      	bge.n	800698e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006970:	78fb      	ldrb	r3, [r7, #3]
 8006972:	f003 0207 	and.w	r2, r3, #7
 8006976:	4613      	mov	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	00db      	lsls	r3, r3, #3
 800697e:	3310      	adds	r3, #16
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	4413      	add	r3, r2
 8006984:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2201      	movs	r2, #1
 800698a:	705a      	strb	r2, [r3, #1]
 800698c:	e00e      	b.n	80069ac <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800698e:	78fb      	ldrb	r3, [r7, #3]
 8006990:	f003 0207 	and.w	r2, r3, #7
 8006994:	4613      	mov	r3, r2
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	4413      	add	r3, r2
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80069a0:	687a      	ldr	r2, [r7, #4]
 80069a2:	4413      	add	r3, r2
 80069a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80069ac:	78fb      	ldrb	r3, [r7, #3]
 80069ae:	f003 0307 	and.w	r3, r3, #7
 80069b2:	b2da      	uxtb	r2, r3
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d101      	bne.n	80069c6 <HAL_PCD_EP_Close+0x6a>
 80069c2:	2302      	movs	r3, #2
 80069c4:	e00e      	b.n	80069e4 <HAL_PCD_EP_Close+0x88>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	68f9      	ldr	r1, [r7, #12]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f004 fabd 	bl	800af54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3710      	adds	r7, #16
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b086      	sub	sp, #24
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	607a      	str	r2, [r7, #4]
 80069f6:	603b      	str	r3, [r7, #0]
 80069f8:	460b      	mov	r3, r1
 80069fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80069fc:	7afb      	ldrb	r3, [r7, #11]
 80069fe:	f003 0207 	and.w	r2, r3, #7
 8006a02:	4613      	mov	r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	00db      	lsls	r3, r3, #3
 8006a0a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	4413      	add	r3, r2
 8006a12:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	683a      	ldr	r2, [r7, #0]
 8006a1e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	2200      	movs	r2, #0
 8006a24:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a2c:	7afb      	ldrb	r3, [r7, #11]
 8006a2e:	f003 0307 	and.w	r3, r3, #7
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	6979      	ldr	r1, [r7, #20]
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f004 fc75 	bl	800b32e <USB_EPStartXfer>

  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3718      	adds	r7, #24
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}

08006a4e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b083      	sub	sp, #12
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]
 8006a56:	460b      	mov	r3, r1
 8006a58:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	f003 0207 	and.w	r2, r3, #7
 8006a60:	6879      	ldr	r1, [r7, #4]
 8006a62:	4613      	mov	r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	4413      	add	r3, r2
 8006a68:	00db      	lsls	r3, r3, #3
 8006a6a:	440b      	add	r3, r1
 8006a6c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8006a70:	681b      	ldr	r3, [r3, #0]
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b086      	sub	sp, #24
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	60f8      	str	r0, [r7, #12]
 8006a86:	607a      	str	r2, [r7, #4]
 8006a88:	603b      	str	r3, [r7, #0]
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a8e:	7afb      	ldrb	r3, [r7, #11]
 8006a90:	f003 0207 	and.w	r2, r3, #7
 8006a94:	4613      	mov	r3, r2
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	4413      	add	r3, r2
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	3310      	adds	r3, #16
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	683a      	ldr	r2, [r7, #0]
 8006aae:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006aca:	7afb      	ldrb	r3, [r7, #11]
 8006acc:	f003 0307 	and.w	r3, r3, #7
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	6979      	ldr	r1, [r7, #20]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f004 fc26 	bl	800b32e <USB_EPStartXfer>

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3718      	adds	r7, #24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	460b      	mov	r3, r1
 8006af6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006af8:	78fb      	ldrb	r3, [r7, #3]
 8006afa:	f003 0307 	and.w	r3, r3, #7
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	7912      	ldrb	r2, [r2, #4]
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d901      	bls.n	8006b0a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e03e      	b.n	8006b88 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006b0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	da0e      	bge.n	8006b30 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b12:	78fb      	ldrb	r3, [r7, #3]
 8006b14:	f003 0207 	and.w	r2, r3, #7
 8006b18:	4613      	mov	r3, r2
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	00db      	lsls	r3, r3, #3
 8006b20:	3310      	adds	r3, #16
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	4413      	add	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	705a      	strb	r2, [r3, #1]
 8006b2e:	e00c      	b.n	8006b4a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006b30:	78fa      	ldrb	r2, [r7, #3]
 8006b32:	4613      	mov	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	00db      	lsls	r3, r3, #3
 8006b3a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	4413      	add	r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b50:	78fb      	ldrb	r3, [r7, #3]
 8006b52:	f003 0307 	and.w	r3, r3, #7
 8006b56:	b2da      	uxtb	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d101      	bne.n	8006b6a <HAL_PCD_EP_SetStall+0x7e>
 8006b66:	2302      	movs	r3, #2
 8006b68:	e00e      	b.n	8006b88 <HAL_PCD_EP_SetStall+0x9c>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68f9      	ldr	r1, [r7, #12]
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f005 f987 	bl	800be8c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	460b      	mov	r3, r1
 8006b9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006b9c:	78fb      	ldrb	r3, [r7, #3]
 8006b9e:	f003 030f 	and.w	r3, r3, #15
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	7912      	ldrb	r2, [r2, #4]
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d901      	bls.n	8006bae <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e040      	b.n	8006c30 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006bae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	da0e      	bge.n	8006bd4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bb6:	78fb      	ldrb	r3, [r7, #3]
 8006bb8:	f003 0207 	and.w	r2, r3, #7
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	4413      	add	r3, r2
 8006bc2:	00db      	lsls	r3, r3, #3
 8006bc4:	3310      	adds	r3, #16
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	4413      	add	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	705a      	strb	r2, [r3, #1]
 8006bd2:	e00e      	b.n	8006bf2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006bd4:	78fb      	ldrb	r3, [r7, #3]
 8006bd6:	f003 0207 	and.w	r2, r3, #7
 8006bda:	4613      	mov	r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	4413      	add	r3, r2
 8006be0:	00db      	lsls	r3, r3, #3
 8006be2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	4413      	add	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	f003 0307 	and.w	r3, r3, #7
 8006bfe:	b2da      	uxtb	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006c0a:	2b01      	cmp	r3, #1
 8006c0c:	d101      	bne.n	8006c12 <HAL_PCD_EP_ClrStall+0x82>
 8006c0e:	2302      	movs	r3, #2
 8006c10:	e00e      	b.n	8006c30 <HAL_PCD_EP_ClrStall+0xa0>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2201      	movs	r2, #1
 8006c16:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68f9      	ldr	r1, [r7, #12]
 8006c20:	4618      	mov	r0, r3
 8006c22:	f005 f984 	bl	800bf2e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b092      	sub	sp, #72	@ 0x48
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006c40:	e333      	b.n	80072aa <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006c4a:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006c4c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	f003 030f 	and.w	r3, r3, #15
 8006c54:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8006c58:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f040 8108 	bne.w	8006e72 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006c62:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006c64:	f003 0310 	and.w	r3, r3, #16
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d14c      	bne.n	8006d06 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	881b      	ldrh	r3, [r3, #0]
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006c78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c7c:	813b      	strh	r3, [r7, #8]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	893b      	ldrh	r3, [r7, #8]
 8006c84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	3310      	adds	r3, #16
 8006c94:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	00db      	lsls	r3, r3, #3
 8006ca8:	4413      	add	r3, r2
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	6812      	ldr	r2, [r2, #0]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006cb4:	881b      	ldrh	r3, [r3, #0]
 8006cb6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006cba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cbc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006cbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cc0:	695a      	ldr	r2, [r3, #20]
 8006cc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cc4:	69db      	ldr	r3, [r3, #28]
 8006cc6:	441a      	add	r2, r3
 8006cc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cca:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006ccc:	2100      	movs	r1, #0
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f007 f8ff 	bl	800ded2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	7b1b      	ldrb	r3, [r3, #12]
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	f000 82e5 	beq.w	80072aa <PCD_EP_ISR_Handler+0x672>
 8006ce0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ce2:	699b      	ldr	r3, [r3, #24]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	f040 82e0 	bne.w	80072aa <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	7b1b      	ldrb	r3, [r3, #12]
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	731a      	strb	r2, [r3, #12]
 8006d04:	e2d1      	b.n	80072aa <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006d0c:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	881b      	ldrh	r3, [r3, #0]
 8006d14:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006d16:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006d18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d032      	beq.n	8006d86 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	00db      	lsls	r3, r3, #3
 8006d32:	4413      	add	r3, r2
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	6812      	ldr	r2, [r2, #0]
 8006d38:	4413      	add	r3, r2
 8006d3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d46:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6818      	ldr	r0, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006d52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d54:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d58:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	f005 fa0e 	bl	800c17c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	817b      	strh	r3, [r7, #10]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	897a      	ldrh	r2, [r7, #10]
 8006d76:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006d7a:	b292      	uxth	r2, r2
 8006d7c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f007 f87a 	bl	800de78 <HAL_PCD_SetupStageCallback>
 8006d84:	e291      	b.n	80072aa <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006d86:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f280 828d 	bge.w	80072aa <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	881b      	ldrh	r3, [r3, #0]
 8006d96:	b29a      	uxth	r2, r3
 8006d98:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	81fb      	strh	r3, [r7, #14]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	89fa      	ldrh	r2, [r7, #14]
 8006da6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006daa:	b292      	uxth	r2, r2
 8006dac:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	461a      	mov	r2, r3
 8006dba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	00db      	lsls	r3, r3, #3
 8006dc0:	4413      	add	r3, r2
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	6812      	ldr	r2, [r2, #0]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006dcc:	881b      	ldrh	r3, [r3, #0]
 8006dce:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dd4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006dd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dd8:	69db      	ldr	r3, [r3, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d019      	beq.n	8006e12 <PCD_EP_ISR_Handler+0x1da>
 8006dde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d015      	beq.n	8006e12 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6818      	ldr	r0, [r3, #0]
 8006dea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dec:	6959      	ldr	r1, [r3, #20]
 8006dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006df0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006df2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006df4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	f005 f9c0 	bl	800c17c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006dfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dfe:	695a      	ldr	r2, [r3, #20]
 8006e00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e02:	69db      	ldr	r3, [r3, #28]
 8006e04:	441a      	add	r2, r3
 8006e06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e08:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	f007 f845 	bl	800de9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	881b      	ldrh	r3, [r3, #0]
 8006e18:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006e1a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006e1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f040 8242 	bne.w	80072aa <PCD_EP_ISR_Handler+0x672>
 8006e26:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006e28:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006e2c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e30:	f000 823b 	beq.w	80072aa <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	881b      	ldrh	r3, [r3, #0]
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e44:	81bb      	strh	r3, [r7, #12]
 8006e46:	89bb      	ldrh	r3, [r7, #12]
 8006e48:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006e4c:	81bb      	strh	r3, [r7, #12]
 8006e4e:	89bb      	ldrh	r3, [r7, #12]
 8006e50:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006e54:	81bb      	strh	r3, [r7, #12]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	89bb      	ldrh	r3, [r7, #12]
 8006e5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	8013      	strh	r3, [r2, #0]
 8006e70:	e21b      	b.n	80072aa <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	461a      	mov	r2, r3
 8006e78:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	4413      	add	r3, r2
 8006e80:	881b      	ldrh	r3, [r3, #0]
 8006e82:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006e84:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f280 80f1 	bge.w	8007070 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	461a      	mov	r2, r3
 8006e94:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	4413      	add	r3, r2
 8006e9c:	881b      	ldrh	r3, [r3, #0]
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	461a      	mov	r2, r3
 8006eae:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006eb2:	009b      	lsls	r3, r3, #2
 8006eb4:	4413      	add	r3, r2
 8006eb6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006eb8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006ebc:	b292      	uxth	r2, r2
 8006ebe:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006ec0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	4413      	add	r3, r2
 8006eca:	00db      	lsls	r3, r3, #3
 8006ecc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006ed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ed8:	7b1b      	ldrb	r3, [r3, #12]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d123      	bne.n	8006f26 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	461a      	mov	r2, r3
 8006eea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	4413      	add	r3, r2
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	6812      	ldr	r2, [r2, #0]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006efc:	881b      	ldrh	r3, [r3, #0]
 8006efe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f02:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8006f06:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f000 808b 	beq.w	8007026 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6818      	ldr	r0, [r3, #0]
 8006f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f16:	6959      	ldr	r1, [r3, #20]
 8006f18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f1a:	88da      	ldrh	r2, [r3, #6]
 8006f1c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006f20:	f005 f92c 	bl	800c17c <USB_ReadPMA>
 8006f24:	e07f      	b.n	8007026 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006f26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f28:	78db      	ldrb	r3, [r3, #3]
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d109      	bne.n	8006f42 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006f2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f30:	461a      	mov	r2, r3
 8006f32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 f9c6 	bl	80072c6 <HAL_PCD_EP_DB_Receive>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006f40:	e071      	b.n	8007026 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	461a      	mov	r2, r3
 8006f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	4413      	add	r3, r2
 8006f50:	881b      	ldrh	r3, [r3, #0]
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f5c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	441a      	add	r2, r3
 8006f6c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006f6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f7a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	461a      	mov	r2, r3
 8006f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	4413      	add	r3, r2
 8006f90:	881b      	ldrh	r3, [r3, #0]
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d022      	beq.n	8006fe2 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	00db      	lsls	r3, r3, #3
 8006fae:	4413      	add	r3, r2
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	6812      	ldr	r2, [r2, #0]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006fba:	881b      	ldrh	r3, [r3, #0]
 8006fbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fc0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006fc4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d02c      	beq.n	8007026 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6818      	ldr	r0, [r3, #0]
 8006fd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd2:	6959      	ldr	r1, [r3, #20]
 8006fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd6:	891a      	ldrh	r2, [r3, #8]
 8006fd8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006fdc:	f005 f8ce 	bl	800c17c <USB_ReadPMA>
 8006fe0:	e021      	b.n	8007026 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	461a      	mov	r2, r3
 8006fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	00db      	lsls	r3, r3, #3
 8006ff4:	4413      	add	r3, r2
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	6812      	ldr	r2, [r2, #0]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007000:	881b      	ldrh	r3, [r3, #0]
 8007002:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007006:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800700a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800700e:	2b00      	cmp	r3, #0
 8007010:	d009      	beq.n	8007026 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6818      	ldr	r0, [r3, #0]
 8007016:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007018:	6959      	ldr	r1, [r3, #20]
 800701a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800701c:	895a      	ldrh	r2, [r3, #10]
 800701e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007022:	f005 f8ab 	bl	800c17c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007028:	69da      	ldr	r2, [r3, #28]
 800702a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800702e:	441a      	add	r2, r3
 8007030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007032:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007036:	695a      	ldr	r2, [r3, #20]
 8007038:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800703c:	441a      	add	r2, r3
 800703e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007040:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007044:	699b      	ldr	r3, [r3, #24]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d005      	beq.n	8007056 <PCD_EP_ISR_Handler+0x41e>
 800704a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800704e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	429a      	cmp	r2, r3
 8007054:	d206      	bcs.n	8007064 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	4619      	mov	r1, r3
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f006 ff1d 	bl	800de9c <HAL_PCD_DataOutStageCallback>
 8007062:	e005      	b.n	8007070 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800706a:	4618      	mov	r0, r3
 800706c:	f004 f95f 	bl	800b32e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007070:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 8117 	beq.w	80072aa <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800707c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8007080:	4613      	mov	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	00db      	lsls	r3, r3, #3
 8007088:	3310      	adds	r3, #16
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	4413      	add	r3, r2
 800708e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	461a      	mov	r2, r3
 8007096:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	4413      	add	r3, r2
 800709e:	881b      	ldrh	r3, [r3, #0]
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80070a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070aa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	461a      	mov	r2, r3
 80070b2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	441a      	add	r2, r3
 80070ba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80070bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80070c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070ca:	78db      	ldrb	r3, [r3, #3]
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	f040 80a1 	bne.w	8007214 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80070d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070d4:	2200      	movs	r2, #0
 80070d6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80070d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070da:	7b1b      	ldrb	r3, [r3, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f000 8092 	beq.w	8007206 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80070e2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80070e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d046      	beq.n	800717a <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80070ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070ee:	785b      	ldrb	r3, [r3, #1]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d126      	bne.n	8007142 <PCD_EP_ISR_Handler+0x50a>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	617b      	str	r3, [r7, #20]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007102:	b29b      	uxth	r3, r3
 8007104:	461a      	mov	r2, r3
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	4413      	add	r3, r2
 800710a:	617b      	str	r3, [r7, #20]
 800710c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	00da      	lsls	r2, r3, #3
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	4413      	add	r3, r2
 8007116:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800711a:	613b      	str	r3, [r7, #16]
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	881b      	ldrh	r3, [r3, #0]
 8007120:	b29b      	uxth	r3, r3
 8007122:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007126:	b29a      	uxth	r2, r3
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	801a      	strh	r2, [r3, #0]
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	881b      	ldrh	r3, [r3, #0]
 8007130:	b29b      	uxth	r3, r3
 8007132:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007136:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800713a:	b29a      	uxth	r2, r3
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	801a      	strh	r2, [r3, #0]
 8007140:	e061      	b.n	8007206 <PCD_EP_ISR_Handler+0x5ce>
 8007142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007144:	785b      	ldrb	r3, [r3, #1]
 8007146:	2b01      	cmp	r3, #1
 8007148:	d15d      	bne.n	8007206 <PCD_EP_ISR_Handler+0x5ce>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	61fb      	str	r3, [r7, #28]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007158:	b29b      	uxth	r3, r3
 800715a:	461a      	mov	r2, r3
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	4413      	add	r3, r2
 8007160:	61fb      	str	r3, [r7, #28]
 8007162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	00da      	lsls	r2, r3, #3
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	4413      	add	r3, r2
 800716c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007170:	61bb      	str	r3, [r7, #24]
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	2200      	movs	r2, #0
 8007176:	801a      	strh	r2, [r3, #0]
 8007178:	e045      	b.n	8007206 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007182:	785b      	ldrb	r3, [r3, #1]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d126      	bne.n	80071d6 <PCD_EP_ISR_Handler+0x59e>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	627b      	str	r3, [r7, #36]	@ 0x24
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007196:	b29b      	uxth	r3, r3
 8007198:	461a      	mov	r2, r3
 800719a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719c:	4413      	add	r3, r2
 800719e:	627b      	str	r3, [r7, #36]	@ 0x24
 80071a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	00da      	lsls	r2, r3, #3
 80071a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a8:	4413      	add	r3, r2
 80071aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80071ae:	623b      	str	r3, [r7, #32]
 80071b0:	6a3b      	ldr	r3, [r7, #32]
 80071b2:	881b      	ldrh	r3, [r3, #0]
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	6a3b      	ldr	r3, [r7, #32]
 80071be:	801a      	strh	r2, [r3, #0]
 80071c0:	6a3b      	ldr	r3, [r7, #32]
 80071c2:	881b      	ldrh	r3, [r3, #0]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071ce:	b29a      	uxth	r2, r3
 80071d0:	6a3b      	ldr	r3, [r7, #32]
 80071d2:	801a      	strh	r2, [r3, #0]
 80071d4:	e017      	b.n	8007206 <PCD_EP_ISR_Handler+0x5ce>
 80071d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071d8:	785b      	ldrb	r3, [r3, #1]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d113      	bne.n	8007206 <PCD_EP_ISR_Handler+0x5ce>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	461a      	mov	r2, r3
 80071ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ec:	4413      	add	r3, r2
 80071ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	00da      	lsls	r2, r3, #3
 80071f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f8:	4413      	add	r3, r2
 80071fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80071fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007202:	2200      	movs	r2, #0
 8007204:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007208:	781b      	ldrb	r3, [r3, #0]
 800720a:	4619      	mov	r1, r3
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f006 fe60 	bl	800ded2 <HAL_PCD_DataInStageCallback>
 8007212:	e04a      	b.n	80072aa <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007214:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800721a:	2b00      	cmp	r3, #0
 800721c:	d13f      	bne.n	800729e <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007226:	b29b      	uxth	r3, r3
 8007228:	461a      	mov	r2, r3
 800722a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	00db      	lsls	r3, r3, #3
 8007230:	4413      	add	r3, r2
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	6812      	ldr	r2, [r2, #0]
 8007236:	4413      	add	r3, r2
 8007238:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800723c:	881b      	ldrh	r3, [r3, #0]
 800723e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007242:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8007244:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007246:	699a      	ldr	r2, [r3, #24]
 8007248:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800724a:	429a      	cmp	r2, r3
 800724c:	d906      	bls.n	800725c <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800724e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007250:	699a      	ldr	r2, [r3, #24]
 8007252:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007254:	1ad2      	subs	r2, r2, r3
 8007256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007258:	619a      	str	r2, [r3, #24]
 800725a:	e002      	b.n	8007262 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800725c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800725e:	2200      	movs	r2, #0
 8007260:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8007262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007264:	699b      	ldr	r3, [r3, #24]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d106      	bne.n	8007278 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800726a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	4619      	mov	r1, r3
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f006 fe2e 	bl	800ded2 <HAL_PCD_DataInStageCallback>
 8007276:	e018      	b.n	80072aa <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800727a:	695a      	ldr	r2, [r3, #20]
 800727c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800727e:	441a      	add	r2, r3
 8007280:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007282:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8007284:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007286:	69da      	ldr	r2, [r3, #28]
 8007288:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800728a:	441a      	add	r2, r3
 800728c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800728e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007296:	4618      	mov	r0, r3
 8007298:	f004 f849 	bl	800b32e <USB_EPStartXfer>
 800729c:	e005      	b.n	80072aa <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800729e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80072a0:	461a      	mov	r2, r3
 80072a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f917 	bl	80074d8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	b21b      	sxth	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f6ff acc3 	blt.w	8006c42 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80072bc:	2300      	movs	r3, #0
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3748      	adds	r7, #72	@ 0x48
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}

080072c6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80072c6:	b580      	push	{r7, lr}
 80072c8:	b088      	sub	sp, #32
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	60f8      	str	r0, [r7, #12]
 80072ce:	60b9      	str	r1, [r7, #8]
 80072d0:	4613      	mov	r3, r2
 80072d2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80072d4:	88fb      	ldrh	r3, [r7, #6]
 80072d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d07c      	beq.n	80073d8 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	461a      	mov	r2, r3
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	00db      	lsls	r3, r3, #3
 80072f0:	4413      	add	r3, r2
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	6812      	ldr	r2, [r2, #0]
 80072f6:	4413      	add	r3, r2
 80072f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80072fc:	881b      	ldrh	r3, [r3, #0]
 80072fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007302:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	699a      	ldr	r2, [r3, #24]
 8007308:	8b7b      	ldrh	r3, [r7, #26]
 800730a:	429a      	cmp	r2, r3
 800730c:	d306      	bcc.n	800731c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	699a      	ldr	r2, [r3, #24]
 8007312:	8b7b      	ldrh	r3, [r7, #26]
 8007314:	1ad2      	subs	r2, r2, r3
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	619a      	str	r2, [r3, #24]
 800731a:	e002      	b.n	8007322 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	2200      	movs	r2, #0
 8007320:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	699b      	ldr	r3, [r3, #24]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d123      	bne.n	8007372 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	781b      	ldrb	r3, [r3, #0]
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	4413      	add	r3, r2
 8007338:	881b      	ldrh	r3, [r3, #0]
 800733a:	b29b      	uxth	r3, r3
 800733c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007344:	833b      	strh	r3, [r7, #24]
 8007346:	8b3b      	ldrh	r3, [r7, #24]
 8007348:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800734c:	833b      	strh	r3, [r7, #24]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	781b      	ldrb	r3, [r3, #0]
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	441a      	add	r2, r3
 800735c:	8b3b      	ldrh	r3, [r7, #24]
 800735e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007362:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800736a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800736e:	b29b      	uxth	r3, r3
 8007370:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007372:	88fb      	ldrh	r3, [r7, #6]
 8007374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007378:	2b00      	cmp	r3, #0
 800737a:	d01f      	beq.n	80073bc <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	461a      	mov	r2, r3
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	4413      	add	r3, r2
 800738a:	881b      	ldrh	r3, [r3, #0]
 800738c:	b29b      	uxth	r3, r3
 800738e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007392:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007396:	82fb      	strh	r3, [r7, #22]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	461a      	mov	r2, r3
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	441a      	add	r2, r3
 80073a6:	8afb      	ldrh	r3, [r7, #22]
 80073a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80073bc:	8b7b      	ldrh	r3, [r7, #26]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 8085 	beq.w	80074ce <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6818      	ldr	r0, [r3, #0]
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	6959      	ldr	r1, [r3, #20]
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	891a      	ldrh	r2, [r3, #8]
 80073d0:	8b7b      	ldrh	r3, [r7, #26]
 80073d2:	f004 fed3 	bl	800c17c <USB_ReadPMA>
 80073d6:	e07a      	b.n	80074ce <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	461a      	mov	r2, r3
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	00db      	lsls	r3, r3, #3
 80073ea:	4413      	add	r3, r2
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	6812      	ldr	r2, [r2, #0]
 80073f0:	4413      	add	r3, r2
 80073f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80073f6:	881b      	ldrh	r3, [r3, #0]
 80073f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073fc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	699a      	ldr	r2, [r3, #24]
 8007402:	8b7b      	ldrh	r3, [r7, #26]
 8007404:	429a      	cmp	r2, r3
 8007406:	d306      	bcc.n	8007416 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	699a      	ldr	r2, [r3, #24]
 800740c:	8b7b      	ldrh	r3, [r7, #26]
 800740e:	1ad2      	subs	r2, r2, r3
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	619a      	str	r2, [r3, #24]
 8007414:	e002      	b.n	800741c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	2200      	movs	r2, #0
 800741a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	699b      	ldr	r3, [r3, #24]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d123      	bne.n	800746c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	461a      	mov	r2, r3
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	881b      	ldrh	r3, [r3, #0]
 8007434:	b29b      	uxth	r3, r3
 8007436:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800743a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800743e:	83fb      	strh	r3, [r7, #30]
 8007440:	8bfb      	ldrh	r3, [r7, #30]
 8007442:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007446:	83fb      	strh	r3, [r7, #30]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	461a      	mov	r2, r3
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	441a      	add	r2, r3
 8007456:	8bfb      	ldrh	r3, [r7, #30]
 8007458:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800745c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007460:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007468:	b29b      	uxth	r3, r3
 800746a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800746c:	88fb      	ldrh	r3, [r7, #6]
 800746e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007472:	2b00      	cmp	r3, #0
 8007474:	d11f      	bne.n	80074b6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	461a      	mov	r2, r3
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	881b      	ldrh	r3, [r3, #0]
 8007486:	b29b      	uxth	r3, r3
 8007488:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800748c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007490:	83bb      	strh	r3, [r7, #28]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	461a      	mov	r2, r3
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	441a      	add	r2, r3
 80074a0:	8bbb      	ldrh	r3, [r7, #28]
 80074a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074ae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80074b6:	8b7b      	ldrh	r3, [r7, #26]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d008      	beq.n	80074ce <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6818      	ldr	r0, [r3, #0]
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	6959      	ldr	r1, [r3, #20]
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	895a      	ldrh	r2, [r3, #10]
 80074c8:	8b7b      	ldrh	r3, [r7, #26]
 80074ca:	f004 fe57 	bl	800c17c <USB_ReadPMA>
    }
  }

  return count;
 80074ce:	8b7b      	ldrh	r3, [r7, #26]
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3720      	adds	r7, #32
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b0a6      	sub	sp, #152	@ 0x98
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	4613      	mov	r3, r2
 80074e4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80074e6:	88fb      	ldrh	r3, [r7, #6]
 80074e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f000 81f7 	beq.w	80078e0 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	461a      	mov	r2, r3
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	00db      	lsls	r3, r3, #3
 8007504:	4413      	add	r3, r2
 8007506:	68fa      	ldr	r2, [r7, #12]
 8007508:	6812      	ldr	r2, [r2, #0]
 800750a:	4413      	add	r3, r2
 800750c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007510:	881b      	ldrh	r3, [r3, #0]
 8007512:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007516:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	699a      	ldr	r2, [r3, #24]
 800751e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007522:	429a      	cmp	r2, r3
 8007524:	d907      	bls.n	8007536 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	699a      	ldr	r2, [r3, #24]
 800752a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800752e:	1ad2      	subs	r2, r2, r3
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	619a      	str	r2, [r3, #24]
 8007534:	e002      	b.n	800753c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	2200      	movs	r2, #0
 800753a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	699b      	ldr	r3, [r3, #24]
 8007540:	2b00      	cmp	r3, #0
 8007542:	f040 80e1 	bne.w	8007708 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	785b      	ldrb	r3, [r3, #1]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d126      	bne.n	800759c <HAL_PCD_EP_DB_Transmit+0xc4>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	633b      	str	r3, [r7, #48]	@ 0x30
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800755c:	b29b      	uxth	r3, r3
 800755e:	461a      	mov	r2, r3
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	4413      	add	r3, r2
 8007564:	633b      	str	r3, [r7, #48]	@ 0x30
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	00da      	lsls	r2, r3, #3
 800756c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756e:	4413      	add	r3, r2
 8007570:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007578:	881b      	ldrh	r3, [r3, #0]
 800757a:	b29b      	uxth	r3, r3
 800757c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007580:	b29a      	uxth	r2, r3
 8007582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007584:	801a      	strh	r2, [r3, #0]
 8007586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007588:	881b      	ldrh	r3, [r3, #0]
 800758a:	b29b      	uxth	r3, r3
 800758c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007590:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007594:	b29a      	uxth	r2, r3
 8007596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007598:	801a      	strh	r2, [r3, #0]
 800759a:	e01a      	b.n	80075d2 <HAL_PCD_EP_DB_Transmit+0xfa>
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	785b      	ldrb	r3, [r3, #1]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d116      	bne.n	80075d2 <HAL_PCD_EP_DB_Transmit+0xfa>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	461a      	mov	r2, r3
 80075b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b8:	4413      	add	r3, r2
 80075ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	00da      	lsls	r2, r3, #3
 80075c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c4:	4413      	add	r3, r2
 80075c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80075ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80075cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ce:	2200      	movs	r2, #0
 80075d0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	785b      	ldrb	r3, [r3, #1]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d126      	bne.n	800762e <HAL_PCD_EP_DB_Transmit+0x156>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	623b      	str	r3, [r7, #32]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	461a      	mov	r2, r3
 80075f2:	6a3b      	ldr	r3, [r7, #32]
 80075f4:	4413      	add	r3, r2
 80075f6:	623b      	str	r3, [r7, #32]
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	00da      	lsls	r2, r3, #3
 80075fe:	6a3b      	ldr	r3, [r7, #32]
 8007600:	4413      	add	r3, r2
 8007602:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007606:	61fb      	str	r3, [r7, #28]
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	b29b      	uxth	r3, r3
 800760e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007612:	b29a      	uxth	r2, r3
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	801a      	strh	r2, [r3, #0]
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	881b      	ldrh	r3, [r3, #0]
 800761c:	b29b      	uxth	r3, r3
 800761e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007622:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007626:	b29a      	uxth	r2, r3
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	801a      	strh	r2, [r3, #0]
 800762c:	e017      	b.n	800765e <HAL_PCD_EP_DB_Transmit+0x186>
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	785b      	ldrb	r3, [r3, #1]
 8007632:	2b01      	cmp	r3, #1
 8007634:	d113      	bne.n	800765e <HAL_PCD_EP_DB_Transmit+0x186>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800763e:	b29b      	uxth	r3, r3
 8007640:	461a      	mov	r2, r3
 8007642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007644:	4413      	add	r3, r2
 8007646:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	00da      	lsls	r2, r3, #3
 800764e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007650:	4413      	add	r3, r2
 8007652:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007656:	627b      	str	r3, [r7, #36]	@ 0x24
 8007658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765a:	2200      	movs	r2, #0
 800765c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	78db      	ldrb	r3, [r3, #3]
 8007662:	2b02      	cmp	r3, #2
 8007664:	d123      	bne.n	80076ae <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	461a      	mov	r2, r3
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	4413      	add	r3, r2
 8007674:	881b      	ldrh	r3, [r3, #0]
 8007676:	b29b      	uxth	r3, r3
 8007678:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800767c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007680:	837b      	strh	r3, [r7, #26]
 8007682:	8b7b      	ldrh	r3, [r7, #26]
 8007684:	f083 0320 	eor.w	r3, r3, #32
 8007688:	837b      	strh	r3, [r7, #26]
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	461a      	mov	r2, r3
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	441a      	add	r2, r3
 8007698:	8b7b      	ldrh	r3, [r7, #26]
 800769a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800769e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	4619      	mov	r1, r3
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f006 fc0c 	bl	800ded2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80076ba:	88fb      	ldrh	r3, [r7, #6]
 80076bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d01f      	beq.n	8007704 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	881b      	ldrh	r3, [r3, #0]
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076de:	833b      	strh	r3, [r7, #24]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	461a      	mov	r2, r3
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	441a      	add	r2, r3
 80076ee:	8b3b      	ldrh	r3, [r7, #24]
 80076f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80076fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007700:	b29b      	uxth	r3, r3
 8007702:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007704:	2300      	movs	r3, #0
 8007706:	e31f      	b.n	8007d48 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007708:	88fb      	ldrh	r3, [r7, #6]
 800770a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d021      	beq.n	8007756 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	461a      	mov	r2, r3
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4413      	add	r3, r2
 8007720:	881b      	ldrh	r3, [r3, #0]
 8007722:	b29b      	uxth	r3, r3
 8007724:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800772c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	461a      	mov	r2, r3
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	441a      	add	r2, r3
 800773e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007742:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007746:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800774a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800774e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007752:	b29b      	uxth	r3, r3
 8007754:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800775c:	2b01      	cmp	r3, #1
 800775e:	f040 82ca 	bne.w	8007cf6 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	695a      	ldr	r2, [r3, #20]
 8007766:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800776a:	441a      	add	r2, r3
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	69da      	ldr	r2, [r3, #28]
 8007774:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007778:	441a      	add	r2, r3
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	6a1a      	ldr	r2, [r3, #32]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	429a      	cmp	r2, r3
 8007788:	d309      	bcc.n	800779e <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	6a1a      	ldr	r2, [r3, #32]
 8007794:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007796:	1ad2      	subs	r2, r2, r3
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	621a      	str	r2, [r3, #32]
 800779c:	e015      	b.n	80077ca <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	6a1b      	ldr	r3, [r3, #32]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d107      	bne.n	80077b6 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80077a6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80077aa:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80077b4:	e009      	b.n	80077ca <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	2200      	movs	r2, #0
 80077c8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	785b      	ldrb	r3, [r3, #1]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d15f      	bne.n	8007892 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	461a      	mov	r2, r3
 80077e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077e6:	4413      	add	r3, r2
 80077e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	781b      	ldrb	r3, [r3, #0]
 80077ee:	00da      	lsls	r2, r3, #3
 80077f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077f2:	4413      	add	r3, r2
 80077f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80077f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077fc:	881b      	ldrh	r3, [r3, #0]
 80077fe:	b29b      	uxth	r3, r3
 8007800:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007804:	b29a      	uxth	r2, r3
 8007806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007808:	801a      	strh	r2, [r3, #0]
 800780a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800780c:	2b00      	cmp	r3, #0
 800780e:	d10a      	bne.n	8007826 <HAL_PCD_EP_DB_Transmit+0x34e>
 8007810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	b29b      	uxth	r3, r3
 8007816:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800781a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800781e:	b29a      	uxth	r2, r3
 8007820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007822:	801a      	strh	r2, [r3, #0]
 8007824:	e051      	b.n	80078ca <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007826:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007828:	2b3e      	cmp	r3, #62	@ 0x3e
 800782a:	d816      	bhi.n	800785a <HAL_PCD_EP_DB_Transmit+0x382>
 800782c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800782e:	085b      	lsrs	r3, r3, #1
 8007830:	653b      	str	r3, [r7, #80]	@ 0x50
 8007832:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007834:	f003 0301 	and.w	r3, r3, #1
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <HAL_PCD_EP_DB_Transmit+0x36a>
 800783c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800783e:	3301      	adds	r3, #1
 8007840:	653b      	str	r3, [r7, #80]	@ 0x50
 8007842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007844:	881b      	ldrh	r3, [r3, #0]
 8007846:	b29a      	uxth	r2, r3
 8007848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800784a:	b29b      	uxth	r3, r3
 800784c:	029b      	lsls	r3, r3, #10
 800784e:	b29b      	uxth	r3, r3
 8007850:	4313      	orrs	r3, r2
 8007852:	b29a      	uxth	r2, r3
 8007854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007856:	801a      	strh	r2, [r3, #0]
 8007858:	e037      	b.n	80078ca <HAL_PCD_EP_DB_Transmit+0x3f2>
 800785a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800785c:	095b      	lsrs	r3, r3, #5
 800785e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007860:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007862:	f003 031f 	and.w	r3, r3, #31
 8007866:	2b00      	cmp	r3, #0
 8007868:	d102      	bne.n	8007870 <HAL_PCD_EP_DB_Transmit+0x398>
 800786a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800786c:	3b01      	subs	r3, #1
 800786e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007872:	881b      	ldrh	r3, [r3, #0]
 8007874:	b29a      	uxth	r2, r3
 8007876:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007878:	b29b      	uxth	r3, r3
 800787a:	029b      	lsls	r3, r3, #10
 800787c:	b29b      	uxth	r3, r3
 800787e:	4313      	orrs	r3, r2
 8007880:	b29b      	uxth	r3, r3
 8007882:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007886:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800788a:	b29a      	uxth	r2, r3
 800788c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800788e:	801a      	strh	r2, [r3, #0]
 8007890:	e01b      	b.n	80078ca <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	785b      	ldrb	r3, [r3, #1]
 8007896:	2b01      	cmp	r3, #1
 8007898:	d117      	bne.n	80078ca <HAL_PCD_EP_DB_Transmit+0x3f2>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	461a      	mov	r2, r3
 80078ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ae:	4413      	add	r3, r2
 80078b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	00da      	lsls	r2, r3, #3
 80078b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ba:	4413      	add	r3, r2
 80078bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80078c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078c8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6818      	ldr	r0, [r3, #0]
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	6959      	ldr	r1, [r3, #20]
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	891a      	ldrh	r2, [r3, #8]
 80078d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078d8:	b29b      	uxth	r3, r3
 80078da:	f004 fc0c 	bl	800c0f6 <USB_WritePMA>
 80078de:	e20a      	b.n	8007cf6 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	461a      	mov	r2, r3
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	00db      	lsls	r3, r3, #3
 80078f2:	4413      	add	r3, r2
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	6812      	ldr	r2, [r2, #0]
 80078f8:	4413      	add	r3, r2
 80078fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80078fe:	881b      	ldrh	r3, [r3, #0]
 8007900:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007904:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	699a      	ldr	r2, [r3, #24]
 800790c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007910:	429a      	cmp	r2, r3
 8007912:	d307      	bcc.n	8007924 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	699a      	ldr	r2, [r3, #24]
 8007918:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800791c:	1ad2      	subs	r2, r2, r3
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	619a      	str	r2, [r3, #24]
 8007922:	e002      	b.n	800792a <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	2200      	movs	r2, #0
 8007928:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	699b      	ldr	r3, [r3, #24]
 800792e:	2b00      	cmp	r3, #0
 8007930:	f040 80f6 	bne.w	8007b20 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	785b      	ldrb	r3, [r3, #1]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d126      	bne.n	800798a <HAL_PCD_EP_DB_Transmit+0x4b2>
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	677b      	str	r3, [r7, #116]	@ 0x74
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800794a:	b29b      	uxth	r3, r3
 800794c:	461a      	mov	r2, r3
 800794e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007950:	4413      	add	r3, r2
 8007952:	677b      	str	r3, [r7, #116]	@ 0x74
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	781b      	ldrb	r3, [r3, #0]
 8007958:	00da      	lsls	r2, r3, #3
 800795a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800795c:	4413      	add	r3, r2
 800795e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007962:	673b      	str	r3, [r7, #112]	@ 0x70
 8007964:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007966:	881b      	ldrh	r3, [r3, #0]
 8007968:	b29b      	uxth	r3, r3
 800796a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800796e:	b29a      	uxth	r2, r3
 8007970:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007972:	801a      	strh	r2, [r3, #0]
 8007974:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007976:	881b      	ldrh	r3, [r3, #0]
 8007978:	b29b      	uxth	r3, r3
 800797a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800797e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007982:	b29a      	uxth	r2, r3
 8007984:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007986:	801a      	strh	r2, [r3, #0]
 8007988:	e01a      	b.n	80079c0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	785b      	ldrb	r3, [r3, #1]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d116      	bne.n	80079c0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	461a      	mov	r2, r3
 80079a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80079a6:	4413      	add	r3, r2
 80079a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	00da      	lsls	r2, r3, #3
 80079b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80079b2:	4413      	add	r3, r2
 80079b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80079b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80079ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079bc:	2200      	movs	r2, #0
 80079be:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	785b      	ldrb	r3, [r3, #1]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d12f      	bne.n	8007a30 <HAL_PCD_EP_DB_Transmit+0x558>
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	461a      	mov	r2, r3
 80079e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079e8:	4413      	add	r3, r2
 80079ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	00da      	lsls	r2, r3, #3
 80079f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079f8:	4413      	add	r3, r2
 80079fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80079fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a06:	881b      	ldrh	r3, [r3, #0]
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a14:	801a      	strh	r2, [r3, #0]
 8007a16:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a1a:	881b      	ldrh	r3, [r3, #0]
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a2c:	801a      	strh	r2, [r3, #0]
 8007a2e:	e01c      	b.n	8007a6a <HAL_PCD_EP_DB_Transmit+0x592>
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	785b      	ldrb	r3, [r3, #1]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d118      	bne.n	8007a6a <HAL_PCD_EP_DB_Transmit+0x592>
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	461a      	mov	r2, r3
 8007a44:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a48:	4413      	add	r3, r2
 8007a4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	00da      	lsls	r2, r3, #3
 8007a54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a58:	4413      	add	r3, r2
 8007a5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a66:	2200      	movs	r2, #0
 8007a68:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	78db      	ldrb	r3, [r3, #3]
 8007a6e:	2b02      	cmp	r3, #2
 8007a70:	d127      	bne.n	8007ac2 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	461a      	mov	r2, r3
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	009b      	lsls	r3, r3, #2
 8007a7e:	4413      	add	r3, r2
 8007a80:	881b      	ldrh	r3, [r3, #0]
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a8c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007a90:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007a94:	f083 0320 	eor.w	r3, r3, #32
 8007a98:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	441a      	add	r2, r3
 8007aaa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007aae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f006 fa02 	bl	800ded2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007ace:	88fb      	ldrh	r3, [r7, #6]
 8007ad0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d121      	bne.n	8007b1c <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	461a      	mov	r2, r3
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	009b      	lsls	r3, r3, #2
 8007ae4:	4413      	add	r3, r2
 8007ae6:	881b      	ldrh	r3, [r3, #0]
 8007ae8:	b29b      	uxth	r3, r3
 8007aea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007af2:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	461a      	mov	r2, r3
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	441a      	add	r2, r3
 8007b04:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007b08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	e113      	b.n	8007d48 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007b20:	88fb      	ldrh	r3, [r7, #6]
 8007b22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d121      	bne.n	8007b6e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	461a      	mov	r2, r3
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	4413      	add	r3, r2
 8007b38:	881b      	ldrh	r3, [r3, #0]
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b44:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	441a      	add	r2, r3
 8007b56:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007b5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	f040 80be 	bne.w	8007cf6 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	695a      	ldr	r2, [r3, #20]
 8007b7e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007b82:	441a      	add	r2, r3
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	69da      	ldr	r2, [r3, #28]
 8007b8c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007b90:	441a      	add	r2, r3
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	6a1a      	ldr	r2, [r3, #32]
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d309      	bcc.n	8007bb6 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	6a1a      	ldr	r2, [r3, #32]
 8007bac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007bae:	1ad2      	subs	r2, r2, r3
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	621a      	str	r2, [r3, #32]
 8007bb4:	e015      	b.n	8007be2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d107      	bne.n	8007bce <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007bbe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007bc2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007bcc:	e009      	b.n	8007be2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	785b      	ldrb	r3, [r3, #1]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d15f      	bne.n	8007cb0 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	461a      	mov	r2, r3
 8007c02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c04:	4413      	add	r3, r2
 8007c06:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	00da      	lsls	r2, r3, #3
 8007c0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c10:	4413      	add	r3, r2
 8007c12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c16:	667b      	str	r3, [r7, #100]	@ 0x64
 8007c18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c1a:	881b      	ldrh	r3, [r3, #0]
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c26:	801a      	strh	r2, [r3, #0]
 8007c28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d10a      	bne.n	8007c44 <HAL_PCD_EP_DB_Transmit+0x76c>
 8007c2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c30:	881b      	ldrh	r3, [r3, #0]
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c40:	801a      	strh	r2, [r3, #0]
 8007c42:	e04e      	b.n	8007ce2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007c44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c46:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c48:	d816      	bhi.n	8007c78 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8007c4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c4c:	085b      	lsrs	r3, r3, #1
 8007c4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c52:	f003 0301 	and.w	r3, r3, #1
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d002      	beq.n	8007c60 <HAL_PCD_EP_DB_Transmit+0x788>
 8007c5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c62:	881b      	ldrh	r3, [r3, #0]
 8007c64:	b29a      	uxth	r2, r3
 8007c66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	029b      	lsls	r3, r3, #10
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c74:	801a      	strh	r2, [r3, #0]
 8007c76:	e034      	b.n	8007ce2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007c78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c7a:	095b      	lsrs	r3, r3, #5
 8007c7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c80:	f003 031f 	and.w	r3, r3, #31
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d102      	bne.n	8007c8e <HAL_PCD_EP_DB_Transmit+0x7b6>
 8007c88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c90:	881b      	ldrh	r3, [r3, #0]
 8007c92:	b29a      	uxth	r2, r3
 8007c94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	029b      	lsls	r3, r3, #10
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ca4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cac:	801a      	strh	r2, [r3, #0]
 8007cae:	e018      	b.n	8007ce2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	785b      	ldrb	r3, [r3, #1]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d114      	bne.n	8007ce2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cc6:	4413      	add	r3, r2
 8007cc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	00da      	lsls	r2, r3, #3
 8007cd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007cd8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007cda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ce0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6818      	ldr	r0, [r3, #0]
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	6959      	ldr	r1, [r3, #20]
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	895a      	ldrh	r2, [r3, #10]
 8007cee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	f004 fa00 	bl	800c0f6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	4413      	add	r3, r2
 8007d04:	881b      	ldrh	r3, [r3, #0]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d10:	82fb      	strh	r3, [r7, #22]
 8007d12:	8afb      	ldrh	r3, [r7, #22]
 8007d14:	f083 0310 	eor.w	r3, r3, #16
 8007d18:	82fb      	strh	r3, [r7, #22]
 8007d1a:	8afb      	ldrh	r3, [r7, #22]
 8007d1c:	f083 0320 	eor.w	r3, r3, #32
 8007d20:	82fb      	strh	r3, [r7, #22]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	461a      	mov	r2, r3
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	441a      	add	r2, r3
 8007d30:	8afb      	ldrh	r3, [r7, #22]
 8007d32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007d46:	2300      	movs	r3, #0
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3798      	adds	r7, #152	@ 0x98
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b087      	sub	sp, #28
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	607b      	str	r3, [r7, #4]
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	817b      	strh	r3, [r7, #10]
 8007d5e:	4613      	mov	r3, r2
 8007d60:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007d62:	897b      	ldrh	r3, [r7, #10]
 8007d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00b      	beq.n	8007d86 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d6e:	897b      	ldrh	r3, [r7, #10]
 8007d70:	f003 0207 	and.w	r2, r3, #7
 8007d74:	4613      	mov	r3, r2
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	4413      	add	r3, r2
 8007d7a:	00db      	lsls	r3, r3, #3
 8007d7c:	3310      	adds	r3, #16
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	4413      	add	r3, r2
 8007d82:	617b      	str	r3, [r7, #20]
 8007d84:	e009      	b.n	8007d9a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007d86:	897a      	ldrh	r2, [r7, #10]
 8007d88:	4613      	mov	r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	4413      	add	r3, r2
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	4413      	add	r3, r2
 8007d98:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007d9a:	893b      	ldrh	r3, [r7, #8]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d107      	bne.n	8007db0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	2200      	movs	r2, #0
 8007da4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	b29a      	uxth	r2, r3
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	80da      	strh	r2, [r3, #6]
 8007dae:	e00b      	b.n	8007dc8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	2201      	movs	r2, #1
 8007db4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	b29a      	uxth	r2, r3
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	0c1b      	lsrs	r3, r3, #16
 8007dc2:	b29a      	uxth	r2, r3
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	371c      	adds	r7, #28
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr

08007dd6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007dd6:	b480      	push	{r7}
 8007dd8:	b085      	sub	sp, #20
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	f043 0301 	orr.w	r3, r3, #1
 8007e00:	b29a      	uxth	r2, r3
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	f043 0302 	orr.w	r3, r3, #2
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
	...

08007e2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d141      	bne.n	8007ebe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007e3a:	4b4b      	ldr	r3, [pc, #300]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007e42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e46:	d131      	bne.n	8007eac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007e48:	4b47      	ldr	r3, [pc, #284]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e4e:	4a46      	ldr	r2, [pc, #280]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007e50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007e58:	4b43      	ldr	r3, [pc, #268]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007e60:	4a41      	ldr	r2, [pc, #260]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007e62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007e66:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007e68:	4b40      	ldr	r3, [pc, #256]	@ (8007f6c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2232      	movs	r2, #50	@ 0x32
 8007e6e:	fb02 f303 	mul.w	r3, r2, r3
 8007e72:	4a3f      	ldr	r2, [pc, #252]	@ (8007f70 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007e74:	fba2 2303 	umull	r2, r3, r2, r3
 8007e78:	0c9b      	lsrs	r3, r3, #18
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007e7e:	e002      	b.n	8007e86 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3b01      	subs	r3, #1
 8007e84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007e86:	4b38      	ldr	r3, [pc, #224]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007e88:	695b      	ldr	r3, [r3, #20]
 8007e8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e92:	d102      	bne.n	8007e9a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1f2      	bne.n	8007e80 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007e9a:	4b33      	ldr	r3, [pc, #204]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007e9c:	695b      	ldr	r3, [r3, #20]
 8007e9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ea2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ea6:	d158      	bne.n	8007f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007ea8:	2303      	movs	r3, #3
 8007eaa:	e057      	b.n	8007f5c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007eac:	4b2e      	ldr	r3, [pc, #184]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eb2:	4a2d      	ldr	r2, [pc, #180]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007eb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007ebc:	e04d      	b.n	8007f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ec4:	d141      	bne.n	8007f4a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007ec6:	4b28      	ldr	r3, [pc, #160]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ed2:	d131      	bne.n	8007f38 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007ed4:	4b24      	ldr	r3, [pc, #144]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eda:	4a23      	ldr	r2, [pc, #140]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ee0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ee4:	4b20      	ldr	r3, [pc, #128]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007eec:	4a1e      	ldr	r2, [pc, #120]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007eee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007ef2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8007f6c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2232      	movs	r2, #50	@ 0x32
 8007efa:	fb02 f303 	mul.w	r3, r2, r3
 8007efe:	4a1c      	ldr	r2, [pc, #112]	@ (8007f70 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007f00:	fba2 2303 	umull	r2, r3, r2, r3
 8007f04:	0c9b      	lsrs	r3, r3, #18
 8007f06:	3301      	adds	r3, #1
 8007f08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007f0a:	e002      	b.n	8007f12 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007f12:	4b15      	ldr	r3, [pc, #84]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f1e:	d102      	bne.n	8007f26 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1f2      	bne.n	8007f0c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007f26:	4b10      	ldr	r3, [pc, #64]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f32:	d112      	bne.n	8007f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007f34:	2303      	movs	r3, #3
 8007f36:	e011      	b.n	8007f5c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007f38:	4b0b      	ldr	r3, [pc, #44]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007f48:	e007      	b.n	8007f5a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007f4a:	4b07      	ldr	r3, [pc, #28]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007f52:	4a05      	ldr	r2, [pc, #20]	@ (8007f68 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f54:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007f58:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr
 8007f68:	40007000 	.word	0x40007000
 8007f6c:	20000000 	.word	0x20000000
 8007f70:	431bde83 	.word	0x431bde83

08007f74 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007f74:	b480      	push	{r7}
 8007f76:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007f78:	4b05      	ldr	r3, [pc, #20]	@ (8007f90 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	4a04      	ldr	r2, [pc, #16]	@ (8007f90 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007f7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007f82:	6093      	str	r3, [r2, #8]
}
 8007f84:	bf00      	nop
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	40007000 	.word	0x40007000

08007f94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b088      	sub	sp, #32
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e2fe      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f003 0301 	and.w	r3, r3, #1
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d075      	beq.n	800809e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007fb2:	4b97      	ldr	r3, [pc, #604]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f003 030c 	and.w	r3, r3, #12
 8007fba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007fbc:	4b94      	ldr	r3, [pc, #592]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	f003 0303 	and.w	r3, r3, #3
 8007fc4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	2b0c      	cmp	r3, #12
 8007fca:	d102      	bne.n	8007fd2 <HAL_RCC_OscConfig+0x3e>
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	2b03      	cmp	r3, #3
 8007fd0:	d002      	beq.n	8007fd8 <HAL_RCC_OscConfig+0x44>
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	2b08      	cmp	r3, #8
 8007fd6:	d10b      	bne.n	8007ff0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fd8:	4b8d      	ldr	r3, [pc, #564]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d05b      	beq.n	800809c <HAL_RCC_OscConfig+0x108>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d157      	bne.n	800809c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e2d9      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ff8:	d106      	bne.n	8008008 <HAL_RCC_OscConfig+0x74>
 8007ffa:	4b85      	ldr	r3, [pc, #532]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a84      	ldr	r2, [pc, #528]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008004:	6013      	str	r3, [r2, #0]
 8008006:	e01d      	b.n	8008044 <HAL_RCC_OscConfig+0xb0>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008010:	d10c      	bne.n	800802c <HAL_RCC_OscConfig+0x98>
 8008012:	4b7f      	ldr	r3, [pc, #508]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a7e      	ldr	r2, [pc, #504]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008018:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	4b7c      	ldr	r3, [pc, #496]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a7b      	ldr	r2, [pc, #492]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008028:	6013      	str	r3, [r2, #0]
 800802a:	e00b      	b.n	8008044 <HAL_RCC_OscConfig+0xb0>
 800802c:	4b78      	ldr	r3, [pc, #480]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a77      	ldr	r2, [pc, #476]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008032:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008036:	6013      	str	r3, [r2, #0]
 8008038:	4b75      	ldr	r3, [pc, #468]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a74      	ldr	r2, [pc, #464]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 800803e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d013      	beq.n	8008074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800804c:	f7fa f964 	bl	8002318 <HAL_GetTick>
 8008050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008052:	e008      	b.n	8008066 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008054:	f7fa f960 	bl	8002318 <HAL_GetTick>
 8008058:	4602      	mov	r2, r0
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	1ad3      	subs	r3, r2, r3
 800805e:	2b64      	cmp	r3, #100	@ 0x64
 8008060:	d901      	bls.n	8008066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e29e      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008066:	4b6a      	ldr	r3, [pc, #424]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800806e:	2b00      	cmp	r3, #0
 8008070:	d0f0      	beq.n	8008054 <HAL_RCC_OscConfig+0xc0>
 8008072:	e014      	b.n	800809e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008074:	f7fa f950 	bl	8002318 <HAL_GetTick>
 8008078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800807a:	e008      	b.n	800808e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800807c:	f7fa f94c 	bl	8002318 <HAL_GetTick>
 8008080:	4602      	mov	r2, r0
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	1ad3      	subs	r3, r2, r3
 8008086:	2b64      	cmp	r3, #100	@ 0x64
 8008088:	d901      	bls.n	800808e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800808a:	2303      	movs	r3, #3
 800808c:	e28a      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800808e:	4b60      	ldr	r3, [pc, #384]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1f0      	bne.n	800807c <HAL_RCC_OscConfig+0xe8>
 800809a:	e000      	b.n	800809e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800809c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d075      	beq.n	8008196 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080aa:	4b59      	ldr	r3, [pc, #356]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f003 030c 	and.w	r3, r3, #12
 80080b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80080b4:	4b56      	ldr	r3, [pc, #344]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f003 0303 	and.w	r3, r3, #3
 80080bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	2b0c      	cmp	r3, #12
 80080c2:	d102      	bne.n	80080ca <HAL_RCC_OscConfig+0x136>
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d002      	beq.n	80080d0 <HAL_RCC_OscConfig+0x13c>
 80080ca:	69bb      	ldr	r3, [r7, #24]
 80080cc:	2b04      	cmp	r3, #4
 80080ce:	d11f      	bne.n	8008110 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080d0:	4b4f      	ldr	r3, [pc, #316]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d005      	beq.n	80080e8 <HAL_RCC_OscConfig+0x154>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	68db      	ldr	r3, [r3, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d101      	bne.n	80080e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e25d      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080e8:	4b49      	ldr	r3, [pc, #292]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	061b      	lsls	r3, r3, #24
 80080f6:	4946      	ldr	r1, [pc, #280]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80080f8:	4313      	orrs	r3, r2
 80080fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80080fc:	4b45      	ldr	r3, [pc, #276]	@ (8008214 <HAL_RCC_OscConfig+0x280>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4618      	mov	r0, r3
 8008102:	f7fa f8bd 	bl	8002280 <HAL_InitTick>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d043      	beq.n	8008194 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	e249      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d023      	beq.n	8008160 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008118:	4b3d      	ldr	r3, [pc, #244]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a3c      	ldr	r2, [pc, #240]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 800811e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008122:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008124:	f7fa f8f8 	bl	8002318 <HAL_GetTick>
 8008128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800812a:	e008      	b.n	800813e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800812c:	f7fa f8f4 	bl	8002318 <HAL_GetTick>
 8008130:	4602      	mov	r2, r0
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	1ad3      	subs	r3, r2, r3
 8008136:	2b02      	cmp	r3, #2
 8008138:	d901      	bls.n	800813e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800813a:	2303      	movs	r3, #3
 800813c:	e232      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800813e:	4b34      	ldr	r3, [pc, #208]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008146:	2b00      	cmp	r3, #0
 8008148:	d0f0      	beq.n	800812c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800814a:	4b31      	ldr	r3, [pc, #196]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	061b      	lsls	r3, r3, #24
 8008158:	492d      	ldr	r1, [pc, #180]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 800815a:	4313      	orrs	r3, r2
 800815c:	604b      	str	r3, [r1, #4]
 800815e:	e01a      	b.n	8008196 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008160:	4b2b      	ldr	r3, [pc, #172]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a2a      	ldr	r2, [pc, #168]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008166:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800816a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800816c:	f7fa f8d4 	bl	8002318 <HAL_GetTick>
 8008170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008172:	e008      	b.n	8008186 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008174:	f7fa f8d0 	bl	8002318 <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	2b02      	cmp	r3, #2
 8008180:	d901      	bls.n	8008186 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e20e      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008186:	4b22      	ldr	r3, [pc, #136]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1f0      	bne.n	8008174 <HAL_RCC_OscConfig+0x1e0>
 8008192:	e000      	b.n	8008196 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008194:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0308 	and.w	r3, r3, #8
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d041      	beq.n	8008226 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	695b      	ldr	r3, [r3, #20]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d01c      	beq.n	80081e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80081aa:	4b19      	ldr	r3, [pc, #100]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80081ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081b0:	4a17      	ldr	r2, [pc, #92]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80081b2:	f043 0301 	orr.w	r3, r3, #1
 80081b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081ba:	f7fa f8ad 	bl	8002318 <HAL_GetTick>
 80081be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80081c0:	e008      	b.n	80081d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081c2:	f7fa f8a9 	bl	8002318 <HAL_GetTick>
 80081c6:	4602      	mov	r2, r0
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	1ad3      	subs	r3, r2, r3
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	d901      	bls.n	80081d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80081d0:	2303      	movs	r3, #3
 80081d2:	e1e7      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80081d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80081d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081da:	f003 0302 	and.w	r3, r3, #2
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d0ef      	beq.n	80081c2 <HAL_RCC_OscConfig+0x22e>
 80081e2:	e020      	b.n	8008226 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081e4:	4b0a      	ldr	r3, [pc, #40]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80081e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80081ea:	4a09      	ldr	r2, [pc, #36]	@ (8008210 <HAL_RCC_OscConfig+0x27c>)
 80081ec:	f023 0301 	bic.w	r3, r3, #1
 80081f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081f4:	f7fa f890 	bl	8002318 <HAL_GetTick>
 80081f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80081fa:	e00d      	b.n	8008218 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081fc:	f7fa f88c 	bl	8002318 <HAL_GetTick>
 8008200:	4602      	mov	r2, r0
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	2b02      	cmp	r3, #2
 8008208:	d906      	bls.n	8008218 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800820a:	2303      	movs	r3, #3
 800820c:	e1ca      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
 800820e:	bf00      	nop
 8008210:	40021000 	.word	0x40021000
 8008214:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008218:	4b8c      	ldr	r3, [pc, #560]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 800821a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800821e:	f003 0302 	and.w	r3, r3, #2
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1ea      	bne.n	80081fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0304 	and.w	r3, r3, #4
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 80a6 	beq.w	8008380 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008234:	2300      	movs	r3, #0
 8008236:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008238:	4b84      	ldr	r3, [pc, #528]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 800823a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800823c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d101      	bne.n	8008248 <HAL_RCC_OscConfig+0x2b4>
 8008244:	2301      	movs	r3, #1
 8008246:	e000      	b.n	800824a <HAL_RCC_OscConfig+0x2b6>
 8008248:	2300      	movs	r3, #0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00d      	beq.n	800826a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800824e:	4b7f      	ldr	r3, [pc, #508]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008252:	4a7e      	ldr	r2, [pc, #504]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008258:	6593      	str	r3, [r2, #88]	@ 0x58
 800825a:	4b7c      	ldr	r3, [pc, #496]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 800825c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800825e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008262:	60fb      	str	r3, [r7, #12]
 8008264:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008266:	2301      	movs	r3, #1
 8008268:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800826a:	4b79      	ldr	r3, [pc, #484]	@ (8008450 <HAL_RCC_OscConfig+0x4bc>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008272:	2b00      	cmp	r3, #0
 8008274:	d118      	bne.n	80082a8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008276:	4b76      	ldr	r3, [pc, #472]	@ (8008450 <HAL_RCC_OscConfig+0x4bc>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a75      	ldr	r2, [pc, #468]	@ (8008450 <HAL_RCC_OscConfig+0x4bc>)
 800827c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008280:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008282:	f7fa f849 	bl	8002318 <HAL_GetTick>
 8008286:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008288:	e008      	b.n	800829c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800828a:	f7fa f845 	bl	8002318 <HAL_GetTick>
 800828e:	4602      	mov	r2, r0
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	1ad3      	subs	r3, r2, r3
 8008294:	2b02      	cmp	r3, #2
 8008296:	d901      	bls.n	800829c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008298:	2303      	movs	r3, #3
 800829a:	e183      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800829c:	4b6c      	ldr	r3, [pc, #432]	@ (8008450 <HAL_RCC_OscConfig+0x4bc>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d0f0      	beq.n	800828a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d108      	bne.n	80082c2 <HAL_RCC_OscConfig+0x32e>
 80082b0:	4b66      	ldr	r3, [pc, #408]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082b6:	4a65      	ldr	r2, [pc, #404]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082b8:	f043 0301 	orr.w	r3, r3, #1
 80082bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80082c0:	e024      	b.n	800830c <HAL_RCC_OscConfig+0x378>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	2b05      	cmp	r3, #5
 80082c8:	d110      	bne.n	80082ec <HAL_RCC_OscConfig+0x358>
 80082ca:	4b60      	ldr	r3, [pc, #384]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082d0:	4a5e      	ldr	r2, [pc, #376]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082d2:	f043 0304 	orr.w	r3, r3, #4
 80082d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80082da:	4b5c      	ldr	r3, [pc, #368]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082e0:	4a5a      	ldr	r2, [pc, #360]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082e2:	f043 0301 	orr.w	r3, r3, #1
 80082e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80082ea:	e00f      	b.n	800830c <HAL_RCC_OscConfig+0x378>
 80082ec:	4b57      	ldr	r3, [pc, #348]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082f2:	4a56      	ldr	r2, [pc, #344]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082f4:	f023 0301 	bic.w	r3, r3, #1
 80082f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80082fc:	4b53      	ldr	r3, [pc, #332]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80082fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008302:	4a52      	ldr	r2, [pc, #328]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008304:	f023 0304 	bic.w	r3, r3, #4
 8008308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d016      	beq.n	8008342 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008314:	f7fa f800 	bl	8002318 <HAL_GetTick>
 8008318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800831a:	e00a      	b.n	8008332 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800831c:	f7f9 fffc 	bl	8002318 <HAL_GetTick>
 8008320:	4602      	mov	r2, r0
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800832a:	4293      	cmp	r3, r2
 800832c:	d901      	bls.n	8008332 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e138      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008332:	4b46      	ldr	r3, [pc, #280]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008338:	f003 0302 	and.w	r3, r3, #2
 800833c:	2b00      	cmp	r3, #0
 800833e:	d0ed      	beq.n	800831c <HAL_RCC_OscConfig+0x388>
 8008340:	e015      	b.n	800836e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008342:	f7f9 ffe9 	bl	8002318 <HAL_GetTick>
 8008346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008348:	e00a      	b.n	8008360 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800834a:	f7f9 ffe5 	bl	8002318 <HAL_GetTick>
 800834e:	4602      	mov	r2, r0
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008358:	4293      	cmp	r3, r2
 800835a:	d901      	bls.n	8008360 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800835c:	2303      	movs	r3, #3
 800835e:	e121      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008360:	4b3a      	ldr	r3, [pc, #232]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008366:	f003 0302 	and.w	r3, r3, #2
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1ed      	bne.n	800834a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800836e:	7ffb      	ldrb	r3, [r7, #31]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d105      	bne.n	8008380 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008374:	4b35      	ldr	r3, [pc, #212]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008378:	4a34      	ldr	r2, [pc, #208]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 800837a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800837e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0320 	and.w	r3, r3, #32
 8008388:	2b00      	cmp	r3, #0
 800838a:	d03c      	beq.n	8008406 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	699b      	ldr	r3, [r3, #24]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d01c      	beq.n	80083ce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008394:	4b2d      	ldr	r3, [pc, #180]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008396:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800839a:	4a2c      	ldr	r2, [pc, #176]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 800839c:	f043 0301 	orr.w	r3, r3, #1
 80083a0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083a4:	f7f9 ffb8 	bl	8002318 <HAL_GetTick>
 80083a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80083aa:	e008      	b.n	80083be <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80083ac:	f7f9 ffb4 	bl	8002318 <HAL_GetTick>
 80083b0:	4602      	mov	r2, r0
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d901      	bls.n	80083be <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80083ba:	2303      	movs	r3, #3
 80083bc:	e0f2      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80083be:	4b23      	ldr	r3, [pc, #140]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80083c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80083c4:	f003 0302 	and.w	r3, r3, #2
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d0ef      	beq.n	80083ac <HAL_RCC_OscConfig+0x418>
 80083cc:	e01b      	b.n	8008406 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80083ce:	4b1f      	ldr	r3, [pc, #124]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80083d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80083d4:	4a1d      	ldr	r2, [pc, #116]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80083d6:	f023 0301 	bic.w	r3, r3, #1
 80083da:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083de:	f7f9 ff9b 	bl	8002318 <HAL_GetTick>
 80083e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80083e4:	e008      	b.n	80083f8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80083e6:	f7f9 ff97 	bl	8002318 <HAL_GetTick>
 80083ea:	4602      	mov	r2, r0
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	2b02      	cmp	r3, #2
 80083f2:	d901      	bls.n	80083f8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80083f4:	2303      	movs	r3, #3
 80083f6:	e0d5      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80083f8:	4b14      	ldr	r3, [pc, #80]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 80083fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80083fe:	f003 0302 	and.w	r3, r3, #2
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1ef      	bne.n	80083e6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	2b00      	cmp	r3, #0
 800840c:	f000 80c9 	beq.w	80085a2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008410:	4b0e      	ldr	r3, [pc, #56]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	f003 030c 	and.w	r3, r3, #12
 8008418:	2b0c      	cmp	r3, #12
 800841a:	f000 8083 	beq.w	8008524 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	69db      	ldr	r3, [r3, #28]
 8008422:	2b02      	cmp	r3, #2
 8008424:	d15e      	bne.n	80084e4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008426:	4b09      	ldr	r3, [pc, #36]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a08      	ldr	r2, [pc, #32]	@ (800844c <HAL_RCC_OscConfig+0x4b8>)
 800842c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008432:	f7f9 ff71 	bl	8002318 <HAL_GetTick>
 8008436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008438:	e00c      	b.n	8008454 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800843a:	f7f9 ff6d 	bl	8002318 <HAL_GetTick>
 800843e:	4602      	mov	r2, r0
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	2b02      	cmp	r3, #2
 8008446:	d905      	bls.n	8008454 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e0ab      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
 800844c:	40021000 	.word	0x40021000
 8008450:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008454:	4b55      	ldr	r3, [pc, #340]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1ec      	bne.n	800843a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008460:	4b52      	ldr	r3, [pc, #328]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 8008462:	68da      	ldr	r2, [r3, #12]
 8008464:	4b52      	ldr	r3, [pc, #328]	@ (80085b0 <HAL_RCC_OscConfig+0x61c>)
 8008466:	4013      	ands	r3, r2
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	6a11      	ldr	r1, [r2, #32]
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008470:	3a01      	subs	r2, #1
 8008472:	0112      	lsls	r2, r2, #4
 8008474:	4311      	orrs	r1, r2
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800847a:	0212      	lsls	r2, r2, #8
 800847c:	4311      	orrs	r1, r2
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008482:	0852      	lsrs	r2, r2, #1
 8008484:	3a01      	subs	r2, #1
 8008486:	0552      	lsls	r2, r2, #21
 8008488:	4311      	orrs	r1, r2
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800848e:	0852      	lsrs	r2, r2, #1
 8008490:	3a01      	subs	r2, #1
 8008492:	0652      	lsls	r2, r2, #25
 8008494:	4311      	orrs	r1, r2
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800849a:	06d2      	lsls	r2, r2, #27
 800849c:	430a      	orrs	r2, r1
 800849e:	4943      	ldr	r1, [pc, #268]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084a0:	4313      	orrs	r3, r2
 80084a2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084a4:	4b41      	ldr	r3, [pc, #260]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a40      	ldr	r2, [pc, #256]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80084ae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80084b0:	4b3e      	ldr	r3, [pc, #248]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084b2:	68db      	ldr	r3, [r3, #12]
 80084b4:	4a3d      	ldr	r2, [pc, #244]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80084ba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084bc:	f7f9 ff2c 	bl	8002318 <HAL_GetTick>
 80084c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80084c2:	e008      	b.n	80084d6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084c4:	f7f9 ff28 	bl	8002318 <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d901      	bls.n	80084d6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e066      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80084d6:	4b35      	ldr	r3, [pc, #212]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d0f0      	beq.n	80084c4 <HAL_RCC_OscConfig+0x530>
 80084e2:	e05e      	b.n	80085a2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084e4:	4b31      	ldr	r3, [pc, #196]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a30      	ldr	r2, [pc, #192]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 80084ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084f0:	f7f9 ff12 	bl	8002318 <HAL_GetTick>
 80084f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80084f6:	e008      	b.n	800850a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084f8:	f7f9 ff0e 	bl	8002318 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	2b02      	cmp	r3, #2
 8008504:	d901      	bls.n	800850a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008506:	2303      	movs	r3, #3
 8008508:	e04c      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800850a:	4b28      	ldr	r3, [pc, #160]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1f0      	bne.n	80084f8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008516:	4b25      	ldr	r3, [pc, #148]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 8008518:	68da      	ldr	r2, [r3, #12]
 800851a:	4924      	ldr	r1, [pc, #144]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 800851c:	4b25      	ldr	r3, [pc, #148]	@ (80085b4 <HAL_RCC_OscConfig+0x620>)
 800851e:	4013      	ands	r3, r2
 8008520:	60cb      	str	r3, [r1, #12]
 8008522:	e03e      	b.n	80085a2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	69db      	ldr	r3, [r3, #28]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d101      	bne.n	8008530 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e039      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008530:	4b1e      	ldr	r3, [pc, #120]	@ (80085ac <HAL_RCC_OscConfig+0x618>)
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f003 0203 	and.w	r2, r3, #3
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6a1b      	ldr	r3, [r3, #32]
 8008540:	429a      	cmp	r2, r3
 8008542:	d12c      	bne.n	800859e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800854e:	3b01      	subs	r3, #1
 8008550:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008552:	429a      	cmp	r2, r3
 8008554:	d123      	bne.n	800859e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008560:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008562:	429a      	cmp	r2, r3
 8008564:	d11b      	bne.n	800859e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008570:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008572:	429a      	cmp	r2, r3
 8008574:	d113      	bne.n	800859e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008580:	085b      	lsrs	r3, r3, #1
 8008582:	3b01      	subs	r3, #1
 8008584:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008586:	429a      	cmp	r2, r3
 8008588:	d109      	bne.n	800859e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008594:	085b      	lsrs	r3, r3, #1
 8008596:	3b01      	subs	r3, #1
 8008598:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800859a:	429a      	cmp	r2, r3
 800859c:	d001      	beq.n	80085a2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	e000      	b.n	80085a4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3720      	adds	r7, #32
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	40021000 	.word	0x40021000
 80085b0:	019f800c 	.word	0x019f800c
 80085b4:	feeefffc 	.word	0xfeeefffc

080085b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b086      	sub	sp, #24
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80085c2:	2300      	movs	r3, #0
 80085c4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d101      	bne.n	80085d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	e11e      	b.n	800880e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80085d0:	4b91      	ldr	r3, [pc, #580]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 030f 	and.w	r3, r3, #15
 80085d8:	683a      	ldr	r2, [r7, #0]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d910      	bls.n	8008600 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085de:	4b8e      	ldr	r3, [pc, #568]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f023 020f 	bic.w	r2, r3, #15
 80085e6:	498c      	ldr	r1, [pc, #560]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	4313      	orrs	r3, r2
 80085ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085ee:	4b8a      	ldr	r3, [pc, #552]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 030f 	and.w	r3, r3, #15
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d001      	beq.n	8008600 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	e106      	b.n	800880e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 0301 	and.w	r3, r3, #1
 8008608:	2b00      	cmp	r3, #0
 800860a:	d073      	beq.n	80086f4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	2b03      	cmp	r3, #3
 8008612:	d129      	bne.n	8008668 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008614:	4b81      	ldr	r3, [pc, #516]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800861c:	2b00      	cmp	r3, #0
 800861e:	d101      	bne.n	8008624 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008620:	2301      	movs	r3, #1
 8008622:	e0f4      	b.n	800880e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008624:	f000 f99e 	bl	8008964 <RCC_GetSysClockFreqFromPLLSource>
 8008628:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	4a7c      	ldr	r2, [pc, #496]	@ (8008820 <HAL_RCC_ClockConfig+0x268>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d93f      	bls.n	80086b2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008632:	4b7a      	ldr	r3, [pc, #488]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d009      	beq.n	8008652 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008646:	2b00      	cmp	r3, #0
 8008648:	d033      	beq.n	80086b2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800864e:	2b00      	cmp	r3, #0
 8008650:	d12f      	bne.n	80086b2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008652:	4b72      	ldr	r3, [pc, #456]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800865a:	4a70      	ldr	r2, [pc, #448]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 800865c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008660:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008662:	2380      	movs	r3, #128	@ 0x80
 8008664:	617b      	str	r3, [r7, #20]
 8008666:	e024      	b.n	80086b2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	2b02      	cmp	r3, #2
 800866e:	d107      	bne.n	8008680 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008670:	4b6a      	ldr	r3, [pc, #424]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008678:	2b00      	cmp	r3, #0
 800867a:	d109      	bne.n	8008690 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	e0c6      	b.n	800880e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008680:	4b66      	ldr	r3, [pc, #408]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008688:	2b00      	cmp	r3, #0
 800868a:	d101      	bne.n	8008690 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e0be      	b.n	800880e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008690:	f000 f8ce 	bl	8008830 <HAL_RCC_GetSysClockFreq>
 8008694:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	4a61      	ldr	r2, [pc, #388]	@ (8008820 <HAL_RCC_ClockConfig+0x268>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d909      	bls.n	80086b2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800869e:	4b5f      	ldr	r3, [pc, #380]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80086a6:	4a5d      	ldr	r2, [pc, #372]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80086a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086ac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80086ae:	2380      	movs	r3, #128	@ 0x80
 80086b0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80086b2:	4b5a      	ldr	r3, [pc, #360]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	f023 0203 	bic.w	r2, r3, #3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	4957      	ldr	r1, [pc, #348]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80086c0:	4313      	orrs	r3, r2
 80086c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086c4:	f7f9 fe28 	bl	8002318 <HAL_GetTick>
 80086c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086ca:	e00a      	b.n	80086e2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086cc:	f7f9 fe24 	bl	8002318 <HAL_GetTick>
 80086d0:	4602      	mov	r2, r0
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	1ad3      	subs	r3, r2, r3
 80086d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086da:	4293      	cmp	r3, r2
 80086dc:	d901      	bls.n	80086e2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e095      	b.n	800880e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086e2:	4b4e      	ldr	r3, [pc, #312]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	f003 020c 	and.w	r2, r3, #12
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d1eb      	bne.n	80086cc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d023      	beq.n	8008748 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f003 0304 	and.w	r3, r3, #4
 8008708:	2b00      	cmp	r3, #0
 800870a:	d005      	beq.n	8008718 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800870c:	4b43      	ldr	r3, [pc, #268]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	4a42      	ldr	r2, [pc, #264]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008712:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008716:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f003 0308 	and.w	r3, r3, #8
 8008720:	2b00      	cmp	r3, #0
 8008722:	d007      	beq.n	8008734 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008724:	4b3d      	ldr	r3, [pc, #244]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800872c:	4a3b      	ldr	r2, [pc, #236]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 800872e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008732:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008734:	4b39      	ldr	r3, [pc, #228]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	4936      	ldr	r1, [pc, #216]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008742:	4313      	orrs	r3, r2
 8008744:	608b      	str	r3, [r1, #8]
 8008746:	e008      	b.n	800875a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	2b80      	cmp	r3, #128	@ 0x80
 800874c:	d105      	bne.n	800875a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800874e:	4b33      	ldr	r3, [pc, #204]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	4a32      	ldr	r2, [pc, #200]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 8008754:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008758:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800875a:	4b2f      	ldr	r3, [pc, #188]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f003 030f 	and.w	r3, r3, #15
 8008762:	683a      	ldr	r2, [r7, #0]
 8008764:	429a      	cmp	r2, r3
 8008766:	d21d      	bcs.n	80087a4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008768:	4b2b      	ldr	r3, [pc, #172]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f023 020f 	bic.w	r2, r3, #15
 8008770:	4929      	ldr	r1, [pc, #164]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	4313      	orrs	r3, r2
 8008776:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008778:	f7f9 fdce 	bl	8002318 <HAL_GetTick>
 800877c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800877e:	e00a      	b.n	8008796 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008780:	f7f9 fdca 	bl	8002318 <HAL_GetTick>
 8008784:	4602      	mov	r2, r0
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	1ad3      	subs	r3, r2, r3
 800878a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800878e:	4293      	cmp	r3, r2
 8008790:	d901      	bls.n	8008796 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008792:	2303      	movs	r3, #3
 8008794:	e03b      	b.n	800880e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008796:	4b20      	ldr	r3, [pc, #128]	@ (8008818 <HAL_RCC_ClockConfig+0x260>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f003 030f 	and.w	r3, r3, #15
 800879e:	683a      	ldr	r2, [r7, #0]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d1ed      	bne.n	8008780 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f003 0304 	and.w	r3, r3, #4
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d008      	beq.n	80087c2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80087b0:	4b1a      	ldr	r3, [pc, #104]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	4917      	ldr	r1, [pc, #92]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80087be:	4313      	orrs	r3, r2
 80087c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f003 0308 	and.w	r3, r3, #8
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d009      	beq.n	80087e2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80087ce:	4b13      	ldr	r3, [pc, #76]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	691b      	ldr	r3, [r3, #16]
 80087da:	00db      	lsls	r3, r3, #3
 80087dc:	490f      	ldr	r1, [pc, #60]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80087e2:	f000 f825 	bl	8008830 <HAL_RCC_GetSysClockFreq>
 80087e6:	4602      	mov	r2, r0
 80087e8:	4b0c      	ldr	r3, [pc, #48]	@ (800881c <HAL_RCC_ClockConfig+0x264>)
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	091b      	lsrs	r3, r3, #4
 80087ee:	f003 030f 	and.w	r3, r3, #15
 80087f2:	490c      	ldr	r1, [pc, #48]	@ (8008824 <HAL_RCC_ClockConfig+0x26c>)
 80087f4:	5ccb      	ldrb	r3, [r1, r3]
 80087f6:	f003 031f 	and.w	r3, r3, #31
 80087fa:	fa22 f303 	lsr.w	r3, r2, r3
 80087fe:	4a0a      	ldr	r2, [pc, #40]	@ (8008828 <HAL_RCC_ClockConfig+0x270>)
 8008800:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008802:	4b0a      	ldr	r3, [pc, #40]	@ (800882c <HAL_RCC_ClockConfig+0x274>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4618      	mov	r0, r3
 8008808:	f7f9 fd3a 	bl	8002280 <HAL_InitTick>
 800880c:	4603      	mov	r3, r0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3718      	adds	r7, #24
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	40022000 	.word	0x40022000
 800881c:	40021000 	.word	0x40021000
 8008820:	04c4b400 	.word	0x04c4b400
 8008824:	0800f450 	.word	0x0800f450
 8008828:	20000000 	.word	0x20000000
 800882c:	20000004 	.word	0x20000004

08008830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008830:	b480      	push	{r7}
 8008832:	b087      	sub	sp, #28
 8008834:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008836:	4b2c      	ldr	r3, [pc, #176]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008838:	689b      	ldr	r3, [r3, #8]
 800883a:	f003 030c 	and.w	r3, r3, #12
 800883e:	2b04      	cmp	r3, #4
 8008840:	d102      	bne.n	8008848 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008842:	4b2a      	ldr	r3, [pc, #168]	@ (80088ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8008844:	613b      	str	r3, [r7, #16]
 8008846:	e047      	b.n	80088d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008848:	4b27      	ldr	r3, [pc, #156]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f003 030c 	and.w	r3, r3, #12
 8008850:	2b08      	cmp	r3, #8
 8008852:	d102      	bne.n	800885a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008854:	4b26      	ldr	r3, [pc, #152]	@ (80088f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008856:	613b      	str	r3, [r7, #16]
 8008858:	e03e      	b.n	80088d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800885a:	4b23      	ldr	r3, [pc, #140]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	f003 030c 	and.w	r3, r3, #12
 8008862:	2b0c      	cmp	r3, #12
 8008864:	d136      	bne.n	80088d4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008866:	4b20      	ldr	r3, [pc, #128]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	f003 0303 	and.w	r3, r3, #3
 800886e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008870:	4b1d      	ldr	r3, [pc, #116]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	091b      	lsrs	r3, r3, #4
 8008876:	f003 030f 	and.w	r3, r3, #15
 800887a:	3301      	adds	r3, #1
 800887c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2b03      	cmp	r3, #3
 8008882:	d10c      	bne.n	800889e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008884:	4a1a      	ldr	r2, [pc, #104]	@ (80088f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	fbb2 f3f3 	udiv	r3, r2, r3
 800888c:	4a16      	ldr	r2, [pc, #88]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800888e:	68d2      	ldr	r2, [r2, #12]
 8008890:	0a12      	lsrs	r2, r2, #8
 8008892:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008896:	fb02 f303 	mul.w	r3, r2, r3
 800889a:	617b      	str	r3, [r7, #20]
      break;
 800889c:	e00c      	b.n	80088b8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800889e:	4a13      	ldr	r2, [pc, #76]	@ (80088ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088a6:	4a10      	ldr	r2, [pc, #64]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80088a8:	68d2      	ldr	r2, [r2, #12]
 80088aa:	0a12      	lsrs	r2, r2, #8
 80088ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80088b0:	fb02 f303 	mul.w	r3, r2, r3
 80088b4:	617b      	str	r3, [r7, #20]
      break;
 80088b6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80088b8:	4b0b      	ldr	r3, [pc, #44]	@ (80088e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80088ba:	68db      	ldr	r3, [r3, #12]
 80088bc:	0e5b      	lsrs	r3, r3, #25
 80088be:	f003 0303 	and.w	r3, r3, #3
 80088c2:	3301      	adds	r3, #1
 80088c4:	005b      	lsls	r3, r3, #1
 80088c6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80088c8:	697a      	ldr	r2, [r7, #20]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80088d0:	613b      	str	r3, [r7, #16]
 80088d2:	e001      	b.n	80088d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80088d4:	2300      	movs	r3, #0
 80088d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80088d8:	693b      	ldr	r3, [r7, #16]
}
 80088da:	4618      	mov	r0, r3
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	40021000 	.word	0x40021000
 80088ec:	00f42400 	.word	0x00f42400
 80088f0:	007a1200 	.word	0x007a1200

080088f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088f4:	b480      	push	{r7}
 80088f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80088f8:	4b03      	ldr	r3, [pc, #12]	@ (8008908 <HAL_RCC_GetHCLKFreq+0x14>)
 80088fa:	681b      	ldr	r3, [r3, #0]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr
 8008906:	bf00      	nop
 8008908:	20000000 	.word	0x20000000

0800890c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008910:	f7ff fff0 	bl	80088f4 <HAL_RCC_GetHCLKFreq>
 8008914:	4602      	mov	r2, r0
 8008916:	4b06      	ldr	r3, [pc, #24]	@ (8008930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	0a1b      	lsrs	r3, r3, #8
 800891c:	f003 0307 	and.w	r3, r3, #7
 8008920:	4904      	ldr	r1, [pc, #16]	@ (8008934 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008922:	5ccb      	ldrb	r3, [r1, r3]
 8008924:	f003 031f 	and.w	r3, r3, #31
 8008928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800892c:	4618      	mov	r0, r3
 800892e:	bd80      	pop	{r7, pc}
 8008930:	40021000 	.word	0x40021000
 8008934:	0800f460 	.word	0x0800f460

08008938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800893c:	f7ff ffda 	bl	80088f4 <HAL_RCC_GetHCLKFreq>
 8008940:	4602      	mov	r2, r0
 8008942:	4b06      	ldr	r3, [pc, #24]	@ (800895c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	0adb      	lsrs	r3, r3, #11
 8008948:	f003 0307 	and.w	r3, r3, #7
 800894c:	4904      	ldr	r1, [pc, #16]	@ (8008960 <HAL_RCC_GetPCLK2Freq+0x28>)
 800894e:	5ccb      	ldrb	r3, [r1, r3]
 8008950:	f003 031f 	and.w	r3, r3, #31
 8008954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008958:	4618      	mov	r0, r3
 800895a:	bd80      	pop	{r7, pc}
 800895c:	40021000 	.word	0x40021000
 8008960:	0800f460 	.word	0x0800f460

08008964 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800896a:	4b1e      	ldr	r3, [pc, #120]	@ (80089e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	f003 0303 	and.w	r3, r3, #3
 8008972:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008974:	4b1b      	ldr	r3, [pc, #108]	@ (80089e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008976:	68db      	ldr	r3, [r3, #12]
 8008978:	091b      	lsrs	r3, r3, #4
 800897a:	f003 030f 	and.w	r3, r3, #15
 800897e:	3301      	adds	r3, #1
 8008980:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	2b03      	cmp	r3, #3
 8008986:	d10c      	bne.n	80089a2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008988:	4a17      	ldr	r2, [pc, #92]	@ (80089e8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008990:	4a14      	ldr	r2, [pc, #80]	@ (80089e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008992:	68d2      	ldr	r2, [r2, #12]
 8008994:	0a12      	lsrs	r2, r2, #8
 8008996:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800899a:	fb02 f303 	mul.w	r3, r2, r3
 800899e:	617b      	str	r3, [r7, #20]
    break;
 80089a0:	e00c      	b.n	80089bc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80089a2:	4a12      	ldr	r2, [pc, #72]	@ (80089ec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80089aa:	4a0e      	ldr	r2, [pc, #56]	@ (80089e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80089ac:	68d2      	ldr	r2, [r2, #12]
 80089ae:	0a12      	lsrs	r2, r2, #8
 80089b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80089b4:	fb02 f303 	mul.w	r3, r2, r3
 80089b8:	617b      	str	r3, [r7, #20]
    break;
 80089ba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80089bc:	4b09      	ldr	r3, [pc, #36]	@ (80089e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	0e5b      	lsrs	r3, r3, #25
 80089c2:	f003 0303 	and.w	r3, r3, #3
 80089c6:	3301      	adds	r3, #1
 80089c8:	005b      	lsls	r3, r3, #1
 80089ca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80089d6:	687b      	ldr	r3, [r7, #4]
}
 80089d8:	4618      	mov	r0, r3
 80089da:	371c      	adds	r7, #28
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr
 80089e4:	40021000 	.word	0x40021000
 80089e8:	007a1200 	.word	0x007a1200
 80089ec:	00f42400 	.word	0x00f42400

080089f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b086      	sub	sp, #24
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80089f8:	2300      	movs	r3, #0
 80089fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80089fc:	2300      	movs	r3, #0
 80089fe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	f000 8098 	beq.w	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a12:	4b43      	ldr	r3, [pc, #268]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d10d      	bne.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a1e:	4b40      	ldr	r3, [pc, #256]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a22:	4a3f      	ldr	r2, [pc, #252]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a2a:	4b3d      	ldr	r3, [pc, #244]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a32:	60bb      	str	r3, [r7, #8]
 8008a34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a36:	2301      	movs	r3, #1
 8008a38:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008a3a:	4b3a      	ldr	r3, [pc, #232]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a39      	ldr	r2, [pc, #228]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008a46:	f7f9 fc67 	bl	8002318 <HAL_GetTick>
 8008a4a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008a4c:	e009      	b.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a4e:	f7f9 fc63 	bl	8002318 <HAL_GetTick>
 8008a52:	4602      	mov	r2, r0
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	1ad3      	subs	r3, r2, r3
 8008a58:	2b02      	cmp	r3, #2
 8008a5a:	d902      	bls.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008a5c:	2303      	movs	r3, #3
 8008a5e:	74fb      	strb	r3, [r7, #19]
        break;
 8008a60:	e005      	b.n	8008a6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008a62:	4b30      	ldr	r3, [pc, #192]	@ (8008b24 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d0ef      	beq.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008a6e:	7cfb      	ldrb	r3, [r7, #19]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d159      	bne.n	8008b28 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008a74:	4b2a      	ldr	r3, [pc, #168]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a7e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d01e      	beq.n	8008ac4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a8a:	697a      	ldr	r2, [r7, #20]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d019      	beq.n	8008ac4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008a90:	4b23      	ldr	r3, [pc, #140]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a9a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008a9c:	4b20      	ldr	r3, [pc, #128]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008aa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008aac:	4b1c      	ldr	r3, [pc, #112]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ab4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008ab8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008abc:	4a18      	ldr	r2, [pc, #96]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d016      	beq.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ace:	f7f9 fc23 	bl	8002318 <HAL_GetTick>
 8008ad2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ad4:	e00b      	b.n	8008aee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ad6:	f7f9 fc1f 	bl	8002318 <HAL_GetTick>
 8008ada:	4602      	mov	r2, r0
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d902      	bls.n	8008aee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	74fb      	strb	r3, [r7, #19]
            break;
 8008aec:	e006      	b.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008aee:	4b0c      	ldr	r3, [pc, #48]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008af4:	f003 0302 	and.w	r3, r3, #2
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d0ec      	beq.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008afc:	7cfb      	ldrb	r3, [r7, #19]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10b      	bne.n	8008b1a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008b02:	4b07      	ldr	r3, [pc, #28]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b10:	4903      	ldr	r1, [pc, #12]	@ (8008b20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b12:	4313      	orrs	r3, r2
 8008b14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008b18:	e008      	b.n	8008b2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008b1a:	7cfb      	ldrb	r3, [r7, #19]
 8008b1c:	74bb      	strb	r3, [r7, #18]
 8008b1e:	e005      	b.n	8008b2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008b20:	40021000 	.word	0x40021000
 8008b24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b28:	7cfb      	ldrb	r3, [r7, #19]
 8008b2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008b2c:	7c7b      	ldrb	r3, [r7, #17]
 8008b2e:	2b01      	cmp	r3, #1
 8008b30:	d105      	bne.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b32:	4ba6      	ldr	r3, [pc, #664]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b36:	4aa5      	ldr	r2, [pc, #660]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b3c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0301 	and.w	r3, r3, #1
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00a      	beq.n	8008b60 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008b4a:	4ba0      	ldr	r3, [pc, #640]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b50:	f023 0203 	bic.w	r2, r3, #3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	499c      	ldr	r1, [pc, #624]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f003 0302 	and.w	r3, r3, #2
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d00a      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008b6c:	4b97      	ldr	r3, [pc, #604]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b72:	f023 020c 	bic.w	r2, r3, #12
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	4994      	ldr	r1, [pc, #592]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b7c:	4313      	orrs	r3, r2
 8008b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f003 0304 	and.w	r3, r3, #4
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00a      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008b8e:	4b8f      	ldr	r3, [pc, #572]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b94:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	498b      	ldr	r1, [pc, #556]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f003 0308 	and.w	r3, r3, #8
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00a      	beq.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008bb0:	4b86      	ldr	r3, [pc, #536]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bb6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	4983      	ldr	r1, [pc, #524]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f003 0320 	and.w	r3, r3, #32
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00a      	beq.n	8008be8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008bd2:	4b7e      	ldr	r3, [pc, #504]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bd8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	695b      	ldr	r3, [r3, #20]
 8008be0:	497a      	ldr	r1, [pc, #488]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008be2:	4313      	orrs	r3, r2
 8008be4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d00a      	beq.n	8008c0a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008bf4:	4b75      	ldr	r3, [pc, #468]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bfa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	699b      	ldr	r3, [r3, #24]
 8008c02:	4972      	ldr	r1, [pc, #456]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c04:	4313      	orrs	r3, r2
 8008c06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d00a      	beq.n	8008c2c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008c16:	4b6d      	ldr	r3, [pc, #436]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c1c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	69db      	ldr	r3, [r3, #28]
 8008c24:	4969      	ldr	r1, [pc, #420]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c26:	4313      	orrs	r3, r2
 8008c28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d00a      	beq.n	8008c4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008c38:	4b64      	ldr	r3, [pc, #400]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c3e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	4961      	ldr	r1, [pc, #388]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00a      	beq.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008c5a:	4b5c      	ldr	r3, [pc, #368]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c60:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c68:	4958      	ldr	r1, [pc, #352]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d015      	beq.n	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008c7c:	4b53      	ldr	r3, [pc, #332]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c8a:	4950      	ldr	r1, [pc, #320]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c9a:	d105      	bne.n	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008c9c:	4b4b      	ldr	r3, [pc, #300]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	4a4a      	ldr	r2, [pc, #296]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ca6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d015      	beq.n	8008ce0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008cb4:	4b45      	ldr	r3, [pc, #276]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cc2:	4942      	ldr	r1, [pc, #264]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008cd2:	d105      	bne.n	8008ce0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008cd4:	4b3d      	ldr	r3, [pc, #244]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cd6:	68db      	ldr	r3, [r3, #12]
 8008cd8:	4a3c      	ldr	r2, [pc, #240]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008cde:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d015      	beq.n	8008d18 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008cec:	4b37      	ldr	r3, [pc, #220]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cf2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cfa:	4934      	ldr	r1, [pc, #208]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d0a:	d105      	bne.n	8008d18 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008d0c:	4b2f      	ldr	r3, [pc, #188]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d0e:	68db      	ldr	r3, [r3, #12]
 8008d10:	4a2e      	ldr	r2, [pc, #184]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d16:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d015      	beq.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008d24:	4b29      	ldr	r3, [pc, #164]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d2a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d32:	4926      	ldr	r1, [pc, #152]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d34:	4313      	orrs	r3, r2
 8008d36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d42:	d105      	bne.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008d44:	4b21      	ldr	r3, [pc, #132]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	4a20      	ldr	r2, [pc, #128]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d4e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d015      	beq.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d62:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d6a:	4918      	ldr	r1, [pc, #96]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d7a:	d105      	bne.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008d7c:	4b13      	ldr	r3, [pc, #76]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d7e:	68db      	ldr	r3, [r3, #12]
 8008d80:	4a12      	ldr	r2, [pc, #72]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d86:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d015      	beq.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008d94:	4b0d      	ldr	r3, [pc, #52]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da2:	490a      	ldr	r1, [pc, #40]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008da4:	4313      	orrs	r3, r2
 8008da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008db2:	d105      	bne.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008db4:	4b05      	ldr	r3, [pc, #20]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	4a04      	ldr	r2, [pc, #16]	@ (8008dcc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008dbe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008dc0:	7cbb      	ldrb	r3, [r7, #18]
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3718      	adds	r7, #24
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	40021000 	.word	0x40021000

08008dd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d101      	bne.n	8008de2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e09d      	b.n	8008f1e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d108      	bne.n	8008dfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008df2:	d009      	beq.n	8008e08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	61da      	str	r2, [r3, #28]
 8008dfa:	e005      	b.n	8008e08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d106      	bne.n	8008e28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f87f 	bl	8008f26 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e3e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008e48:	d902      	bls.n	8008e50 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60fb      	str	r3, [r7, #12]
 8008e4e:	e002      	b.n	8008e56 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008e54:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008e5e:	d007      	beq.n	8008e70 <HAL_SPI_Init+0xa0>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	68db      	ldr	r3, [r3, #12]
 8008e64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008e68:	d002      	beq.n	8008e70 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008e80:	431a      	orrs	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	f003 0302 	and.w	r3, r3, #2
 8008e8a:	431a      	orrs	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	695b      	ldr	r3, [r3, #20]
 8008e90:	f003 0301 	and.w	r3, r3, #1
 8008e94:	431a      	orrs	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	699b      	ldr	r3, [r3, #24]
 8008e9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e9e:	431a      	orrs	r2, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	69db      	ldr	r3, [r3, #28]
 8008ea4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ea8:	431a      	orrs	r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6a1b      	ldr	r3, [r3, #32]
 8008eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eb2:	ea42 0103 	orr.w	r1, r2, r3
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	430a      	orrs	r2, r1
 8008ec4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	699b      	ldr	r3, [r3, #24]
 8008eca:	0c1b      	lsrs	r3, r3, #16
 8008ecc:	f003 0204 	and.w	r2, r3, #4
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed4:	f003 0310 	and.w	r3, r3, #16
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ede:	f003 0308 	and.w	r3, r3, #8
 8008ee2:	431a      	orrs	r2, r3
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	68db      	ldr	r3, [r3, #12]
 8008ee8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008eec:	ea42 0103 	orr.w	r1, r2, r3
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	430a      	orrs	r2, r1
 8008efc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	69da      	ldr	r2, [r3, #28]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008f0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008f1c:	2300      	movs	r3, #0
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3710      	adds	r7, #16
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}

08008f26 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8008f26:	b480      	push	{r7}
 8008f28:	b083      	sub	sp, #12
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8008f2e:	bf00      	nop
 8008f30:	370c      	adds	r7, #12
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr

08008f3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b088      	sub	sp, #32
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	60f8      	str	r0, [r7, #12]
 8008f42:	60b9      	str	r1, [r7, #8]
 8008f44:	603b      	str	r3, [r7, #0]
 8008f46:	4613      	mov	r3, r2
 8008f48:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f4a:	f7f9 f9e5 	bl	8002318 <HAL_GetTick>
 8008f4e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008f50:	88fb      	ldrh	r3, [r7, #6]
 8008f52:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008f5a:	b2db      	uxtb	r3, r3
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d001      	beq.n	8008f64 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008f60:	2302      	movs	r3, #2
 8008f62:	e15c      	b.n	800921e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d002      	beq.n	8008f70 <HAL_SPI_Transmit+0x36>
 8008f6a:	88fb      	ldrh	r3, [r7, #6]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d101      	bne.n	8008f74 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	e154      	b.n	800921e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008f7a:	2b01      	cmp	r3, #1
 8008f7c:	d101      	bne.n	8008f82 <HAL_SPI_Transmit+0x48>
 8008f7e:	2302      	movs	r3, #2
 8008f80:	e14d      	b.n	800921e <HAL_SPI_Transmit+0x2e4>
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2201      	movs	r2, #1
 8008f86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2203      	movs	r2, #3
 8008f8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	68ba      	ldr	r2, [r7, #8]
 8008f9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	88fa      	ldrh	r2, [r7, #6]
 8008fa2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	88fa      	ldrh	r2, [r7, #6]
 8008fa8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2200      	movs	r2, #0
 8008fae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fd4:	d10f      	bne.n	8008ff6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fe4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008ff4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009000:	2b40      	cmp	r3, #64	@ 0x40
 8009002:	d007      	beq.n	8009014 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009012:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	68db      	ldr	r3, [r3, #12]
 8009018:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800901c:	d952      	bls.n	80090c4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d002      	beq.n	800902c <HAL_SPI_Transmit+0xf2>
 8009026:	8b7b      	ldrh	r3, [r7, #26]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d145      	bne.n	80090b8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009030:	881a      	ldrh	r2, [r3, #0]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800903c:	1c9a      	adds	r2, r3, #2
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009046:	b29b      	uxth	r3, r3
 8009048:	3b01      	subs	r3, #1
 800904a:	b29a      	uxth	r2, r3
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009050:	e032      	b.n	80090b8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	f003 0302 	and.w	r3, r3, #2
 800905c:	2b02      	cmp	r3, #2
 800905e:	d112      	bne.n	8009086 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009064:	881a      	ldrh	r2, [r3, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009070:	1c9a      	adds	r2, r3, #2
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800907a:	b29b      	uxth	r3, r3
 800907c:	3b01      	subs	r3, #1
 800907e:	b29a      	uxth	r2, r3
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009084:	e018      	b.n	80090b8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009086:	f7f9 f947 	bl	8002318 <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	683a      	ldr	r2, [r7, #0]
 8009092:	429a      	cmp	r2, r3
 8009094:	d803      	bhi.n	800909e <HAL_SPI_Transmit+0x164>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800909c:	d102      	bne.n	80090a4 <HAL_SPI_Transmit+0x16a>
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d109      	bne.n	80090b8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2201      	movs	r2, #1
 80090a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e0b2      	b.n	800921e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090bc:	b29b      	uxth	r3, r3
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1c7      	bne.n	8009052 <HAL_SPI_Transmit+0x118>
 80090c2:	e083      	b.n	80091cc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d002      	beq.n	80090d2 <HAL_SPI_Transmit+0x198>
 80090cc:	8b7b      	ldrh	r3, [r7, #26]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d177      	bne.n	80091c2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d912      	bls.n	8009102 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e0:	881a      	ldrh	r2, [r3, #0]
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ec:	1c9a      	adds	r2, r3, #2
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	3b02      	subs	r3, #2
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009100:	e05f      	b.n	80091c2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	330c      	adds	r3, #12
 800910c:	7812      	ldrb	r2, [r2, #0]
 800910e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009114:	1c5a      	adds	r2, r3, #1
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800911e:	b29b      	uxth	r3, r3
 8009120:	3b01      	subs	r3, #1
 8009122:	b29a      	uxth	r2, r3
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009128:	e04b      	b.n	80091c2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	f003 0302 	and.w	r3, r3, #2
 8009134:	2b02      	cmp	r3, #2
 8009136:	d12b      	bne.n	8009190 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800913c:	b29b      	uxth	r3, r3
 800913e:	2b01      	cmp	r3, #1
 8009140:	d912      	bls.n	8009168 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009146:	881a      	ldrh	r2, [r3, #0]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009152:	1c9a      	adds	r2, r3, #2
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800915c:	b29b      	uxth	r3, r3
 800915e:	3b02      	subs	r3, #2
 8009160:	b29a      	uxth	r2, r3
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009166:	e02c      	b.n	80091c2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	330c      	adds	r3, #12
 8009172:	7812      	ldrb	r2, [r2, #0]
 8009174:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800917a:	1c5a      	adds	r2, r3, #1
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009184:	b29b      	uxth	r3, r3
 8009186:	3b01      	subs	r3, #1
 8009188:	b29a      	uxth	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800918e:	e018      	b.n	80091c2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009190:	f7f9 f8c2 	bl	8002318 <HAL_GetTick>
 8009194:	4602      	mov	r2, r0
 8009196:	69fb      	ldr	r3, [r7, #28]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	683a      	ldr	r2, [r7, #0]
 800919c:	429a      	cmp	r2, r3
 800919e:	d803      	bhi.n	80091a8 <HAL_SPI_Transmit+0x26e>
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a6:	d102      	bne.n	80091ae <HAL_SPI_Transmit+0x274>
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d109      	bne.n	80091c2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2201      	movs	r2, #1
 80091b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2200      	movs	r2, #0
 80091ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80091be:	2303      	movs	r3, #3
 80091c0:	e02d      	b.n	800921e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d1ae      	bne.n	800912a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80091cc:	69fa      	ldr	r2, [r7, #28]
 80091ce:	6839      	ldr	r1, [r7, #0]
 80091d0:	68f8      	ldr	r0, [r7, #12]
 80091d2:	f000 fa75 	bl	80096c0 <SPI_EndRxTxTransaction>
 80091d6:	4603      	mov	r3, r0
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d002      	beq.n	80091e2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	2220      	movs	r2, #32
 80091e0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d10a      	bne.n	8009200 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80091ea:	2300      	movs	r3, #0
 80091ec:	617b      	str	r3, [r7, #20]
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	617b      	str	r3, [r7, #20]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	617b      	str	r3, [r7, #20]
 80091fe:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2200      	movs	r2, #0
 800920c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009214:	2b00      	cmp	r3, #0
 8009216:	d001      	beq.n	800921c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e000      	b.n	800921e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800921c:	2300      	movs	r3, #0
  }
}
 800921e:	4618      	mov	r0, r3
 8009220:	3720      	adds	r7, #32
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}
	...

08009228 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b088      	sub	sp, #32
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009240:	69bb      	ldr	r3, [r7, #24]
 8009242:	099b      	lsrs	r3, r3, #6
 8009244:	f003 0301 	and.w	r3, r3, #1
 8009248:	2b00      	cmp	r3, #0
 800924a:	d10f      	bne.n	800926c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009252:	2b00      	cmp	r3, #0
 8009254:	d00a      	beq.n	800926c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	099b      	lsrs	r3, r3, #6
 800925a:	f003 0301 	and.w	r3, r3, #1
 800925e:	2b00      	cmp	r3, #0
 8009260:	d004      	beq.n	800926c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	4798      	blx	r3
    return;
 800926a:	e0d7      	b.n	800941c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	085b      	lsrs	r3, r3, #1
 8009270:	f003 0301 	and.w	r3, r3, #1
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00a      	beq.n	800928e <HAL_SPI_IRQHandler+0x66>
 8009278:	69fb      	ldr	r3, [r7, #28]
 800927a:	09db      	lsrs	r3, r3, #7
 800927c:	f003 0301 	and.w	r3, r3, #1
 8009280:	2b00      	cmp	r3, #0
 8009282:	d004      	beq.n	800928e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	4798      	blx	r3
    return;
 800928c:	e0c6      	b.n	800941c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	095b      	lsrs	r3, r3, #5
 8009292:	f003 0301 	and.w	r3, r3, #1
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10c      	bne.n	80092b4 <HAL_SPI_IRQHandler+0x8c>
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	099b      	lsrs	r3, r3, #6
 800929e:	f003 0301 	and.w	r3, r3, #1
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d106      	bne.n	80092b4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	0a1b      	lsrs	r3, r3, #8
 80092aa:	f003 0301 	and.w	r3, r3, #1
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f000 80b4 	beq.w	800941c <HAL_SPI_IRQHandler+0x1f4>
 80092b4:	69fb      	ldr	r3, [r7, #28]
 80092b6:	095b      	lsrs	r3, r3, #5
 80092b8:	f003 0301 	and.w	r3, r3, #1
 80092bc:	2b00      	cmp	r3, #0
 80092be:	f000 80ad 	beq.w	800941c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80092c2:	69bb      	ldr	r3, [r7, #24]
 80092c4:	099b      	lsrs	r3, r3, #6
 80092c6:	f003 0301 	and.w	r3, r3, #1
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d023      	beq.n	8009316 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d011      	beq.n	80092fe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092de:	f043 0204 	orr.w	r2, r3, #4
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092e6:	2300      	movs	r3, #0
 80092e8:	617b      	str	r3, [r7, #20]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	68db      	ldr	r3, [r3, #12]
 80092f0:	617b      	str	r3, [r7, #20]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	617b      	str	r3, [r7, #20]
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	e00b      	b.n	8009316 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092fe:	2300      	movs	r3, #0
 8009300:	613b      	str	r3, [r7, #16]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	613b      	str	r3, [r7, #16]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	613b      	str	r3, [r7, #16]
 8009312:	693b      	ldr	r3, [r7, #16]
        return;
 8009314:	e082      	b.n	800941c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	095b      	lsrs	r3, r3, #5
 800931a:	f003 0301 	and.w	r3, r3, #1
 800931e:	2b00      	cmp	r3, #0
 8009320:	d014      	beq.n	800934c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009326:	f043 0201 	orr.w	r2, r3, #1
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800932e:	2300      	movs	r3, #0
 8009330:	60fb      	str	r3, [r7, #12]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	60fb      	str	r3, [r7, #12]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009348:	601a      	str	r2, [r3, #0]
 800934a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	0a1b      	lsrs	r3, r3, #8
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00c      	beq.n	8009372 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800935c:	f043 0208 	orr.w	r2, r3, #8
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009364:	2300      	movs	r3, #0
 8009366:	60bb      	str	r3, [r7, #8]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	60bb      	str	r3, [r7, #8]
 8009370:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009376:	2b00      	cmp	r3, #0
 8009378:	d04f      	beq.n	800941a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	685a      	ldr	r2, [r3, #4]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009388:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2201      	movs	r2, #1
 800938e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	f003 0302 	and.w	r3, r3, #2
 8009398:	2b00      	cmp	r3, #0
 800939a:	d104      	bne.n	80093a6 <HAL_SPI_IRQHandler+0x17e>
 800939c:	69fb      	ldr	r3, [r7, #28]
 800939e:	f003 0301 	and.w	r3, r3, #1
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d034      	beq.n	8009410 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	685a      	ldr	r2, [r3, #4]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f022 0203 	bic.w	r2, r2, #3
 80093b4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d011      	beq.n	80093e2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093c2:	4a18      	ldr	r2, [pc, #96]	@ (8009424 <HAL_SPI_IRQHandler+0x1fc>)
 80093c4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7fb f9f5 	bl	80047ba <HAL_DMA_Abort_IT>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d005      	beq.n	80093e2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d016      	beq.n	8009418 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093ee:	4a0d      	ldr	r2, [pc, #52]	@ (8009424 <HAL_SPI_IRQHandler+0x1fc>)
 80093f0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7fb f9df 	bl	80047ba <HAL_DMA_Abort_IT>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00a      	beq.n	8009418 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009406:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800940e:	e003      	b.n	8009418 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 f809 	bl	8009428 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009416:	e000      	b.n	800941a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009418:	bf00      	nop
    return;
 800941a:	bf00      	nop
  }
}
 800941c:	3720      	adds	r7, #32
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	08009459 	.word	0x08009459

08009428 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009428:	b480      	push	{r7}
 800942a:	b083      	sub	sp, #12
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009430:	bf00      	nop
 8009432:	370c      	adds	r7, #12
 8009434:	46bd      	mov	sp, r7
 8009436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943a:	4770      	bx	lr

0800943c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800944a:	b2db      	uxtb	r3, r3
}
 800944c:	4618      	mov	r0, r3
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009464:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009474:	68f8      	ldr	r0, [r7, #12]
 8009476:	f7ff ffd7 	bl	8009428 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800947a:	bf00      	nop
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b088      	sub	sp, #32
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	603b      	str	r3, [r7, #0]
 8009490:	4613      	mov	r3, r2
 8009492:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009494:	f7f8 ff40 	bl	8002318 <HAL_GetTick>
 8009498:	4602      	mov	r2, r0
 800949a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800949c:	1a9b      	subs	r3, r3, r2
 800949e:	683a      	ldr	r2, [r7, #0]
 80094a0:	4413      	add	r3, r2
 80094a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80094a4:	f7f8 ff38 	bl	8002318 <HAL_GetTick>
 80094a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80094aa:	4b39      	ldr	r3, [pc, #228]	@ (8009590 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	015b      	lsls	r3, r3, #5
 80094b0:	0d1b      	lsrs	r3, r3, #20
 80094b2:	69fa      	ldr	r2, [r7, #28]
 80094b4:	fb02 f303 	mul.w	r3, r2, r3
 80094b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094ba:	e054      	b.n	8009566 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094c2:	d050      	beq.n	8009566 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094c4:	f7f8 ff28 	bl	8002318 <HAL_GetTick>
 80094c8:	4602      	mov	r2, r0
 80094ca:	69bb      	ldr	r3, [r7, #24]
 80094cc:	1ad3      	subs	r3, r2, r3
 80094ce:	69fa      	ldr	r2, [r7, #28]
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d902      	bls.n	80094da <SPI_WaitFlagStateUntilTimeout+0x56>
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d13d      	bne.n	8009556 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	685a      	ldr	r2, [r3, #4]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80094e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094f2:	d111      	bne.n	8009518 <SPI_WaitFlagStateUntilTimeout+0x94>
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094fc:	d004      	beq.n	8009508 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009506:	d107      	bne.n	8009518 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009516:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800951c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009520:	d10f      	bne.n	8009542 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009530:	601a      	str	r2, [r3, #0]
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009540:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2201      	movs	r2, #1
 8009546:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009552:	2303      	movs	r3, #3
 8009554:	e017      	b.n	8009586 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d101      	bne.n	8009560 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800955c:	2300      	movs	r3, #0
 800955e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	3b01      	subs	r3, #1
 8009564:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	689a      	ldr	r2, [r3, #8]
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	4013      	ands	r3, r2
 8009570:	68ba      	ldr	r2, [r7, #8]
 8009572:	429a      	cmp	r2, r3
 8009574:	bf0c      	ite	eq
 8009576:	2301      	moveq	r3, #1
 8009578:	2300      	movne	r3, #0
 800957a:	b2db      	uxtb	r3, r3
 800957c:	461a      	mov	r2, r3
 800957e:	79fb      	ldrb	r3, [r7, #7]
 8009580:	429a      	cmp	r2, r3
 8009582:	d19b      	bne.n	80094bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	3720      	adds	r7, #32
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	20000000 	.word	0x20000000

08009594 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b08a      	sub	sp, #40	@ 0x28
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	607a      	str	r2, [r7, #4]
 80095a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80095a2:	2300      	movs	r3, #0
 80095a4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80095a6:	f7f8 feb7 	bl	8002318 <HAL_GetTick>
 80095aa:	4602      	mov	r2, r0
 80095ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ae:	1a9b      	subs	r3, r3, r2
 80095b0:	683a      	ldr	r2, [r7, #0]
 80095b2:	4413      	add	r3, r2
 80095b4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80095b6:	f7f8 feaf 	bl	8002318 <HAL_GetTick>
 80095ba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	330c      	adds	r3, #12
 80095c2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80095c4:	4b3d      	ldr	r3, [pc, #244]	@ (80096bc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80095c6:	681a      	ldr	r2, [r3, #0]
 80095c8:	4613      	mov	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	4413      	add	r3, r2
 80095ce:	00da      	lsls	r2, r3, #3
 80095d0:	1ad3      	subs	r3, r2, r3
 80095d2:	0d1b      	lsrs	r3, r3, #20
 80095d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095d6:	fb02 f303 	mul.w	r3, r2, r3
 80095da:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80095dc:	e060      	b.n	80096a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80095e4:	d107      	bne.n	80095f6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d104      	bne.n	80095f6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	b2db      	uxtb	r3, r3
 80095f2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80095f4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095fc:	d050      	beq.n	80096a0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80095fe:	f7f8 fe8b 	bl	8002318 <HAL_GetTick>
 8009602:	4602      	mov	r2, r0
 8009604:	6a3b      	ldr	r3, [r7, #32]
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800960a:	429a      	cmp	r2, r3
 800960c:	d902      	bls.n	8009614 <SPI_WaitFifoStateUntilTimeout+0x80>
 800960e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009610:	2b00      	cmp	r3, #0
 8009612:	d13d      	bne.n	8009690 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685a      	ldr	r2, [r3, #4]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009622:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800962c:	d111      	bne.n	8009652 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009636:	d004      	beq.n	8009642 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009640:	d107      	bne.n	8009652 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	681a      	ldr	r2, [r3, #0]
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009650:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800965a:	d10f      	bne.n	800967c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	681a      	ldr	r2, [r3, #0]
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800966a:	601a      	str	r2, [r3, #0]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800967a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2201      	movs	r2, #1
 8009680:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2200      	movs	r2, #0
 8009688:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800968c:	2303      	movs	r3, #3
 800968e:	e010      	b.n	80096b2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d101      	bne.n	800969a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009696:	2300      	movs	r3, #0
 8009698:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	3b01      	subs	r3, #1
 800969e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	689a      	ldr	r2, [r3, #8]
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	4013      	ands	r3, r2
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d196      	bne.n	80095de <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3728      	adds	r7, #40	@ 0x28
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	20000000 	.word	0x20000000

080096c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b086      	sub	sp, #24
 80096c4:	af02      	add	r7, sp, #8
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	9300      	str	r3, [sp, #0]
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	2200      	movs	r2, #0
 80096d4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f7ff ff5b 	bl	8009594 <SPI_WaitFifoStateUntilTimeout>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d007      	beq.n	80096f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096e8:	f043 0220 	orr.w	r2, r3, #32
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80096f0:	2303      	movs	r3, #3
 80096f2:	e027      	b.n	8009744 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	9300      	str	r3, [sp, #0]
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	2200      	movs	r2, #0
 80096fc:	2180      	movs	r1, #128	@ 0x80
 80096fe:	68f8      	ldr	r0, [r7, #12]
 8009700:	f7ff fec0 	bl	8009484 <SPI_WaitFlagStateUntilTimeout>
 8009704:	4603      	mov	r3, r0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d007      	beq.n	800971a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800970e:	f043 0220 	orr.w	r2, r3, #32
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009716:	2303      	movs	r3, #3
 8009718:	e014      	b.n	8009744 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	2200      	movs	r2, #0
 8009722:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	f7ff ff34 	bl	8009594 <SPI_WaitFifoStateUntilTimeout>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d007      	beq.n	8009742 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009736:	f043 0220 	orr.w	r2, r3, #32
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800973e:	2303      	movs	r3, #3
 8009740:	e000      	b.n	8009744 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009742:	2300      	movs	r3, #0
}
 8009744:	4618      	mov	r0, r3
 8009746:	3710      	adds	r7, #16
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d101      	bne.n	800975e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800975a:	2301      	movs	r3, #1
 800975c:	e042      	b.n	80097e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009764:	2b00      	cmp	r3, #0
 8009766:	d106      	bne.n	8009776 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2200      	movs	r2, #0
 800976c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f7f8 faa3 	bl	8001cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2224      	movs	r2, #36	@ 0x24
 800977a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f022 0201 	bic.w	r2, r2, #1
 800978c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009792:	2b00      	cmp	r3, #0
 8009794:	d002      	beq.n	800979c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 fb82 	bl	8009ea0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f000 f8b3 	bl	8009908 <UART_SetConfig>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d101      	bne.n	80097ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	e01b      	b.n	80097e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	685a      	ldr	r2, [r3, #4]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80097ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	689a      	ldr	r2, [r3, #8]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80097ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f042 0201 	orr.w	r2, r2, #1
 80097da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 fc01 	bl	8009fe4 <UART_CheckIdleState>
 80097e2:	4603      	mov	r3, r0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3708      	adds	r7, #8
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b08a      	sub	sp, #40	@ 0x28
 80097f0:	af02      	add	r7, sp, #8
 80097f2:	60f8      	str	r0, [r7, #12]
 80097f4:	60b9      	str	r1, [r7, #8]
 80097f6:	603b      	str	r3, [r7, #0]
 80097f8:	4613      	mov	r3, r2
 80097fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009802:	2b20      	cmp	r3, #32
 8009804:	d17b      	bne.n	80098fe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d002      	beq.n	8009812 <HAL_UART_Transmit+0x26>
 800980c:	88fb      	ldrh	r3, [r7, #6]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d101      	bne.n	8009816 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	e074      	b.n	8009900 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2200      	movs	r2, #0
 800981a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2221      	movs	r2, #33	@ 0x21
 8009822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009826:	f7f8 fd77 	bl	8002318 <HAL_GetTick>
 800982a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	88fa      	ldrh	r2, [r7, #6]
 8009830:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	88fa      	ldrh	r2, [r7, #6]
 8009838:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	689b      	ldr	r3, [r3, #8]
 8009840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009844:	d108      	bne.n	8009858 <HAL_UART_Transmit+0x6c>
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	691b      	ldr	r3, [r3, #16]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d104      	bne.n	8009858 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800984e:	2300      	movs	r3, #0
 8009850:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	61bb      	str	r3, [r7, #24]
 8009856:	e003      	b.n	8009860 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800985c:	2300      	movs	r3, #0
 800985e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009860:	e030      	b.n	80098c4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	9300      	str	r3, [sp, #0]
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	2200      	movs	r2, #0
 800986a:	2180      	movs	r1, #128	@ 0x80
 800986c:	68f8      	ldr	r0, [r7, #12]
 800986e:	f000 fc63 	bl	800a138 <UART_WaitOnFlagUntilTimeout>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d005      	beq.n	8009884 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2220      	movs	r2, #32
 800987c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009880:	2303      	movs	r3, #3
 8009882:	e03d      	b.n	8009900 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009884:	69fb      	ldr	r3, [r7, #28]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d10b      	bne.n	80098a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	881b      	ldrh	r3, [r3, #0]
 800988e:	461a      	mov	r2, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009898:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800989a:	69bb      	ldr	r3, [r7, #24]
 800989c:	3302      	adds	r3, #2
 800989e:	61bb      	str	r3, [r7, #24]
 80098a0:	e007      	b.n	80098b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	781a      	ldrb	r2, [r3, #0]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80098ac:	69fb      	ldr	r3, [r7, #28]
 80098ae:	3301      	adds	r3, #1
 80098b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	3b01      	subs	r3, #1
 80098bc:	b29a      	uxth	r2, r3
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d1c8      	bne.n	8009862 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	2200      	movs	r2, #0
 80098d8:	2140      	movs	r1, #64	@ 0x40
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 fc2c 	bl	800a138 <UART_WaitOnFlagUntilTimeout>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d005      	beq.n	80098f2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2220      	movs	r2, #32
 80098ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80098ee:	2303      	movs	r3, #3
 80098f0:	e006      	b.n	8009900 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2220      	movs	r2, #32
 80098f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80098fa:	2300      	movs	r3, #0
 80098fc:	e000      	b.n	8009900 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80098fe:	2302      	movs	r3, #2
  }
}
 8009900:	4618      	mov	r0, r3
 8009902:	3720      	adds	r7, #32
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800990c:	b08c      	sub	sp, #48	@ 0x30
 800990e:	af00      	add	r7, sp, #0
 8009910:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009912:	2300      	movs	r3, #0
 8009914:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	689a      	ldr	r2, [r3, #8]
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	431a      	orrs	r2, r3
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	695b      	ldr	r3, [r3, #20]
 8009926:	431a      	orrs	r2, r3
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	69db      	ldr	r3, [r3, #28]
 800992c:	4313      	orrs	r3, r2
 800992e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	681a      	ldr	r2, [r3, #0]
 8009936:	4bab      	ldr	r3, [pc, #684]	@ (8009be4 <UART_SetConfig+0x2dc>)
 8009938:	4013      	ands	r3, r2
 800993a:	697a      	ldr	r2, [r7, #20]
 800993c:	6812      	ldr	r2, [r2, #0]
 800993e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009940:	430b      	orrs	r3, r1
 8009942:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	68da      	ldr	r2, [r3, #12]
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	430a      	orrs	r2, r1
 8009958:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	699b      	ldr	r3, [r3, #24]
 800995e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4aa0      	ldr	r2, [pc, #640]	@ (8009be8 <UART_SetConfig+0x2e0>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d004      	beq.n	8009974 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	6a1b      	ldr	r3, [r3, #32]
 800996e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009970:	4313      	orrs	r3, r2
 8009972:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	689b      	ldr	r3, [r3, #8]
 800997a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800997e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009982:	697a      	ldr	r2, [r7, #20]
 8009984:	6812      	ldr	r2, [r2, #0]
 8009986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009988:	430b      	orrs	r3, r1
 800998a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009992:	f023 010f 	bic.w	r1, r3, #15
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	430a      	orrs	r2, r1
 80099a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a91      	ldr	r2, [pc, #580]	@ (8009bec <UART_SetConfig+0x2e4>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d125      	bne.n	80099f8 <UART_SetConfig+0xf0>
 80099ac:	4b90      	ldr	r3, [pc, #576]	@ (8009bf0 <UART_SetConfig+0x2e8>)
 80099ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099b2:	f003 0303 	and.w	r3, r3, #3
 80099b6:	2b03      	cmp	r3, #3
 80099b8:	d81a      	bhi.n	80099f0 <UART_SetConfig+0xe8>
 80099ba:	a201      	add	r2, pc, #4	@ (adr r2, 80099c0 <UART_SetConfig+0xb8>)
 80099bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c0:	080099d1 	.word	0x080099d1
 80099c4:	080099e1 	.word	0x080099e1
 80099c8:	080099d9 	.word	0x080099d9
 80099cc:	080099e9 	.word	0x080099e9
 80099d0:	2301      	movs	r3, #1
 80099d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099d6:	e0d6      	b.n	8009b86 <UART_SetConfig+0x27e>
 80099d8:	2302      	movs	r3, #2
 80099da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099de:	e0d2      	b.n	8009b86 <UART_SetConfig+0x27e>
 80099e0:	2304      	movs	r3, #4
 80099e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099e6:	e0ce      	b.n	8009b86 <UART_SetConfig+0x27e>
 80099e8:	2308      	movs	r3, #8
 80099ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099ee:	e0ca      	b.n	8009b86 <UART_SetConfig+0x27e>
 80099f0:	2310      	movs	r3, #16
 80099f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099f6:	e0c6      	b.n	8009b86 <UART_SetConfig+0x27e>
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a7d      	ldr	r2, [pc, #500]	@ (8009bf4 <UART_SetConfig+0x2ec>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d138      	bne.n	8009a74 <UART_SetConfig+0x16c>
 8009a02:	4b7b      	ldr	r3, [pc, #492]	@ (8009bf0 <UART_SetConfig+0x2e8>)
 8009a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a08:	f003 030c 	and.w	r3, r3, #12
 8009a0c:	2b0c      	cmp	r3, #12
 8009a0e:	d82d      	bhi.n	8009a6c <UART_SetConfig+0x164>
 8009a10:	a201      	add	r2, pc, #4	@ (adr r2, 8009a18 <UART_SetConfig+0x110>)
 8009a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a16:	bf00      	nop
 8009a18:	08009a4d 	.word	0x08009a4d
 8009a1c:	08009a6d 	.word	0x08009a6d
 8009a20:	08009a6d 	.word	0x08009a6d
 8009a24:	08009a6d 	.word	0x08009a6d
 8009a28:	08009a5d 	.word	0x08009a5d
 8009a2c:	08009a6d 	.word	0x08009a6d
 8009a30:	08009a6d 	.word	0x08009a6d
 8009a34:	08009a6d 	.word	0x08009a6d
 8009a38:	08009a55 	.word	0x08009a55
 8009a3c:	08009a6d 	.word	0x08009a6d
 8009a40:	08009a6d 	.word	0x08009a6d
 8009a44:	08009a6d 	.word	0x08009a6d
 8009a48:	08009a65 	.word	0x08009a65
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a52:	e098      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009a54:	2302      	movs	r3, #2
 8009a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a5a:	e094      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009a5c:	2304      	movs	r3, #4
 8009a5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a62:	e090      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009a64:	2308      	movs	r3, #8
 8009a66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a6a:	e08c      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009a6c:	2310      	movs	r3, #16
 8009a6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009a72:	e088      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a5f      	ldr	r2, [pc, #380]	@ (8009bf8 <UART_SetConfig+0x2f0>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d125      	bne.n	8009aca <UART_SetConfig+0x1c2>
 8009a7e:	4b5c      	ldr	r3, [pc, #368]	@ (8009bf0 <UART_SetConfig+0x2e8>)
 8009a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009a88:	2b30      	cmp	r3, #48	@ 0x30
 8009a8a:	d016      	beq.n	8009aba <UART_SetConfig+0x1b2>
 8009a8c:	2b30      	cmp	r3, #48	@ 0x30
 8009a8e:	d818      	bhi.n	8009ac2 <UART_SetConfig+0x1ba>
 8009a90:	2b20      	cmp	r3, #32
 8009a92:	d00a      	beq.n	8009aaa <UART_SetConfig+0x1a2>
 8009a94:	2b20      	cmp	r3, #32
 8009a96:	d814      	bhi.n	8009ac2 <UART_SetConfig+0x1ba>
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d002      	beq.n	8009aa2 <UART_SetConfig+0x19a>
 8009a9c:	2b10      	cmp	r3, #16
 8009a9e:	d008      	beq.n	8009ab2 <UART_SetConfig+0x1aa>
 8009aa0:	e00f      	b.n	8009ac2 <UART_SetConfig+0x1ba>
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009aa8:	e06d      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009aaa:	2302      	movs	r3, #2
 8009aac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ab0:	e069      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009ab2:	2304      	movs	r3, #4
 8009ab4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ab8:	e065      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009aba:	2308      	movs	r3, #8
 8009abc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ac0:	e061      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009ac2:	2310      	movs	r3, #16
 8009ac4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ac8:	e05d      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a4b      	ldr	r2, [pc, #300]	@ (8009bfc <UART_SetConfig+0x2f4>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d125      	bne.n	8009b20 <UART_SetConfig+0x218>
 8009ad4:	4b46      	ldr	r3, [pc, #280]	@ (8009bf0 <UART_SetConfig+0x2e8>)
 8009ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ada:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009ade:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ae0:	d016      	beq.n	8009b10 <UART_SetConfig+0x208>
 8009ae2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ae4:	d818      	bhi.n	8009b18 <UART_SetConfig+0x210>
 8009ae6:	2b80      	cmp	r3, #128	@ 0x80
 8009ae8:	d00a      	beq.n	8009b00 <UART_SetConfig+0x1f8>
 8009aea:	2b80      	cmp	r3, #128	@ 0x80
 8009aec:	d814      	bhi.n	8009b18 <UART_SetConfig+0x210>
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d002      	beq.n	8009af8 <UART_SetConfig+0x1f0>
 8009af2:	2b40      	cmp	r3, #64	@ 0x40
 8009af4:	d008      	beq.n	8009b08 <UART_SetConfig+0x200>
 8009af6:	e00f      	b.n	8009b18 <UART_SetConfig+0x210>
 8009af8:	2300      	movs	r3, #0
 8009afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009afe:	e042      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b00:	2302      	movs	r3, #2
 8009b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b06:	e03e      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b08:	2304      	movs	r3, #4
 8009b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b0e:	e03a      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b10:	2308      	movs	r3, #8
 8009b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b16:	e036      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b18:	2310      	movs	r3, #16
 8009b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b1e:	e032      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a30      	ldr	r2, [pc, #192]	@ (8009be8 <UART_SetConfig+0x2e0>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d12a      	bne.n	8009b80 <UART_SetConfig+0x278>
 8009b2a:	4b31      	ldr	r3, [pc, #196]	@ (8009bf0 <UART_SetConfig+0x2e8>)
 8009b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b30:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009b34:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b38:	d01a      	beq.n	8009b70 <UART_SetConfig+0x268>
 8009b3a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009b3e:	d81b      	bhi.n	8009b78 <UART_SetConfig+0x270>
 8009b40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b44:	d00c      	beq.n	8009b60 <UART_SetConfig+0x258>
 8009b46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b4a:	d815      	bhi.n	8009b78 <UART_SetConfig+0x270>
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d003      	beq.n	8009b58 <UART_SetConfig+0x250>
 8009b50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b54:	d008      	beq.n	8009b68 <UART_SetConfig+0x260>
 8009b56:	e00f      	b.n	8009b78 <UART_SetConfig+0x270>
 8009b58:	2300      	movs	r3, #0
 8009b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b5e:	e012      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b60:	2302      	movs	r3, #2
 8009b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b66:	e00e      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b68:	2304      	movs	r3, #4
 8009b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b6e:	e00a      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b70:	2308      	movs	r3, #8
 8009b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b76:	e006      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b78:	2310      	movs	r3, #16
 8009b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b7e:	e002      	b.n	8009b86 <UART_SetConfig+0x27e>
 8009b80:	2310      	movs	r3, #16
 8009b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a17      	ldr	r2, [pc, #92]	@ (8009be8 <UART_SetConfig+0x2e0>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	f040 80a8 	bne.w	8009ce2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009b92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b96:	2b08      	cmp	r3, #8
 8009b98:	d834      	bhi.n	8009c04 <UART_SetConfig+0x2fc>
 8009b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8009ba0 <UART_SetConfig+0x298>)
 8009b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ba0:	08009bc5 	.word	0x08009bc5
 8009ba4:	08009c05 	.word	0x08009c05
 8009ba8:	08009bcd 	.word	0x08009bcd
 8009bac:	08009c05 	.word	0x08009c05
 8009bb0:	08009bd3 	.word	0x08009bd3
 8009bb4:	08009c05 	.word	0x08009c05
 8009bb8:	08009c05 	.word	0x08009c05
 8009bbc:	08009c05 	.word	0x08009c05
 8009bc0:	08009bdb 	.word	0x08009bdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bc4:	f7fe fea2 	bl	800890c <HAL_RCC_GetPCLK1Freq>
 8009bc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bca:	e021      	b.n	8009c10 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8009c00 <UART_SetConfig+0x2f8>)
 8009bce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bd0:	e01e      	b.n	8009c10 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bd2:	f7fe fe2d 	bl	8008830 <HAL_RCC_GetSysClockFreq>
 8009bd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bd8:	e01a      	b.n	8009c10 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009be0:	e016      	b.n	8009c10 <UART_SetConfig+0x308>
 8009be2:	bf00      	nop
 8009be4:	cfff69f3 	.word	0xcfff69f3
 8009be8:	40008000 	.word	0x40008000
 8009bec:	40013800 	.word	0x40013800
 8009bf0:	40021000 	.word	0x40021000
 8009bf4:	40004400 	.word	0x40004400
 8009bf8:	40004800 	.word	0x40004800
 8009bfc:	40004c00 	.word	0x40004c00
 8009c00:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009c0e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f000 812a 	beq.w	8009e6c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c1c:	4a9e      	ldr	r2, [pc, #632]	@ (8009e98 <UART_SetConfig+0x590>)
 8009c1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c26:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c2a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	685a      	ldr	r2, [r3, #4]
 8009c30:	4613      	mov	r3, r2
 8009c32:	005b      	lsls	r3, r3, #1
 8009c34:	4413      	add	r3, r2
 8009c36:	69ba      	ldr	r2, [r7, #24]
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d305      	bcc.n	8009c48 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c42:	69ba      	ldr	r2, [r7, #24]
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d903      	bls.n	8009c50 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009c4e:	e10d      	b.n	8009e6c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c52:	2200      	movs	r2, #0
 8009c54:	60bb      	str	r3, [r7, #8]
 8009c56:	60fa      	str	r2, [r7, #12]
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c5c:	4a8e      	ldr	r2, [pc, #568]	@ (8009e98 <UART_SetConfig+0x590>)
 8009c5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	2200      	movs	r2, #0
 8009c66:	603b      	str	r3, [r7, #0]
 8009c68:	607a      	str	r2, [r7, #4]
 8009c6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009c72:	f7f6 fb25 	bl	80002c0 <__aeabi_uldivmod>
 8009c76:	4602      	mov	r2, r0
 8009c78:	460b      	mov	r3, r1
 8009c7a:	4610      	mov	r0, r2
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	f04f 0200 	mov.w	r2, #0
 8009c82:	f04f 0300 	mov.w	r3, #0
 8009c86:	020b      	lsls	r3, r1, #8
 8009c88:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009c8c:	0202      	lsls	r2, r0, #8
 8009c8e:	6979      	ldr	r1, [r7, #20]
 8009c90:	6849      	ldr	r1, [r1, #4]
 8009c92:	0849      	lsrs	r1, r1, #1
 8009c94:	2000      	movs	r0, #0
 8009c96:	460c      	mov	r4, r1
 8009c98:	4605      	mov	r5, r0
 8009c9a:	eb12 0804 	adds.w	r8, r2, r4
 8009c9e:	eb43 0905 	adc.w	r9, r3, r5
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	469a      	mov	sl, r3
 8009caa:	4693      	mov	fp, r2
 8009cac:	4652      	mov	r2, sl
 8009cae:	465b      	mov	r3, fp
 8009cb0:	4640      	mov	r0, r8
 8009cb2:	4649      	mov	r1, r9
 8009cb4:	f7f6 fb04 	bl	80002c0 <__aeabi_uldivmod>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009cc0:	6a3b      	ldr	r3, [r7, #32]
 8009cc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cc6:	d308      	bcc.n	8009cda <UART_SetConfig+0x3d2>
 8009cc8:	6a3b      	ldr	r3, [r7, #32]
 8009cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cce:	d204      	bcs.n	8009cda <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	6a3a      	ldr	r2, [r7, #32]
 8009cd6:	60da      	str	r2, [r3, #12]
 8009cd8:	e0c8      	b.n	8009e6c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ce0:	e0c4      	b.n	8009e6c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	69db      	ldr	r3, [r3, #28]
 8009ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cea:	d167      	bne.n	8009dbc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009cec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009cf0:	2b08      	cmp	r3, #8
 8009cf2:	d828      	bhi.n	8009d46 <UART_SetConfig+0x43e>
 8009cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8009cfc <UART_SetConfig+0x3f4>)
 8009cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cfa:	bf00      	nop
 8009cfc:	08009d21 	.word	0x08009d21
 8009d00:	08009d29 	.word	0x08009d29
 8009d04:	08009d31 	.word	0x08009d31
 8009d08:	08009d47 	.word	0x08009d47
 8009d0c:	08009d37 	.word	0x08009d37
 8009d10:	08009d47 	.word	0x08009d47
 8009d14:	08009d47 	.word	0x08009d47
 8009d18:	08009d47 	.word	0x08009d47
 8009d1c:	08009d3f 	.word	0x08009d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d20:	f7fe fdf4 	bl	800890c <HAL_RCC_GetPCLK1Freq>
 8009d24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d26:	e014      	b.n	8009d52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d28:	f7fe fe06 	bl	8008938 <HAL_RCC_GetPCLK2Freq>
 8009d2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d2e:	e010      	b.n	8009d52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d30:	4b5a      	ldr	r3, [pc, #360]	@ (8009e9c <UART_SetConfig+0x594>)
 8009d32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d34:	e00d      	b.n	8009d52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d36:	f7fe fd7b 	bl	8008830 <HAL_RCC_GetSysClockFreq>
 8009d3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d3c:	e009      	b.n	8009d52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d44:	e005      	b.n	8009d52 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8009d46:	2300      	movs	r3, #0
 8009d48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	f000 8089 	beq.w	8009e6c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d5e:	4a4e      	ldr	r2, [pc, #312]	@ (8009e98 <UART_SetConfig+0x590>)
 8009d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d64:	461a      	mov	r2, r3
 8009d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d68:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d6c:	005a      	lsls	r2, r3, #1
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	085b      	lsrs	r3, r3, #1
 8009d74:	441a      	add	r2, r3
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d80:	6a3b      	ldr	r3, [r7, #32]
 8009d82:	2b0f      	cmp	r3, #15
 8009d84:	d916      	bls.n	8009db4 <UART_SetConfig+0x4ac>
 8009d86:	6a3b      	ldr	r3, [r7, #32]
 8009d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d8c:	d212      	bcs.n	8009db4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009d8e:	6a3b      	ldr	r3, [r7, #32]
 8009d90:	b29b      	uxth	r3, r3
 8009d92:	f023 030f 	bic.w	r3, r3, #15
 8009d96:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009d98:	6a3b      	ldr	r3, [r7, #32]
 8009d9a:	085b      	lsrs	r3, r3, #1
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	f003 0307 	and.w	r3, r3, #7
 8009da2:	b29a      	uxth	r2, r3
 8009da4:	8bfb      	ldrh	r3, [r7, #30]
 8009da6:	4313      	orrs	r3, r2
 8009da8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	8bfa      	ldrh	r2, [r7, #30]
 8009db0:	60da      	str	r2, [r3, #12]
 8009db2:	e05b      	b.n	8009e6c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009dba:	e057      	b.n	8009e6c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009dbc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009dc0:	2b08      	cmp	r3, #8
 8009dc2:	d828      	bhi.n	8009e16 <UART_SetConfig+0x50e>
 8009dc4:	a201      	add	r2, pc, #4	@ (adr r2, 8009dcc <UART_SetConfig+0x4c4>)
 8009dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dca:	bf00      	nop
 8009dcc:	08009df1 	.word	0x08009df1
 8009dd0:	08009df9 	.word	0x08009df9
 8009dd4:	08009e01 	.word	0x08009e01
 8009dd8:	08009e17 	.word	0x08009e17
 8009ddc:	08009e07 	.word	0x08009e07
 8009de0:	08009e17 	.word	0x08009e17
 8009de4:	08009e17 	.word	0x08009e17
 8009de8:	08009e17 	.word	0x08009e17
 8009dec:	08009e0f 	.word	0x08009e0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009df0:	f7fe fd8c 	bl	800890c <HAL_RCC_GetPCLK1Freq>
 8009df4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009df6:	e014      	b.n	8009e22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009df8:	f7fe fd9e 	bl	8008938 <HAL_RCC_GetPCLK2Freq>
 8009dfc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009dfe:	e010      	b.n	8009e22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e00:	4b26      	ldr	r3, [pc, #152]	@ (8009e9c <UART_SetConfig+0x594>)
 8009e02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e04:	e00d      	b.n	8009e22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e06:	f7fe fd13 	bl	8008830 <HAL_RCC_GetSysClockFreq>
 8009e0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e0c:	e009      	b.n	8009e22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e14:	e005      	b.n	8009e22 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8009e16:	2300      	movs	r3, #0
 8009e18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009e20:	bf00      	nop
    }

    if (pclk != 0U)
 8009e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d021      	beq.n	8009e6c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8009e98 <UART_SetConfig+0x590>)
 8009e2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e32:	461a      	mov	r2, r3
 8009e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e36:	fbb3 f2f2 	udiv	r2, r3, r2
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	685b      	ldr	r3, [r3, #4]
 8009e3e:	085b      	lsrs	r3, r3, #1
 8009e40:	441a      	add	r2, r3
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e4a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e4c:	6a3b      	ldr	r3, [r7, #32]
 8009e4e:	2b0f      	cmp	r3, #15
 8009e50:	d909      	bls.n	8009e66 <UART_SetConfig+0x55e>
 8009e52:	6a3b      	ldr	r3, [r7, #32]
 8009e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e58:	d205      	bcs.n	8009e66 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e5a:	6a3b      	ldr	r3, [r7, #32]
 8009e5c:	b29a      	uxth	r2, r3
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	60da      	str	r2, [r3, #12]
 8009e64:	e002      	b.n	8009e6c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	2201      	movs	r2, #1
 8009e70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	2200      	movs	r2, #0
 8009e86:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009e88:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3730      	adds	r7, #48	@ 0x30
 8009e90:	46bd      	mov	sp, r7
 8009e92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e96:	bf00      	nop
 8009e98:	0800f478 	.word	0x0800f478
 8009e9c:	00f42400 	.word	0x00f42400

08009ea0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eac:	f003 0308 	and.w	r3, r3, #8
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d00a      	beq.n	8009eca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ece:	f003 0301 	and.w	r3, r3, #1
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00a      	beq.n	8009eec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	430a      	orrs	r2, r1
 8009eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ef0:	f003 0302 	and.w	r3, r3, #2
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d00a      	beq.n	8009f0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	430a      	orrs	r2, r1
 8009f0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f12:	f003 0304 	and.w	r3, r3, #4
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d00a      	beq.n	8009f30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	430a      	orrs	r2, r1
 8009f2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f34:	f003 0310 	and.w	r3, r3, #16
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d00a      	beq.n	8009f52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	689b      	ldr	r3, [r3, #8]
 8009f42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	430a      	orrs	r2, r1
 8009f50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f56:	f003 0320 	and.w	r3, r3, #32
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00a      	beq.n	8009f74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	689b      	ldr	r3, [r3, #8]
 8009f64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	430a      	orrs	r2, r1
 8009f72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d01a      	beq.n	8009fb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	430a      	orrs	r2, r1
 8009f94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f9e:	d10a      	bne.n	8009fb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	430a      	orrs	r2, r1
 8009fb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d00a      	beq.n	8009fd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	430a      	orrs	r2, r1
 8009fd6:	605a      	str	r2, [r3, #4]
  }
}
 8009fd8:	bf00      	nop
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b098      	sub	sp, #96	@ 0x60
 8009fe8:	af02      	add	r7, sp, #8
 8009fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ff4:	f7f8 f990 	bl	8002318 <HAL_GetTick>
 8009ff8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f003 0308 	and.w	r3, r3, #8
 800a004:	2b08      	cmp	r3, #8
 800a006:	d12f      	bne.n	800a068 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a008:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a00c:	9300      	str	r3, [sp, #0]
 800a00e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a010:	2200      	movs	r2, #0
 800a012:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 f88e 	bl	800a138 <UART_WaitOnFlagUntilTimeout>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d022      	beq.n	800a068 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02a:	e853 3f00 	ldrex	r3, [r3]
 800a02e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a036:	653b      	str	r3, [r7, #80]	@ 0x50
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	461a      	mov	r2, r3
 800a03e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a040:	647b      	str	r3, [r7, #68]	@ 0x44
 800a042:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a044:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a046:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a048:	e841 2300 	strex	r3, r2, [r1]
 800a04c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a04e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a050:	2b00      	cmp	r3, #0
 800a052:	d1e6      	bne.n	800a022 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2220      	movs	r2, #32
 800a058:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2200      	movs	r2, #0
 800a060:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a064:	2303      	movs	r3, #3
 800a066:	e063      	b.n	800a130 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f003 0304 	and.w	r3, r3, #4
 800a072:	2b04      	cmp	r3, #4
 800a074:	d149      	bne.n	800a10a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a076:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a07a:	9300      	str	r3, [sp, #0]
 800a07c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a07e:	2200      	movs	r2, #0
 800a080:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 f857 	bl	800a138 <UART_WaitOnFlagUntilTimeout>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d03c      	beq.n	800a10a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a098:	e853 3f00 	ldrex	r3, [r3]
 800a09c:	623b      	str	r3, [r7, #32]
   return(result);
 800a09e:	6a3b      	ldr	r3, [r7, #32]
 800a0a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800a0b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0b6:	e841 2300 	strex	r3, r2, [r1]
 800a0ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d1e6      	bne.n	800a090 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	3308      	adds	r3, #8
 800a0c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	e853 3f00 	ldrex	r3, [r3]
 800a0d0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f023 0301 	bic.w	r3, r3, #1
 800a0d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	3308      	adds	r3, #8
 800a0e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0e2:	61fa      	str	r2, [r7, #28]
 800a0e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e6:	69b9      	ldr	r1, [r7, #24]
 800a0e8:	69fa      	ldr	r2, [r7, #28]
 800a0ea:	e841 2300 	strex	r3, r2, [r1]
 800a0ee:	617b      	str	r3, [r7, #20]
   return(result);
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1e5      	bne.n	800a0c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2220      	movs	r2, #32
 800a0fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a106:	2303      	movs	r3, #3
 800a108:	e012      	b.n	800a130 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2220      	movs	r2, #32
 800a10e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2220      	movs	r2, #32
 800a116:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2200      	movs	r2, #0
 800a11e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2200      	movs	r2, #0
 800a12a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3758      	adds	r7, #88	@ 0x58
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	603b      	str	r3, [r7, #0]
 800a144:	4613      	mov	r3, r2
 800a146:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a148:	e04f      	b.n	800a1ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a14a:	69bb      	ldr	r3, [r7, #24]
 800a14c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a150:	d04b      	beq.n	800a1ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a152:	f7f8 f8e1 	bl	8002318 <HAL_GetTick>
 800a156:	4602      	mov	r2, r0
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	1ad3      	subs	r3, r2, r3
 800a15c:	69ba      	ldr	r2, [r7, #24]
 800a15e:	429a      	cmp	r2, r3
 800a160:	d302      	bcc.n	800a168 <UART_WaitOnFlagUntilTimeout+0x30>
 800a162:	69bb      	ldr	r3, [r7, #24]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d101      	bne.n	800a16c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a168:	2303      	movs	r3, #3
 800a16a:	e04e      	b.n	800a20a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f003 0304 	and.w	r3, r3, #4
 800a176:	2b00      	cmp	r3, #0
 800a178:	d037      	beq.n	800a1ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	2b80      	cmp	r3, #128	@ 0x80
 800a17e:	d034      	beq.n	800a1ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	2b40      	cmp	r3, #64	@ 0x40
 800a184:	d031      	beq.n	800a1ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	69db      	ldr	r3, [r3, #28]
 800a18c:	f003 0308 	and.w	r3, r3, #8
 800a190:	2b08      	cmp	r3, #8
 800a192:	d110      	bne.n	800a1b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2208      	movs	r2, #8
 800a19a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a19c:	68f8      	ldr	r0, [r7, #12]
 800a19e:	f000 f838 	bl	800a212 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2208      	movs	r2, #8
 800a1a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	e029      	b.n	800a20a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	69db      	ldr	r3, [r3, #28]
 800a1bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1c4:	d111      	bne.n	800a1ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a1ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a1d0:	68f8      	ldr	r0, [r7, #12]
 800a1d2:	f000 f81e 	bl	800a212 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2220      	movs	r2, #32
 800a1da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a1e6:	2303      	movs	r3, #3
 800a1e8:	e00f      	b.n	800a20a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	69da      	ldr	r2, [r3, #28]
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	4013      	ands	r3, r2
 800a1f4:	68ba      	ldr	r2, [r7, #8]
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	bf0c      	ite	eq
 800a1fa:	2301      	moveq	r3, #1
 800a1fc:	2300      	movne	r3, #0
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	461a      	mov	r2, r3
 800a202:	79fb      	ldrb	r3, [r7, #7]
 800a204:	429a      	cmp	r2, r3
 800a206:	d0a0      	beq.n	800a14a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}

0800a212 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a212:	b480      	push	{r7}
 800a214:	b095      	sub	sp, #84	@ 0x54
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a22e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	461a      	mov	r2, r3
 800a236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a238:	643b      	str	r3, [r7, #64]	@ 0x40
 800a23a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a23e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a240:	e841 2300 	strex	r3, r2, [r1]
 800a244:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1e6      	bne.n	800a21a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	3308      	adds	r3, #8
 800a252:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a254:	6a3b      	ldr	r3, [r7, #32]
 800a256:	e853 3f00 	ldrex	r3, [r3]
 800a25a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a262:	f023 0301 	bic.w	r3, r3, #1
 800a266:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	3308      	adds	r3, #8
 800a26e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a270:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a272:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a274:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a278:	e841 2300 	strex	r3, r2, [r1]
 800a27c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a280:	2b00      	cmp	r3, #0
 800a282:	d1e3      	bne.n	800a24c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d118      	bne.n	800a2be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	e853 3f00 	ldrex	r3, [r3]
 800a298:	60bb      	str	r3, [r7, #8]
   return(result);
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	f023 0310 	bic.w	r3, r3, #16
 800a2a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a2aa:	61bb      	str	r3, [r7, #24]
 800a2ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ae:	6979      	ldr	r1, [r7, #20]
 800a2b0:	69ba      	ldr	r2, [r7, #24]
 800a2b2:	e841 2300 	strex	r3, r2, [r1]
 800a2b6:	613b      	str	r3, [r7, #16]
   return(result);
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1e6      	bne.n	800a28c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2220      	movs	r2, #32
 800a2c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a2d2:	bf00      	nop
 800a2d4:	3754      	adds	r7, #84	@ 0x54
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr

0800a2de <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a2de:	b480      	push	{r7}
 800a2e0:	b085      	sub	sp, #20
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d101      	bne.n	800a2f4 <HAL_UARTEx_DisableFifoMode+0x16>
 800a2f0:	2302      	movs	r3, #2
 800a2f2:	e027      	b.n	800a344 <HAL_UARTEx_DisableFifoMode+0x66>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2224      	movs	r2, #36	@ 0x24
 800a300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f022 0201 	bic.w	r2, r2, #1
 800a31a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a322:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	68fa      	ldr	r2, [r7, #12]
 800a330:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2220      	movs	r2, #32
 800a336:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a342:	2300      	movs	r3, #0
}
 800a344:	4618      	mov	r0, r3
 800a346:	3714      	adds	r7, #20
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a360:	2b01      	cmp	r3, #1
 800a362:	d101      	bne.n	800a368 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a364:	2302      	movs	r3, #2
 800a366:	e02d      	b.n	800a3c4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2201      	movs	r2, #1
 800a36c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2224      	movs	r2, #36	@ 0x24
 800a374:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	681a      	ldr	r2, [r3, #0]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f022 0201 	bic.w	r2, r2, #1
 800a38e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	689b      	ldr	r3, [r3, #8]
 800a396:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	683a      	ldr	r2, [r7, #0]
 800a3a0:	430a      	orrs	r2, r1
 800a3a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f000 f84f 	bl	800a448 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	68fa      	ldr	r2, [r7, #12]
 800a3b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2220      	movs	r2, #32
 800a3b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3c2:	2300      	movs	r3, #0
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3710      	adds	r7, #16
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}

0800a3cc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b084      	sub	sp, #16
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d101      	bne.n	800a3e4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a3e0:	2302      	movs	r3, #2
 800a3e2:	e02d      	b.n	800a440 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2224      	movs	r2, #36	@ 0x24
 800a3f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f022 0201 	bic.w	r2, r2, #1
 800a40a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	689b      	ldr	r3, [r3, #8]
 800a412:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	683a      	ldr	r2, [r7, #0]
 800a41c:	430a      	orrs	r2, r1
 800a41e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 f811 	bl	800a448 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	68fa      	ldr	r2, [r7, #12]
 800a42c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2220      	movs	r2, #32
 800a432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a43e:	2300      	movs	r3, #0
}
 800a440:	4618      	mov	r0, r3
 800a442:	3710      	adds	r7, #16
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a448:	b480      	push	{r7}
 800a44a:	b085      	sub	sp, #20
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a454:	2b00      	cmp	r3, #0
 800a456:	d108      	bne.n	800a46a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2201      	movs	r2, #1
 800a464:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a468:	e031      	b.n	800a4ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a46a:	2308      	movs	r3, #8
 800a46c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a46e:	2308      	movs	r3, #8
 800a470:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	0e5b      	lsrs	r3, r3, #25
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	f003 0307 	and.w	r3, r3, #7
 800a480:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	0f5b      	lsrs	r3, r3, #29
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	f003 0307 	and.w	r3, r3, #7
 800a490:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a492:	7bbb      	ldrb	r3, [r7, #14]
 800a494:	7b3a      	ldrb	r2, [r7, #12]
 800a496:	4911      	ldr	r1, [pc, #68]	@ (800a4dc <UARTEx_SetNbDataToProcess+0x94>)
 800a498:	5c8a      	ldrb	r2, [r1, r2]
 800a49a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a49e:	7b3a      	ldrb	r2, [r7, #12]
 800a4a0:	490f      	ldr	r1, [pc, #60]	@ (800a4e0 <UARTEx_SetNbDataToProcess+0x98>)
 800a4a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a4a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4b0:	7bfb      	ldrb	r3, [r7, #15]
 800a4b2:	7b7a      	ldrb	r2, [r7, #13]
 800a4b4:	4909      	ldr	r1, [pc, #36]	@ (800a4dc <UARTEx_SetNbDataToProcess+0x94>)
 800a4b6:	5c8a      	ldrb	r2, [r1, r2]
 800a4b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a4bc:	7b7a      	ldrb	r2, [r7, #13]
 800a4be:	4908      	ldr	r1, [pc, #32]	@ (800a4e0 <UARTEx_SetNbDataToProcess+0x98>)
 800a4c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4c2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4c6:	b29a      	uxth	r2, r3
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a4ce:	bf00      	nop
 800a4d0:	3714      	adds	r7, #20
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr
 800a4da:	bf00      	nop
 800a4dc:	0800f490 	.word	0x0800f490
 800a4e0:	0800f498 	.word	0x0800f498

0800a4e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a4f4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a4f8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	b29a      	uxth	r2, r3
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a504:	2300      	movs	r3, #0
}
 800a506:	4618      	mov	r0, r3
 800a508:	3714      	adds	r7, #20
 800a50a:	46bd      	mov	sp, r7
 800a50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a510:	4770      	bx	lr

0800a512 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a512:	b480      	push	{r7}
 800a514:	b085      	sub	sp, #20
 800a516:	af00      	add	r7, sp, #0
 800a518:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a51a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a51e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a526:	b29a      	uxth	r2, r3
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	b29b      	uxth	r3, r3
 800a52c:	43db      	mvns	r3, r3
 800a52e:	b29b      	uxth	r3, r3
 800a530:	4013      	ands	r3, r2
 800a532:	b29a      	uxth	r2, r3
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a53a:	2300      	movs	r3, #0
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3714      	adds	r7, #20
 800a540:	46bd      	mov	sp, r7
 800a542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a546:	4770      	bx	lr

0800a548 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a548:	b480      	push	{r7}
 800a54a:	b085      	sub	sp, #20
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	60f8      	str	r0, [r7, #12]
 800a550:	1d3b      	adds	r3, r7, #4
 800a552:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2201      	movs	r2, #1
 800a55a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	2200      	movs	r2, #0
 800a562:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2200      	movs	r2, #0
 800a56a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2200      	movs	r2, #0
 800a572:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a576:	2300      	movs	r3, #0
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a584:	b480      	push	{r7}
 800a586:	b0a7      	sub	sp, #156	@ 0x9c
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a58e:	2300      	movs	r3, #0
 800a590:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	781b      	ldrb	r3, [r3, #0]
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	4413      	add	r3, r2
 800a59e:	881b      	ldrh	r3, [r3, #0]
 800a5a0:	b29b      	uxth	r3, r3
 800a5a2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800a5a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5aa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	78db      	ldrb	r3, [r3, #3]
 800a5b2:	2b03      	cmp	r3, #3
 800a5b4:	d81f      	bhi.n	800a5f6 <USB_ActivateEndpoint+0x72>
 800a5b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5bc <USB_ActivateEndpoint+0x38>)
 800a5b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5bc:	0800a5cd 	.word	0x0800a5cd
 800a5c0:	0800a5e9 	.word	0x0800a5e9
 800a5c4:	0800a5ff 	.word	0x0800a5ff
 800a5c8:	0800a5db 	.word	0x0800a5db
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a5cc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a5d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a5d4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a5d8:	e012      	b.n	800a600 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a5da:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a5de:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a5e2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a5e6:	e00b      	b.n	800a600 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a5e8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a5ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a5f0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a5f4:	e004      	b.n	800a600 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800a5fc:	e000      	b.n	800a600 <USB_ActivateEndpoint+0x7c>
      break;
 800a5fe:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a600:	687a      	ldr	r2, [r7, #4]
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	009b      	lsls	r3, r3, #2
 800a608:	441a      	add	r2, r3
 800a60a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a60e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a612:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a616:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a61a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a61e:	b29b      	uxth	r3, r3
 800a620:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	781b      	ldrb	r3, [r3, #0]
 800a628:	009b      	lsls	r3, r3, #2
 800a62a:	4413      	add	r3, r2
 800a62c:	881b      	ldrh	r3, [r3, #0]
 800a62e:	b29b      	uxth	r3, r3
 800a630:	b21b      	sxth	r3, r3
 800a632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a63a:	b21a      	sxth	r2, r3
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	b21b      	sxth	r3, r3
 800a642:	4313      	orrs	r3, r2
 800a644:	b21b      	sxth	r3, r3
 800a646:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800a64a:	687a      	ldr	r2, [r7, #4]
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	441a      	add	r2, r3
 800a654:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a658:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a65c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a660:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a664:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a668:	b29b      	uxth	r3, r3
 800a66a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	7b1b      	ldrb	r3, [r3, #12]
 800a670:	2b00      	cmp	r3, #0
 800a672:	f040 8180 	bne.w	800a976 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	785b      	ldrb	r3, [r3, #1]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	f000 8084 	beq.w	800a788 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	61bb      	str	r3, [r7, #24]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a68a:	b29b      	uxth	r3, r3
 800a68c:	461a      	mov	r2, r3
 800a68e:	69bb      	ldr	r3, [r7, #24]
 800a690:	4413      	add	r3, r2
 800a692:	61bb      	str	r3, [r7, #24]
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	00da      	lsls	r2, r3, #3
 800a69a:	69bb      	ldr	r3, [r7, #24]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a6a2:	617b      	str	r3, [r7, #20]
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	88db      	ldrh	r3, [r3, #6]
 800a6a8:	085b      	lsrs	r3, r3, #1
 800a6aa:	b29b      	uxth	r3, r3
 800a6ac:	005b      	lsls	r3, r3, #1
 800a6ae:	b29a      	uxth	r2, r3
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	781b      	ldrb	r3, [r3, #0]
 800a6ba:	009b      	lsls	r3, r3, #2
 800a6bc:	4413      	add	r3, r2
 800a6be:	881b      	ldrh	r3, [r3, #0]
 800a6c0:	827b      	strh	r3, [r7, #18]
 800a6c2:	8a7b      	ldrh	r3, [r7, #18]
 800a6c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d01b      	beq.n	800a704 <USB_ActivateEndpoint+0x180>
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	683b      	ldr	r3, [r7, #0]
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	4413      	add	r3, r2
 800a6d6:	881b      	ldrh	r3, [r3, #0]
 800a6d8:	b29b      	uxth	r3, r3
 800a6da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6e2:	823b      	strh	r3, [r7, #16]
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	781b      	ldrb	r3, [r3, #0]
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	441a      	add	r2, r3
 800a6ee:	8a3b      	ldrh	r3, [r7, #16]
 800a6f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6fc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a700:	b29b      	uxth	r3, r3
 800a702:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	78db      	ldrb	r3, [r3, #3]
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d020      	beq.n	800a74e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	781b      	ldrb	r3, [r3, #0]
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	881b      	ldrh	r3, [r3, #0]
 800a718:	b29b      	uxth	r3, r3
 800a71a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a71e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a722:	81bb      	strh	r3, [r7, #12]
 800a724:	89bb      	ldrh	r3, [r7, #12]
 800a726:	f083 0320 	eor.w	r3, r3, #32
 800a72a:	81bb      	strh	r3, [r7, #12]
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	441a      	add	r2, r3
 800a736:	89bb      	ldrh	r3, [r7, #12]
 800a738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a73c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a748:	b29b      	uxth	r3, r3
 800a74a:	8013      	strh	r3, [r2, #0]
 800a74c:	e3f9      	b.n	800af42 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	4413      	add	r3, r2
 800a758:	881b      	ldrh	r3, [r3, #0]
 800a75a:	b29b      	uxth	r3, r3
 800a75c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a760:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a764:	81fb      	strh	r3, [r7, #14]
 800a766:	687a      	ldr	r2, [r7, #4]
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	441a      	add	r2, r3
 800a770:	89fb      	ldrh	r3, [r7, #14]
 800a772:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a776:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a77a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a77e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a782:	b29b      	uxth	r3, r3
 800a784:	8013      	strh	r3, [r2, #0]
 800a786:	e3dc      	b.n	800af42 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a792:	b29b      	uxth	r3, r3
 800a794:	461a      	mov	r2, r3
 800a796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a798:	4413      	add	r3, r2
 800a79a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	00da      	lsls	r2, r3, #3
 800a7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a4:	4413      	add	r3, r2
 800a7a6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a7aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	88db      	ldrh	r3, [r3, #6]
 800a7b0:	085b      	lsrs	r3, r3, #1
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	005b      	lsls	r3, r3, #1
 800a7b6:	b29a      	uxth	r2, r3
 800a7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7ba:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7c6:	b29b      	uxth	r3, r3
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7cc:	4413      	add	r3, r2
 800a7ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	781b      	ldrb	r3, [r3, #0]
 800a7d4:	00da      	lsls	r2, r3, #3
 800a7d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7d8:	4413      	add	r3, r2
 800a7da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a7de:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e2:	881b      	ldrh	r3, [r3, #0]
 800a7e4:	b29b      	uxth	r3, r3
 800a7e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a7ea:	b29a      	uxth	r2, r3
 800a7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ee:	801a      	strh	r2, [r3, #0]
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	691b      	ldr	r3, [r3, #16]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d10a      	bne.n	800a80e <USB_ActivateEndpoint+0x28a>
 800a7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7fa:	881b      	ldrh	r3, [r3, #0]
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a802:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a806:	b29a      	uxth	r2, r3
 800a808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a80a:	801a      	strh	r2, [r3, #0]
 800a80c:	e041      	b.n	800a892 <USB_ActivateEndpoint+0x30e>
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	691b      	ldr	r3, [r3, #16]
 800a812:	2b3e      	cmp	r3, #62	@ 0x3e
 800a814:	d81c      	bhi.n	800a850 <USB_ActivateEndpoint+0x2cc>
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	691b      	ldr	r3, [r3, #16]
 800a81a:	085b      	lsrs	r3, r3, #1
 800a81c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	f003 0301 	and.w	r3, r3, #1
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d004      	beq.n	800a836 <USB_ActivateEndpoint+0x2b2>
 800a82c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a830:	3301      	adds	r3, #1
 800a832:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a838:	881b      	ldrh	r3, [r3, #0]
 800a83a:	b29a      	uxth	r2, r3
 800a83c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a840:	b29b      	uxth	r3, r3
 800a842:	029b      	lsls	r3, r3, #10
 800a844:	b29b      	uxth	r3, r3
 800a846:	4313      	orrs	r3, r2
 800a848:	b29a      	uxth	r2, r3
 800a84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84c:	801a      	strh	r2, [r3, #0]
 800a84e:	e020      	b.n	800a892 <USB_ActivateEndpoint+0x30e>
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	691b      	ldr	r3, [r3, #16]
 800a854:	095b      	lsrs	r3, r3, #5
 800a856:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	691b      	ldr	r3, [r3, #16]
 800a85e:	f003 031f 	and.w	r3, r3, #31
 800a862:	2b00      	cmp	r3, #0
 800a864:	d104      	bne.n	800a870 <USB_ActivateEndpoint+0x2ec>
 800a866:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a86a:	3b01      	subs	r3, #1
 800a86c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a872:	881b      	ldrh	r3, [r3, #0]
 800a874:	b29a      	uxth	r2, r3
 800a876:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a87a:	b29b      	uxth	r3, r3
 800a87c:	029b      	lsls	r3, r3, #10
 800a87e:	b29b      	uxth	r3, r3
 800a880:	4313      	orrs	r3, r2
 800a882:	b29b      	uxth	r3, r3
 800a884:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a888:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a88c:	b29a      	uxth	r2, r3
 800a88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a890:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	781b      	ldrb	r3, [r3, #0]
 800a898:	009b      	lsls	r3, r3, #2
 800a89a:	4413      	add	r3, r2
 800a89c:	881b      	ldrh	r3, [r3, #0]
 800a89e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a8a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a8a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d01b      	beq.n	800a8e2 <USB_ActivateEndpoint+0x35e>
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	009b      	lsls	r3, r3, #2
 800a8b2:	4413      	add	r3, r2
 800a8b4:	881b      	ldrh	r3, [r3, #0]
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8c0:	843b      	strh	r3, [r7, #32]
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	781b      	ldrb	r3, [r3, #0]
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	441a      	add	r2, r3
 800a8cc:	8c3b      	ldrh	r3, [r7, #32]
 800a8ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a8da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8de:	b29b      	uxth	r3, r3
 800a8e0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d124      	bne.n	800a934 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	009b      	lsls	r3, r3, #2
 800a8f2:	4413      	add	r3, r2
 800a8f4:	881b      	ldrh	r3, [r3, #0]
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a900:	83bb      	strh	r3, [r7, #28]
 800a902:	8bbb      	ldrh	r3, [r7, #28]
 800a904:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a908:	83bb      	strh	r3, [r7, #28]
 800a90a:	8bbb      	ldrh	r3, [r7, #28]
 800a90c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a910:	83bb      	strh	r3, [r7, #28]
 800a912:	687a      	ldr	r2, [r7, #4]
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	009b      	lsls	r3, r3, #2
 800a91a:	441a      	add	r2, r3
 800a91c:	8bbb      	ldrh	r3, [r7, #28]
 800a91e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a922:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a926:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a92a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a92e:	b29b      	uxth	r3, r3
 800a930:	8013      	strh	r3, [r2, #0]
 800a932:	e306      	b.n	800af42 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a934:	687a      	ldr	r2, [r7, #4]
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	4413      	add	r3, r2
 800a93e:	881b      	ldrh	r3, [r3, #0]
 800a940:	b29b      	uxth	r3, r3
 800a942:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a94a:	83fb      	strh	r3, [r7, #30]
 800a94c:	8bfb      	ldrh	r3, [r7, #30]
 800a94e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a952:	83fb      	strh	r3, [r7, #30]
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	441a      	add	r2, r3
 800a95e:	8bfb      	ldrh	r3, [r7, #30]
 800a960:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a964:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a96c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a970:	b29b      	uxth	r3, r3
 800a972:	8013      	strh	r3, [r2, #0]
 800a974:	e2e5      	b.n	800af42 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	78db      	ldrb	r3, [r3, #3]
 800a97a:	2b02      	cmp	r3, #2
 800a97c:	d11e      	bne.n	800a9bc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	4413      	add	r3, r2
 800a988:	881b      	ldrh	r3, [r3, #0]
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a990:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a994:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	781b      	ldrb	r3, [r3, #0]
 800a99e:	009b      	lsls	r3, r3, #2
 800a9a0:	441a      	add	r2, r3
 800a9a2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a9a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9ae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a9b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9b6:	b29b      	uxth	r3, r3
 800a9b8:	8013      	strh	r3, [r2, #0]
 800a9ba:	e01d      	b.n	800a9f8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	4413      	add	r3, r2
 800a9c6:	881b      	ldrh	r3, [r3, #0]
 800a9c8:	b29b      	uxth	r3, r3
 800a9ca:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a9ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9d2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800a9d6:	687a      	ldr	r2, [r7, #4]
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	009b      	lsls	r3, r3, #2
 800a9de:	441a      	add	r2, r3
 800a9e0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a9e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9f4:	b29b      	uxth	r3, r3
 800a9f6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa02:	b29b      	uxth	r3, r3
 800aa04:	461a      	mov	r2, r3
 800aa06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aa08:	4413      	add	r3, r2
 800aa0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	00da      	lsls	r2, r3, #3
 800aa12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aa14:	4413      	add	r3, r2
 800aa16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	891b      	ldrh	r3, [r3, #8]
 800aa20:	085b      	lsrs	r3, r3, #1
 800aa22:	b29b      	uxth	r3, r3
 800aa24:	005b      	lsls	r3, r3, #1
 800aa26:	b29a      	uxth	r2, r3
 800aa28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa2a:	801a      	strh	r2, [r3, #0]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa36:	b29b      	uxth	r3, r3
 800aa38:	461a      	mov	r2, r3
 800aa3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aa3c:	4413      	add	r3, r2
 800aa3e:	677b      	str	r3, [r7, #116]	@ 0x74
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	00da      	lsls	r2, r3, #3
 800aa46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aa48:	4413      	add	r3, r2
 800aa4a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800aa4e:	673b      	str	r3, [r7, #112]	@ 0x70
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	895b      	ldrh	r3, [r3, #10]
 800aa54:	085b      	lsrs	r3, r3, #1
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	b29a      	uxth	r2, r3
 800aa5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa5e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	785b      	ldrb	r3, [r3, #1]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	f040 81af 	bne.w	800adc8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aa6a:	687a      	ldr	r2, [r7, #4]
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	009b      	lsls	r3, r3, #2
 800aa72:	4413      	add	r3, r2
 800aa74:	881b      	ldrh	r3, [r3, #0]
 800aa76:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800aa7a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800aa7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d01d      	beq.n	800aac2 <USB_ActivateEndpoint+0x53e>
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	009b      	lsls	r3, r3, #2
 800aa8e:	4413      	add	r3, r2
 800aa90:	881b      	ldrh	r3, [r3, #0]
 800aa92:	b29b      	uxth	r3, r3
 800aa94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa9c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800aaa0:	687a      	ldr	r2, [r7, #4]
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	441a      	add	r2, r3
 800aaaa:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800aaae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aab6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aaba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aabe:	b29b      	uxth	r3, r3
 800aac0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	4413      	add	r3, r2
 800aacc:	881b      	ldrh	r3, [r3, #0]
 800aace:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800aad2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800aad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d01d      	beq.n	800ab1a <USB_ActivateEndpoint+0x596>
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	4413      	add	r3, r2
 800aae8:	881b      	ldrh	r3, [r3, #0]
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aaf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaf4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	009b      	lsls	r3, r3, #2
 800ab00:	441a      	add	r2, r3
 800ab02:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ab06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab12:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ab16:	b29b      	uxth	r3, r3
 800ab18:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	785b      	ldrb	r3, [r3, #1]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d16b      	bne.n	800abfa <USB_ActivateEndpoint+0x676>
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	461a      	mov	r2, r3
 800ab30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab32:	4413      	add	r3, r2
 800ab34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	00da      	lsls	r2, r3, #3
 800ab3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab3e:	4413      	add	r3, r2
 800ab40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab44:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab48:	881b      	ldrh	r3, [r3, #0]
 800ab4a:	b29b      	uxth	r3, r3
 800ab4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab50:	b29a      	uxth	r2, r3
 800ab52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab54:	801a      	strh	r2, [r3, #0]
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	691b      	ldr	r3, [r3, #16]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d10a      	bne.n	800ab74 <USB_ActivateEndpoint+0x5f0>
 800ab5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab60:	881b      	ldrh	r3, [r3, #0]
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab6c:	b29a      	uxth	r2, r3
 800ab6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab70:	801a      	strh	r2, [r3, #0]
 800ab72:	e05d      	b.n	800ac30 <USB_ActivateEndpoint+0x6ac>
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	691b      	ldr	r3, [r3, #16]
 800ab78:	2b3e      	cmp	r3, #62	@ 0x3e
 800ab7a:	d81c      	bhi.n	800abb6 <USB_ActivateEndpoint+0x632>
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	691b      	ldr	r3, [r3, #16]
 800ab80:	085b      	lsrs	r3, r3, #1
 800ab82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	f003 0301 	and.w	r3, r3, #1
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d004      	beq.n	800ab9c <USB_ActivateEndpoint+0x618>
 800ab92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab96:	3301      	adds	r3, #1
 800ab98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ab9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab9e:	881b      	ldrh	r3, [r3, #0]
 800aba0:	b29a      	uxth	r2, r3
 800aba2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aba6:	b29b      	uxth	r3, r3
 800aba8:	029b      	lsls	r3, r3, #10
 800abaa:	b29b      	uxth	r3, r3
 800abac:	4313      	orrs	r3, r2
 800abae:	b29a      	uxth	r2, r3
 800abb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abb2:	801a      	strh	r2, [r3, #0]
 800abb4:	e03c      	b.n	800ac30 <USB_ActivateEndpoint+0x6ac>
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	691b      	ldr	r3, [r3, #16]
 800abba:	095b      	lsrs	r3, r3, #5
 800abbc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	f003 031f 	and.w	r3, r3, #31
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d104      	bne.n	800abd6 <USB_ActivateEndpoint+0x652>
 800abcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800abd0:	3b01      	subs	r3, #1
 800abd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800abd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abd8:	881b      	ldrh	r3, [r3, #0]
 800abda:	b29a      	uxth	r2, r3
 800abdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800abe0:	b29b      	uxth	r3, r3
 800abe2:	029b      	lsls	r3, r3, #10
 800abe4:	b29b      	uxth	r3, r3
 800abe6:	4313      	orrs	r3, r2
 800abe8:	b29b      	uxth	r3, r3
 800abea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abf2:	b29a      	uxth	r2, r3
 800abf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abf6:	801a      	strh	r2, [r3, #0]
 800abf8:	e01a      	b.n	800ac30 <USB_ActivateEndpoint+0x6ac>
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	785b      	ldrb	r3, [r3, #1]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d116      	bne.n	800ac30 <USB_ActivateEndpoint+0x6ac>
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	657b      	str	r3, [r7, #84]	@ 0x54
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac0c:	b29b      	uxth	r3, r3
 800ac0e:	461a      	mov	r2, r3
 800ac10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac12:	4413      	add	r3, r2
 800ac14:	657b      	str	r3, [r7, #84]	@ 0x54
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	00da      	lsls	r2, r3, #3
 800ac1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac1e:	4413      	add	r3, r2
 800ac20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac24:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	691b      	ldr	r3, [r3, #16]
 800ac2a:	b29a      	uxth	r2, r3
 800ac2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac2e:	801a      	strh	r2, [r3, #0]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	785b      	ldrb	r3, [r3, #1]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d16b      	bne.n	800ad14 <USB_ActivateEndpoint+0x790>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	461a      	mov	r2, r3
 800ac4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac4c:	4413      	add	r3, r2
 800ac4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac50:	683b      	ldr	r3, [r7, #0]
 800ac52:	781b      	ldrb	r3, [r3, #0]
 800ac54:	00da      	lsls	r2, r3, #3
 800ac56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac58:	4413      	add	r3, r2
 800ac5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac62:	881b      	ldrh	r3, [r3, #0]
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac6a:	b29a      	uxth	r2, r3
 800ac6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6e:	801a      	strh	r2, [r3, #0]
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	691b      	ldr	r3, [r3, #16]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d10a      	bne.n	800ac8e <USB_ActivateEndpoint+0x70a>
 800ac78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac7a:	881b      	ldrh	r3, [r3, #0]
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac86:	b29a      	uxth	r2, r3
 800ac88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac8a:	801a      	strh	r2, [r3, #0]
 800ac8c:	e05b      	b.n	800ad46 <USB_ActivateEndpoint+0x7c2>
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	691b      	ldr	r3, [r3, #16]
 800ac92:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac94:	d81c      	bhi.n	800acd0 <USB_ActivateEndpoint+0x74c>
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	691b      	ldr	r3, [r3, #16]
 800ac9a:	085b      	lsrs	r3, r3, #1
 800ac9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	691b      	ldr	r3, [r3, #16]
 800aca4:	f003 0301 	and.w	r3, r3, #1
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d004      	beq.n	800acb6 <USB_ActivateEndpoint+0x732>
 800acac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800acb0:	3301      	adds	r3, #1
 800acb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800acb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb8:	881b      	ldrh	r3, [r3, #0]
 800acba:	b29a      	uxth	r2, r3
 800acbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	029b      	lsls	r3, r3, #10
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	4313      	orrs	r3, r2
 800acc8:	b29a      	uxth	r2, r3
 800acca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800accc:	801a      	strh	r2, [r3, #0]
 800acce:	e03a      	b.n	800ad46 <USB_ActivateEndpoint+0x7c2>
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	095b      	lsrs	r3, r3, #5
 800acd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	691b      	ldr	r3, [r3, #16]
 800acde:	f003 031f 	and.w	r3, r3, #31
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d104      	bne.n	800acf0 <USB_ActivateEndpoint+0x76c>
 800ace6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800acea:	3b01      	subs	r3, #1
 800acec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800acf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf2:	881b      	ldrh	r3, [r3, #0]
 800acf4:	b29a      	uxth	r2, r3
 800acf6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	029b      	lsls	r3, r3, #10
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	4313      	orrs	r3, r2
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad0c:	b29a      	uxth	r2, r3
 800ad0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad10:	801a      	strh	r2, [r3, #0]
 800ad12:	e018      	b.n	800ad46 <USB_ActivateEndpoint+0x7c2>
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	785b      	ldrb	r3, [r3, #1]
 800ad18:	2b01      	cmp	r3, #1
 800ad1a:	d114      	bne.n	800ad46 <USB_ActivateEndpoint+0x7c2>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad22:	b29b      	uxth	r3, r3
 800ad24:	461a      	mov	r2, r3
 800ad26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad28:	4413      	add	r3, r2
 800ad2a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	00da      	lsls	r2, r3, #3
 800ad32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad34:	4413      	add	r3, r2
 800ad36:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ad3a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	691b      	ldr	r3, [r3, #16]
 800ad40:	b29a      	uxth	r2, r3
 800ad42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad44:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ad46:	687a      	ldr	r2, [r7, #4]
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	781b      	ldrb	r3, [r3, #0]
 800ad4c:	009b      	lsls	r3, r3, #2
 800ad4e:	4413      	add	r3, r2
 800ad50:	881b      	ldrh	r3, [r3, #0]
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ad58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad5c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ad5e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ad60:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ad64:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ad66:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ad68:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ad6c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ad6e:	687a      	ldr	r2, [r7, #4]
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	781b      	ldrb	r3, [r3, #0]
 800ad74:	009b      	lsls	r3, r3, #2
 800ad76:	441a      	add	r2, r3
 800ad78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ad7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad8a:	b29b      	uxth	r3, r3
 800ad8c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	781b      	ldrb	r3, [r3, #0]
 800ad94:	009b      	lsls	r3, r3, #2
 800ad96:	4413      	add	r3, r2
 800ad98:	881b      	ldrh	r3, [r3, #0]
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ada0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ada4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	781b      	ldrb	r3, [r3, #0]
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	441a      	add	r2, r3
 800adb0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800adb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800adb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800adba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800adbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	8013      	strh	r3, [r2, #0]
 800adc6:	e0bc      	b.n	800af42 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800adc8:	687a      	ldr	r2, [r7, #4]
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	781b      	ldrb	r3, [r3, #0]
 800adce:	009b      	lsls	r3, r3, #2
 800add0:	4413      	add	r3, r2
 800add2:	881b      	ldrh	r3, [r3, #0]
 800add4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800add8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800addc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d01d      	beq.n	800ae20 <USB_ActivateEndpoint+0x89c>
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	4413      	add	r3, r2
 800adee:	881b      	ldrh	r3, [r3, #0]
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adfa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	009b      	lsls	r3, r3, #2
 800ae06:	441a      	add	r2, r3
 800ae08:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ae0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ae18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	009b      	lsls	r3, r3, #2
 800ae28:	4413      	add	r3, r2
 800ae2a:	881b      	ldrh	r3, [r3, #0]
 800ae2c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800ae30:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ae34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d01d      	beq.n	800ae78 <USB_ActivateEndpoint+0x8f4>
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	4413      	add	r3, r2
 800ae46:	881b      	ldrh	r3, [r3, #0]
 800ae48:	b29b      	uxth	r3, r3
 800ae4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae52:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800ae56:	687a      	ldr	r2, [r7, #4]
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	781b      	ldrb	r3, [r3, #0]
 800ae5c:	009b      	lsls	r3, r3, #2
 800ae5e:	441a      	add	r2, r3
 800ae60:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800ae64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	78db      	ldrb	r3, [r3, #3]
 800ae7c:	2b01      	cmp	r3, #1
 800ae7e:	d024      	beq.n	800aeca <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ae80:	687a      	ldr	r2, [r7, #4]
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	009b      	lsls	r3, r3, #2
 800ae88:	4413      	add	r3, r2
 800ae8a:	881b      	ldrh	r3, [r3, #0]
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae96:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800ae9a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ae9e:	f083 0320 	eor.w	r3, r3, #32
 800aea2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	441a      	add	r2, r3
 800aeb0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800aeb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aeb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aebc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	8013      	strh	r3, [r2, #0]
 800aec8:	e01d      	b.n	800af06 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	881b      	ldrh	r3, [r3, #0]
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aedc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aee0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800aee4:	687a      	ldr	r2, [r7, #4]
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	781b      	ldrb	r3, [r3, #0]
 800aeea:	009b      	lsls	r3, r3, #2
 800aeec:	441a      	add	r2, r3
 800aeee:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800aef2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aef6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aefa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aefe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af02:	b29b      	uxth	r3, r3
 800af04:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	781b      	ldrb	r3, [r3, #0]
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	4413      	add	r3, r2
 800af10:	881b      	ldrh	r3, [r3, #0]
 800af12:	b29b      	uxth	r3, r3
 800af14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800af18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af1c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	441a      	add	r2, r3
 800af2a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800af2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af3e:	b29b      	uxth	r3, r3
 800af40:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800af42:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800af46:	4618      	mov	r0, r3
 800af48:	379c      	adds	r7, #156	@ 0x9c
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr
 800af52:	bf00      	nop

0800af54 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800af54:	b480      	push	{r7}
 800af56:	b08d      	sub	sp, #52	@ 0x34
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	7b1b      	ldrb	r3, [r3, #12]
 800af62:	2b00      	cmp	r3, #0
 800af64:	f040 808e 	bne.w	800b084 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	785b      	ldrb	r3, [r3, #1]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d044      	beq.n	800affa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	009b      	lsls	r3, r3, #2
 800af78:	4413      	add	r3, r2
 800af7a:	881b      	ldrh	r3, [r3, #0]
 800af7c:	81bb      	strh	r3, [r7, #12]
 800af7e:	89bb      	ldrh	r3, [r7, #12]
 800af80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af84:	2b00      	cmp	r3, #0
 800af86:	d01b      	beq.n	800afc0 <USB_DeactivateEndpoint+0x6c>
 800af88:	687a      	ldr	r2, [r7, #4]
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	781b      	ldrb	r3, [r3, #0]
 800af8e:	009b      	lsls	r3, r3, #2
 800af90:	4413      	add	r3, r2
 800af92:	881b      	ldrh	r3, [r3, #0]
 800af94:	b29b      	uxth	r3, r3
 800af96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af9e:	817b      	strh	r3, [r7, #10]
 800afa0:	687a      	ldr	r2, [r7, #4]
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	781b      	ldrb	r3, [r3, #0]
 800afa6:	009b      	lsls	r3, r3, #2
 800afa8:	441a      	add	r2, r3
 800afaa:	897b      	ldrh	r3, [r7, #10]
 800afac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800afb8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	4413      	add	r3, r2
 800afca:	881b      	ldrh	r3, [r3, #0]
 800afcc:	b29b      	uxth	r3, r3
 800afce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afd6:	813b      	strh	r3, [r7, #8]
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	441a      	add	r2, r3
 800afe2:	893b      	ldrh	r3, [r7, #8]
 800afe4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afe8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aff4:	b29b      	uxth	r3, r3
 800aff6:	8013      	strh	r3, [r2, #0]
 800aff8:	e192      	b.n	800b320 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	009b      	lsls	r3, r3, #2
 800b002:	4413      	add	r3, r2
 800b004:	881b      	ldrh	r3, [r3, #0]
 800b006:	827b      	strh	r3, [r7, #18]
 800b008:	8a7b      	ldrh	r3, [r7, #18]
 800b00a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d01b      	beq.n	800b04a <USB_DeactivateEndpoint+0xf6>
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	009b      	lsls	r3, r3, #2
 800b01a:	4413      	add	r3, r2
 800b01c:	881b      	ldrh	r3, [r3, #0]
 800b01e:	b29b      	uxth	r3, r3
 800b020:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b024:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b028:	823b      	strh	r3, [r7, #16]
 800b02a:	687a      	ldr	r2, [r7, #4]
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	441a      	add	r2, r3
 800b034:	8a3b      	ldrh	r3, [r7, #16]
 800b036:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b03a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b03e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b046:	b29b      	uxth	r3, r3
 800b048:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b04a:	687a      	ldr	r2, [r7, #4]
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	4413      	add	r3, r2
 800b054:	881b      	ldrh	r3, [r3, #0]
 800b056:	b29b      	uxth	r3, r3
 800b058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b05c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b060:	81fb      	strh	r3, [r7, #14]
 800b062:	687a      	ldr	r2, [r7, #4]
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	009b      	lsls	r3, r3, #2
 800b06a:	441a      	add	r2, r3
 800b06c:	89fb      	ldrh	r3, [r7, #14]
 800b06e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b072:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b076:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b07a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b07e:	b29b      	uxth	r3, r3
 800b080:	8013      	strh	r3, [r2, #0]
 800b082:	e14d      	b.n	800b320 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	785b      	ldrb	r3, [r3, #1]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	f040 80a5 	bne.w	800b1d8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	781b      	ldrb	r3, [r3, #0]
 800b094:	009b      	lsls	r3, r3, #2
 800b096:	4413      	add	r3, r2
 800b098:	881b      	ldrh	r3, [r3, #0]
 800b09a:	843b      	strh	r3, [r7, #32]
 800b09c:	8c3b      	ldrh	r3, [r7, #32]
 800b09e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d01b      	beq.n	800b0de <USB_DeactivateEndpoint+0x18a>
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	781b      	ldrb	r3, [r3, #0]
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	4413      	add	r3, r2
 800b0b0:	881b      	ldrh	r3, [r3, #0]
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0bc:	83fb      	strh	r3, [r7, #30]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	781b      	ldrb	r3, [r3, #0]
 800b0c4:	009b      	lsls	r3, r3, #2
 800b0c6:	441a      	add	r2, r3
 800b0c8:	8bfb      	ldrh	r3, [r7, #30]
 800b0ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b0d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	781b      	ldrb	r3, [r3, #0]
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	4413      	add	r3, r2
 800b0e8:	881b      	ldrh	r3, [r3, #0]
 800b0ea:	83bb      	strh	r3, [r7, #28]
 800b0ec:	8bbb      	ldrh	r3, [r7, #28]
 800b0ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d01b      	beq.n	800b12e <USB_DeactivateEndpoint+0x1da>
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	009b      	lsls	r3, r3, #2
 800b0fe:	4413      	add	r3, r2
 800b100:	881b      	ldrh	r3, [r3, #0]
 800b102:	b29b      	uxth	r3, r3
 800b104:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b108:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b10c:	837b      	strh	r3, [r7, #26]
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	441a      	add	r2, r3
 800b118:	8b7b      	ldrh	r3, [r7, #26]
 800b11a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b11e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b122:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b126:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	4413      	add	r3, r2
 800b138:	881b      	ldrh	r3, [r3, #0]
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b140:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b144:	833b      	strh	r3, [r7, #24]
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	441a      	add	r2, r3
 800b150:	8b3b      	ldrh	r3, [r7, #24]
 800b152:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b156:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b15a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b15e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b162:	b29b      	uxth	r3, r3
 800b164:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b166:	687a      	ldr	r2, [r7, #4]
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	881b      	ldrh	r3, [r3, #0]
 800b172:	b29b      	uxth	r3, r3
 800b174:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b178:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b17c:	82fb      	strh	r3, [r7, #22]
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	441a      	add	r2, r3
 800b188:	8afb      	ldrh	r3, [r7, #22]
 800b18a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b18e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b19e:	687a      	ldr	r2, [r7, #4]
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	781b      	ldrb	r3, [r3, #0]
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	4413      	add	r3, r2
 800b1a8:	881b      	ldrh	r3, [r3, #0]
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1b4:	82bb      	strh	r3, [r7, #20]
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	781b      	ldrb	r3, [r3, #0]
 800b1bc:	009b      	lsls	r3, r3, #2
 800b1be:	441a      	add	r2, r3
 800b1c0:	8abb      	ldrh	r3, [r7, #20]
 800b1c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	8013      	strh	r3, [r2, #0]
 800b1d6:	e0a3      	b.n	800b320 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b1d8:	687a      	ldr	r2, [r7, #4]
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	009b      	lsls	r3, r3, #2
 800b1e0:	4413      	add	r3, r2
 800b1e2:	881b      	ldrh	r3, [r3, #0]
 800b1e4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b1e6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b1e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d01b      	beq.n	800b228 <USB_DeactivateEndpoint+0x2d4>
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	781b      	ldrb	r3, [r3, #0]
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	4413      	add	r3, r2
 800b1fa:	881b      	ldrh	r3, [r3, #0]
 800b1fc:	b29b      	uxth	r3, r3
 800b1fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b206:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	781b      	ldrb	r3, [r3, #0]
 800b20e:	009b      	lsls	r3, r3, #2
 800b210:	441a      	add	r2, r3
 800b212:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b214:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b218:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b21c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b220:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b224:	b29b      	uxth	r3, r3
 800b226:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b228:	687a      	ldr	r2, [r7, #4]
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	4413      	add	r3, r2
 800b232:	881b      	ldrh	r3, [r3, #0]
 800b234:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b236:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d01b      	beq.n	800b278 <USB_DeactivateEndpoint+0x324>
 800b240:	687a      	ldr	r2, [r7, #4]
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	781b      	ldrb	r3, [r3, #0]
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	4413      	add	r3, r2
 800b24a:	881b      	ldrh	r3, [r3, #0]
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b256:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b258:	687a      	ldr	r2, [r7, #4]
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	009b      	lsls	r3, r3, #2
 800b260:	441a      	add	r2, r3
 800b262:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b264:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b268:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b26c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b270:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b274:	b29b      	uxth	r3, r3
 800b276:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	009b      	lsls	r3, r3, #2
 800b280:	4413      	add	r3, r2
 800b282:	881b      	ldrh	r3, [r3, #0]
 800b284:	b29b      	uxth	r3, r3
 800b286:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b28a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b28e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	009b      	lsls	r3, r3, #2
 800b298:	441a      	add	r2, r3
 800b29a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b29c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b2a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2ac:	b29b      	uxth	r3, r3
 800b2ae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	781b      	ldrb	r3, [r3, #0]
 800b2b6:	009b      	lsls	r3, r3, #2
 800b2b8:	4413      	add	r3, r2
 800b2ba:	881b      	ldrh	r3, [r3, #0]
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b2c8:	687a      	ldr	r2, [r7, #4]
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	781b      	ldrb	r3, [r3, #0]
 800b2ce:	009b      	lsls	r3, r3, #2
 800b2d0:	441a      	add	r2, r3
 800b2d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2e4:	b29b      	uxth	r3, r3
 800b2e6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b2e8:	687a      	ldr	r2, [r7, #4]
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	781b      	ldrb	r3, [r3, #0]
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	4413      	add	r3, r2
 800b2f2:	881b      	ldrh	r3, [r3, #0]
 800b2f4:	b29b      	uxth	r3, r3
 800b2f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2fe:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	781b      	ldrb	r3, [r3, #0]
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	441a      	add	r2, r3
 800b30a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b30c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b310:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b314:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b31c:	b29b      	uxth	r3, r3
 800b31e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b320:	2300      	movs	r3, #0
}
 800b322:	4618      	mov	r0, r3
 800b324:	3734      	adds	r7, #52	@ 0x34
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr

0800b32e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b32e:	b580      	push	{r7, lr}
 800b330:	b0ac      	sub	sp, #176	@ 0xb0
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
 800b336:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	785b      	ldrb	r3, [r3, #1]
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	f040 84ca 	bne.w	800bcd6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	699a      	ldr	r2, [r3, #24]
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	691b      	ldr	r3, [r3, #16]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d904      	bls.n	800b358 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	691b      	ldr	r3, [r3, #16]
 800b352:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b356:	e003      	b.n	800b360 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	699b      	ldr	r3, [r3, #24]
 800b35c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	7b1b      	ldrb	r3, [r3, #12]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d122      	bne.n	800b3ae <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	6959      	ldr	r1, [r3, #20]
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	88da      	ldrh	r2, [r3, #6]
 800b370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b374:	b29b      	uxth	r3, r3
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f000 febd 	bl	800c0f6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	613b      	str	r3, [r7, #16]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b386:	b29b      	uxth	r3, r3
 800b388:	461a      	mov	r2, r3
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	4413      	add	r3, r2
 800b38e:	613b      	str	r3, [r7, #16]
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	00da      	lsls	r2, r3, #3
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	4413      	add	r3, r2
 800b39a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b39e:	60fb      	str	r3, [r7, #12]
 800b3a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3a4:	b29a      	uxth	r2, r3
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	801a      	strh	r2, [r3, #0]
 800b3aa:	f000 bc6f 	b.w	800bc8c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	78db      	ldrb	r3, [r3, #3]
 800b3b2:	2b02      	cmp	r3, #2
 800b3b4:	f040 831e 	bne.w	800b9f4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	6a1a      	ldr	r2, [r3, #32]
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	691b      	ldr	r3, [r3, #16]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	f240 82cf 	bls.w	800b964 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	781b      	ldrb	r3, [r3, #0]
 800b3cc:	009b      	lsls	r3, r3, #2
 800b3ce:	4413      	add	r3, r2
 800b3d0:	881b      	ldrh	r3, [r3, #0]
 800b3d2:	b29b      	uxth	r3, r3
 800b3d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3dc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b3e0:	687a      	ldr	r2, [r7, #4]
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	781b      	ldrb	r3, [r3, #0]
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	441a      	add	r2, r3
 800b3ea:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b3ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3f6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b3fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	6a1a      	ldr	r2, [r3, #32]
 800b406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b40a:	1ad2      	subs	r2, r2, r3
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	009b      	lsls	r3, r3, #2
 800b418:	4413      	add	r3, r2
 800b41a:	881b      	ldrh	r3, [r3, #0]
 800b41c:	b29b      	uxth	r3, r3
 800b41e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b422:	2b00      	cmp	r3, #0
 800b424:	f000 814f 	beq.w	800b6c6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	785b      	ldrb	r3, [r3, #1]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d16b      	bne.n	800b50c <USB_EPStartXfer+0x1de>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b43e:	b29b      	uxth	r3, r3
 800b440:	461a      	mov	r2, r3
 800b442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b444:	4413      	add	r3, r2
 800b446:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	781b      	ldrb	r3, [r3, #0]
 800b44c:	00da      	lsls	r2, r3, #3
 800b44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b450:	4413      	add	r3, r2
 800b452:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b456:	627b      	str	r3, [r7, #36]	@ 0x24
 800b458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45a:	881b      	ldrh	r3, [r3, #0]
 800b45c:	b29b      	uxth	r3, r3
 800b45e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b462:	b29a      	uxth	r2, r3
 800b464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b466:	801a      	strh	r2, [r3, #0]
 800b468:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d10a      	bne.n	800b486 <USB_EPStartXfer+0x158>
 800b470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b472:	881b      	ldrh	r3, [r3, #0]
 800b474:	b29b      	uxth	r3, r3
 800b476:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b47a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b47e:	b29a      	uxth	r2, r3
 800b480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b482:	801a      	strh	r2, [r3, #0]
 800b484:	e05b      	b.n	800b53e <USB_EPStartXfer+0x210>
 800b486:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b48a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b48c:	d81c      	bhi.n	800b4c8 <USB_EPStartXfer+0x19a>
 800b48e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b492:	085b      	lsrs	r3, r3, #1
 800b494:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b498:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b49c:	f003 0301 	and.w	r3, r3, #1
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d004      	beq.n	800b4ae <USB_EPStartXfer+0x180>
 800b4a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4a8:	3301      	adds	r3, #1
 800b4aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b0:	881b      	ldrh	r3, [r3, #0]
 800b4b2:	b29a      	uxth	r2, r3
 800b4b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4b8:	b29b      	uxth	r3, r3
 800b4ba:	029b      	lsls	r3, r3, #10
 800b4bc:	b29b      	uxth	r3, r3
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	b29a      	uxth	r2, r3
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c4:	801a      	strh	r2, [r3, #0]
 800b4c6:	e03a      	b.n	800b53e <USB_EPStartXfer+0x210>
 800b4c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4cc:	095b      	lsrs	r3, r3, #5
 800b4ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b4d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4d6:	f003 031f 	and.w	r3, r3, #31
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d104      	bne.n	800b4e8 <USB_EPStartXfer+0x1ba>
 800b4de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ea:	881b      	ldrh	r3, [r3, #0]
 800b4ec:	b29a      	uxth	r2, r3
 800b4ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4f2:	b29b      	uxth	r3, r3
 800b4f4:	029b      	lsls	r3, r3, #10
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	4313      	orrs	r3, r2
 800b4fa:	b29b      	uxth	r3, r3
 800b4fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b504:	b29a      	uxth	r2, r3
 800b506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b508:	801a      	strh	r2, [r3, #0]
 800b50a:	e018      	b.n	800b53e <USB_EPStartXfer+0x210>
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	785b      	ldrb	r3, [r3, #1]
 800b510:	2b01      	cmp	r3, #1
 800b512:	d114      	bne.n	800b53e <USB_EPStartXfer+0x210>
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	461a      	mov	r2, r3
 800b51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b520:	4413      	add	r3, r2
 800b522:	633b      	str	r3, [r7, #48]	@ 0x30
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	00da      	lsls	r2, r3, #3
 800b52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b52c:	4413      	add	r3, r2
 800b52e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b534:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b538:	b29a      	uxth	r2, r3
 800b53a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b53c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	895b      	ldrh	r3, [r3, #10]
 800b542:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	6959      	ldr	r1, [r3, #20]
 800b54a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b54e:	b29b      	uxth	r3, r3
 800b550:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f000 fdce 	bl	800c0f6 <USB_WritePMA>
            ep->xfer_buff += len;
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	695a      	ldr	r2, [r3, #20]
 800b55e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b562:	441a      	add	r2, r3
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	6a1a      	ldr	r2, [r3, #32]
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	691b      	ldr	r3, [r3, #16]
 800b570:	429a      	cmp	r2, r3
 800b572:	d907      	bls.n	800b584 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	6a1a      	ldr	r2, [r3, #32]
 800b578:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b57c:	1ad2      	subs	r2, r2, r3
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	621a      	str	r2, [r3, #32]
 800b582:	e006      	b.n	800b592 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	6a1b      	ldr	r3, [r3, #32]
 800b588:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	2200      	movs	r2, #0
 800b590:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	785b      	ldrb	r3, [r3, #1]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d16b      	bne.n	800b672 <USB_EPStartXfer+0x344>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	61bb      	str	r3, [r7, #24]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b5a4:	b29b      	uxth	r3, r3
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	69bb      	ldr	r3, [r7, #24]
 800b5aa:	4413      	add	r3, r2
 800b5ac:	61bb      	str	r3, [r7, #24]
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	781b      	ldrb	r3, [r3, #0]
 800b5b2:	00da      	lsls	r2, r3, #3
 800b5b4:	69bb      	ldr	r3, [r7, #24]
 800b5b6:	4413      	add	r3, r2
 800b5b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b5bc:	617b      	str	r3, [r7, #20]
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	881b      	ldrh	r3, [r3, #0]
 800b5c2:	b29b      	uxth	r3, r3
 800b5c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b5c8:	b29a      	uxth	r2, r3
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	801a      	strh	r2, [r3, #0]
 800b5ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d10a      	bne.n	800b5ec <USB_EPStartXfer+0x2be>
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	881b      	ldrh	r3, [r3, #0]
 800b5da:	b29b      	uxth	r3, r3
 800b5dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b5e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b5e4:	b29a      	uxth	r2, r3
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	801a      	strh	r2, [r3, #0]
 800b5ea:	e05d      	b.n	800b6a8 <USB_EPStartXfer+0x37a>
 800b5ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5f0:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5f2:	d81c      	bhi.n	800b62e <USB_EPStartXfer+0x300>
 800b5f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5f8:	085b      	lsrs	r3, r3, #1
 800b5fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b5fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b602:	f003 0301 	and.w	r3, r3, #1
 800b606:	2b00      	cmp	r3, #0
 800b608:	d004      	beq.n	800b614 <USB_EPStartXfer+0x2e6>
 800b60a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b60e:	3301      	adds	r3, #1
 800b610:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	881b      	ldrh	r3, [r3, #0]
 800b618:	b29a      	uxth	r2, r3
 800b61a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b61e:	b29b      	uxth	r3, r3
 800b620:	029b      	lsls	r3, r3, #10
 800b622:	b29b      	uxth	r3, r3
 800b624:	4313      	orrs	r3, r2
 800b626:	b29a      	uxth	r2, r3
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	801a      	strh	r2, [r3, #0]
 800b62c:	e03c      	b.n	800b6a8 <USB_EPStartXfer+0x37a>
 800b62e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b632:	095b      	lsrs	r3, r3, #5
 800b634:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b638:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b63c:	f003 031f 	and.w	r3, r3, #31
 800b640:	2b00      	cmp	r3, #0
 800b642:	d104      	bne.n	800b64e <USB_EPStartXfer+0x320>
 800b644:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b648:	3b01      	subs	r3, #1
 800b64a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b64e:	697b      	ldr	r3, [r7, #20]
 800b650:	881b      	ldrh	r3, [r3, #0]
 800b652:	b29a      	uxth	r2, r3
 800b654:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b658:	b29b      	uxth	r3, r3
 800b65a:	029b      	lsls	r3, r3, #10
 800b65c:	b29b      	uxth	r3, r3
 800b65e:	4313      	orrs	r3, r2
 800b660:	b29b      	uxth	r3, r3
 800b662:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b666:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b66a:	b29a      	uxth	r2, r3
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	801a      	strh	r2, [r3, #0]
 800b670:	e01a      	b.n	800b6a8 <USB_EPStartXfer+0x37a>
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	785b      	ldrb	r3, [r3, #1]
 800b676:	2b01      	cmp	r3, #1
 800b678:	d116      	bne.n	800b6a8 <USB_EPStartXfer+0x37a>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	623b      	str	r3, [r7, #32]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b684:	b29b      	uxth	r3, r3
 800b686:	461a      	mov	r2, r3
 800b688:	6a3b      	ldr	r3, [r7, #32]
 800b68a:	4413      	add	r3, r2
 800b68c:	623b      	str	r3, [r7, #32]
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	00da      	lsls	r2, r3, #3
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	4413      	add	r3, r2
 800b698:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b69c:	61fb      	str	r3, [r7, #28]
 800b69e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6a2:	b29a      	uxth	r2, r3
 800b6a4:	69fb      	ldr	r3, [r7, #28]
 800b6a6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	891b      	ldrh	r3, [r3, #8]
 800b6ac:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	6959      	ldr	r1, [r3, #20]
 800b6b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f000 fd19 	bl	800c0f6 <USB_WritePMA>
 800b6c4:	e2e2      	b.n	800bc8c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	785b      	ldrb	r3, [r3, #1]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d16b      	bne.n	800b7a6 <USB_EPStartXfer+0x478>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b6d8:	b29b      	uxth	r3, r3
 800b6da:	461a      	mov	r2, r3
 800b6dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6de:	4413      	add	r3, r2
 800b6e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	781b      	ldrb	r3, [r3, #0]
 800b6e6:	00da      	lsls	r2, r3, #3
 800b6e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6ea:	4413      	add	r3, r2
 800b6ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b6f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6f4:	881b      	ldrh	r3, [r3, #0]
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b6fc:	b29a      	uxth	r2, r3
 800b6fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b700:	801a      	strh	r2, [r3, #0]
 800b702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b706:	2b00      	cmp	r3, #0
 800b708:	d10a      	bne.n	800b720 <USB_EPStartXfer+0x3f2>
 800b70a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b70c:	881b      	ldrh	r3, [r3, #0]
 800b70e:	b29b      	uxth	r3, r3
 800b710:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b714:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b718:	b29a      	uxth	r2, r3
 800b71a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b71c:	801a      	strh	r2, [r3, #0]
 800b71e:	e05d      	b.n	800b7dc <USB_EPStartXfer+0x4ae>
 800b720:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b724:	2b3e      	cmp	r3, #62	@ 0x3e
 800b726:	d81c      	bhi.n	800b762 <USB_EPStartXfer+0x434>
 800b728:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b72c:	085b      	lsrs	r3, r3, #1
 800b72e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d004      	beq.n	800b748 <USB_EPStartXfer+0x41a>
 800b73e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b742:	3301      	adds	r3, #1
 800b744:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b74a:	881b      	ldrh	r3, [r3, #0]
 800b74c:	b29a      	uxth	r2, r3
 800b74e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b752:	b29b      	uxth	r3, r3
 800b754:	029b      	lsls	r3, r3, #10
 800b756:	b29b      	uxth	r3, r3
 800b758:	4313      	orrs	r3, r2
 800b75a:	b29a      	uxth	r2, r3
 800b75c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b75e:	801a      	strh	r2, [r3, #0]
 800b760:	e03c      	b.n	800b7dc <USB_EPStartXfer+0x4ae>
 800b762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b766:	095b      	lsrs	r3, r3, #5
 800b768:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b76c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b770:	f003 031f 	and.w	r3, r3, #31
 800b774:	2b00      	cmp	r3, #0
 800b776:	d104      	bne.n	800b782 <USB_EPStartXfer+0x454>
 800b778:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b77c:	3b01      	subs	r3, #1
 800b77e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b782:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b784:	881b      	ldrh	r3, [r3, #0]
 800b786:	b29a      	uxth	r2, r3
 800b788:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b78c:	b29b      	uxth	r3, r3
 800b78e:	029b      	lsls	r3, r3, #10
 800b790:	b29b      	uxth	r3, r3
 800b792:	4313      	orrs	r3, r2
 800b794:	b29b      	uxth	r3, r3
 800b796:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b79a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b79e:	b29a      	uxth	r2, r3
 800b7a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7a2:	801a      	strh	r2, [r3, #0]
 800b7a4:	e01a      	b.n	800b7dc <USB_EPStartXfer+0x4ae>
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	785b      	ldrb	r3, [r3, #1]
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d116      	bne.n	800b7dc <USB_EPStartXfer+0x4ae>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	653b      	str	r3, [r7, #80]	@ 0x50
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	461a      	mov	r2, r3
 800b7bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7be:	4413      	add	r3, r2
 800b7c0:	653b      	str	r3, [r7, #80]	@ 0x50
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	781b      	ldrb	r3, [r3, #0]
 800b7c6:	00da      	lsls	r2, r3, #3
 800b7c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7ca:	4413      	add	r3, r2
 800b7cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b7d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7d6:	b29a      	uxth	r2, r3
 800b7d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	891b      	ldrh	r3, [r3, #8]
 800b7e0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	6959      	ldr	r1, [r3, #20]
 800b7e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 fc7f 	bl	800c0f6 <USB_WritePMA>
            ep->xfer_buff += len;
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	695a      	ldr	r2, [r3, #20]
 800b7fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b800:	441a      	add	r2, r3
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	6a1a      	ldr	r2, [r3, #32]
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	691b      	ldr	r3, [r3, #16]
 800b80e:	429a      	cmp	r2, r3
 800b810:	d907      	bls.n	800b822 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	6a1a      	ldr	r2, [r3, #32]
 800b816:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b81a:	1ad2      	subs	r2, r2, r3
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	621a      	str	r2, [r3, #32]
 800b820:	e006      	b.n	800b830 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	6a1b      	ldr	r3, [r3, #32]
 800b826:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	2200      	movs	r2, #0
 800b82e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	643b      	str	r3, [r7, #64]	@ 0x40
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	785b      	ldrb	r3, [r3, #1]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d16b      	bne.n	800b914 <USB_EPStartXfer+0x5e6>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b846:	b29b      	uxth	r3, r3
 800b848:	461a      	mov	r2, r3
 800b84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b84c:	4413      	add	r3, r2
 800b84e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	00da      	lsls	r2, r3, #3
 800b856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b858:	4413      	add	r3, r2
 800b85a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b85e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b862:	881b      	ldrh	r3, [r3, #0]
 800b864:	b29b      	uxth	r3, r3
 800b866:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b86a:	b29a      	uxth	r2, r3
 800b86c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b86e:	801a      	strh	r2, [r3, #0]
 800b870:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b874:	2b00      	cmp	r3, #0
 800b876:	d10a      	bne.n	800b88e <USB_EPStartXfer+0x560>
 800b878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b87a:	881b      	ldrh	r3, [r3, #0]
 800b87c:	b29b      	uxth	r3, r3
 800b87e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b882:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b886:	b29a      	uxth	r2, r3
 800b888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b88a:	801a      	strh	r2, [r3, #0]
 800b88c:	e05b      	b.n	800b946 <USB_EPStartXfer+0x618>
 800b88e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b892:	2b3e      	cmp	r3, #62	@ 0x3e
 800b894:	d81c      	bhi.n	800b8d0 <USB_EPStartXfer+0x5a2>
 800b896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b89a:	085b      	lsrs	r3, r3, #1
 800b89c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b8a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8a4:	f003 0301 	and.w	r3, r3, #1
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d004      	beq.n	800b8b6 <USB_EPStartXfer+0x588>
 800b8ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b8b0:	3301      	adds	r3, #1
 800b8b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b8b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8b8:	881b      	ldrh	r3, [r3, #0]
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b8c0:	b29b      	uxth	r3, r3
 800b8c2:	029b      	lsls	r3, r3, #10
 800b8c4:	b29b      	uxth	r3, r3
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	b29a      	uxth	r2, r3
 800b8ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8cc:	801a      	strh	r2, [r3, #0]
 800b8ce:	e03a      	b.n	800b946 <USB_EPStartXfer+0x618>
 800b8d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8d4:	095b      	lsrs	r3, r3, #5
 800b8d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b8da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8de:	f003 031f 	and.w	r3, r3, #31
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d104      	bne.n	800b8f0 <USB_EPStartXfer+0x5c2>
 800b8e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b8ea:	3b01      	subs	r3, #1
 800b8ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b8f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8f2:	881b      	ldrh	r3, [r3, #0]
 800b8f4:	b29a      	uxth	r2, r3
 800b8f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	029b      	lsls	r3, r3, #10
 800b8fe:	b29b      	uxth	r3, r3
 800b900:	4313      	orrs	r3, r2
 800b902:	b29b      	uxth	r3, r3
 800b904:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b908:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b90c:	b29a      	uxth	r2, r3
 800b90e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b910:	801a      	strh	r2, [r3, #0]
 800b912:	e018      	b.n	800b946 <USB_EPStartXfer+0x618>
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	785b      	ldrb	r3, [r3, #1]
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d114      	bne.n	800b946 <USB_EPStartXfer+0x618>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b922:	b29b      	uxth	r3, r3
 800b924:	461a      	mov	r2, r3
 800b926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b928:	4413      	add	r3, r2
 800b92a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	781b      	ldrb	r3, [r3, #0]
 800b930:	00da      	lsls	r2, r3, #3
 800b932:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b934:	4413      	add	r3, r2
 800b936:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b93c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b940:	b29a      	uxth	r2, r3
 800b942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b944:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	895b      	ldrh	r3, [r3, #10]
 800b94a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	6959      	ldr	r1, [r3, #20]
 800b952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b956:	b29b      	uxth	r3, r3
 800b958:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b95c:	6878      	ldr	r0, [r7, #4]
 800b95e:	f000 fbca 	bl	800c0f6 <USB_WritePMA>
 800b962:	e193      	b.n	800bc8c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	6a1b      	ldr	r3, [r3, #32]
 800b968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	781b      	ldrb	r3, [r3, #0]
 800b972:	009b      	lsls	r3, r3, #2
 800b974:	4413      	add	r3, r2
 800b976:	881b      	ldrh	r3, [r3, #0]
 800b978:	b29b      	uxth	r3, r3
 800b97a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b97e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b982:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b986:	687a      	ldr	r2, [r7, #4]
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	781b      	ldrb	r3, [r3, #0]
 800b98c:	009b      	lsls	r3, r3, #2
 800b98e:	441a      	add	r2, r3
 800b990:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b994:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b998:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b99c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b9a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9a4:	b29b      	uxth	r3, r3
 800b9a6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9b8:	4413      	add	r3, r2
 800b9ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	00da      	lsls	r2, r3, #3
 800b9c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9c4:	4413      	add	r3, r2
 800b9c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b9ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b9cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9d0:	b29a      	uxth	r2, r3
 800b9d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b9d4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	891b      	ldrh	r3, [r3, #8]
 800b9da:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	6959      	ldr	r1, [r3, #20]
 800b9e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f000 fb82 	bl	800c0f6 <USB_WritePMA>
 800b9f2:	e14b      	b.n	800bc8c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	6a1a      	ldr	r2, [r3, #32]
 800b9f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9fc:	1ad2      	subs	r2, r2, r3
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	781b      	ldrb	r3, [r3, #0]
 800ba08:	009b      	lsls	r3, r3, #2
 800ba0a:	4413      	add	r3, r2
 800ba0c:	881b      	ldrh	r3, [r3, #0]
 800ba0e:	b29b      	uxth	r3, r3
 800ba10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	f000 809a 	beq.w	800bb4e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	673b      	str	r3, [r7, #112]	@ 0x70
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	785b      	ldrb	r3, [r3, #1]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d16b      	bne.n	800bafe <USB_EPStartXfer+0x7d0>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba30:	b29b      	uxth	r3, r3
 800ba32:	461a      	mov	r2, r3
 800ba34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba36:	4413      	add	r3, r2
 800ba38:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	00da      	lsls	r2, r3, #3
 800ba40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba42:	4413      	add	r3, r2
 800ba44:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba48:	667b      	str	r3, [r7, #100]	@ 0x64
 800ba4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba4c:	881b      	ldrh	r3, [r3, #0]
 800ba4e:	b29b      	uxth	r3, r3
 800ba50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ba54:	b29a      	uxth	r2, r3
 800ba56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba58:	801a      	strh	r2, [r3, #0]
 800ba5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d10a      	bne.n	800ba78 <USB_EPStartXfer+0x74a>
 800ba62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba64:	881b      	ldrh	r3, [r3, #0]
 800ba66:	b29b      	uxth	r3, r3
 800ba68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba70:	b29a      	uxth	r2, r3
 800ba72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba74:	801a      	strh	r2, [r3, #0]
 800ba76:	e05b      	b.n	800bb30 <USB_EPStartXfer+0x802>
 800ba78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ba7e:	d81c      	bhi.n	800baba <USB_EPStartXfer+0x78c>
 800ba80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba84:	085b      	lsrs	r3, r3, #1
 800ba86:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ba8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba8e:	f003 0301 	and.w	r3, r3, #1
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d004      	beq.n	800baa0 <USB_EPStartXfer+0x772>
 800ba96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800baa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800baa2:	881b      	ldrh	r3, [r3, #0]
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800baaa:	b29b      	uxth	r3, r3
 800baac:	029b      	lsls	r3, r3, #10
 800baae:	b29b      	uxth	r3, r3
 800bab0:	4313      	orrs	r3, r2
 800bab2:	b29a      	uxth	r2, r3
 800bab4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bab6:	801a      	strh	r2, [r3, #0]
 800bab8:	e03a      	b.n	800bb30 <USB_EPStartXfer+0x802>
 800baba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800babe:	095b      	lsrs	r3, r3, #5
 800bac0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bac4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bac8:	f003 031f 	and.w	r3, r3, #31
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d104      	bne.n	800bada <USB_EPStartXfer+0x7ac>
 800bad0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bad4:	3b01      	subs	r3, #1
 800bad6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bada:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800badc:	881b      	ldrh	r3, [r3, #0]
 800bade:	b29a      	uxth	r2, r3
 800bae0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bae4:	b29b      	uxth	r3, r3
 800bae6:	029b      	lsls	r3, r3, #10
 800bae8:	b29b      	uxth	r3, r3
 800baea:	4313      	orrs	r3, r2
 800baec:	b29b      	uxth	r3, r3
 800baee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baf6:	b29a      	uxth	r2, r3
 800baf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bafa:	801a      	strh	r2, [r3, #0]
 800bafc:	e018      	b.n	800bb30 <USB_EPStartXfer+0x802>
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	785b      	ldrb	r3, [r3, #1]
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d114      	bne.n	800bb30 <USB_EPStartXfer+0x802>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	461a      	mov	r2, r3
 800bb10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb12:	4413      	add	r3, r2
 800bb14:	673b      	str	r3, [r7, #112]	@ 0x70
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	781b      	ldrb	r3, [r3, #0]
 800bb1a:	00da      	lsls	r2, r3, #3
 800bb1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb1e:	4413      	add	r3, r2
 800bb20:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bb24:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bb26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb2a:	b29a      	uxth	r2, r3
 800bb2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb2e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	895b      	ldrh	r3, [r3, #10]
 800bb34:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	6959      	ldr	r1, [r3, #20]
 800bb3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb40:	b29b      	uxth	r3, r3
 800bb42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bb46:	6878      	ldr	r0, [r7, #4]
 800bb48:	f000 fad5 	bl	800c0f6 <USB_WritePMA>
 800bb4c:	e09e      	b.n	800bc8c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	785b      	ldrb	r3, [r3, #1]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d16b      	bne.n	800bc2e <USB_EPStartXfer+0x900>
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	461a      	mov	r2, r3
 800bb64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bb66:	4413      	add	r3, r2
 800bb68:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	781b      	ldrb	r3, [r3, #0]
 800bb6e:	00da      	lsls	r2, r3, #3
 800bb70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bb72:	4413      	add	r3, r2
 800bb74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bb78:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bb7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb7c:	881b      	ldrh	r3, [r3, #0]
 800bb7e:	b29b      	uxth	r3, r3
 800bb80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bb84:	b29a      	uxth	r2, r3
 800bb86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb88:	801a      	strh	r2, [r3, #0]
 800bb8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d10a      	bne.n	800bba8 <USB_EPStartXfer+0x87a>
 800bb92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb94:	881b      	ldrh	r3, [r3, #0]
 800bb96:	b29b      	uxth	r3, r3
 800bb98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bba0:	b29a      	uxth	r2, r3
 800bba2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bba4:	801a      	strh	r2, [r3, #0]
 800bba6:	e063      	b.n	800bc70 <USB_EPStartXfer+0x942>
 800bba8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbac:	2b3e      	cmp	r3, #62	@ 0x3e
 800bbae:	d81c      	bhi.n	800bbea <USB_EPStartXfer+0x8bc>
 800bbb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbb4:	085b      	lsrs	r3, r3, #1
 800bbb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bbba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbbe:	f003 0301 	and.w	r3, r3, #1
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d004      	beq.n	800bbd0 <USB_EPStartXfer+0x8a2>
 800bbc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbca:	3301      	adds	r3, #1
 800bbcc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bbd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bbd2:	881b      	ldrh	r3, [r3, #0]
 800bbd4:	b29a      	uxth	r2, r3
 800bbd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbda:	b29b      	uxth	r3, r3
 800bbdc:	029b      	lsls	r3, r3, #10
 800bbde:	b29b      	uxth	r3, r3
 800bbe0:	4313      	orrs	r3, r2
 800bbe2:	b29a      	uxth	r2, r3
 800bbe4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bbe6:	801a      	strh	r2, [r3, #0]
 800bbe8:	e042      	b.n	800bc70 <USB_EPStartXfer+0x942>
 800bbea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbee:	095b      	lsrs	r3, r3, #5
 800bbf0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bbf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbf8:	f003 031f 	and.w	r3, r3, #31
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d104      	bne.n	800bc0a <USB_EPStartXfer+0x8dc>
 800bc00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc04:	3b01      	subs	r3, #1
 800bc06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc0c:	881b      	ldrh	r3, [r3, #0]
 800bc0e:	b29a      	uxth	r2, r3
 800bc10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	029b      	lsls	r3, r3, #10
 800bc18:	b29b      	uxth	r3, r3
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	b29b      	uxth	r3, r3
 800bc1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc26:	b29a      	uxth	r2, r3
 800bc28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc2a:	801a      	strh	r2, [r3, #0]
 800bc2c:	e020      	b.n	800bc70 <USB_EPStartXfer+0x942>
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	785b      	ldrb	r3, [r3, #1]
 800bc32:	2b01      	cmp	r3, #1
 800bc34:	d11c      	bne.n	800bc70 <USB_EPStartXfer+0x942>
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc42:	b29b      	uxth	r3, r3
 800bc44:	461a      	mov	r2, r3
 800bc46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc4a:	4413      	add	r3, r2
 800bc4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	781b      	ldrb	r3, [r3, #0]
 800bc54:	00da      	lsls	r2, r3, #3
 800bc56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc5a:	4413      	add	r3, r2
 800bc5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bc60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bc64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc68:	b29a      	uxth	r2, r3
 800bc6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc6e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	891b      	ldrh	r3, [r3, #8]
 800bc74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	6959      	ldr	r1, [r3, #20]
 800bc7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc80:	b29b      	uxth	r3, r3
 800bc82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	f000 fa35 	bl	800c0f6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bc8c:	687a      	ldr	r2, [r7, #4]
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	4413      	add	r3, r2
 800bc96:	881b      	ldrh	r3, [r3, #0]
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bca2:	817b      	strh	r3, [r7, #10]
 800bca4:	897b      	ldrh	r3, [r7, #10]
 800bca6:	f083 0310 	eor.w	r3, r3, #16
 800bcaa:	817b      	strh	r3, [r7, #10]
 800bcac:	897b      	ldrh	r3, [r7, #10]
 800bcae:	f083 0320 	eor.w	r3, r3, #32
 800bcb2:	817b      	strh	r3, [r7, #10]
 800bcb4:	687a      	ldr	r2, [r7, #4]
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	781b      	ldrb	r3, [r3, #0]
 800bcba:	009b      	lsls	r3, r3, #2
 800bcbc:	441a      	add	r2, r3
 800bcbe:	897b      	ldrh	r3, [r7, #10]
 800bcc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bcc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bcc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcd0:	b29b      	uxth	r3, r3
 800bcd2:	8013      	strh	r3, [r2, #0]
 800bcd4:	e0d5      	b.n	800be82 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	7b1b      	ldrb	r3, [r3, #12]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d156      	bne.n	800bd8c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	699b      	ldr	r3, [r3, #24]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d122      	bne.n	800bd2c <USB_EPStartXfer+0x9fe>
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	78db      	ldrb	r3, [r3, #3]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d11e      	bne.n	800bd2c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800bcee:	687a      	ldr	r2, [r7, #4]
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	781b      	ldrb	r3, [r3, #0]
 800bcf4:	009b      	lsls	r3, r3, #2
 800bcf6:	4413      	add	r3, r2
 800bcf8:	881b      	ldrh	r3, [r3, #0]
 800bcfa:	b29b      	uxth	r3, r3
 800bcfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd04:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800bd08:	687a      	ldr	r2, [r7, #4]
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	781b      	ldrb	r3, [r3, #0]
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	441a      	add	r2, r3
 800bd12:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800bd16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd1e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bd22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	8013      	strh	r3, [r2, #0]
 800bd2a:	e01d      	b.n	800bd68 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800bd2c:	687a      	ldr	r2, [r7, #4]
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	009b      	lsls	r3, r3, #2
 800bd34:	4413      	add	r3, r2
 800bd36:	881b      	ldrh	r3, [r3, #0]
 800bd38:	b29b      	uxth	r3, r3
 800bd3a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bd3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd42:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800bd46:	687a      	ldr	r2, [r7, #4]
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	009b      	lsls	r3, r3, #2
 800bd4e:	441a      	add	r2, r3
 800bd50:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800bd54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd64:	b29b      	uxth	r3, r3
 800bd66:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	699a      	ldr	r2, [r3, #24]
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	691b      	ldr	r3, [r3, #16]
 800bd70:	429a      	cmp	r2, r3
 800bd72:	d907      	bls.n	800bd84 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	699a      	ldr	r2, [r3, #24]
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	691b      	ldr	r3, [r3, #16]
 800bd7c:	1ad2      	subs	r2, r2, r3
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	619a      	str	r2, [r3, #24]
 800bd82:	e054      	b.n	800be2e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	2200      	movs	r2, #0
 800bd88:	619a      	str	r2, [r3, #24]
 800bd8a:	e050      	b.n	800be2e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	78db      	ldrb	r3, [r3, #3]
 800bd90:	2b02      	cmp	r3, #2
 800bd92:	d142      	bne.n	800be1a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	69db      	ldr	r3, [r3, #28]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d048      	beq.n	800be2e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800bd9c:	687a      	ldr	r2, [r7, #4]
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	781b      	ldrb	r3, [r3, #0]
 800bda2:	009b      	lsls	r3, r3, #2
 800bda4:	4413      	add	r3, r2
 800bda6:	881b      	ldrh	r3, [r3, #0]
 800bda8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bdac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bdb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d005      	beq.n	800bdc4 <USB_EPStartXfer+0xa96>
 800bdb8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bdbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d10b      	bne.n	800bddc <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bdc4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bdc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d12e      	bne.n	800be2e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bdd0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bdd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d128      	bne.n	800be2e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800bddc:	687a      	ldr	r2, [r7, #4]
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	781b      	ldrb	r3, [r3, #0]
 800bde2:	009b      	lsls	r3, r3, #2
 800bde4:	4413      	add	r3, r2
 800bde6:	881b      	ldrh	r3, [r3, #0]
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdf2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800bdf6:	687a      	ldr	r2, [r7, #4]
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	781b      	ldrb	r3, [r3, #0]
 800bdfc:	009b      	lsls	r3, r3, #2
 800bdfe:	441a      	add	r2, r3
 800be00:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800be04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be10:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800be14:	b29b      	uxth	r3, r3
 800be16:	8013      	strh	r3, [r2, #0]
 800be18:	e009      	b.n	800be2e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	78db      	ldrb	r3, [r3, #3]
 800be1e:	2b01      	cmp	r3, #1
 800be20:	d103      	bne.n	800be2a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	2200      	movs	r2, #0
 800be26:	619a      	str	r2, [r3, #24]
 800be28:	e001      	b.n	800be2e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800be2a:	2301      	movs	r3, #1
 800be2c:	e02a      	b.n	800be84 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800be2e:	687a      	ldr	r2, [r7, #4]
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	781b      	ldrb	r3, [r3, #0]
 800be34:	009b      	lsls	r3, r3, #2
 800be36:	4413      	add	r3, r2
 800be38:	881b      	ldrh	r3, [r3, #0]
 800be3a:	b29b      	uxth	r3, r3
 800be3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be44:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800be48:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800be4c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800be50:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800be54:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800be58:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800be5c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800be60:	687a      	ldr	r2, [r7, #4]
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	009b      	lsls	r3, r3, #2
 800be68:	441a      	add	r2, r3
 800be6a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800be6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be7e:	b29b      	uxth	r3, r3
 800be80:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800be82:	2300      	movs	r3, #0
}
 800be84:	4618      	mov	r0, r3
 800be86:	37b0      	adds	r7, #176	@ 0xb0
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800be8c:	b480      	push	{r7}
 800be8e:	b085      	sub	sp, #20
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	785b      	ldrb	r3, [r3, #1]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d020      	beq.n	800bee0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	683b      	ldr	r3, [r7, #0]
 800bea2:	781b      	ldrb	r3, [r3, #0]
 800bea4:	009b      	lsls	r3, r3, #2
 800bea6:	4413      	add	r3, r2
 800bea8:	881b      	ldrh	r3, [r3, #0]
 800beaa:	b29b      	uxth	r3, r3
 800beac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800beb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800beb4:	81bb      	strh	r3, [r7, #12]
 800beb6:	89bb      	ldrh	r3, [r7, #12]
 800beb8:	f083 0310 	eor.w	r3, r3, #16
 800bebc:	81bb      	strh	r3, [r7, #12]
 800bebe:	687a      	ldr	r2, [r7, #4]
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	781b      	ldrb	r3, [r3, #0]
 800bec4:	009b      	lsls	r3, r3, #2
 800bec6:	441a      	add	r2, r3
 800bec8:	89bb      	ldrh	r3, [r7, #12]
 800beca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bece:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bed2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800beda:	b29b      	uxth	r3, r3
 800bedc:	8013      	strh	r3, [r2, #0]
 800bede:	e01f      	b.n	800bf20 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800bee0:	687a      	ldr	r2, [r7, #4]
 800bee2:	683b      	ldr	r3, [r7, #0]
 800bee4:	781b      	ldrb	r3, [r3, #0]
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	4413      	add	r3, r2
 800beea:	881b      	ldrh	r3, [r3, #0]
 800beec:	b29b      	uxth	r3, r3
 800beee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bef6:	81fb      	strh	r3, [r7, #14]
 800bef8:	89fb      	ldrh	r3, [r7, #14]
 800befa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800befe:	81fb      	strh	r3, [r7, #14]
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	781b      	ldrb	r3, [r3, #0]
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	441a      	add	r2, r3
 800bf0a:	89fb      	ldrh	r3, [r7, #14]
 800bf0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf1c:	b29b      	uxth	r3, r3
 800bf1e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bf20:	2300      	movs	r3, #0
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3714      	adds	r7, #20
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr

0800bf2e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bf2e:	b480      	push	{r7}
 800bf30:	b087      	sub	sp, #28
 800bf32:	af00      	add	r7, sp, #0
 800bf34:	6078      	str	r0, [r7, #4]
 800bf36:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	785b      	ldrb	r3, [r3, #1]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d04c      	beq.n	800bfda <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bf40:	687a      	ldr	r2, [r7, #4]
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	4413      	add	r3, r2
 800bf4a:	881b      	ldrh	r3, [r3, #0]
 800bf4c:	823b      	strh	r3, [r7, #16]
 800bf4e:	8a3b      	ldrh	r3, [r7, #16]
 800bf50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d01b      	beq.n	800bf90 <USB_EPClearStall+0x62>
 800bf58:	687a      	ldr	r2, [r7, #4]
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	781b      	ldrb	r3, [r3, #0]
 800bf5e:	009b      	lsls	r3, r3, #2
 800bf60:	4413      	add	r3, r2
 800bf62:	881b      	ldrh	r3, [r3, #0]
 800bf64:	b29b      	uxth	r3, r3
 800bf66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf6e:	81fb      	strh	r3, [r7, #14]
 800bf70:	687a      	ldr	r2, [r7, #4]
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	009b      	lsls	r3, r3, #2
 800bf78:	441a      	add	r2, r3
 800bf7a:	89fb      	ldrh	r3, [r7, #14]
 800bf7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bf8c:	b29b      	uxth	r3, r3
 800bf8e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	78db      	ldrb	r3, [r3, #3]
 800bf94:	2b01      	cmp	r3, #1
 800bf96:	d06c      	beq.n	800c072 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800bf98:	687a      	ldr	r2, [r7, #4]
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	781b      	ldrb	r3, [r3, #0]
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	4413      	add	r3, r2
 800bfa2:	881b      	ldrh	r3, [r3, #0]
 800bfa4:	b29b      	uxth	r3, r3
 800bfa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bfaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bfae:	81bb      	strh	r3, [r7, #12]
 800bfb0:	89bb      	ldrh	r3, [r7, #12]
 800bfb2:	f083 0320 	eor.w	r3, r3, #32
 800bfb6:	81bb      	strh	r3, [r7, #12]
 800bfb8:	687a      	ldr	r2, [r7, #4]
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	441a      	add	r2, r3
 800bfc2:	89bb      	ldrh	r3, [r7, #12]
 800bfc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfd4:	b29b      	uxth	r3, r3
 800bfd6:	8013      	strh	r3, [r2, #0]
 800bfd8:	e04b      	b.n	800c072 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	009b      	lsls	r3, r3, #2
 800bfe2:	4413      	add	r3, r2
 800bfe4:	881b      	ldrh	r3, [r3, #0]
 800bfe6:	82fb      	strh	r3, [r7, #22]
 800bfe8:	8afb      	ldrh	r3, [r7, #22]
 800bfea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d01b      	beq.n	800c02a <USB_EPClearStall+0xfc>
 800bff2:	687a      	ldr	r2, [r7, #4]
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	009b      	lsls	r3, r3, #2
 800bffa:	4413      	add	r3, r2
 800bffc:	881b      	ldrh	r3, [r3, #0]
 800bffe:	b29b      	uxth	r3, r3
 800c000:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c004:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c008:	82bb      	strh	r3, [r7, #20]
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	781b      	ldrb	r3, [r3, #0]
 800c010:	009b      	lsls	r3, r3, #2
 800c012:	441a      	add	r2, r3
 800c014:	8abb      	ldrh	r3, [r7, #20]
 800c016:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c01a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c01e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c026:	b29b      	uxth	r3, r3
 800c028:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	009b      	lsls	r3, r3, #2
 800c032:	4413      	add	r3, r2
 800c034:	881b      	ldrh	r3, [r3, #0]
 800c036:	b29b      	uxth	r3, r3
 800c038:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c03c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c040:	827b      	strh	r3, [r7, #18]
 800c042:	8a7b      	ldrh	r3, [r7, #18]
 800c044:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c048:	827b      	strh	r3, [r7, #18]
 800c04a:	8a7b      	ldrh	r3, [r7, #18]
 800c04c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c050:	827b      	strh	r3, [r7, #18]
 800c052:	687a      	ldr	r2, [r7, #4]
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	441a      	add	r2, r3
 800c05c:	8a7b      	ldrh	r3, [r7, #18]
 800c05e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c062:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c06a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c06e:	b29b      	uxth	r3, r3
 800c070:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c072:	2300      	movs	r3, #0
}
 800c074:	4618      	mov	r0, r3
 800c076:	371c      	adds	r7, #28
 800c078:	46bd      	mov	sp, r7
 800c07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07e:	4770      	bx	lr

0800c080 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c080:	b480      	push	{r7}
 800c082:	b083      	sub	sp, #12
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	460b      	mov	r3, r1
 800c08a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c08c:	78fb      	ldrb	r3, [r7, #3]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d103      	bne.n	800c09a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2280      	movs	r2, #128	@ 0x80
 800c096:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c09a:	2300      	movs	r3, #0
}
 800c09c:	4618      	mov	r0, r3
 800c09e:	370c      	adds	r7, #12
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a6:	4770      	bx	lr

0800c0a8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b083      	sub	sp, #12
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c0b6:	b29b      	uxth	r3, r3
 800c0b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0c0:	b29a      	uxth	r2, r3
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c0c8:	2300      	movs	r3, #0
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	370c      	adds	r7, #12
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d4:	4770      	bx	lr

0800c0d6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c0d6:	b480      	push	{r7}
 800c0d8:	b085      	sub	sp, #20
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3714      	adds	r7, #20
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr

0800c0f6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c0f6:	b480      	push	{r7}
 800c0f8:	b08b      	sub	sp, #44	@ 0x2c
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	60f8      	str	r0, [r7, #12]
 800c0fe:	60b9      	str	r1, [r7, #8]
 800c100:	4611      	mov	r1, r2
 800c102:	461a      	mov	r2, r3
 800c104:	460b      	mov	r3, r1
 800c106:	80fb      	strh	r3, [r7, #6]
 800c108:	4613      	mov	r3, r2
 800c10a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c10c:	88bb      	ldrh	r3, [r7, #4]
 800c10e:	3301      	adds	r3, #1
 800c110:	085b      	lsrs	r3, r3, #1
 800c112:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c11c:	88fa      	ldrh	r2, [r7, #6]
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	4413      	add	r3, r2
 800c122:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c126:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c128:	69bb      	ldr	r3, [r7, #24]
 800c12a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c12c:	e01c      	b.n	800c168 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800c12e:	69fb      	ldr	r3, [r7, #28]
 800c130:	781b      	ldrb	r3, [r3, #0]
 800c132:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c134:	69fb      	ldr	r3, [r7, #28]
 800c136:	3301      	adds	r3, #1
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	b21b      	sxth	r3, r3
 800c13c:	021b      	lsls	r3, r3, #8
 800c13e:	b21a      	sxth	r2, r3
 800c140:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c144:	4313      	orrs	r3, r2
 800c146:	b21b      	sxth	r3, r3
 800c148:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c14a:	6a3b      	ldr	r3, [r7, #32]
 800c14c:	8a7a      	ldrh	r2, [r7, #18]
 800c14e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c150:	6a3b      	ldr	r3, [r7, #32]
 800c152:	3302      	adds	r3, #2
 800c154:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800c156:	69fb      	ldr	r3, [r7, #28]
 800c158:	3301      	adds	r3, #1
 800c15a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	3301      	adds	r3, #1
 800c160:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c164:	3b01      	subs	r3, #1
 800c166:	627b      	str	r3, [r7, #36]	@ 0x24
 800c168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d1df      	bne.n	800c12e <USB_WritePMA+0x38>
  }
}
 800c16e:	bf00      	nop
 800c170:	bf00      	nop
 800c172:	372c      	adds	r7, #44	@ 0x2c
 800c174:	46bd      	mov	sp, r7
 800c176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17a:	4770      	bx	lr

0800c17c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c17c:	b480      	push	{r7}
 800c17e:	b08b      	sub	sp, #44	@ 0x2c
 800c180:	af00      	add	r7, sp, #0
 800c182:	60f8      	str	r0, [r7, #12]
 800c184:	60b9      	str	r1, [r7, #8]
 800c186:	4611      	mov	r1, r2
 800c188:	461a      	mov	r2, r3
 800c18a:	460b      	mov	r3, r1
 800c18c:	80fb      	strh	r3, [r7, #6]
 800c18e:	4613      	mov	r3, r2
 800c190:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c192:	88bb      	ldrh	r3, [r7, #4]
 800c194:	085b      	lsrs	r3, r3, #1
 800c196:	b29b      	uxth	r3, r3
 800c198:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c1a2:	88fa      	ldrh	r2, [r7, #6]
 800c1a4:	697b      	ldr	r3, [r7, #20]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c1ac:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c1ae:	69bb      	ldr	r3, [r7, #24]
 800c1b0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1b2:	e018      	b.n	800c1e6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c1b4:	6a3b      	ldr	r3, [r7, #32]
 800c1b6:	881b      	ldrh	r3, [r3, #0]
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c1bc:	6a3b      	ldr	r3, [r7, #32]
 800c1be:	3302      	adds	r3, #2
 800c1c0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	b2da      	uxtb	r2, r3
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c1ca:	69fb      	ldr	r3, [r7, #28]
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	0a1b      	lsrs	r3, r3, #8
 800c1d4:	b2da      	uxtb	r2, r3
 800c1d6:	69fb      	ldr	r3, [r7, #28]
 800c1d8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c1da:	69fb      	ldr	r3, [r7, #28]
 800c1dc:	3301      	adds	r3, #1
 800c1de:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e2:	3b01      	subs	r3, #1
 800c1e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d1e3      	bne.n	800c1b4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c1ec:	88bb      	ldrh	r3, [r7, #4]
 800c1ee:	f003 0301 	and.w	r3, r3, #1
 800c1f2:	b29b      	uxth	r3, r3
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d007      	beq.n	800c208 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c1f8:	6a3b      	ldr	r3, [r7, #32]
 800c1fa:	881b      	ldrh	r3, [r3, #0]
 800c1fc:	b29b      	uxth	r3, r3
 800c1fe:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	b2da      	uxtb	r2, r3
 800c204:	69fb      	ldr	r3, [r7, #28]
 800c206:	701a      	strb	r2, [r3, #0]
  }
}
 800c208:	bf00      	nop
 800c20a:	372c      	adds	r7, #44	@ 0x2c
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr

0800c214 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	460b      	mov	r3, r1
 800c21e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c220:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c224:	f002 f8a6 	bl	800e374 <USBD_static_malloc>
 800c228:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d105      	bne.n	800c23c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2200      	movs	r2, #0
 800c234:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c238:	2302      	movs	r3, #2
 800c23a:	e066      	b.n	800c30a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	68fa      	ldr	r2, [r7, #12]
 800c240:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	7c1b      	ldrb	r3, [r3, #16]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d119      	bne.n	800c280 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c24c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c250:	2202      	movs	r2, #2
 800c252:	2181      	movs	r1, #129	@ 0x81
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f001 ff34 	bl	800e0c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2201      	movs	r2, #1
 800c25e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c260:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c264:	2202      	movs	r2, #2
 800c266:	2101      	movs	r1, #1
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	f001 ff2a 	bl	800e0c2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2201      	movs	r2, #1
 800c272:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2210      	movs	r2, #16
 800c27a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800c27e:	e016      	b.n	800c2ae <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c280:	2340      	movs	r3, #64	@ 0x40
 800c282:	2202      	movs	r2, #2
 800c284:	2181      	movs	r1, #129	@ 0x81
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	f001 ff1b 	bl	800e0c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2201      	movs	r2, #1
 800c290:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c292:	2340      	movs	r3, #64	@ 0x40
 800c294:	2202      	movs	r2, #2
 800c296:	2101      	movs	r1, #1
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f001 ff12 	bl	800e0c2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2210      	movs	r2, #16
 800c2aa:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c2ae:	2308      	movs	r3, #8
 800c2b0:	2203      	movs	r2, #3
 800c2b2:	2182      	movs	r1, #130	@ 0x82
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	f001 ff04 	bl	800e0c2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	2201      	movs	r2, #1
 800c2be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	7c1b      	ldrb	r3, [r3, #16]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d109      	bne.n	800c2f8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c2ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c2ee:	2101      	movs	r1, #1
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f001 ffd5 	bl	800e2a0 <USBD_LL_PrepareReceive>
 800c2f6:	e007      	b.n	800c308 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c2fe:	2340      	movs	r3, #64	@ 0x40
 800c300:	2101      	movs	r1, #1
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f001 ffcc 	bl	800e2a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c308:	2300      	movs	r3, #0
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3710      	adds	r7, #16
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}

0800c312 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c312:	b580      	push	{r7, lr}
 800c314:	b082      	sub	sp, #8
 800c316:	af00      	add	r7, sp, #0
 800c318:	6078      	str	r0, [r7, #4]
 800c31a:	460b      	mov	r3, r1
 800c31c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c31e:	2181      	movs	r1, #129	@ 0x81
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f001 fef4 	bl	800e10e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2200      	movs	r2, #0
 800c32a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c32c:	2101      	movs	r1, #1
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f001 feed 	bl	800e10e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2200      	movs	r2, #0
 800c338:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c33c:	2182      	movs	r1, #130	@ 0x82
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f001 fee5 	bl	800e10e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2200      	movs	r2, #0
 800c348:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2200      	movs	r2, #0
 800c350:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00e      	beq.n	800c37c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c364:	685b      	ldr	r3, [r3, #4]
 800c366:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c36e:	4618      	mov	r0, r3
 800c370:	f002 f80e 	bl	800e390 <USBD_static_free>
    pdev->pClassData = NULL;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2200      	movs	r2, #0
 800c378:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c37c:	2300      	movs	r3, #0
}
 800c37e:	4618      	mov	r0, r3
 800c380:	3708      	adds	r7, #8
 800c382:	46bd      	mov	sp, r7
 800c384:	bd80      	pop	{r7, pc}
	...

0800c388 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c388:	b580      	push	{r7, lr}
 800c38a:	b086      	sub	sp, #24
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c398:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c39a:	2300      	movs	r3, #0
 800c39c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c3a6:	693b      	ldr	r3, [r7, #16]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d101      	bne.n	800c3b0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800c3ac:	2303      	movs	r3, #3
 800c3ae:	e0af      	b.n	800c510 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d03f      	beq.n	800c43c <USBD_CDC_Setup+0xb4>
 800c3bc:	2b20      	cmp	r3, #32
 800c3be:	f040 809f 	bne.w	800c500 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c3c2:	683b      	ldr	r3, [r7, #0]
 800c3c4:	88db      	ldrh	r3, [r3, #6]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d02e      	beq.n	800c428 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	b25b      	sxtb	r3, r3
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	da16      	bge.n	800c402 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c3da:	689b      	ldr	r3, [r3, #8]
 800c3dc:	683a      	ldr	r2, [r7, #0]
 800c3de:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800c3e0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c3e2:	683a      	ldr	r2, [r7, #0]
 800c3e4:	88d2      	ldrh	r2, [r2, #6]
 800c3e6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c3e8:	683b      	ldr	r3, [r7, #0]
 800c3ea:	88db      	ldrh	r3, [r3, #6]
 800c3ec:	2b07      	cmp	r3, #7
 800c3ee:	bf28      	it	cs
 800c3f0:	2307      	movcs	r3, #7
 800c3f2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c3f4:	693b      	ldr	r3, [r7, #16]
 800c3f6:	89fa      	ldrh	r2, [r7, #14]
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f001 fa9f 	bl	800d93e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800c400:	e085      	b.n	800c50e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	785a      	ldrb	r2, [r3, #1]
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	88db      	ldrh	r3, [r3, #6]
 800c410:	b2da      	uxtb	r2, r3
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c418:	6939      	ldr	r1, [r7, #16]
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	88db      	ldrh	r3, [r3, #6]
 800c41e:	461a      	mov	r2, r3
 800c420:	6878      	ldr	r0, [r7, #4]
 800c422:	f001 fab8 	bl	800d996 <USBD_CtlPrepareRx>
      break;
 800c426:	e072      	b.n	800c50e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c42e:	689b      	ldr	r3, [r3, #8]
 800c430:	683a      	ldr	r2, [r7, #0]
 800c432:	7850      	ldrb	r0, [r2, #1]
 800c434:	2200      	movs	r2, #0
 800c436:	6839      	ldr	r1, [r7, #0]
 800c438:	4798      	blx	r3
      break;
 800c43a:	e068      	b.n	800c50e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	785b      	ldrb	r3, [r3, #1]
 800c440:	2b0b      	cmp	r3, #11
 800c442:	d852      	bhi.n	800c4ea <USBD_CDC_Setup+0x162>
 800c444:	a201      	add	r2, pc, #4	@ (adr r2, 800c44c <USBD_CDC_Setup+0xc4>)
 800c446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c44a:	bf00      	nop
 800c44c:	0800c47d 	.word	0x0800c47d
 800c450:	0800c4f9 	.word	0x0800c4f9
 800c454:	0800c4eb 	.word	0x0800c4eb
 800c458:	0800c4eb 	.word	0x0800c4eb
 800c45c:	0800c4eb 	.word	0x0800c4eb
 800c460:	0800c4eb 	.word	0x0800c4eb
 800c464:	0800c4eb 	.word	0x0800c4eb
 800c468:	0800c4eb 	.word	0x0800c4eb
 800c46c:	0800c4eb 	.word	0x0800c4eb
 800c470:	0800c4eb 	.word	0x0800c4eb
 800c474:	0800c4a7 	.word	0x0800c4a7
 800c478:	0800c4d1 	.word	0x0800c4d1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c482:	b2db      	uxtb	r3, r3
 800c484:	2b03      	cmp	r3, #3
 800c486:	d107      	bne.n	800c498 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c488:	f107 030a 	add.w	r3, r7, #10
 800c48c:	2202      	movs	r2, #2
 800c48e:	4619      	mov	r1, r3
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f001 fa54 	bl	800d93e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c496:	e032      	b.n	800c4fe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c498:	6839      	ldr	r1, [r7, #0]
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f001 f9de 	bl	800d85c <USBD_CtlError>
            ret = USBD_FAIL;
 800c4a0:	2303      	movs	r3, #3
 800c4a2:	75fb      	strb	r3, [r7, #23]
          break;
 800c4a4:	e02b      	b.n	800c4fe <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4ac:	b2db      	uxtb	r3, r3
 800c4ae:	2b03      	cmp	r3, #3
 800c4b0:	d107      	bne.n	800c4c2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c4b2:	f107 030d 	add.w	r3, r7, #13
 800c4b6:	2201      	movs	r2, #1
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f001 fa3f 	bl	800d93e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c4c0:	e01d      	b.n	800c4fe <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c4c2:	6839      	ldr	r1, [r7, #0]
 800c4c4:	6878      	ldr	r0, [r7, #4]
 800c4c6:	f001 f9c9 	bl	800d85c <USBD_CtlError>
            ret = USBD_FAIL;
 800c4ca:	2303      	movs	r3, #3
 800c4cc:	75fb      	strb	r3, [r7, #23]
          break;
 800c4ce:	e016      	b.n	800c4fe <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4d6:	b2db      	uxtb	r3, r3
 800c4d8:	2b03      	cmp	r3, #3
 800c4da:	d00f      	beq.n	800c4fc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800c4dc:	6839      	ldr	r1, [r7, #0]
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f001 f9bc 	bl	800d85c <USBD_CtlError>
            ret = USBD_FAIL;
 800c4e4:	2303      	movs	r3, #3
 800c4e6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c4e8:	e008      	b.n	800c4fc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c4ea:	6839      	ldr	r1, [r7, #0]
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f001 f9b5 	bl	800d85c <USBD_CtlError>
          ret = USBD_FAIL;
 800c4f2:	2303      	movs	r3, #3
 800c4f4:	75fb      	strb	r3, [r7, #23]
          break;
 800c4f6:	e002      	b.n	800c4fe <USBD_CDC_Setup+0x176>
          break;
 800c4f8:	bf00      	nop
 800c4fa:	e008      	b.n	800c50e <USBD_CDC_Setup+0x186>
          break;
 800c4fc:	bf00      	nop
      }
      break;
 800c4fe:	e006      	b.n	800c50e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800c500:	6839      	ldr	r1, [r7, #0]
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f001 f9aa 	bl	800d85c <USBD_CtlError>
      ret = USBD_FAIL;
 800c508:	2303      	movs	r3, #3
 800c50a:	75fb      	strb	r3, [r7, #23]
      break;
 800c50c:	bf00      	nop
  }

  return (uint8_t)ret;
 800c50e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c510:	4618      	mov	r0, r3
 800c512:	3718      	adds	r7, #24
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
 800c520:	460b      	mov	r3, r1
 800c522:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c52a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c532:	2b00      	cmp	r3, #0
 800c534:	d101      	bne.n	800c53a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c536:	2303      	movs	r3, #3
 800c538:	e04f      	b.n	800c5da <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c540:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c542:	78fa      	ldrb	r2, [r7, #3]
 800c544:	6879      	ldr	r1, [r7, #4]
 800c546:	4613      	mov	r3, r2
 800c548:	009b      	lsls	r3, r3, #2
 800c54a:	4413      	add	r3, r2
 800c54c:	009b      	lsls	r3, r3, #2
 800c54e:	440b      	add	r3, r1
 800c550:	3318      	adds	r3, #24
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d029      	beq.n	800c5ac <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c558:	78fa      	ldrb	r2, [r7, #3]
 800c55a:	6879      	ldr	r1, [r7, #4]
 800c55c:	4613      	mov	r3, r2
 800c55e:	009b      	lsls	r3, r3, #2
 800c560:	4413      	add	r3, r2
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	440b      	add	r3, r1
 800c566:	3318      	adds	r3, #24
 800c568:	681a      	ldr	r2, [r3, #0]
 800c56a:	78f9      	ldrb	r1, [r7, #3]
 800c56c:	68f8      	ldr	r0, [r7, #12]
 800c56e:	460b      	mov	r3, r1
 800c570:	009b      	lsls	r3, r3, #2
 800c572:	440b      	add	r3, r1
 800c574:	00db      	lsls	r3, r3, #3
 800c576:	4403      	add	r3, r0
 800c578:	3320      	adds	r3, #32
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	fbb2 f1f3 	udiv	r1, r2, r3
 800c580:	fb01 f303 	mul.w	r3, r1, r3
 800c584:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c586:	2b00      	cmp	r3, #0
 800c588:	d110      	bne.n	800c5ac <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c58a:	78fa      	ldrb	r2, [r7, #3]
 800c58c:	6879      	ldr	r1, [r7, #4]
 800c58e:	4613      	mov	r3, r2
 800c590:	009b      	lsls	r3, r3, #2
 800c592:	4413      	add	r3, r2
 800c594:	009b      	lsls	r3, r3, #2
 800c596:	440b      	add	r3, r1
 800c598:	3318      	adds	r3, #24
 800c59a:	2200      	movs	r2, #0
 800c59c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c59e:	78f9      	ldrb	r1, [r7, #3]
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f001 fe5a 	bl	800e25e <USBD_LL_Transmit>
 800c5aa:	e015      	b.n	800c5d8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800c5ac:	68bb      	ldr	r3, [r7, #8]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c5ba:	691b      	ldr	r3, [r3, #16]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d00b      	beq.n	800c5d8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c5c6:	691b      	ldr	r3, [r3, #16]
 800c5c8:	68ba      	ldr	r2, [r7, #8]
 800c5ca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c5ce:	68ba      	ldr	r2, [r7, #8]
 800c5d0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c5d4:	78fa      	ldrb	r2, [r7, #3]
 800c5d6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c5d8:	2300      	movs	r3, #0
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3710      	adds	r7, #16
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}

0800c5e2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c5e2:	b580      	push	{r7, lr}
 800c5e4:	b084      	sub	sp, #16
 800c5e6:	af00      	add	r7, sp, #0
 800c5e8:	6078      	str	r0, [r7, #4]
 800c5ea:	460b      	mov	r3, r1
 800c5ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c5f4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d101      	bne.n	800c604 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c600:	2303      	movs	r3, #3
 800c602:	e015      	b.n	800c630 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c604:	78fb      	ldrb	r3, [r7, #3]
 800c606:	4619      	mov	r1, r3
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f001 fe6a 	bl	800e2e2 <USBD_LL_GetRxDataSize>
 800c60e:	4602      	mov	r2, r0
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c61c:	68db      	ldr	r3, [r3, #12]
 800c61e:	68fa      	ldr	r2, [r7, #12]
 800c620:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c624:	68fa      	ldr	r2, [r7, #12]
 800c626:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c62a:	4611      	mov	r1, r2
 800c62c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c62e:	2300      	movs	r3, #0
}
 800c630:	4618      	mov	r0, r3
 800c632:	3710      	adds	r7, #16
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}

0800c638 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b084      	sub	sp, #16
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c646:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d101      	bne.n	800c652 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c64e:	2303      	movs	r3, #3
 800c650:	e01a      	b.n	800c688 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d014      	beq.n	800c686 <USBD_CDC_EP0_RxReady+0x4e>
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c662:	2bff      	cmp	r3, #255	@ 0xff
 800c664:	d00f      	beq.n	800c686 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c66c:	689b      	ldr	r3, [r3, #8]
 800c66e:	68fa      	ldr	r2, [r7, #12]
 800c670:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800c674:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c676:	68fa      	ldr	r2, [r7, #12]
 800c678:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c67c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	22ff      	movs	r2, #255	@ 0xff
 800c682:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c686:	2300      	movs	r3, #0
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3710      	adds	r7, #16
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c690:	b480      	push	{r7}
 800c692:	b083      	sub	sp, #12
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	2243      	movs	r2, #67	@ 0x43
 800c69c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c69e:	4b03      	ldr	r3, [pc, #12]	@ (800c6ac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	370c      	adds	r7, #12
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr
 800c6ac:	20000094 	.word	0x20000094

0800c6b0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	b083      	sub	sp, #12
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2243      	movs	r2, #67	@ 0x43
 800c6bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c6be:	4b03      	ldr	r3, [pc, #12]	@ (800c6cc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	370c      	adds	r7, #12
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ca:	4770      	bx	lr
 800c6cc:	20000050 	.word	0x20000050

0800c6d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b083      	sub	sp, #12
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2243      	movs	r2, #67	@ 0x43
 800c6dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c6de:	4b03      	ldr	r3, [pc, #12]	@ (800c6ec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	370c      	adds	r7, #12
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ea:	4770      	bx	lr
 800c6ec:	200000d8 	.word	0x200000d8

0800c6f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c6f0:	b480      	push	{r7}
 800c6f2:	b083      	sub	sp, #12
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	220a      	movs	r2, #10
 800c6fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c6fe:	4b03      	ldr	r3, [pc, #12]	@ (800c70c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c700:	4618      	mov	r0, r3
 800c702:	370c      	adds	r7, #12
 800c704:	46bd      	mov	sp, r7
 800c706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70a:	4770      	bx	lr
 800c70c:	2000000c 	.word	0x2000000c

0800c710 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c710:	b480      	push	{r7}
 800c712:	b083      	sub	sp, #12
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d101      	bne.n	800c724 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c720:	2303      	movs	r3, #3
 800c722:	e004      	b.n	800c72e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	683a      	ldr	r2, [r7, #0]
 800c728:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800c72c:	2300      	movs	r3, #0
}
 800c72e:	4618      	mov	r0, r3
 800c730:	370c      	adds	r7, #12
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr

0800c73a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c73a:	b480      	push	{r7}
 800c73c:	b087      	sub	sp, #28
 800c73e:	af00      	add	r7, sp, #0
 800c740:	60f8      	str	r0, [r7, #12]
 800c742:	60b9      	str	r1, [r7, #8]
 800c744:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c74c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c74e:	697b      	ldr	r3, [r7, #20]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d101      	bne.n	800c758 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c754:	2303      	movs	r3, #3
 800c756:	e008      	b.n	800c76a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	68ba      	ldr	r2, [r7, #8]
 800c75c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c760:	697b      	ldr	r3, [r7, #20]
 800c762:	687a      	ldr	r2, [r7, #4]
 800c764:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c768:	2300      	movs	r3, #0
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	371c      	adds	r7, #28
 800c76e:	46bd      	mov	sp, r7
 800c770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c774:	4770      	bx	lr

0800c776 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c776:	b480      	push	{r7}
 800c778:	b085      	sub	sp, #20
 800c77a:	af00      	add	r7, sp, #0
 800c77c:	6078      	str	r0, [r7, #4]
 800c77e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c786:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d101      	bne.n	800c792 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c78e:	2303      	movs	r3, #3
 800c790:	e004      	b.n	800c79c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	683a      	ldr	r2, [r7, #0]
 800c796:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c79a:	2300      	movs	r3, #0
}
 800c79c:	4618      	mov	r0, r3
 800c79e:	3714      	adds	r7, #20
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a6:	4770      	bx	lr

0800c7a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b084      	sub	sp, #16
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c7b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d101      	bne.n	800c7c6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c7c2:	2303      	movs	r3, #3
 800c7c4:	e016      	b.n	800c7f4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	7c1b      	ldrb	r3, [r3, #16]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d109      	bne.n	800c7e2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c7d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c7d8:	2101      	movs	r1, #1
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f001 fd60 	bl	800e2a0 <USBD_LL_PrepareReceive>
 800c7e0:	e007      	b.n	800c7f2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c7e8:	2340      	movs	r3, #64	@ 0x40
 800c7ea:	2101      	movs	r1, #1
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f001 fd57 	bl	800e2a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c7f2:	2300      	movs	r3, #0
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3710      	adds	r7, #16
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b086      	sub	sp, #24
 800c800:	af00      	add	r7, sp, #0
 800c802:	60f8      	str	r0, [r7, #12]
 800c804:	60b9      	str	r1, [r7, #8]
 800c806:	4613      	mov	r3, r2
 800c808:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d101      	bne.n	800c814 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c810:	2303      	movs	r3, #3
 800c812:	e01f      	b.n	800c854 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	2200      	movs	r2, #0
 800c818:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	2200      	movs	r2, #0
 800c820:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	2200      	movs	r2, #0
 800c828:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d003      	beq.n	800c83a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	68ba      	ldr	r2, [r7, #8]
 800c836:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	2201      	movs	r2, #1
 800c83e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	79fa      	ldrb	r2, [r7, #7]
 800c846:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c848:	68f8      	ldr	r0, [r7, #12]
 800c84a:	f001 fbbf 	bl	800dfcc <USBD_LL_Init>
 800c84e:	4603      	mov	r3, r0
 800c850:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c852:	7dfb      	ldrb	r3, [r7, #23]
}
 800c854:	4618      	mov	r0, r3
 800c856:	3718      	adds	r7, #24
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b084      	sub	sp, #16
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c866:	2300      	movs	r3, #0
 800c868:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d101      	bne.n	800c874 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c870:	2303      	movs	r3, #3
 800c872:	e016      	b.n	800c8a2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	683a      	ldr	r2, [r7, #0]
 800c878:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c884:	2b00      	cmp	r3, #0
 800c886:	d00b      	beq.n	800c8a0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c890:	f107 020e 	add.w	r2, r7, #14
 800c894:	4610      	mov	r0, r2
 800c896:	4798      	blx	r3
 800c898:	4602      	mov	r2, r0
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c8a0:	2300      	movs	r3, #0
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3710      	adds	r7, #16
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}

0800c8aa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c8aa:	b580      	push	{r7, lr}
 800c8ac:	b082      	sub	sp, #8
 800c8ae:	af00      	add	r7, sp, #0
 800c8b0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c8b2:	6878      	ldr	r0, [r7, #4]
 800c8b4:	f001 fbea 	bl	800e08c <USBD_LL_Start>
 800c8b8:	4603      	mov	r3, r0
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	3708      	adds	r7, #8
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}

0800c8c2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c8c2:	b480      	push	{r7}
 800c8c4:	b083      	sub	sp, #12
 800c8c6:	af00      	add	r7, sp, #0
 800c8c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c8ca:	2300      	movs	r3, #0
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	370c      	adds	r7, #12
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr

0800c8d8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b084      	sub	sp, #16
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	460b      	mov	r3, r1
 800c8e2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c8e4:	2303      	movs	r3, #3
 800c8e6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d009      	beq.n	800c906 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	78fa      	ldrb	r2, [r7, #3]
 800c8fc:	4611      	mov	r1, r2
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	4798      	blx	r3
 800c902:	4603      	mov	r3, r0
 800c904:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c906:	7bfb      	ldrb	r3, [r7, #15]
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3710      	adds	r7, #16
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}

0800c910 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b082      	sub	sp, #8
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
 800c918:	460b      	mov	r3, r1
 800c91a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c922:	2b00      	cmp	r3, #0
 800c924:	d007      	beq.n	800c936 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c92c:	685b      	ldr	r3, [r3, #4]
 800c92e:	78fa      	ldrb	r2, [r7, #3]
 800c930:	4611      	mov	r1, r2
 800c932:	6878      	ldr	r0, [r7, #4]
 800c934:	4798      	blx	r3
  }

  return USBD_OK;
 800c936:	2300      	movs	r3, #0
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3708      	adds	r7, #8
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}

0800c940 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c940:	b580      	push	{r7, lr}
 800c942:	b084      	sub	sp, #16
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
 800c948:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c950:	6839      	ldr	r1, [r7, #0]
 800c952:	4618      	mov	r0, r3
 800c954:	f000 ff48 	bl	800d7e8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2201      	movs	r2, #1
 800c95c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c966:	461a      	mov	r2, r3
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c974:	f003 031f 	and.w	r3, r3, #31
 800c978:	2b02      	cmp	r3, #2
 800c97a:	d01a      	beq.n	800c9b2 <USBD_LL_SetupStage+0x72>
 800c97c:	2b02      	cmp	r3, #2
 800c97e:	d822      	bhi.n	800c9c6 <USBD_LL_SetupStage+0x86>
 800c980:	2b00      	cmp	r3, #0
 800c982:	d002      	beq.n	800c98a <USBD_LL_SetupStage+0x4a>
 800c984:	2b01      	cmp	r3, #1
 800c986:	d00a      	beq.n	800c99e <USBD_LL_SetupStage+0x5e>
 800c988:	e01d      	b.n	800c9c6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c990:	4619      	mov	r1, r3
 800c992:	6878      	ldr	r0, [r7, #4]
 800c994:	f000 f9f0 	bl	800cd78 <USBD_StdDevReq>
 800c998:	4603      	mov	r3, r0
 800c99a:	73fb      	strb	r3, [r7, #15]
      break;
 800c99c:	e020      	b.n	800c9e0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f000 fa54 	bl	800ce54 <USBD_StdItfReq>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	73fb      	strb	r3, [r7, #15]
      break;
 800c9b0:	e016      	b.n	800c9e0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 fa93 	bl	800cee6 <USBD_StdEPReq>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	73fb      	strb	r3, [r7, #15]
      break;
 800c9c4:	e00c      	b.n	800c9e0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c9cc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	6878      	ldr	r0, [r7, #4]
 800c9d6:	f001 fbb9 	bl	800e14c <USBD_LL_StallEP>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	73fb      	strb	r3, [r7, #15]
      break;
 800c9de:	bf00      	nop
  }

  return ret;
 800c9e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	3710      	adds	r7, #16
 800c9e6:	46bd      	mov	sp, r7
 800c9e8:	bd80      	pop	{r7, pc}

0800c9ea <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c9ea:	b580      	push	{r7, lr}
 800c9ec:	b086      	sub	sp, #24
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	60f8      	str	r0, [r7, #12]
 800c9f2:	460b      	mov	r3, r1
 800c9f4:	607a      	str	r2, [r7, #4]
 800c9f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c9f8:	7afb      	ldrb	r3, [r7, #11]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d138      	bne.n	800ca70 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ca04:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ca0c:	2b03      	cmp	r3, #3
 800ca0e:	d14a      	bne.n	800caa6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	689a      	ldr	r2, [r3, #8]
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d913      	bls.n	800ca44 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	689a      	ldr	r2, [r3, #8]
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	68db      	ldr	r3, [r3, #12]
 800ca24:	1ad2      	subs	r2, r2, r3
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	68da      	ldr	r2, [r3, #12]
 800ca2e:	693b      	ldr	r3, [r7, #16]
 800ca30:	689b      	ldr	r3, [r3, #8]
 800ca32:	4293      	cmp	r3, r2
 800ca34:	bf28      	it	cs
 800ca36:	4613      	movcs	r3, r2
 800ca38:	461a      	mov	r2, r3
 800ca3a:	6879      	ldr	r1, [r7, #4]
 800ca3c:	68f8      	ldr	r0, [r7, #12]
 800ca3e:	f000 ffc7 	bl	800d9d0 <USBD_CtlContinueRx>
 800ca42:	e030      	b.n	800caa6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca4a:	b2db      	uxtb	r3, r3
 800ca4c:	2b03      	cmp	r3, #3
 800ca4e:	d10b      	bne.n	800ca68 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca56:	691b      	ldr	r3, [r3, #16]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d005      	beq.n	800ca68 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca62:	691b      	ldr	r3, [r3, #16]
 800ca64:	68f8      	ldr	r0, [r7, #12]
 800ca66:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ca68:	68f8      	ldr	r0, [r7, #12]
 800ca6a:	f000 ffc2 	bl	800d9f2 <USBD_CtlSendStatus>
 800ca6e:	e01a      	b.n	800caa6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	2b03      	cmp	r3, #3
 800ca7a:	d114      	bne.n	800caa6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca82:	699b      	ldr	r3, [r3, #24]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d00e      	beq.n	800caa6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca8e:	699b      	ldr	r3, [r3, #24]
 800ca90:	7afa      	ldrb	r2, [r7, #11]
 800ca92:	4611      	mov	r1, r2
 800ca94:	68f8      	ldr	r0, [r7, #12]
 800ca96:	4798      	blx	r3
 800ca98:	4603      	mov	r3, r0
 800ca9a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ca9c:	7dfb      	ldrb	r3, [r7, #23]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d001      	beq.n	800caa6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800caa2:	7dfb      	ldrb	r3, [r7, #23]
 800caa4:	e000      	b.n	800caa8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800caa6:	2300      	movs	r3, #0
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3718      	adds	r7, #24
 800caac:	46bd      	mov	sp, r7
 800caae:	bd80      	pop	{r7, pc}

0800cab0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b086      	sub	sp, #24
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	460b      	mov	r3, r1
 800caba:	607a      	str	r2, [r7, #4]
 800cabc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cabe:	7afb      	ldrb	r3, [r7, #11]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d16b      	bne.n	800cb9c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	3314      	adds	r3, #20
 800cac8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cad0:	2b02      	cmp	r3, #2
 800cad2:	d156      	bne.n	800cb82 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800cad4:	693b      	ldr	r3, [r7, #16]
 800cad6:	689a      	ldr	r2, [r3, #8]
 800cad8:	693b      	ldr	r3, [r7, #16]
 800cada:	68db      	ldr	r3, [r3, #12]
 800cadc:	429a      	cmp	r2, r3
 800cade:	d914      	bls.n	800cb0a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cae0:	693b      	ldr	r3, [r7, #16]
 800cae2:	689a      	ldr	r2, [r3, #8]
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	68db      	ldr	r3, [r3, #12]
 800cae8:	1ad2      	subs	r2, r2, r3
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800caee:	693b      	ldr	r3, [r7, #16]
 800caf0:	689b      	ldr	r3, [r3, #8]
 800caf2:	461a      	mov	r2, r3
 800caf4:	6879      	ldr	r1, [r7, #4]
 800caf6:	68f8      	ldr	r0, [r7, #12]
 800caf8:	f000 ff3c 	bl	800d974 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cafc:	2300      	movs	r3, #0
 800cafe:	2200      	movs	r2, #0
 800cb00:	2100      	movs	r1, #0
 800cb02:	68f8      	ldr	r0, [r7, #12]
 800cb04:	f001 fbcc 	bl	800e2a0 <USBD_LL_PrepareReceive>
 800cb08:	e03b      	b.n	800cb82 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cb0a:	693b      	ldr	r3, [r7, #16]
 800cb0c:	68da      	ldr	r2, [r3, #12]
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	689b      	ldr	r3, [r3, #8]
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d11c      	bne.n	800cb50 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cb16:	693b      	ldr	r3, [r7, #16]
 800cb18:	685a      	ldr	r2, [r3, #4]
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cb1e:	429a      	cmp	r2, r3
 800cb20:	d316      	bcc.n	800cb50 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cb22:	693b      	ldr	r3, [r7, #16]
 800cb24:	685a      	ldr	r2, [r3, #4]
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d20f      	bcs.n	800cb50 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cb30:	2200      	movs	r2, #0
 800cb32:	2100      	movs	r1, #0
 800cb34:	68f8      	ldr	r0, [r7, #12]
 800cb36:	f000 ff1d 	bl	800d974 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cb42:	2300      	movs	r3, #0
 800cb44:	2200      	movs	r2, #0
 800cb46:	2100      	movs	r1, #0
 800cb48:	68f8      	ldr	r0, [r7, #12]
 800cb4a:	f001 fba9 	bl	800e2a0 <USBD_LL_PrepareReceive>
 800cb4e:	e018      	b.n	800cb82 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb56:	b2db      	uxtb	r3, r3
 800cb58:	2b03      	cmp	r3, #3
 800cb5a:	d10b      	bne.n	800cb74 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb62:	68db      	ldr	r3, [r3, #12]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d005      	beq.n	800cb74 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb6e:	68db      	ldr	r3, [r3, #12]
 800cb70:	68f8      	ldr	r0, [r7, #12]
 800cb72:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cb74:	2180      	movs	r1, #128	@ 0x80
 800cb76:	68f8      	ldr	r0, [r7, #12]
 800cb78:	f001 fae8 	bl	800e14c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cb7c:	68f8      	ldr	r0, [r7, #12]
 800cb7e:	f000 ff4b 	bl	800da18 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cb88:	2b01      	cmp	r3, #1
 800cb8a:	d122      	bne.n	800cbd2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800cb8c:	68f8      	ldr	r0, [r7, #12]
 800cb8e:	f7ff fe98 	bl	800c8c2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	2200      	movs	r2, #0
 800cb96:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800cb9a:	e01a      	b.n	800cbd2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	2b03      	cmp	r3, #3
 800cba6:	d114      	bne.n	800cbd2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbae:	695b      	ldr	r3, [r3, #20]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d00e      	beq.n	800cbd2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbba:	695b      	ldr	r3, [r3, #20]
 800cbbc:	7afa      	ldrb	r2, [r7, #11]
 800cbbe:	4611      	mov	r1, r2
 800cbc0:	68f8      	ldr	r0, [r7, #12]
 800cbc2:	4798      	blx	r3
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cbc8:	7dfb      	ldrb	r3, [r7, #23]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d001      	beq.n	800cbd2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800cbce:	7dfb      	ldrb	r3, [r7, #23]
 800cbd0:	e000      	b.n	800cbd4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3718      	adds	r7, #24
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b082      	sub	sp, #8
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d101      	bne.n	800cc10 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800cc0c:	2303      	movs	r3, #3
 800cc0e:	e02f      	b.n	800cc70 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d00f      	beq.n	800cc3a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc20:	685b      	ldr	r3, [r3, #4]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d009      	beq.n	800cc3a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	687a      	ldr	r2, [r7, #4]
 800cc30:	6852      	ldr	r2, [r2, #4]
 800cc32:	b2d2      	uxtb	r2, r2
 800cc34:	4611      	mov	r1, r2
 800cc36:	6878      	ldr	r0, [r7, #4]
 800cc38:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cc3a:	2340      	movs	r3, #64	@ 0x40
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	2100      	movs	r1, #0
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	f001 fa3e 	bl	800e0c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2201      	movs	r2, #1
 800cc4a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2240      	movs	r2, #64	@ 0x40
 800cc52:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cc56:	2340      	movs	r3, #64	@ 0x40
 800cc58:	2200      	movs	r2, #0
 800cc5a:	2180      	movs	r1, #128	@ 0x80
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f001 fa30 	bl	800e0c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	2201      	movs	r2, #1
 800cc66:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2240      	movs	r2, #64	@ 0x40
 800cc6c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800cc6e:	2300      	movs	r3, #0
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3708      	adds	r7, #8
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b083      	sub	sp, #12
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	460b      	mov	r3, r1
 800cc82:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	78fa      	ldrb	r2, [r7, #3]
 800cc88:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cc8a:	2300      	movs	r3, #0
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	370c      	adds	r7, #12
 800cc90:	46bd      	mov	sp, r7
 800cc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc96:	4770      	bx	lr

0800cc98 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cca6:	b2da      	uxtb	r2, r3
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2204      	movs	r2, #4
 800ccb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ccb6:	2300      	movs	r3, #0
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	370c      	adds	r7, #12
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc2:	4770      	bx	lr

0800ccc4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	b083      	sub	sp, #12
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccd2:	b2db      	uxtb	r3, r3
 800ccd4:	2b04      	cmp	r3, #4
 800ccd6:	d106      	bne.n	800cce6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ccde:	b2da      	uxtb	r2, r3
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800cce6:	2300      	movs	r3, #0
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	370c      	adds	r7, #12
 800ccec:	46bd      	mov	sp, r7
 800ccee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf2:	4770      	bx	lr

0800ccf4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b082      	sub	sp, #8
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d101      	bne.n	800cd0a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800cd06:	2303      	movs	r3, #3
 800cd08:	e012      	b.n	800cd30 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd10:	b2db      	uxtb	r3, r3
 800cd12:	2b03      	cmp	r3, #3
 800cd14:	d10b      	bne.n	800cd2e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd1c:	69db      	ldr	r3, [r3, #28]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d005      	beq.n	800cd2e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd28:	69db      	ldr	r3, [r3, #28]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cd2e:	2300      	movs	r3, #0
}
 800cd30:	4618      	mov	r0, r3
 800cd32:	3708      	adds	r7, #8
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}

0800cd38 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b087      	sub	sp, #28
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	781b      	ldrb	r3, [r3, #0]
 800cd48:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	3301      	adds	r3, #1
 800cd4e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cd56:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800cd5a:	021b      	lsls	r3, r3, #8
 800cd5c:	b21a      	sxth	r2, r3
 800cd5e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cd62:	4313      	orrs	r3, r2
 800cd64:	b21b      	sxth	r3, r3
 800cd66:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cd68:	89fb      	ldrh	r3, [r7, #14]
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	371c      	adds	r7, #28
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd74:	4770      	bx	lr
	...

0800cd78 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b084      	sub	sp, #16
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
 800cd80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd82:	2300      	movs	r3, #0
 800cd84:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cd8e:	2b40      	cmp	r3, #64	@ 0x40
 800cd90:	d005      	beq.n	800cd9e <USBD_StdDevReq+0x26>
 800cd92:	2b40      	cmp	r3, #64	@ 0x40
 800cd94:	d853      	bhi.n	800ce3e <USBD_StdDevReq+0xc6>
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d00b      	beq.n	800cdb2 <USBD_StdDevReq+0x3a>
 800cd9a:	2b20      	cmp	r3, #32
 800cd9c:	d14f      	bne.n	800ce3e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cda4:	689b      	ldr	r3, [r3, #8]
 800cda6:	6839      	ldr	r1, [r7, #0]
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	4798      	blx	r3
 800cdac:	4603      	mov	r3, r0
 800cdae:	73fb      	strb	r3, [r7, #15]
      break;
 800cdb0:	e04a      	b.n	800ce48 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	785b      	ldrb	r3, [r3, #1]
 800cdb6:	2b09      	cmp	r3, #9
 800cdb8:	d83b      	bhi.n	800ce32 <USBD_StdDevReq+0xba>
 800cdba:	a201      	add	r2, pc, #4	@ (adr r2, 800cdc0 <USBD_StdDevReq+0x48>)
 800cdbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdc0:	0800ce15 	.word	0x0800ce15
 800cdc4:	0800ce29 	.word	0x0800ce29
 800cdc8:	0800ce33 	.word	0x0800ce33
 800cdcc:	0800ce1f 	.word	0x0800ce1f
 800cdd0:	0800ce33 	.word	0x0800ce33
 800cdd4:	0800cdf3 	.word	0x0800cdf3
 800cdd8:	0800cde9 	.word	0x0800cde9
 800cddc:	0800ce33 	.word	0x0800ce33
 800cde0:	0800ce0b 	.word	0x0800ce0b
 800cde4:	0800cdfd 	.word	0x0800cdfd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cde8:	6839      	ldr	r1, [r7, #0]
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f000 f9de 	bl	800d1ac <USBD_GetDescriptor>
          break;
 800cdf0:	e024      	b.n	800ce3c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cdf2:	6839      	ldr	r1, [r7, #0]
 800cdf4:	6878      	ldr	r0, [r7, #4]
 800cdf6:	f000 fb6d 	bl	800d4d4 <USBD_SetAddress>
          break;
 800cdfa:	e01f      	b.n	800ce3c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cdfc:	6839      	ldr	r1, [r7, #0]
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f000 fbac 	bl	800d55c <USBD_SetConfig>
 800ce04:	4603      	mov	r3, r0
 800ce06:	73fb      	strb	r3, [r7, #15]
          break;
 800ce08:	e018      	b.n	800ce3c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ce0a:	6839      	ldr	r1, [r7, #0]
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f000 fc4b 	bl	800d6a8 <USBD_GetConfig>
          break;
 800ce12:	e013      	b.n	800ce3c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ce14:	6839      	ldr	r1, [r7, #0]
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f000 fc7c 	bl	800d714 <USBD_GetStatus>
          break;
 800ce1c:	e00e      	b.n	800ce3c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ce1e:	6839      	ldr	r1, [r7, #0]
 800ce20:	6878      	ldr	r0, [r7, #4]
 800ce22:	f000 fcab 	bl	800d77c <USBD_SetFeature>
          break;
 800ce26:	e009      	b.n	800ce3c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ce28:	6839      	ldr	r1, [r7, #0]
 800ce2a:	6878      	ldr	r0, [r7, #4]
 800ce2c:	f000 fcba 	bl	800d7a4 <USBD_ClrFeature>
          break;
 800ce30:	e004      	b.n	800ce3c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800ce32:	6839      	ldr	r1, [r7, #0]
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f000 fd11 	bl	800d85c <USBD_CtlError>
          break;
 800ce3a:	bf00      	nop
      }
      break;
 800ce3c:	e004      	b.n	800ce48 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800ce3e:	6839      	ldr	r1, [r7, #0]
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f000 fd0b 	bl	800d85c <USBD_CtlError>
      break;
 800ce46:	bf00      	nop
  }

  return ret;
 800ce48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	3710      	adds	r7, #16
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bd80      	pop	{r7, pc}
 800ce52:	bf00      	nop

0800ce54 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b084      	sub	sp, #16
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	781b      	ldrb	r3, [r3, #0]
 800ce66:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ce6a:	2b40      	cmp	r3, #64	@ 0x40
 800ce6c:	d005      	beq.n	800ce7a <USBD_StdItfReq+0x26>
 800ce6e:	2b40      	cmp	r3, #64	@ 0x40
 800ce70:	d82f      	bhi.n	800ced2 <USBD_StdItfReq+0x7e>
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d001      	beq.n	800ce7a <USBD_StdItfReq+0x26>
 800ce76:	2b20      	cmp	r3, #32
 800ce78:	d12b      	bne.n	800ced2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce80:	b2db      	uxtb	r3, r3
 800ce82:	3b01      	subs	r3, #1
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d81d      	bhi.n	800cec4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ce88:	683b      	ldr	r3, [r7, #0]
 800ce8a:	889b      	ldrh	r3, [r3, #4]
 800ce8c:	b2db      	uxtb	r3, r3
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	d813      	bhi.n	800ceba <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce98:	689b      	ldr	r3, [r3, #8]
 800ce9a:	6839      	ldr	r1, [r7, #0]
 800ce9c:	6878      	ldr	r0, [r7, #4]
 800ce9e:	4798      	blx	r3
 800cea0:	4603      	mov	r3, r0
 800cea2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	88db      	ldrh	r3, [r3, #6]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d110      	bne.n	800cece <USBD_StdItfReq+0x7a>
 800ceac:	7bfb      	ldrb	r3, [r7, #15]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d10d      	bne.n	800cece <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f000 fd9d 	bl	800d9f2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ceb8:	e009      	b.n	800cece <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800ceba:	6839      	ldr	r1, [r7, #0]
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f000 fccd 	bl	800d85c <USBD_CtlError>
          break;
 800cec2:	e004      	b.n	800cece <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800cec4:	6839      	ldr	r1, [r7, #0]
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f000 fcc8 	bl	800d85c <USBD_CtlError>
          break;
 800cecc:	e000      	b.n	800ced0 <USBD_StdItfReq+0x7c>
          break;
 800cece:	bf00      	nop
      }
      break;
 800ced0:	e004      	b.n	800cedc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800ced2:	6839      	ldr	r1, [r7, #0]
 800ced4:	6878      	ldr	r0, [r7, #4]
 800ced6:	f000 fcc1 	bl	800d85c <USBD_CtlError>
      break;
 800ceda:	bf00      	nop
  }

  return ret;
 800cedc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cede:	4618      	mov	r0, r3
 800cee0:	3710      	adds	r7, #16
 800cee2:	46bd      	mov	sp, r7
 800cee4:	bd80      	pop	{r7, pc}

0800cee6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cee6:	b580      	push	{r7, lr}
 800cee8:	b084      	sub	sp, #16
 800ceea:	af00      	add	r7, sp, #0
 800ceec:	6078      	str	r0, [r7, #4]
 800ceee:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800cef0:	2300      	movs	r3, #0
 800cef2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	889b      	ldrh	r3, [r3, #4]
 800cef8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cefa:	683b      	ldr	r3, [r7, #0]
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf02:	2b40      	cmp	r3, #64	@ 0x40
 800cf04:	d007      	beq.n	800cf16 <USBD_StdEPReq+0x30>
 800cf06:	2b40      	cmp	r3, #64	@ 0x40
 800cf08:	f200 8145 	bhi.w	800d196 <USBD_StdEPReq+0x2b0>
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d00c      	beq.n	800cf2a <USBD_StdEPReq+0x44>
 800cf10:	2b20      	cmp	r3, #32
 800cf12:	f040 8140 	bne.w	800d196 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf1c:	689b      	ldr	r3, [r3, #8]
 800cf1e:	6839      	ldr	r1, [r7, #0]
 800cf20:	6878      	ldr	r0, [r7, #4]
 800cf22:	4798      	blx	r3
 800cf24:	4603      	mov	r3, r0
 800cf26:	73fb      	strb	r3, [r7, #15]
      break;
 800cf28:	e13a      	b.n	800d1a0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	785b      	ldrb	r3, [r3, #1]
 800cf2e:	2b03      	cmp	r3, #3
 800cf30:	d007      	beq.n	800cf42 <USBD_StdEPReq+0x5c>
 800cf32:	2b03      	cmp	r3, #3
 800cf34:	f300 8129 	bgt.w	800d18a <USBD_StdEPReq+0x2a4>
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d07f      	beq.n	800d03c <USBD_StdEPReq+0x156>
 800cf3c:	2b01      	cmp	r3, #1
 800cf3e:	d03c      	beq.n	800cfba <USBD_StdEPReq+0xd4>
 800cf40:	e123      	b.n	800d18a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf48:	b2db      	uxtb	r3, r3
 800cf4a:	2b02      	cmp	r3, #2
 800cf4c:	d002      	beq.n	800cf54 <USBD_StdEPReq+0x6e>
 800cf4e:	2b03      	cmp	r3, #3
 800cf50:	d016      	beq.n	800cf80 <USBD_StdEPReq+0x9a>
 800cf52:	e02c      	b.n	800cfae <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf54:	7bbb      	ldrb	r3, [r7, #14]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d00d      	beq.n	800cf76 <USBD_StdEPReq+0x90>
 800cf5a:	7bbb      	ldrb	r3, [r7, #14]
 800cf5c:	2b80      	cmp	r3, #128	@ 0x80
 800cf5e:	d00a      	beq.n	800cf76 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cf60:	7bbb      	ldrb	r3, [r7, #14]
 800cf62:	4619      	mov	r1, r3
 800cf64:	6878      	ldr	r0, [r7, #4]
 800cf66:	f001 f8f1 	bl	800e14c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf6a:	2180      	movs	r1, #128	@ 0x80
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f001 f8ed 	bl	800e14c <USBD_LL_StallEP>
 800cf72:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cf74:	e020      	b.n	800cfb8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800cf76:	6839      	ldr	r1, [r7, #0]
 800cf78:	6878      	ldr	r0, [r7, #4]
 800cf7a:	f000 fc6f 	bl	800d85c <USBD_CtlError>
              break;
 800cf7e:	e01b      	b.n	800cfb8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	885b      	ldrh	r3, [r3, #2]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d10e      	bne.n	800cfa6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cf88:	7bbb      	ldrb	r3, [r7, #14]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d00b      	beq.n	800cfa6 <USBD_StdEPReq+0xc0>
 800cf8e:	7bbb      	ldrb	r3, [r7, #14]
 800cf90:	2b80      	cmp	r3, #128	@ 0x80
 800cf92:	d008      	beq.n	800cfa6 <USBD_StdEPReq+0xc0>
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	88db      	ldrh	r3, [r3, #6]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d104      	bne.n	800cfa6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cf9c:	7bbb      	ldrb	r3, [r7, #14]
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f001 f8d3 	bl	800e14c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cfa6:	6878      	ldr	r0, [r7, #4]
 800cfa8:	f000 fd23 	bl	800d9f2 <USBD_CtlSendStatus>

              break;
 800cfac:	e004      	b.n	800cfb8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800cfae:	6839      	ldr	r1, [r7, #0]
 800cfb0:	6878      	ldr	r0, [r7, #4]
 800cfb2:	f000 fc53 	bl	800d85c <USBD_CtlError>
              break;
 800cfb6:	bf00      	nop
          }
          break;
 800cfb8:	e0ec      	b.n	800d194 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfc0:	b2db      	uxtb	r3, r3
 800cfc2:	2b02      	cmp	r3, #2
 800cfc4:	d002      	beq.n	800cfcc <USBD_StdEPReq+0xe6>
 800cfc6:	2b03      	cmp	r3, #3
 800cfc8:	d016      	beq.n	800cff8 <USBD_StdEPReq+0x112>
 800cfca:	e030      	b.n	800d02e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cfcc:	7bbb      	ldrb	r3, [r7, #14]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00d      	beq.n	800cfee <USBD_StdEPReq+0x108>
 800cfd2:	7bbb      	ldrb	r3, [r7, #14]
 800cfd4:	2b80      	cmp	r3, #128	@ 0x80
 800cfd6:	d00a      	beq.n	800cfee <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cfd8:	7bbb      	ldrb	r3, [r7, #14]
 800cfda:	4619      	mov	r1, r3
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f001 f8b5 	bl	800e14c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cfe2:	2180      	movs	r1, #128	@ 0x80
 800cfe4:	6878      	ldr	r0, [r7, #4]
 800cfe6:	f001 f8b1 	bl	800e14c <USBD_LL_StallEP>
 800cfea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cfec:	e025      	b.n	800d03a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800cfee:	6839      	ldr	r1, [r7, #0]
 800cff0:	6878      	ldr	r0, [r7, #4]
 800cff2:	f000 fc33 	bl	800d85c <USBD_CtlError>
              break;
 800cff6:	e020      	b.n	800d03a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	885b      	ldrh	r3, [r3, #2]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d11b      	bne.n	800d038 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d000:	7bbb      	ldrb	r3, [r7, #14]
 800d002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d006:	2b00      	cmp	r3, #0
 800d008:	d004      	beq.n	800d014 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d00a:	7bbb      	ldrb	r3, [r7, #14]
 800d00c:	4619      	mov	r1, r3
 800d00e:	6878      	ldr	r0, [r7, #4]
 800d010:	f001 f8bb 	bl	800e18a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f000 fcec 	bl	800d9f2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d020:	689b      	ldr	r3, [r3, #8]
 800d022:	6839      	ldr	r1, [r7, #0]
 800d024:	6878      	ldr	r0, [r7, #4]
 800d026:	4798      	blx	r3
 800d028:	4603      	mov	r3, r0
 800d02a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d02c:	e004      	b.n	800d038 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d02e:	6839      	ldr	r1, [r7, #0]
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 fc13 	bl	800d85c <USBD_CtlError>
              break;
 800d036:	e000      	b.n	800d03a <USBD_StdEPReq+0x154>
              break;
 800d038:	bf00      	nop
          }
          break;
 800d03a:	e0ab      	b.n	800d194 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d042:	b2db      	uxtb	r3, r3
 800d044:	2b02      	cmp	r3, #2
 800d046:	d002      	beq.n	800d04e <USBD_StdEPReq+0x168>
 800d048:	2b03      	cmp	r3, #3
 800d04a:	d032      	beq.n	800d0b2 <USBD_StdEPReq+0x1cc>
 800d04c:	e097      	b.n	800d17e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d04e:	7bbb      	ldrb	r3, [r7, #14]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d007      	beq.n	800d064 <USBD_StdEPReq+0x17e>
 800d054:	7bbb      	ldrb	r3, [r7, #14]
 800d056:	2b80      	cmp	r3, #128	@ 0x80
 800d058:	d004      	beq.n	800d064 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d05a:	6839      	ldr	r1, [r7, #0]
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	f000 fbfd 	bl	800d85c <USBD_CtlError>
                break;
 800d062:	e091      	b.n	800d188 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d064:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	da0b      	bge.n	800d084 <USBD_StdEPReq+0x19e>
 800d06c:	7bbb      	ldrb	r3, [r7, #14]
 800d06e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d072:	4613      	mov	r3, r2
 800d074:	009b      	lsls	r3, r3, #2
 800d076:	4413      	add	r3, r2
 800d078:	009b      	lsls	r3, r3, #2
 800d07a:	3310      	adds	r3, #16
 800d07c:	687a      	ldr	r2, [r7, #4]
 800d07e:	4413      	add	r3, r2
 800d080:	3304      	adds	r3, #4
 800d082:	e00b      	b.n	800d09c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d084:	7bbb      	ldrb	r3, [r7, #14]
 800d086:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d08a:	4613      	mov	r3, r2
 800d08c:	009b      	lsls	r3, r3, #2
 800d08e:	4413      	add	r3, r2
 800d090:	009b      	lsls	r3, r3, #2
 800d092:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d096:	687a      	ldr	r2, [r7, #4]
 800d098:	4413      	add	r3, r2
 800d09a:	3304      	adds	r3, #4
 800d09c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	2202      	movs	r2, #2
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	6878      	ldr	r0, [r7, #4]
 800d0ac:	f000 fc47 	bl	800d93e <USBD_CtlSendData>
              break;
 800d0b0:	e06a      	b.n	800d188 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d0b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	da11      	bge.n	800d0de <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d0ba:	7bbb      	ldrb	r3, [r7, #14]
 800d0bc:	f003 020f 	and.w	r2, r3, #15
 800d0c0:	6879      	ldr	r1, [r7, #4]
 800d0c2:	4613      	mov	r3, r2
 800d0c4:	009b      	lsls	r3, r3, #2
 800d0c6:	4413      	add	r3, r2
 800d0c8:	009b      	lsls	r3, r3, #2
 800d0ca:	440b      	add	r3, r1
 800d0cc:	3324      	adds	r3, #36	@ 0x24
 800d0ce:	881b      	ldrh	r3, [r3, #0]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d117      	bne.n	800d104 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d0d4:	6839      	ldr	r1, [r7, #0]
 800d0d6:	6878      	ldr	r0, [r7, #4]
 800d0d8:	f000 fbc0 	bl	800d85c <USBD_CtlError>
                  break;
 800d0dc:	e054      	b.n	800d188 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d0de:	7bbb      	ldrb	r3, [r7, #14]
 800d0e0:	f003 020f 	and.w	r2, r3, #15
 800d0e4:	6879      	ldr	r1, [r7, #4]
 800d0e6:	4613      	mov	r3, r2
 800d0e8:	009b      	lsls	r3, r3, #2
 800d0ea:	4413      	add	r3, r2
 800d0ec:	009b      	lsls	r3, r3, #2
 800d0ee:	440b      	add	r3, r1
 800d0f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d0f4:	881b      	ldrh	r3, [r3, #0]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d104      	bne.n	800d104 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d0fa:	6839      	ldr	r1, [r7, #0]
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f000 fbad 	bl	800d85c <USBD_CtlError>
                  break;
 800d102:	e041      	b.n	800d188 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d104:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	da0b      	bge.n	800d124 <USBD_StdEPReq+0x23e>
 800d10c:	7bbb      	ldrb	r3, [r7, #14]
 800d10e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d112:	4613      	mov	r3, r2
 800d114:	009b      	lsls	r3, r3, #2
 800d116:	4413      	add	r3, r2
 800d118:	009b      	lsls	r3, r3, #2
 800d11a:	3310      	adds	r3, #16
 800d11c:	687a      	ldr	r2, [r7, #4]
 800d11e:	4413      	add	r3, r2
 800d120:	3304      	adds	r3, #4
 800d122:	e00b      	b.n	800d13c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d124:	7bbb      	ldrb	r3, [r7, #14]
 800d126:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d12a:	4613      	mov	r3, r2
 800d12c:	009b      	lsls	r3, r3, #2
 800d12e:	4413      	add	r3, r2
 800d130:	009b      	lsls	r3, r3, #2
 800d132:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d136:	687a      	ldr	r2, [r7, #4]
 800d138:	4413      	add	r3, r2
 800d13a:	3304      	adds	r3, #4
 800d13c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d13e:	7bbb      	ldrb	r3, [r7, #14]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d002      	beq.n	800d14a <USBD_StdEPReq+0x264>
 800d144:	7bbb      	ldrb	r3, [r7, #14]
 800d146:	2b80      	cmp	r3, #128	@ 0x80
 800d148:	d103      	bne.n	800d152 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d14a:	68bb      	ldr	r3, [r7, #8]
 800d14c:	2200      	movs	r2, #0
 800d14e:	601a      	str	r2, [r3, #0]
 800d150:	e00e      	b.n	800d170 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d152:	7bbb      	ldrb	r3, [r7, #14]
 800d154:	4619      	mov	r1, r3
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f001 f836 	bl	800e1c8 <USBD_LL_IsStallEP>
 800d15c:	4603      	mov	r3, r0
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d003      	beq.n	800d16a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	2201      	movs	r2, #1
 800d166:	601a      	str	r2, [r3, #0]
 800d168:	e002      	b.n	800d170 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d16a:	68bb      	ldr	r3, [r7, #8]
 800d16c:	2200      	movs	r2, #0
 800d16e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d170:	68bb      	ldr	r3, [r7, #8]
 800d172:	2202      	movs	r2, #2
 800d174:	4619      	mov	r1, r3
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f000 fbe1 	bl	800d93e <USBD_CtlSendData>
              break;
 800d17c:	e004      	b.n	800d188 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d17e:	6839      	ldr	r1, [r7, #0]
 800d180:	6878      	ldr	r0, [r7, #4]
 800d182:	f000 fb6b 	bl	800d85c <USBD_CtlError>
              break;
 800d186:	bf00      	nop
          }
          break;
 800d188:	e004      	b.n	800d194 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d18a:	6839      	ldr	r1, [r7, #0]
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f000 fb65 	bl	800d85c <USBD_CtlError>
          break;
 800d192:	bf00      	nop
      }
      break;
 800d194:	e004      	b.n	800d1a0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d196:	6839      	ldr	r1, [r7, #0]
 800d198:	6878      	ldr	r0, [r7, #4]
 800d19a:	f000 fb5f 	bl	800d85c <USBD_CtlError>
      break;
 800d19e:	bf00      	nop
  }

  return ret;
 800d1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	3710      	adds	r7, #16
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	bd80      	pop	{r7, pc}
	...

0800d1ac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b084      	sub	sp, #16
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d1be:	2300      	movs	r3, #0
 800d1c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	885b      	ldrh	r3, [r3, #2]
 800d1c6:	0a1b      	lsrs	r3, r3, #8
 800d1c8:	b29b      	uxth	r3, r3
 800d1ca:	3b01      	subs	r3, #1
 800d1cc:	2b0e      	cmp	r3, #14
 800d1ce:	f200 8152 	bhi.w	800d476 <USBD_GetDescriptor+0x2ca>
 800d1d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1d8 <USBD_GetDescriptor+0x2c>)
 800d1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1d8:	0800d249 	.word	0x0800d249
 800d1dc:	0800d261 	.word	0x0800d261
 800d1e0:	0800d2a1 	.word	0x0800d2a1
 800d1e4:	0800d477 	.word	0x0800d477
 800d1e8:	0800d477 	.word	0x0800d477
 800d1ec:	0800d417 	.word	0x0800d417
 800d1f0:	0800d443 	.word	0x0800d443
 800d1f4:	0800d477 	.word	0x0800d477
 800d1f8:	0800d477 	.word	0x0800d477
 800d1fc:	0800d477 	.word	0x0800d477
 800d200:	0800d477 	.word	0x0800d477
 800d204:	0800d477 	.word	0x0800d477
 800d208:	0800d477 	.word	0x0800d477
 800d20c:	0800d477 	.word	0x0800d477
 800d210:	0800d215 	.word	0x0800d215
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d21a:	69db      	ldr	r3, [r3, #28]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d00b      	beq.n	800d238 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d226:	69db      	ldr	r3, [r3, #28]
 800d228:	687a      	ldr	r2, [r7, #4]
 800d22a:	7c12      	ldrb	r2, [r2, #16]
 800d22c:	f107 0108 	add.w	r1, r7, #8
 800d230:	4610      	mov	r0, r2
 800d232:	4798      	blx	r3
 800d234:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d236:	e126      	b.n	800d486 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d238:	6839      	ldr	r1, [r7, #0]
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f000 fb0e 	bl	800d85c <USBD_CtlError>
        err++;
 800d240:	7afb      	ldrb	r3, [r7, #11]
 800d242:	3301      	adds	r3, #1
 800d244:	72fb      	strb	r3, [r7, #11]
      break;
 800d246:	e11e      	b.n	800d486 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	687a      	ldr	r2, [r7, #4]
 800d252:	7c12      	ldrb	r2, [r2, #16]
 800d254:	f107 0108 	add.w	r1, r7, #8
 800d258:	4610      	mov	r0, r2
 800d25a:	4798      	blx	r3
 800d25c:	60f8      	str	r0, [r7, #12]
      break;
 800d25e:	e112      	b.n	800d486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	7c1b      	ldrb	r3, [r3, #16]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d10d      	bne.n	800d284 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d270:	f107 0208 	add.w	r2, r7, #8
 800d274:	4610      	mov	r0, r2
 800d276:	4798      	blx	r3
 800d278:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	3301      	adds	r3, #1
 800d27e:	2202      	movs	r2, #2
 800d280:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d282:	e100      	b.n	800d486 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d28a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d28c:	f107 0208 	add.w	r2, r7, #8
 800d290:	4610      	mov	r0, r2
 800d292:	4798      	blx	r3
 800d294:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	3301      	adds	r3, #1
 800d29a:	2202      	movs	r2, #2
 800d29c:	701a      	strb	r2, [r3, #0]
      break;
 800d29e:	e0f2      	b.n	800d486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	885b      	ldrh	r3, [r3, #2]
 800d2a4:	b2db      	uxtb	r3, r3
 800d2a6:	2b05      	cmp	r3, #5
 800d2a8:	f200 80ac 	bhi.w	800d404 <USBD_GetDescriptor+0x258>
 800d2ac:	a201      	add	r2, pc, #4	@ (adr r2, 800d2b4 <USBD_GetDescriptor+0x108>)
 800d2ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2b2:	bf00      	nop
 800d2b4:	0800d2cd 	.word	0x0800d2cd
 800d2b8:	0800d301 	.word	0x0800d301
 800d2bc:	0800d335 	.word	0x0800d335
 800d2c0:	0800d369 	.word	0x0800d369
 800d2c4:	0800d39d 	.word	0x0800d39d
 800d2c8:	0800d3d1 	.word	0x0800d3d1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d2d2:	685b      	ldr	r3, [r3, #4]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d00b      	beq.n	800d2f0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	7c12      	ldrb	r2, [r2, #16]
 800d2e4:	f107 0108 	add.w	r1, r7, #8
 800d2e8:	4610      	mov	r0, r2
 800d2ea:	4798      	blx	r3
 800d2ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d2ee:	e091      	b.n	800d414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d2f0:	6839      	ldr	r1, [r7, #0]
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f000 fab2 	bl	800d85c <USBD_CtlError>
            err++;
 800d2f8:	7afb      	ldrb	r3, [r7, #11]
 800d2fa:	3301      	adds	r3, #1
 800d2fc:	72fb      	strb	r3, [r7, #11]
          break;
 800d2fe:	e089      	b.n	800d414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d306:	689b      	ldr	r3, [r3, #8]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d00b      	beq.n	800d324 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d312:	689b      	ldr	r3, [r3, #8]
 800d314:	687a      	ldr	r2, [r7, #4]
 800d316:	7c12      	ldrb	r2, [r2, #16]
 800d318:	f107 0108 	add.w	r1, r7, #8
 800d31c:	4610      	mov	r0, r2
 800d31e:	4798      	blx	r3
 800d320:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d322:	e077      	b.n	800d414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d324:	6839      	ldr	r1, [r7, #0]
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f000 fa98 	bl	800d85c <USBD_CtlError>
            err++;
 800d32c:	7afb      	ldrb	r3, [r7, #11]
 800d32e:	3301      	adds	r3, #1
 800d330:	72fb      	strb	r3, [r7, #11]
          break;
 800d332:	e06f      	b.n	800d414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d33a:	68db      	ldr	r3, [r3, #12]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d00b      	beq.n	800d358 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d346:	68db      	ldr	r3, [r3, #12]
 800d348:	687a      	ldr	r2, [r7, #4]
 800d34a:	7c12      	ldrb	r2, [r2, #16]
 800d34c:	f107 0108 	add.w	r1, r7, #8
 800d350:	4610      	mov	r0, r2
 800d352:	4798      	blx	r3
 800d354:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d356:	e05d      	b.n	800d414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d358:	6839      	ldr	r1, [r7, #0]
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f000 fa7e 	bl	800d85c <USBD_CtlError>
            err++;
 800d360:	7afb      	ldrb	r3, [r7, #11]
 800d362:	3301      	adds	r3, #1
 800d364:	72fb      	strb	r3, [r7, #11]
          break;
 800d366:	e055      	b.n	800d414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d36e:	691b      	ldr	r3, [r3, #16]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d00b      	beq.n	800d38c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d37a:	691b      	ldr	r3, [r3, #16]
 800d37c:	687a      	ldr	r2, [r7, #4]
 800d37e:	7c12      	ldrb	r2, [r2, #16]
 800d380:	f107 0108 	add.w	r1, r7, #8
 800d384:	4610      	mov	r0, r2
 800d386:	4798      	blx	r3
 800d388:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d38a:	e043      	b.n	800d414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d38c:	6839      	ldr	r1, [r7, #0]
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f000 fa64 	bl	800d85c <USBD_CtlError>
            err++;
 800d394:	7afb      	ldrb	r3, [r7, #11]
 800d396:	3301      	adds	r3, #1
 800d398:	72fb      	strb	r3, [r7, #11]
          break;
 800d39a:	e03b      	b.n	800d414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3a2:	695b      	ldr	r3, [r3, #20]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00b      	beq.n	800d3c0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3ae:	695b      	ldr	r3, [r3, #20]
 800d3b0:	687a      	ldr	r2, [r7, #4]
 800d3b2:	7c12      	ldrb	r2, [r2, #16]
 800d3b4:	f107 0108 	add.w	r1, r7, #8
 800d3b8:	4610      	mov	r0, r2
 800d3ba:	4798      	blx	r3
 800d3bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3be:	e029      	b.n	800d414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d3c0:	6839      	ldr	r1, [r7, #0]
 800d3c2:	6878      	ldr	r0, [r7, #4]
 800d3c4:	f000 fa4a 	bl	800d85c <USBD_CtlError>
            err++;
 800d3c8:	7afb      	ldrb	r3, [r7, #11]
 800d3ca:	3301      	adds	r3, #1
 800d3cc:	72fb      	strb	r3, [r7, #11]
          break;
 800d3ce:	e021      	b.n	800d414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3d6:	699b      	ldr	r3, [r3, #24]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d00b      	beq.n	800d3f4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3e2:	699b      	ldr	r3, [r3, #24]
 800d3e4:	687a      	ldr	r2, [r7, #4]
 800d3e6:	7c12      	ldrb	r2, [r2, #16]
 800d3e8:	f107 0108 	add.w	r1, r7, #8
 800d3ec:	4610      	mov	r0, r2
 800d3ee:	4798      	blx	r3
 800d3f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3f2:	e00f      	b.n	800d414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d3f4:	6839      	ldr	r1, [r7, #0]
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 fa30 	bl	800d85c <USBD_CtlError>
            err++;
 800d3fc:	7afb      	ldrb	r3, [r7, #11]
 800d3fe:	3301      	adds	r3, #1
 800d400:	72fb      	strb	r3, [r7, #11]
          break;
 800d402:	e007      	b.n	800d414 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d404:	6839      	ldr	r1, [r7, #0]
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f000 fa28 	bl	800d85c <USBD_CtlError>
          err++;
 800d40c:	7afb      	ldrb	r3, [r7, #11]
 800d40e:	3301      	adds	r3, #1
 800d410:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800d412:	bf00      	nop
      }
      break;
 800d414:	e037      	b.n	800d486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	7c1b      	ldrb	r3, [r3, #16]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d109      	bne.n	800d432 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d426:	f107 0208 	add.w	r2, r7, #8
 800d42a:	4610      	mov	r0, r2
 800d42c:	4798      	blx	r3
 800d42e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d430:	e029      	b.n	800d486 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d432:	6839      	ldr	r1, [r7, #0]
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f000 fa11 	bl	800d85c <USBD_CtlError>
        err++;
 800d43a:	7afb      	ldrb	r3, [r7, #11]
 800d43c:	3301      	adds	r3, #1
 800d43e:	72fb      	strb	r3, [r7, #11]
      break;
 800d440:	e021      	b.n	800d486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	7c1b      	ldrb	r3, [r3, #16]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d10d      	bne.n	800d466 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d452:	f107 0208 	add.w	r2, r7, #8
 800d456:	4610      	mov	r0, r2
 800d458:	4798      	blx	r3
 800d45a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	3301      	adds	r3, #1
 800d460:	2207      	movs	r2, #7
 800d462:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d464:	e00f      	b.n	800d486 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d466:	6839      	ldr	r1, [r7, #0]
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 f9f7 	bl	800d85c <USBD_CtlError>
        err++;
 800d46e:	7afb      	ldrb	r3, [r7, #11]
 800d470:	3301      	adds	r3, #1
 800d472:	72fb      	strb	r3, [r7, #11]
      break;
 800d474:	e007      	b.n	800d486 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d476:	6839      	ldr	r1, [r7, #0]
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f000 f9ef 	bl	800d85c <USBD_CtlError>
      err++;
 800d47e:	7afb      	ldrb	r3, [r7, #11]
 800d480:	3301      	adds	r3, #1
 800d482:	72fb      	strb	r3, [r7, #11]
      break;
 800d484:	bf00      	nop
  }

  if (err != 0U)
 800d486:	7afb      	ldrb	r3, [r7, #11]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d11e      	bne.n	800d4ca <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	88db      	ldrh	r3, [r3, #6]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d016      	beq.n	800d4c2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d494:	893b      	ldrh	r3, [r7, #8]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d00e      	beq.n	800d4b8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	88da      	ldrh	r2, [r3, #6]
 800d49e:	893b      	ldrh	r3, [r7, #8]
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	bf28      	it	cs
 800d4a4:	4613      	movcs	r3, r2
 800d4a6:	b29b      	uxth	r3, r3
 800d4a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d4aa:	893b      	ldrh	r3, [r7, #8]
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	68f9      	ldr	r1, [r7, #12]
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f000 fa44 	bl	800d93e <USBD_CtlSendData>
 800d4b6:	e009      	b.n	800d4cc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d4b8:	6839      	ldr	r1, [r7, #0]
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 f9ce 	bl	800d85c <USBD_CtlError>
 800d4c0:	e004      	b.n	800d4cc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f000 fa95 	bl	800d9f2 <USBD_CtlSendStatus>
 800d4c8:	e000      	b.n	800d4cc <USBD_GetDescriptor+0x320>
    return;
 800d4ca:	bf00      	nop
  }
}
 800d4cc:	3710      	adds	r7, #16
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop

0800d4d4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b084      	sub	sp, #16
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	889b      	ldrh	r3, [r3, #4]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d131      	bne.n	800d54a <USBD_SetAddress+0x76>
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	88db      	ldrh	r3, [r3, #6]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d12d      	bne.n	800d54a <USBD_SetAddress+0x76>
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	885b      	ldrh	r3, [r3, #2]
 800d4f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d4f4:	d829      	bhi.n	800d54a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	885b      	ldrh	r3, [r3, #2]
 800d4fa:	b2db      	uxtb	r3, r3
 800d4fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d500:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d508:	b2db      	uxtb	r3, r3
 800d50a:	2b03      	cmp	r3, #3
 800d50c:	d104      	bne.n	800d518 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d50e:	6839      	ldr	r1, [r7, #0]
 800d510:	6878      	ldr	r0, [r7, #4]
 800d512:	f000 f9a3 	bl	800d85c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d516:	e01d      	b.n	800d554 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	7bfa      	ldrb	r2, [r7, #15]
 800d51c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d520:	7bfb      	ldrb	r3, [r7, #15]
 800d522:	4619      	mov	r1, r3
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f000 fe7b 	bl	800e220 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d52a:	6878      	ldr	r0, [r7, #4]
 800d52c:	f000 fa61 	bl	800d9f2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d530:	7bfb      	ldrb	r3, [r7, #15]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d004      	beq.n	800d540 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	2202      	movs	r2, #2
 800d53a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d53e:	e009      	b.n	800d554 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2201      	movs	r2, #1
 800d544:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d548:	e004      	b.n	800d554 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d54a:	6839      	ldr	r1, [r7, #0]
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f000 f985 	bl	800d85c <USBD_CtlError>
  }
}
 800d552:	bf00      	nop
 800d554:	bf00      	nop
 800d556:	3710      	adds	r7, #16
 800d558:	46bd      	mov	sp, r7
 800d55a:	bd80      	pop	{r7, pc}

0800d55c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	b084      	sub	sp, #16
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
 800d564:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d566:	2300      	movs	r3, #0
 800d568:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	885b      	ldrh	r3, [r3, #2]
 800d56e:	b2da      	uxtb	r2, r3
 800d570:	4b4c      	ldr	r3, [pc, #304]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d572:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d574:	4b4b      	ldr	r3, [pc, #300]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d576:	781b      	ldrb	r3, [r3, #0]
 800d578:	2b01      	cmp	r3, #1
 800d57a:	d905      	bls.n	800d588 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d57c:	6839      	ldr	r1, [r7, #0]
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f000 f96c 	bl	800d85c <USBD_CtlError>
    return USBD_FAIL;
 800d584:	2303      	movs	r3, #3
 800d586:	e088      	b.n	800d69a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d58e:	b2db      	uxtb	r3, r3
 800d590:	2b02      	cmp	r3, #2
 800d592:	d002      	beq.n	800d59a <USBD_SetConfig+0x3e>
 800d594:	2b03      	cmp	r3, #3
 800d596:	d025      	beq.n	800d5e4 <USBD_SetConfig+0x88>
 800d598:	e071      	b.n	800d67e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d59a:	4b42      	ldr	r3, [pc, #264]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d01c      	beq.n	800d5dc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800d5a2:	4b40      	ldr	r3, [pc, #256]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d5a4:	781b      	ldrb	r3, [r3, #0]
 800d5a6:	461a      	mov	r2, r3
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d5ac:	4b3d      	ldr	r3, [pc, #244]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	4619      	mov	r1, r3
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f7ff f990 	bl	800c8d8 <USBD_SetClassConfig>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d5bc:	7bfb      	ldrb	r3, [r7, #15]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d004      	beq.n	800d5cc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800d5c2:	6839      	ldr	r1, [r7, #0]
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	f000 f949 	bl	800d85c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d5ca:	e065      	b.n	800d698 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d5cc:	6878      	ldr	r0, [r7, #4]
 800d5ce:	f000 fa10 	bl	800d9f2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2203      	movs	r2, #3
 800d5d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d5da:	e05d      	b.n	800d698 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d5dc:	6878      	ldr	r0, [r7, #4]
 800d5de:	f000 fa08 	bl	800d9f2 <USBD_CtlSendStatus>
      break;
 800d5e2:	e059      	b.n	800d698 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d5e4:	4b2f      	ldr	r3, [pc, #188]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d5e6:	781b      	ldrb	r3, [r3, #0]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d112      	bne.n	800d612 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2202      	movs	r2, #2
 800d5f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d5f4:	4b2b      	ldr	r3, [pc, #172]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	461a      	mov	r2, r3
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d5fe:	4b29      	ldr	r3, [pc, #164]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	4619      	mov	r1, r3
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f7ff f983 	bl	800c910 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d60a:	6878      	ldr	r0, [r7, #4]
 800d60c:	f000 f9f1 	bl	800d9f2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d610:	e042      	b.n	800d698 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800d612:	4b24      	ldr	r3, [pc, #144]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	461a      	mov	r2, r3
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d02a      	beq.n	800d676 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	685b      	ldr	r3, [r3, #4]
 800d624:	b2db      	uxtb	r3, r3
 800d626:	4619      	mov	r1, r3
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f7ff f971 	bl	800c910 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d62e:	4b1d      	ldr	r3, [pc, #116]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d630:	781b      	ldrb	r3, [r3, #0]
 800d632:	461a      	mov	r2, r3
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d638:	4b1a      	ldr	r3, [pc, #104]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	4619      	mov	r1, r3
 800d63e:	6878      	ldr	r0, [r7, #4]
 800d640:	f7ff f94a 	bl	800c8d8 <USBD_SetClassConfig>
 800d644:	4603      	mov	r3, r0
 800d646:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d648:	7bfb      	ldrb	r3, [r7, #15]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d00f      	beq.n	800d66e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d64e:	6839      	ldr	r1, [r7, #0]
 800d650:	6878      	ldr	r0, [r7, #4]
 800d652:	f000 f903 	bl	800d85c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	685b      	ldr	r3, [r3, #4]
 800d65a:	b2db      	uxtb	r3, r3
 800d65c:	4619      	mov	r1, r3
 800d65e:	6878      	ldr	r0, [r7, #4]
 800d660:	f7ff f956 	bl	800c910 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2202      	movs	r2, #2
 800d668:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d66c:	e014      	b.n	800d698 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f000 f9bf 	bl	800d9f2 <USBD_CtlSendStatus>
      break;
 800d674:	e010      	b.n	800d698 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f000 f9bb 	bl	800d9f2 <USBD_CtlSendStatus>
      break;
 800d67c:	e00c      	b.n	800d698 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d67e:	6839      	ldr	r1, [r7, #0]
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f000 f8eb 	bl	800d85c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d686:	4b07      	ldr	r3, [pc, #28]	@ (800d6a4 <USBD_SetConfig+0x148>)
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	4619      	mov	r1, r3
 800d68c:	6878      	ldr	r0, [r7, #4]
 800d68e:	f7ff f93f 	bl	800c910 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d692:	2303      	movs	r3, #3
 800d694:	73fb      	strb	r3, [r7, #15]
      break;
 800d696:	bf00      	nop
  }

  return ret;
 800d698:	7bfb      	ldrb	r3, [r7, #15]
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	3710      	adds	r7, #16
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	200006b8 	.word	0x200006b8

0800d6a8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b082      	sub	sp, #8
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	88db      	ldrh	r3, [r3, #6]
 800d6b6:	2b01      	cmp	r3, #1
 800d6b8:	d004      	beq.n	800d6c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d6ba:	6839      	ldr	r1, [r7, #0]
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	f000 f8cd 	bl	800d85c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d6c2:	e023      	b.n	800d70c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6ca:	b2db      	uxtb	r3, r3
 800d6cc:	2b02      	cmp	r3, #2
 800d6ce:	dc02      	bgt.n	800d6d6 <USBD_GetConfig+0x2e>
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	dc03      	bgt.n	800d6dc <USBD_GetConfig+0x34>
 800d6d4:	e015      	b.n	800d702 <USBD_GetConfig+0x5a>
 800d6d6:	2b03      	cmp	r3, #3
 800d6d8:	d00b      	beq.n	800d6f2 <USBD_GetConfig+0x4a>
 800d6da:	e012      	b.n	800d702 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	3308      	adds	r3, #8
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	6878      	ldr	r0, [r7, #4]
 800d6ec:	f000 f927 	bl	800d93e <USBD_CtlSendData>
        break;
 800d6f0:	e00c      	b.n	800d70c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	3304      	adds	r3, #4
 800d6f6:	2201      	movs	r2, #1
 800d6f8:	4619      	mov	r1, r3
 800d6fa:	6878      	ldr	r0, [r7, #4]
 800d6fc:	f000 f91f 	bl	800d93e <USBD_CtlSendData>
        break;
 800d700:	e004      	b.n	800d70c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d702:	6839      	ldr	r1, [r7, #0]
 800d704:	6878      	ldr	r0, [r7, #4]
 800d706:	f000 f8a9 	bl	800d85c <USBD_CtlError>
        break;
 800d70a:	bf00      	nop
}
 800d70c:	bf00      	nop
 800d70e:	3708      	adds	r7, #8
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b082      	sub	sp, #8
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
 800d71c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d724:	b2db      	uxtb	r3, r3
 800d726:	3b01      	subs	r3, #1
 800d728:	2b02      	cmp	r3, #2
 800d72a:	d81e      	bhi.n	800d76a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	88db      	ldrh	r3, [r3, #6]
 800d730:	2b02      	cmp	r3, #2
 800d732:	d004      	beq.n	800d73e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d734:	6839      	ldr	r1, [r7, #0]
 800d736:	6878      	ldr	r0, [r7, #4]
 800d738:	f000 f890 	bl	800d85c <USBD_CtlError>
        break;
 800d73c:	e01a      	b.n	800d774 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	2201      	movs	r2, #1
 800d742:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d005      	beq.n	800d75a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	68db      	ldr	r3, [r3, #12]
 800d752:	f043 0202 	orr.w	r2, r3, #2
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	330c      	adds	r3, #12
 800d75e:	2202      	movs	r2, #2
 800d760:	4619      	mov	r1, r3
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f000 f8eb 	bl	800d93e <USBD_CtlSendData>
      break;
 800d768:	e004      	b.n	800d774 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d76a:	6839      	ldr	r1, [r7, #0]
 800d76c:	6878      	ldr	r0, [r7, #4]
 800d76e:	f000 f875 	bl	800d85c <USBD_CtlError>
      break;
 800d772:	bf00      	nop
  }
}
 800d774:	bf00      	nop
 800d776:	3708      	adds	r7, #8
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}

0800d77c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b082      	sub	sp, #8
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	885b      	ldrh	r3, [r3, #2]
 800d78a:	2b01      	cmp	r3, #1
 800d78c:	d106      	bne.n	800d79c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	2201      	movs	r2, #1
 800d792:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f000 f92b 	bl	800d9f2 <USBD_CtlSendStatus>
  }
}
 800d79c:	bf00      	nop
 800d79e:	3708      	adds	r7, #8
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}

0800d7a4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b082      	sub	sp, #8
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
 800d7ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7b4:	b2db      	uxtb	r3, r3
 800d7b6:	3b01      	subs	r3, #1
 800d7b8:	2b02      	cmp	r3, #2
 800d7ba:	d80b      	bhi.n	800d7d4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	885b      	ldrh	r3, [r3, #2]
 800d7c0:	2b01      	cmp	r3, #1
 800d7c2:	d10c      	bne.n	800d7de <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 f910 	bl	800d9f2 <USBD_CtlSendStatus>
      }
      break;
 800d7d2:	e004      	b.n	800d7de <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d7d4:	6839      	ldr	r1, [r7, #0]
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 f840 	bl	800d85c <USBD_CtlError>
      break;
 800d7dc:	e000      	b.n	800d7e0 <USBD_ClrFeature+0x3c>
      break;
 800d7de:	bf00      	nop
  }
}
 800d7e0:	bf00      	nop
 800d7e2:	3708      	adds	r7, #8
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	bd80      	pop	{r7, pc}

0800d7e8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b084      	sub	sp, #16
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
 800d7f0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d7f2:	683b      	ldr	r3, [r7, #0]
 800d7f4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	781a      	ldrb	r2, [r3, #0]
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	3301      	adds	r3, #1
 800d802:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	781a      	ldrb	r2, [r3, #0]
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	3301      	adds	r3, #1
 800d810:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d812:	68f8      	ldr	r0, [r7, #12]
 800d814:	f7ff fa90 	bl	800cd38 <SWAPBYTE>
 800d818:	4603      	mov	r3, r0
 800d81a:	461a      	mov	r2, r3
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	3301      	adds	r3, #1
 800d824:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	3301      	adds	r3, #1
 800d82a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d82c:	68f8      	ldr	r0, [r7, #12]
 800d82e:	f7ff fa83 	bl	800cd38 <SWAPBYTE>
 800d832:	4603      	mov	r3, r0
 800d834:	461a      	mov	r2, r3
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	3301      	adds	r3, #1
 800d83e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	3301      	adds	r3, #1
 800d844:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d846:	68f8      	ldr	r0, [r7, #12]
 800d848:	f7ff fa76 	bl	800cd38 <SWAPBYTE>
 800d84c:	4603      	mov	r3, r0
 800d84e:	461a      	mov	r2, r3
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	80da      	strh	r2, [r3, #6]
}
 800d854:	bf00      	nop
 800d856:	3710      	adds	r7, #16
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}

0800d85c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
 800d864:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d866:	2180      	movs	r1, #128	@ 0x80
 800d868:	6878      	ldr	r0, [r7, #4]
 800d86a:	f000 fc6f 	bl	800e14c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d86e:	2100      	movs	r1, #0
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f000 fc6b 	bl	800e14c <USBD_LL_StallEP>
}
 800d876:	bf00      	nop
 800d878:	3708      	adds	r7, #8
 800d87a:	46bd      	mov	sp, r7
 800d87c:	bd80      	pop	{r7, pc}

0800d87e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d87e:	b580      	push	{r7, lr}
 800d880:	b086      	sub	sp, #24
 800d882:	af00      	add	r7, sp, #0
 800d884:	60f8      	str	r0, [r7, #12]
 800d886:	60b9      	str	r1, [r7, #8]
 800d888:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d88a:	2300      	movs	r3, #0
 800d88c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d036      	beq.n	800d902 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d898:	6938      	ldr	r0, [r7, #16]
 800d89a:	f000 f836 	bl	800d90a <USBD_GetLen>
 800d89e:	4603      	mov	r3, r0
 800d8a0:	3301      	adds	r3, #1
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	005b      	lsls	r3, r3, #1
 800d8a6:	b29a      	uxth	r2, r3
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d8ac:	7dfb      	ldrb	r3, [r7, #23]
 800d8ae:	68ba      	ldr	r2, [r7, #8]
 800d8b0:	4413      	add	r3, r2
 800d8b2:	687a      	ldr	r2, [r7, #4]
 800d8b4:	7812      	ldrb	r2, [r2, #0]
 800d8b6:	701a      	strb	r2, [r3, #0]
  idx++;
 800d8b8:	7dfb      	ldrb	r3, [r7, #23]
 800d8ba:	3301      	adds	r3, #1
 800d8bc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d8be:	7dfb      	ldrb	r3, [r7, #23]
 800d8c0:	68ba      	ldr	r2, [r7, #8]
 800d8c2:	4413      	add	r3, r2
 800d8c4:	2203      	movs	r2, #3
 800d8c6:	701a      	strb	r2, [r3, #0]
  idx++;
 800d8c8:	7dfb      	ldrb	r3, [r7, #23]
 800d8ca:	3301      	adds	r3, #1
 800d8cc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d8ce:	e013      	b.n	800d8f8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d8d0:	7dfb      	ldrb	r3, [r7, #23]
 800d8d2:	68ba      	ldr	r2, [r7, #8]
 800d8d4:	4413      	add	r3, r2
 800d8d6:	693a      	ldr	r2, [r7, #16]
 800d8d8:	7812      	ldrb	r2, [r2, #0]
 800d8da:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	3301      	adds	r3, #1
 800d8e0:	613b      	str	r3, [r7, #16]
    idx++;
 800d8e2:	7dfb      	ldrb	r3, [r7, #23]
 800d8e4:	3301      	adds	r3, #1
 800d8e6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d8e8:	7dfb      	ldrb	r3, [r7, #23]
 800d8ea:	68ba      	ldr	r2, [r7, #8]
 800d8ec:	4413      	add	r3, r2
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	701a      	strb	r2, [r3, #0]
    idx++;
 800d8f2:	7dfb      	ldrb	r3, [r7, #23]
 800d8f4:	3301      	adds	r3, #1
 800d8f6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d8f8:	693b      	ldr	r3, [r7, #16]
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d1e7      	bne.n	800d8d0 <USBD_GetString+0x52>
 800d900:	e000      	b.n	800d904 <USBD_GetString+0x86>
    return;
 800d902:	bf00      	nop
  }
}
 800d904:	3718      	adds	r7, #24
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}

0800d90a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d90a:	b480      	push	{r7}
 800d90c:	b085      	sub	sp, #20
 800d90e:	af00      	add	r7, sp, #0
 800d910:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d912:	2300      	movs	r3, #0
 800d914:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d91a:	e005      	b.n	800d928 <USBD_GetLen+0x1e>
  {
    len++;
 800d91c:	7bfb      	ldrb	r3, [r7, #15]
 800d91e:	3301      	adds	r3, #1
 800d920:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	3301      	adds	r3, #1
 800d926:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	781b      	ldrb	r3, [r3, #0]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d1f5      	bne.n	800d91c <USBD_GetLen+0x12>
  }

  return len;
 800d930:	7bfb      	ldrb	r3, [r7, #15]
}
 800d932:	4618      	mov	r0, r3
 800d934:	3714      	adds	r7, #20
 800d936:	46bd      	mov	sp, r7
 800d938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d93c:	4770      	bx	lr

0800d93e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d93e:	b580      	push	{r7, lr}
 800d940:	b084      	sub	sp, #16
 800d942:	af00      	add	r7, sp, #0
 800d944:	60f8      	str	r0, [r7, #12]
 800d946:	60b9      	str	r1, [r7, #8]
 800d948:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	2202      	movs	r2, #2
 800d94e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	687a      	ldr	r2, [r7, #4]
 800d956:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	687a      	ldr	r2, [r7, #4]
 800d95c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	68ba      	ldr	r2, [r7, #8]
 800d962:	2100      	movs	r1, #0
 800d964:	68f8      	ldr	r0, [r7, #12]
 800d966:	f000 fc7a 	bl	800e25e <USBD_LL_Transmit>

  return USBD_OK;
 800d96a:	2300      	movs	r3, #0
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3710      	adds	r7, #16
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}

0800d974 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b084      	sub	sp, #16
 800d978:	af00      	add	r7, sp, #0
 800d97a:	60f8      	str	r0, [r7, #12]
 800d97c:	60b9      	str	r1, [r7, #8]
 800d97e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	68ba      	ldr	r2, [r7, #8]
 800d984:	2100      	movs	r1, #0
 800d986:	68f8      	ldr	r0, [r7, #12]
 800d988:	f000 fc69 	bl	800e25e <USBD_LL_Transmit>

  return USBD_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d996:	b580      	push	{r7, lr}
 800d998:	b084      	sub	sp, #16
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	60f8      	str	r0, [r7, #12]
 800d99e:	60b9      	str	r1, [r7, #8]
 800d9a0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2203      	movs	r2, #3
 800d9a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	687a      	ldr	r2, [r7, #4]
 800d9ae:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	687a      	ldr	r2, [r7, #4]
 800d9b6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	68ba      	ldr	r2, [r7, #8]
 800d9be:	2100      	movs	r1, #0
 800d9c0:	68f8      	ldr	r0, [r7, #12]
 800d9c2:	f000 fc6d 	bl	800e2a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d9c6:	2300      	movs	r3, #0
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3710      	adds	r7, #16
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b084      	sub	sp, #16
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	60f8      	str	r0, [r7, #12]
 800d9d8:	60b9      	str	r1, [r7, #8]
 800d9da:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	68ba      	ldr	r2, [r7, #8]
 800d9e0:	2100      	movs	r1, #0
 800d9e2:	68f8      	ldr	r0, [r7, #12]
 800d9e4:	f000 fc5c 	bl	800e2a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d9e8:	2300      	movs	r3, #0
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3710      	adds	r7, #16
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}

0800d9f2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d9f2:	b580      	push	{r7, lr}
 800d9f4:	b082      	sub	sp, #8
 800d9f6:	af00      	add	r7, sp, #0
 800d9f8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2204      	movs	r2, #4
 800d9fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800da02:	2300      	movs	r3, #0
 800da04:	2200      	movs	r2, #0
 800da06:	2100      	movs	r1, #0
 800da08:	6878      	ldr	r0, [r7, #4]
 800da0a:	f000 fc28 	bl	800e25e <USBD_LL_Transmit>

  return USBD_OK;
 800da0e:	2300      	movs	r3, #0
}
 800da10:	4618      	mov	r0, r3
 800da12:	3708      	adds	r7, #8
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}

0800da18 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b082      	sub	sp, #8
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2205      	movs	r2, #5
 800da24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800da28:	2300      	movs	r3, #0
 800da2a:	2200      	movs	r2, #0
 800da2c:	2100      	movs	r1, #0
 800da2e:	6878      	ldr	r0, [r7, #4]
 800da30:	f000 fc36 	bl	800e2a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da34:	2300      	movs	r3, #0
}
 800da36:	4618      	mov	r0, r3
 800da38:	3708      	adds	r7, #8
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd80      	pop	{r7, pc}
	...

0800da40 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800da44:	2200      	movs	r2, #0
 800da46:	4912      	ldr	r1, [pc, #72]	@ (800da90 <MX_USB_Device_Init+0x50>)
 800da48:	4812      	ldr	r0, [pc, #72]	@ (800da94 <MX_USB_Device_Init+0x54>)
 800da4a:	f7fe fed7 	bl	800c7fc <USBD_Init>
 800da4e:	4603      	mov	r3, r0
 800da50:	2b00      	cmp	r3, #0
 800da52:	d001      	beq.n	800da58 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800da54:	f7f3 fdec 	bl	8001630 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800da58:	490f      	ldr	r1, [pc, #60]	@ (800da98 <MX_USB_Device_Init+0x58>)
 800da5a:	480e      	ldr	r0, [pc, #56]	@ (800da94 <MX_USB_Device_Init+0x54>)
 800da5c:	f7fe fefe 	bl	800c85c <USBD_RegisterClass>
 800da60:	4603      	mov	r3, r0
 800da62:	2b00      	cmp	r3, #0
 800da64:	d001      	beq.n	800da6a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800da66:	f7f3 fde3 	bl	8001630 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800da6a:	490c      	ldr	r1, [pc, #48]	@ (800da9c <MX_USB_Device_Init+0x5c>)
 800da6c:	4809      	ldr	r0, [pc, #36]	@ (800da94 <MX_USB_Device_Init+0x54>)
 800da6e:	f7fe fe4f 	bl	800c710 <USBD_CDC_RegisterInterface>
 800da72:	4603      	mov	r3, r0
 800da74:	2b00      	cmp	r3, #0
 800da76:	d001      	beq.n	800da7c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800da78:	f7f3 fdda 	bl	8001630 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800da7c:	4805      	ldr	r0, [pc, #20]	@ (800da94 <MX_USB_Device_Init+0x54>)
 800da7e:	f7fe ff14 	bl	800c8aa <USBD_Start>
 800da82:	4603      	mov	r3, r0
 800da84:	2b00      	cmp	r3, #0
 800da86:	d001      	beq.n	800da8c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800da88:	f7f3 fdd2 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800da8c:	bf00      	nop
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	20000130 	.word	0x20000130
 800da94:	200006bc 	.word	0x200006bc
 800da98:	20000018 	.word	0x20000018
 800da9c:	2000011c 	.word	0x2000011c

0800daa0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800daa4:	2200      	movs	r2, #0
 800daa6:	4905      	ldr	r1, [pc, #20]	@ (800dabc <CDC_Init_FS+0x1c>)
 800daa8:	4805      	ldr	r0, [pc, #20]	@ (800dac0 <CDC_Init_FS+0x20>)
 800daaa:	f7fe fe46 	bl	800c73a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800daae:	4905      	ldr	r1, [pc, #20]	@ (800dac4 <CDC_Init_FS+0x24>)
 800dab0:	4803      	ldr	r0, [pc, #12]	@ (800dac0 <CDC_Init_FS+0x20>)
 800dab2:	f7fe fe60 	bl	800c776 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dab6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dab8:	4618      	mov	r0, r3
 800daba:	bd80      	pop	{r7, pc}
 800dabc:	20000d8c 	.word	0x20000d8c
 800dac0:	200006bc 	.word	0x200006bc
 800dac4:	2000098c 	.word	0x2000098c

0800dac8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dac8:	b480      	push	{r7}
 800daca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dacc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dace:	4618      	mov	r0, r3
 800dad0:	46bd      	mov	sp, r7
 800dad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad6:	4770      	bx	lr

0800dad8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dad8:	b480      	push	{r7}
 800dada:	b083      	sub	sp, #12
 800dadc:	af00      	add	r7, sp, #0
 800dade:	4603      	mov	r3, r0
 800dae0:	6039      	str	r1, [r7, #0]
 800dae2:	71fb      	strb	r3, [r7, #7]
 800dae4:	4613      	mov	r3, r2
 800dae6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dae8:	79fb      	ldrb	r3, [r7, #7]
 800daea:	2b23      	cmp	r3, #35	@ 0x23
 800daec:	d84a      	bhi.n	800db84 <CDC_Control_FS+0xac>
 800daee:	a201      	add	r2, pc, #4	@ (adr r2, 800daf4 <CDC_Control_FS+0x1c>)
 800daf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daf4:	0800db85 	.word	0x0800db85
 800daf8:	0800db85 	.word	0x0800db85
 800dafc:	0800db85 	.word	0x0800db85
 800db00:	0800db85 	.word	0x0800db85
 800db04:	0800db85 	.word	0x0800db85
 800db08:	0800db85 	.word	0x0800db85
 800db0c:	0800db85 	.word	0x0800db85
 800db10:	0800db85 	.word	0x0800db85
 800db14:	0800db85 	.word	0x0800db85
 800db18:	0800db85 	.word	0x0800db85
 800db1c:	0800db85 	.word	0x0800db85
 800db20:	0800db85 	.word	0x0800db85
 800db24:	0800db85 	.word	0x0800db85
 800db28:	0800db85 	.word	0x0800db85
 800db2c:	0800db85 	.word	0x0800db85
 800db30:	0800db85 	.word	0x0800db85
 800db34:	0800db85 	.word	0x0800db85
 800db38:	0800db85 	.word	0x0800db85
 800db3c:	0800db85 	.word	0x0800db85
 800db40:	0800db85 	.word	0x0800db85
 800db44:	0800db85 	.word	0x0800db85
 800db48:	0800db85 	.word	0x0800db85
 800db4c:	0800db85 	.word	0x0800db85
 800db50:	0800db85 	.word	0x0800db85
 800db54:	0800db85 	.word	0x0800db85
 800db58:	0800db85 	.word	0x0800db85
 800db5c:	0800db85 	.word	0x0800db85
 800db60:	0800db85 	.word	0x0800db85
 800db64:	0800db85 	.word	0x0800db85
 800db68:	0800db85 	.word	0x0800db85
 800db6c:	0800db85 	.word	0x0800db85
 800db70:	0800db85 	.word	0x0800db85
 800db74:	0800db85 	.word	0x0800db85
 800db78:	0800db85 	.word	0x0800db85
 800db7c:	0800db85 	.word	0x0800db85
 800db80:	0800db85 	.word	0x0800db85
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800db84:	bf00      	nop
  }

  return (USBD_OK);
 800db86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800db88:	4618      	mov	r0, r3
 800db8a:	370c      	adds	r7, #12
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr

0800db94 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800db9e:	6879      	ldr	r1, [r7, #4]
 800dba0:	4805      	ldr	r0, [pc, #20]	@ (800dbb8 <CDC_Receive_FS+0x24>)
 800dba2:	f7fe fde8 	bl	800c776 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dba6:	4804      	ldr	r0, [pc, #16]	@ (800dbb8 <CDC_Receive_FS+0x24>)
 800dba8:	f7fe fdfe 	bl	800c7a8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dbac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dbae:	4618      	mov	r0, r3
 800dbb0:	3708      	adds	r7, #8
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	bd80      	pop	{r7, pc}
 800dbb6:	bf00      	nop
 800dbb8:	200006bc 	.word	0x200006bc

0800dbbc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b087      	sub	sp, #28
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	60f8      	str	r0, [r7, #12]
 800dbc4:	60b9      	str	r1, [r7, #8]
 800dbc6:	4613      	mov	r3, r2
 800dbc8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dbca:	2300      	movs	r3, #0
 800dbcc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dbce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	371c      	adds	r7, #28
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbdc:	4770      	bx	lr
	...

0800dbe0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	b083      	sub	sp, #12
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	6039      	str	r1, [r7, #0]
 800dbea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800dbec:	683b      	ldr	r3, [r7, #0]
 800dbee:	2212      	movs	r2, #18
 800dbf0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800dbf2:	4b03      	ldr	r3, [pc, #12]	@ (800dc00 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	370c      	adds	r7, #12
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr
 800dc00:	20000150 	.word	0x20000150

0800dc04 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc04:	b480      	push	{r7}
 800dc06:	b083      	sub	sp, #12
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	6039      	str	r1, [r7, #0]
 800dc0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	2204      	movs	r2, #4
 800dc14:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dc16:	4b03      	ldr	r3, [pc, #12]	@ (800dc24 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	370c      	adds	r7, #12
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc22:	4770      	bx	lr
 800dc24:	20000164 	.word	0x20000164

0800dc28 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b082      	sub	sp, #8
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	4603      	mov	r3, r0
 800dc30:	6039      	str	r1, [r7, #0]
 800dc32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc34:	79fb      	ldrb	r3, [r7, #7]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d105      	bne.n	800dc46 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800dc3a:	683a      	ldr	r2, [r7, #0]
 800dc3c:	4907      	ldr	r1, [pc, #28]	@ (800dc5c <USBD_CDC_ProductStrDescriptor+0x34>)
 800dc3e:	4808      	ldr	r0, [pc, #32]	@ (800dc60 <USBD_CDC_ProductStrDescriptor+0x38>)
 800dc40:	f7ff fe1d 	bl	800d87e <USBD_GetString>
 800dc44:	e004      	b.n	800dc50 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800dc46:	683a      	ldr	r2, [r7, #0]
 800dc48:	4904      	ldr	r1, [pc, #16]	@ (800dc5c <USBD_CDC_ProductStrDescriptor+0x34>)
 800dc4a:	4805      	ldr	r0, [pc, #20]	@ (800dc60 <USBD_CDC_ProductStrDescriptor+0x38>)
 800dc4c:	f7ff fe17 	bl	800d87e <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc50:	4b02      	ldr	r3, [pc, #8]	@ (800dc5c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3708      	adds	r7, #8
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}
 800dc5a:	bf00      	nop
 800dc5c:	2000118c 	.word	0x2000118c
 800dc60:	0800f408 	.word	0x0800f408

0800dc64 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b082      	sub	sp, #8
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	6039      	str	r1, [r7, #0]
 800dc6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dc70:	683a      	ldr	r2, [r7, #0]
 800dc72:	4904      	ldr	r1, [pc, #16]	@ (800dc84 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800dc74:	4804      	ldr	r0, [pc, #16]	@ (800dc88 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800dc76:	f7ff fe02 	bl	800d87e <USBD_GetString>
  return USBD_StrDesc;
 800dc7a:	4b02      	ldr	r3, [pc, #8]	@ (800dc84 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3708      	adds	r7, #8
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}
 800dc84:	2000118c 	.word	0x2000118c
 800dc88:	0800f420 	.word	0x0800f420

0800dc8c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b082      	sub	sp, #8
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	4603      	mov	r3, r0
 800dc94:	6039      	str	r1, [r7, #0]
 800dc96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	221a      	movs	r2, #26
 800dc9c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc9e:	f000 f843 	bl	800dd28 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800dca2:	4b02      	ldr	r3, [pc, #8]	@ (800dcac <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800dca4:	4618      	mov	r0, r3
 800dca6:	3708      	adds	r7, #8
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	bd80      	pop	{r7, pc}
 800dcac:	20000168 	.word	0x20000168

0800dcb0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b082      	sub	sp, #8
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	6039      	str	r1, [r7, #0]
 800dcba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dcbc:	79fb      	ldrb	r3, [r7, #7]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d105      	bne.n	800dcce <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800dcc2:	683a      	ldr	r2, [r7, #0]
 800dcc4:	4907      	ldr	r1, [pc, #28]	@ (800dce4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800dcc6:	4808      	ldr	r0, [pc, #32]	@ (800dce8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dcc8:	f7ff fdd9 	bl	800d87e <USBD_GetString>
 800dccc:	e004      	b.n	800dcd8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800dcce:	683a      	ldr	r2, [r7, #0]
 800dcd0:	4904      	ldr	r1, [pc, #16]	@ (800dce4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800dcd2:	4805      	ldr	r0, [pc, #20]	@ (800dce8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800dcd4:	f7ff fdd3 	bl	800d87e <USBD_GetString>
  }
  return USBD_StrDesc;
 800dcd8:	4b02      	ldr	r3, [pc, #8]	@ (800dce4 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800dcda:	4618      	mov	r0, r3
 800dcdc:	3708      	adds	r7, #8
 800dcde:	46bd      	mov	sp, r7
 800dce0:	bd80      	pop	{r7, pc}
 800dce2:	bf00      	nop
 800dce4:	2000118c 	.word	0x2000118c
 800dce8:	0800f434 	.word	0x0800f434

0800dcec <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b082      	sub	sp, #8
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	6039      	str	r1, [r7, #0]
 800dcf6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dcf8:	79fb      	ldrb	r3, [r7, #7]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d105      	bne.n	800dd0a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dcfe:	683a      	ldr	r2, [r7, #0]
 800dd00:	4907      	ldr	r1, [pc, #28]	@ (800dd20 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dd02:	4808      	ldr	r0, [pc, #32]	@ (800dd24 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dd04:	f7ff fdbb 	bl	800d87e <USBD_GetString>
 800dd08:	e004      	b.n	800dd14 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800dd0a:	683a      	ldr	r2, [r7, #0]
 800dd0c:	4904      	ldr	r1, [pc, #16]	@ (800dd20 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800dd0e:	4805      	ldr	r0, [pc, #20]	@ (800dd24 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800dd10:	f7ff fdb5 	bl	800d87e <USBD_GetString>
  }
  return USBD_StrDesc;
 800dd14:	4b02      	ldr	r3, [pc, #8]	@ (800dd20 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	3708      	adds	r7, #8
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	bd80      	pop	{r7, pc}
 800dd1e:	bf00      	nop
 800dd20:	2000118c 	.word	0x2000118c
 800dd24:	0800f440 	.word	0x0800f440

0800dd28 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b084      	sub	sp, #16
 800dd2c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dd2e:	4b0f      	ldr	r3, [pc, #60]	@ (800dd6c <Get_SerialNum+0x44>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dd34:	4b0e      	ldr	r3, [pc, #56]	@ (800dd70 <Get_SerialNum+0x48>)
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dd3a:	4b0e      	ldr	r3, [pc, #56]	@ (800dd74 <Get_SerialNum+0x4c>)
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dd40:	68fa      	ldr	r2, [r7, #12]
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	4413      	add	r3, r2
 800dd46:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d009      	beq.n	800dd62 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dd4e:	2208      	movs	r2, #8
 800dd50:	4909      	ldr	r1, [pc, #36]	@ (800dd78 <Get_SerialNum+0x50>)
 800dd52:	68f8      	ldr	r0, [r7, #12]
 800dd54:	f000 f814 	bl	800dd80 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dd58:	2204      	movs	r2, #4
 800dd5a:	4908      	ldr	r1, [pc, #32]	@ (800dd7c <Get_SerialNum+0x54>)
 800dd5c:	68b8      	ldr	r0, [r7, #8]
 800dd5e:	f000 f80f 	bl	800dd80 <IntToUnicode>
  }
}
 800dd62:	bf00      	nop
 800dd64:	3710      	adds	r7, #16
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}
 800dd6a:	bf00      	nop
 800dd6c:	1fff7590 	.word	0x1fff7590
 800dd70:	1fff7594 	.word	0x1fff7594
 800dd74:	1fff7598 	.word	0x1fff7598
 800dd78:	2000016a 	.word	0x2000016a
 800dd7c:	2000017a 	.word	0x2000017a

0800dd80 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b087      	sub	sp, #28
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	60f8      	str	r0, [r7, #12]
 800dd88:	60b9      	str	r1, [r7, #8]
 800dd8a:	4613      	mov	r3, r2
 800dd8c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dd92:	2300      	movs	r3, #0
 800dd94:	75fb      	strb	r3, [r7, #23]
 800dd96:	e027      	b.n	800dde8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	0f1b      	lsrs	r3, r3, #28
 800dd9c:	2b09      	cmp	r3, #9
 800dd9e:	d80b      	bhi.n	800ddb8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	0f1b      	lsrs	r3, r3, #28
 800dda4:	b2da      	uxtb	r2, r3
 800dda6:	7dfb      	ldrb	r3, [r7, #23]
 800dda8:	005b      	lsls	r3, r3, #1
 800ddaa:	4619      	mov	r1, r3
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	440b      	add	r3, r1
 800ddb0:	3230      	adds	r2, #48	@ 0x30
 800ddb2:	b2d2      	uxtb	r2, r2
 800ddb4:	701a      	strb	r2, [r3, #0]
 800ddb6:	e00a      	b.n	800ddce <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	0f1b      	lsrs	r3, r3, #28
 800ddbc:	b2da      	uxtb	r2, r3
 800ddbe:	7dfb      	ldrb	r3, [r7, #23]
 800ddc0:	005b      	lsls	r3, r3, #1
 800ddc2:	4619      	mov	r1, r3
 800ddc4:	68bb      	ldr	r3, [r7, #8]
 800ddc6:	440b      	add	r3, r1
 800ddc8:	3237      	adds	r2, #55	@ 0x37
 800ddca:	b2d2      	uxtb	r2, r2
 800ddcc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	011b      	lsls	r3, r3, #4
 800ddd2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ddd4:	7dfb      	ldrb	r3, [r7, #23]
 800ddd6:	005b      	lsls	r3, r3, #1
 800ddd8:	3301      	adds	r3, #1
 800ddda:	68ba      	ldr	r2, [r7, #8]
 800dddc:	4413      	add	r3, r2
 800ddde:	2200      	movs	r2, #0
 800dde0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dde2:	7dfb      	ldrb	r3, [r7, #23]
 800dde4:	3301      	adds	r3, #1
 800dde6:	75fb      	strb	r3, [r7, #23]
 800dde8:	7dfa      	ldrb	r2, [r7, #23]
 800ddea:	79fb      	ldrb	r3, [r7, #7]
 800ddec:	429a      	cmp	r2, r3
 800ddee:	d3d3      	bcc.n	800dd98 <IntToUnicode+0x18>
  }
}
 800ddf0:	bf00      	nop
 800ddf2:	bf00      	nop
 800ddf4:	371c      	adds	r7, #28
 800ddf6:	46bd      	mov	sp, r7
 800ddf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfc:	4770      	bx	lr
	...

0800de00 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b094      	sub	sp, #80	@ 0x50
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800de08:	f107 030c 	add.w	r3, r7, #12
 800de0c:	2244      	movs	r2, #68	@ 0x44
 800de0e:	2100      	movs	r1, #0
 800de10:	4618      	mov	r0, r3
 800de12:	f000 fd03 	bl	800e81c <memset>
  if(pcdHandle->Instance==USB)
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4a15      	ldr	r2, [pc, #84]	@ (800de70 <HAL_PCD_MspInit+0x70>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d122      	bne.n	800de66 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800de20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800de24:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800de26:	2300      	movs	r3, #0
 800de28:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800de2a:	f107 030c 	add.w	r3, r7, #12
 800de2e:	4618      	mov	r0, r3
 800de30:	f7fa fdde 	bl	80089f0 <HAL_RCCEx_PeriphCLKConfig>
 800de34:	4603      	mov	r3, r0
 800de36:	2b00      	cmp	r3, #0
 800de38:	d001      	beq.n	800de3e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800de3a:	f7f3 fbf9 	bl	8001630 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800de3e:	4b0d      	ldr	r3, [pc, #52]	@ (800de74 <HAL_PCD_MspInit+0x74>)
 800de40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de42:	4a0c      	ldr	r2, [pc, #48]	@ (800de74 <HAL_PCD_MspInit+0x74>)
 800de44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800de48:	6593      	str	r3, [r2, #88]	@ 0x58
 800de4a:	4b0a      	ldr	r3, [pc, #40]	@ (800de74 <HAL_PCD_MspInit+0x74>)
 800de4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800de52:	60bb      	str	r3, [r7, #8]
 800de54:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800de56:	2200      	movs	r2, #0
 800de58:	2100      	movs	r1, #0
 800de5a:	2014      	movs	r0, #20
 800de5c:	f7f6 f887 	bl	8003f6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800de60:	2014      	movs	r0, #20
 800de62:	f7f6 f89e 	bl	8003fa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800de66:	bf00      	nop
 800de68:	3750      	adds	r7, #80	@ 0x50
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}
 800de6e:	bf00      	nop
 800de70:	40005c00 	.word	0x40005c00
 800de74:	40021000 	.word	0x40021000

0800de78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b082      	sub	sp, #8
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800de8c:	4619      	mov	r1, r3
 800de8e:	4610      	mov	r0, r2
 800de90:	f7fe fd56 	bl	800c940 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800de94:	bf00      	nop
 800de96:	3708      	adds	r7, #8
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd80      	pop	{r7, pc}

0800de9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b082      	sub	sp, #8
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	460b      	mov	r3, r1
 800dea6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800deae:	78fa      	ldrb	r2, [r7, #3]
 800deb0:	6879      	ldr	r1, [r7, #4]
 800deb2:	4613      	mov	r3, r2
 800deb4:	009b      	lsls	r3, r3, #2
 800deb6:	4413      	add	r3, r2
 800deb8:	00db      	lsls	r3, r3, #3
 800deba:	440b      	add	r3, r1
 800debc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dec0:	681a      	ldr	r2, [r3, #0]
 800dec2:	78fb      	ldrb	r3, [r7, #3]
 800dec4:	4619      	mov	r1, r3
 800dec6:	f7fe fd90 	bl	800c9ea <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800deca:	bf00      	nop
 800decc:	3708      	adds	r7, #8
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}

0800ded2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ded2:	b580      	push	{r7, lr}
 800ded4:	b082      	sub	sp, #8
 800ded6:	af00      	add	r7, sp, #0
 800ded8:	6078      	str	r0, [r7, #4]
 800deda:	460b      	mov	r3, r1
 800dedc:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800dee4:	78fa      	ldrb	r2, [r7, #3]
 800dee6:	6879      	ldr	r1, [r7, #4]
 800dee8:	4613      	mov	r3, r2
 800deea:	009b      	lsls	r3, r3, #2
 800deec:	4413      	add	r3, r2
 800deee:	00db      	lsls	r3, r3, #3
 800def0:	440b      	add	r3, r1
 800def2:	3324      	adds	r3, #36	@ 0x24
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	78fb      	ldrb	r3, [r7, #3]
 800def8:	4619      	mov	r1, r3
 800defa:	f7fe fdd9 	bl	800cab0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800defe:	bf00      	nop
 800df00:	3708      	adds	r7, #8
 800df02:	46bd      	mov	sp, r7
 800df04:	bd80      	pop	{r7, pc}

0800df06 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df06:	b580      	push	{r7, lr}
 800df08:	b082      	sub	sp, #8
 800df0a:	af00      	add	r7, sp, #0
 800df0c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800df14:	4618      	mov	r0, r3
 800df16:	f7fe feed 	bl	800ccf4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800df1a:	bf00      	nop
 800df1c:	3708      	adds	r7, #8
 800df1e:	46bd      	mov	sp, r7
 800df20:	bd80      	pop	{r7, pc}

0800df22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df22:	b580      	push	{r7, lr}
 800df24:	b084      	sub	sp, #16
 800df26:	af00      	add	r7, sp, #0
 800df28:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800df2a:	2301      	movs	r3, #1
 800df2c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	795b      	ldrb	r3, [r3, #5]
 800df32:	2b02      	cmp	r3, #2
 800df34:	d001      	beq.n	800df3a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800df36:	f7f3 fb7b 	bl	8001630 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800df40:	7bfa      	ldrb	r2, [r7, #15]
 800df42:	4611      	mov	r1, r2
 800df44:	4618      	mov	r0, r3
 800df46:	f7fe fe97 	bl	800cc78 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800df50:	4618      	mov	r0, r3
 800df52:	f7fe fe43 	bl	800cbdc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800df56:	bf00      	nop
 800df58:	3710      	adds	r7, #16
 800df5a:	46bd      	mov	sp, r7
 800df5c:	bd80      	pop	{r7, pc}
	...

0800df60 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b082      	sub	sp, #8
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800df6e:	4618      	mov	r0, r3
 800df70:	f7fe fe92 	bl	800cc98 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	7a5b      	ldrb	r3, [r3, #9]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d005      	beq.n	800df88 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df7c:	4b04      	ldr	r3, [pc, #16]	@ (800df90 <HAL_PCD_SuspendCallback+0x30>)
 800df7e:	691b      	ldr	r3, [r3, #16]
 800df80:	4a03      	ldr	r2, [pc, #12]	@ (800df90 <HAL_PCD_SuspendCallback+0x30>)
 800df82:	f043 0306 	orr.w	r3, r3, #6
 800df86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800df88:	bf00      	nop
 800df8a:	3708      	adds	r7, #8
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}
 800df90:	e000ed00 	.word	0xe000ed00

0800df94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b082      	sub	sp, #8
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	7a5b      	ldrb	r3, [r3, #9]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d007      	beq.n	800dfb4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dfa4:	4b08      	ldr	r3, [pc, #32]	@ (800dfc8 <HAL_PCD_ResumeCallback+0x34>)
 800dfa6:	691b      	ldr	r3, [r3, #16]
 800dfa8:	4a07      	ldr	r2, [pc, #28]	@ (800dfc8 <HAL_PCD_ResumeCallback+0x34>)
 800dfaa:	f023 0306 	bic.w	r3, r3, #6
 800dfae:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800dfb0:	f000 f9f8 	bl	800e3a4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dfba:	4618      	mov	r0, r3
 800dfbc:	f7fe fe82 	bl	800ccc4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800dfc0:	bf00      	nop
 800dfc2:	3708      	adds	r7, #8
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	bd80      	pop	{r7, pc}
 800dfc8:	e000ed00 	.word	0xe000ed00

0800dfcc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	b082      	sub	sp, #8
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800dfd4:	4a2b      	ldr	r2, [pc, #172]	@ (800e084 <USBD_LL_Init+0xb8>)
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	4a29      	ldr	r2, [pc, #164]	@ (800e084 <USBD_LL_Init+0xb8>)
 800dfe0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800dfe4:	4b27      	ldr	r3, [pc, #156]	@ (800e084 <USBD_LL_Init+0xb8>)
 800dfe6:	4a28      	ldr	r2, [pc, #160]	@ (800e088 <USBD_LL_Init+0xbc>)
 800dfe8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800dfea:	4b26      	ldr	r3, [pc, #152]	@ (800e084 <USBD_LL_Init+0xb8>)
 800dfec:	2208      	movs	r2, #8
 800dfee:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800dff0:	4b24      	ldr	r3, [pc, #144]	@ (800e084 <USBD_LL_Init+0xb8>)
 800dff2:	2202      	movs	r2, #2
 800dff4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800dff6:	4b23      	ldr	r3, [pc, #140]	@ (800e084 <USBD_LL_Init+0xb8>)
 800dff8:	2202      	movs	r2, #2
 800dffa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800dffc:	4b21      	ldr	r3, [pc, #132]	@ (800e084 <USBD_LL_Init+0xb8>)
 800dffe:	2200      	movs	r2, #0
 800e000:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e002:	4b20      	ldr	r3, [pc, #128]	@ (800e084 <USBD_LL_Init+0xb8>)
 800e004:	2200      	movs	r2, #0
 800e006:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e008:	4b1e      	ldr	r3, [pc, #120]	@ (800e084 <USBD_LL_Init+0xb8>)
 800e00a:	2200      	movs	r2, #0
 800e00c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e00e:	4b1d      	ldr	r3, [pc, #116]	@ (800e084 <USBD_LL_Init+0xb8>)
 800e010:	2200      	movs	r2, #0
 800e012:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e014:	481b      	ldr	r0, [pc, #108]	@ (800e084 <USBD_LL_Init+0xb8>)
 800e016:	f7f8 fa07 	bl	8006428 <HAL_PCD_Init>
 800e01a:	4603      	mov	r3, r0
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d001      	beq.n	800e024 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800e020:	f7f3 fb06 	bl	8001630 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e02a:	2318      	movs	r3, #24
 800e02c:	2200      	movs	r2, #0
 800e02e:	2100      	movs	r1, #0
 800e030:	f7f9 fe8e 	bl	8007d50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e03a:	2358      	movs	r3, #88	@ 0x58
 800e03c:	2200      	movs	r2, #0
 800e03e:	2180      	movs	r1, #128	@ 0x80
 800e040:	f7f9 fe86 	bl	8007d50 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e04a:	23c0      	movs	r3, #192	@ 0xc0
 800e04c:	2200      	movs	r2, #0
 800e04e:	2181      	movs	r1, #129	@ 0x81
 800e050:	f7f9 fe7e 	bl	8007d50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e05a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800e05e:	2200      	movs	r2, #0
 800e060:	2101      	movs	r1, #1
 800e062:	f7f9 fe75 	bl	8007d50 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e06c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e070:	2200      	movs	r2, #0
 800e072:	2182      	movs	r1, #130	@ 0x82
 800e074:	f7f9 fe6c 	bl	8007d50 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e078:	2300      	movs	r3, #0
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3708      	adds	r7, #8
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
 800e082:	bf00      	nop
 800e084:	2000138c 	.word	0x2000138c
 800e088:	40005c00 	.word	0x40005c00

0800e08c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b084      	sub	sp, #16
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e094:	2300      	movs	r3, #0
 800e096:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e098:	2300      	movs	r3, #0
 800e09a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f7f8 fa8e 	bl	80065c4 <HAL_PCD_Start>
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0ac:	7bfb      	ldrb	r3, [r7, #15]
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	f000 f97e 	bl	800e3b0 <USBD_Get_USB_Status>
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	3710      	adds	r7, #16
 800e0be:	46bd      	mov	sp, r7
 800e0c0:	bd80      	pop	{r7, pc}

0800e0c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e0c2:	b580      	push	{r7, lr}
 800e0c4:	b084      	sub	sp, #16
 800e0c6:	af00      	add	r7, sp, #0
 800e0c8:	6078      	str	r0, [r7, #4]
 800e0ca:	4608      	mov	r0, r1
 800e0cc:	4611      	mov	r1, r2
 800e0ce:	461a      	mov	r2, r3
 800e0d0:	4603      	mov	r3, r0
 800e0d2:	70fb      	strb	r3, [r7, #3]
 800e0d4:	460b      	mov	r3, r1
 800e0d6:	70bb      	strb	r3, [r7, #2]
 800e0d8:	4613      	mov	r3, r2
 800e0da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0dc:	2300      	movs	r3, #0
 800e0de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e0ea:	78bb      	ldrb	r3, [r7, #2]
 800e0ec:	883a      	ldrh	r2, [r7, #0]
 800e0ee:	78f9      	ldrb	r1, [r7, #3]
 800e0f0:	f7f8 fbd5 	bl	800689e <HAL_PCD_EP_Open>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0f8:	7bfb      	ldrb	r3, [r7, #15]
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	f000 f958 	bl	800e3b0 <USBD_Get_USB_Status>
 800e100:	4603      	mov	r3, r0
 800e102:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e104:	7bbb      	ldrb	r3, [r7, #14]
}
 800e106:	4618      	mov	r0, r3
 800e108:	3710      	adds	r7, #16
 800e10a:	46bd      	mov	sp, r7
 800e10c:	bd80      	pop	{r7, pc}

0800e10e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e10e:	b580      	push	{r7, lr}
 800e110:	b084      	sub	sp, #16
 800e112:	af00      	add	r7, sp, #0
 800e114:	6078      	str	r0, [r7, #4]
 800e116:	460b      	mov	r3, r1
 800e118:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e11a:	2300      	movs	r3, #0
 800e11c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e11e:	2300      	movs	r3, #0
 800e120:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e128:	78fa      	ldrb	r2, [r7, #3]
 800e12a:	4611      	mov	r1, r2
 800e12c:	4618      	mov	r0, r3
 800e12e:	f7f8 fc15 	bl	800695c <HAL_PCD_EP_Close>
 800e132:	4603      	mov	r3, r0
 800e134:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e136:	7bfb      	ldrb	r3, [r7, #15]
 800e138:	4618      	mov	r0, r3
 800e13a:	f000 f939 	bl	800e3b0 <USBD_Get_USB_Status>
 800e13e:	4603      	mov	r3, r0
 800e140:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e142:	7bbb      	ldrb	r3, [r7, #14]
}
 800e144:	4618      	mov	r0, r3
 800e146:	3710      	adds	r7, #16
 800e148:	46bd      	mov	sp, r7
 800e14a:	bd80      	pop	{r7, pc}

0800e14c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b084      	sub	sp, #16
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
 800e154:	460b      	mov	r3, r1
 800e156:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e158:	2300      	movs	r3, #0
 800e15a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e15c:	2300      	movs	r3, #0
 800e15e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e166:	78fa      	ldrb	r2, [r7, #3]
 800e168:	4611      	mov	r1, r2
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7f8 fcbe 	bl	8006aec <HAL_PCD_EP_SetStall>
 800e170:	4603      	mov	r3, r0
 800e172:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e174:	7bfb      	ldrb	r3, [r7, #15]
 800e176:	4618      	mov	r0, r3
 800e178:	f000 f91a 	bl	800e3b0 <USBD_Get_USB_Status>
 800e17c:	4603      	mov	r3, r0
 800e17e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e180:	7bbb      	ldrb	r3, [r7, #14]
}
 800e182:	4618      	mov	r0, r3
 800e184:	3710      	adds	r7, #16
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}

0800e18a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e18a:	b580      	push	{r7, lr}
 800e18c:	b084      	sub	sp, #16
 800e18e:	af00      	add	r7, sp, #0
 800e190:	6078      	str	r0, [r7, #4]
 800e192:	460b      	mov	r3, r1
 800e194:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e196:	2300      	movs	r3, #0
 800e198:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e19a:	2300      	movs	r3, #0
 800e19c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e1a4:	78fa      	ldrb	r2, [r7, #3]
 800e1a6:	4611      	mov	r1, r2
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	f7f8 fcf1 	bl	8006b90 <HAL_PCD_EP_ClrStall>
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1b2:	7bfb      	ldrb	r3, [r7, #15]
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f000 f8fb 	bl	800e3b0 <USBD_Get_USB_Status>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1be:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	3710      	adds	r7, #16
 800e1c4:	46bd      	mov	sp, r7
 800e1c6:	bd80      	pop	{r7, pc}

0800e1c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b085      	sub	sp, #20
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
 800e1d0:	460b      	mov	r3, r1
 800e1d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e1da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e1dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	da0b      	bge.n	800e1fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e1e4:	78fb      	ldrb	r3, [r7, #3]
 800e1e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e1ea:	68f9      	ldr	r1, [r7, #12]
 800e1ec:	4613      	mov	r3, r2
 800e1ee:	009b      	lsls	r3, r3, #2
 800e1f0:	4413      	add	r3, r2
 800e1f2:	00db      	lsls	r3, r3, #3
 800e1f4:	440b      	add	r3, r1
 800e1f6:	3312      	adds	r3, #18
 800e1f8:	781b      	ldrb	r3, [r3, #0]
 800e1fa:	e00b      	b.n	800e214 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e1fc:	78fb      	ldrb	r3, [r7, #3]
 800e1fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e202:	68f9      	ldr	r1, [r7, #12]
 800e204:	4613      	mov	r3, r2
 800e206:	009b      	lsls	r3, r3, #2
 800e208:	4413      	add	r3, r2
 800e20a:	00db      	lsls	r3, r3, #3
 800e20c:	440b      	add	r3, r1
 800e20e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e212:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e214:	4618      	mov	r0, r3
 800e216:	3714      	adds	r7, #20
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr

0800e220 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b084      	sub	sp, #16
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	460b      	mov	r3, r1
 800e22a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e22c:	2300      	movs	r3, #0
 800e22e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e230:	2300      	movs	r3, #0
 800e232:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e23a:	78fa      	ldrb	r2, [r7, #3]
 800e23c:	4611      	mov	r1, r2
 800e23e:	4618      	mov	r0, r3
 800e240:	f7f8 fb09 	bl	8006856 <HAL_PCD_SetAddress>
 800e244:	4603      	mov	r3, r0
 800e246:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e248:	7bfb      	ldrb	r3, [r7, #15]
 800e24a:	4618      	mov	r0, r3
 800e24c:	f000 f8b0 	bl	800e3b0 <USBD_Get_USB_Status>
 800e250:	4603      	mov	r3, r0
 800e252:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e254:	7bbb      	ldrb	r3, [r7, #14]
}
 800e256:	4618      	mov	r0, r3
 800e258:	3710      	adds	r7, #16
 800e25a:	46bd      	mov	sp, r7
 800e25c:	bd80      	pop	{r7, pc}

0800e25e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e25e:	b580      	push	{r7, lr}
 800e260:	b086      	sub	sp, #24
 800e262:	af00      	add	r7, sp, #0
 800e264:	60f8      	str	r0, [r7, #12]
 800e266:	607a      	str	r2, [r7, #4]
 800e268:	603b      	str	r3, [r7, #0]
 800e26a:	460b      	mov	r3, r1
 800e26c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e26e:	2300      	movs	r3, #0
 800e270:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e272:	2300      	movs	r3, #0
 800e274:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e27c:	7af9      	ldrb	r1, [r7, #11]
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	687a      	ldr	r2, [r7, #4]
 800e282:	f7f8 fbfc 	bl	8006a7e <HAL_PCD_EP_Transmit>
 800e286:	4603      	mov	r3, r0
 800e288:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e28a:	7dfb      	ldrb	r3, [r7, #23]
 800e28c:	4618      	mov	r0, r3
 800e28e:	f000 f88f 	bl	800e3b0 <USBD_Get_USB_Status>
 800e292:	4603      	mov	r3, r0
 800e294:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e296:	7dbb      	ldrb	r3, [r7, #22]
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3718      	adds	r7, #24
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}

0800e2a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b086      	sub	sp, #24
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	60f8      	str	r0, [r7, #12]
 800e2a8:	607a      	str	r2, [r7, #4]
 800e2aa:	603b      	str	r3, [r7, #0]
 800e2ac:	460b      	mov	r3, r1
 800e2ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e2be:	7af9      	ldrb	r1, [r7, #11]
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	687a      	ldr	r2, [r7, #4]
 800e2c4:	f7f8 fb92 	bl	80069ec <HAL_PCD_EP_Receive>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2cc:	7dfb      	ldrb	r3, [r7, #23]
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	f000 f86e 	bl	800e3b0 <USBD_Get_USB_Status>
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e2d8:	7dbb      	ldrb	r3, [r7, #22]
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3718      	adds	r7, #24
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}

0800e2e2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	b082      	sub	sp, #8
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
 800e2ea:	460b      	mov	r3, r1
 800e2ec:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e2f4:	78fa      	ldrb	r2, [r7, #3]
 800e2f6:	4611      	mov	r1, r2
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	f7f8 fba8 	bl	8006a4e <HAL_PCD_EP_GetRxCount>
 800e2fe:	4603      	mov	r3, r0
}
 800e300:	4618      	mov	r0, r3
 800e302:	3708      	adds	r7, #8
 800e304:	46bd      	mov	sp, r7
 800e306:	bd80      	pop	{r7, pc}

0800e308 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b082      	sub	sp, #8
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
 800e310:	460b      	mov	r3, r1
 800e312:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e314:	78fb      	ldrb	r3, [r7, #3]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d002      	beq.n	800e320 <HAL_PCDEx_LPM_Callback+0x18>
 800e31a:	2b01      	cmp	r3, #1
 800e31c:	d013      	beq.n	800e346 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e31e:	e023      	b.n	800e368 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	7a5b      	ldrb	r3, [r3, #9]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d007      	beq.n	800e338 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e328:	f000 f83c 	bl	800e3a4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e32c:	4b10      	ldr	r3, [pc, #64]	@ (800e370 <HAL_PCDEx_LPM_Callback+0x68>)
 800e32e:	691b      	ldr	r3, [r3, #16]
 800e330:	4a0f      	ldr	r2, [pc, #60]	@ (800e370 <HAL_PCDEx_LPM_Callback+0x68>)
 800e332:	f023 0306 	bic.w	r3, r3, #6
 800e336:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e33e:	4618      	mov	r0, r3
 800e340:	f7fe fcc0 	bl	800ccc4 <USBD_LL_Resume>
    break;
 800e344:	e010      	b.n	800e368 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e34c:	4618      	mov	r0, r3
 800e34e:	f7fe fca3 	bl	800cc98 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	7a5b      	ldrb	r3, [r3, #9]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d005      	beq.n	800e366 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e35a:	4b05      	ldr	r3, [pc, #20]	@ (800e370 <HAL_PCDEx_LPM_Callback+0x68>)
 800e35c:	691b      	ldr	r3, [r3, #16]
 800e35e:	4a04      	ldr	r2, [pc, #16]	@ (800e370 <HAL_PCDEx_LPM_Callback+0x68>)
 800e360:	f043 0306 	orr.w	r3, r3, #6
 800e364:	6113      	str	r3, [r2, #16]
    break;
 800e366:	bf00      	nop
}
 800e368:	bf00      	nop
 800e36a:	3708      	adds	r7, #8
 800e36c:	46bd      	mov	sp, r7
 800e36e:	bd80      	pop	{r7, pc}
 800e370:	e000ed00 	.word	0xe000ed00

0800e374 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e374:	b480      	push	{r7}
 800e376:	b083      	sub	sp, #12
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e37c:	4b03      	ldr	r3, [pc, #12]	@ (800e38c <USBD_static_malloc+0x18>)
}
 800e37e:	4618      	mov	r0, r3
 800e380:	370c      	adds	r7, #12
 800e382:	46bd      	mov	sp, r7
 800e384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e388:	4770      	bx	lr
 800e38a:	bf00      	nop
 800e38c:	20001668 	.word	0x20001668

0800e390 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e390:	b480      	push	{r7}
 800e392:	b083      	sub	sp, #12
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]

}
 800e398:	bf00      	nop
 800e39a:	370c      	adds	r7, #12
 800e39c:	46bd      	mov	sp, r7
 800e39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a2:	4770      	bx	lr

0800e3a4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e3a8:	f7f2 fc6a 	bl	8000c80 <SystemClock_Config>
}
 800e3ac:	bf00      	nop
 800e3ae:	bd80      	pop	{r7, pc}

0800e3b0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e3b0:	b480      	push	{r7}
 800e3b2:	b085      	sub	sp, #20
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e3be:	79fb      	ldrb	r3, [r7, #7]
 800e3c0:	2b03      	cmp	r3, #3
 800e3c2:	d817      	bhi.n	800e3f4 <USBD_Get_USB_Status+0x44>
 800e3c4:	a201      	add	r2, pc, #4	@ (adr r2, 800e3cc <USBD_Get_USB_Status+0x1c>)
 800e3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3ca:	bf00      	nop
 800e3cc:	0800e3dd 	.word	0x0800e3dd
 800e3d0:	0800e3e3 	.word	0x0800e3e3
 800e3d4:	0800e3e9 	.word	0x0800e3e9
 800e3d8:	0800e3ef 	.word	0x0800e3ef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e3dc:	2300      	movs	r3, #0
 800e3de:	73fb      	strb	r3, [r7, #15]
    break;
 800e3e0:	e00b      	b.n	800e3fa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e3e2:	2303      	movs	r3, #3
 800e3e4:	73fb      	strb	r3, [r7, #15]
    break;
 800e3e6:	e008      	b.n	800e3fa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e3e8:	2301      	movs	r3, #1
 800e3ea:	73fb      	strb	r3, [r7, #15]
    break;
 800e3ec:	e005      	b.n	800e3fa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e3ee:	2303      	movs	r3, #3
 800e3f0:	73fb      	strb	r3, [r7, #15]
    break;
 800e3f2:	e002      	b.n	800e3fa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e3f4:	2303      	movs	r3, #3
 800e3f6:	73fb      	strb	r3, [r7, #15]
    break;
 800e3f8:	bf00      	nop
  }
  return usb_status;
 800e3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	3714      	adds	r7, #20
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr

0800e408 <std>:
 800e408:	2300      	movs	r3, #0
 800e40a:	b510      	push	{r4, lr}
 800e40c:	4604      	mov	r4, r0
 800e40e:	e9c0 3300 	strd	r3, r3, [r0]
 800e412:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e416:	6083      	str	r3, [r0, #8]
 800e418:	8181      	strh	r1, [r0, #12]
 800e41a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e41c:	81c2      	strh	r2, [r0, #14]
 800e41e:	6183      	str	r3, [r0, #24]
 800e420:	4619      	mov	r1, r3
 800e422:	2208      	movs	r2, #8
 800e424:	305c      	adds	r0, #92	@ 0x5c
 800e426:	f000 f9f9 	bl	800e81c <memset>
 800e42a:	4b0d      	ldr	r3, [pc, #52]	@ (800e460 <std+0x58>)
 800e42c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e42e:	4b0d      	ldr	r3, [pc, #52]	@ (800e464 <std+0x5c>)
 800e430:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e432:	4b0d      	ldr	r3, [pc, #52]	@ (800e468 <std+0x60>)
 800e434:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e436:	4b0d      	ldr	r3, [pc, #52]	@ (800e46c <std+0x64>)
 800e438:	6323      	str	r3, [r4, #48]	@ 0x30
 800e43a:	4b0d      	ldr	r3, [pc, #52]	@ (800e470 <std+0x68>)
 800e43c:	6224      	str	r4, [r4, #32]
 800e43e:	429c      	cmp	r4, r3
 800e440:	d006      	beq.n	800e450 <std+0x48>
 800e442:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e446:	4294      	cmp	r4, r2
 800e448:	d002      	beq.n	800e450 <std+0x48>
 800e44a:	33d0      	adds	r3, #208	@ 0xd0
 800e44c:	429c      	cmp	r4, r3
 800e44e:	d105      	bne.n	800e45c <std+0x54>
 800e450:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e458:	f000 ba58 	b.w	800e90c <__retarget_lock_init_recursive>
 800e45c:	bd10      	pop	{r4, pc}
 800e45e:	bf00      	nop
 800e460:	0800e66d 	.word	0x0800e66d
 800e464:	0800e68f 	.word	0x0800e68f
 800e468:	0800e6c7 	.word	0x0800e6c7
 800e46c:	0800e6eb 	.word	0x0800e6eb
 800e470:	20001888 	.word	0x20001888

0800e474 <stdio_exit_handler>:
 800e474:	4a02      	ldr	r2, [pc, #8]	@ (800e480 <stdio_exit_handler+0xc>)
 800e476:	4903      	ldr	r1, [pc, #12]	@ (800e484 <stdio_exit_handler+0x10>)
 800e478:	4803      	ldr	r0, [pc, #12]	@ (800e488 <stdio_exit_handler+0x14>)
 800e47a:	f000 b869 	b.w	800e550 <_fwalk_sglue>
 800e47e:	bf00      	nop
 800e480:	20000184 	.word	0x20000184
 800e484:	0800f1a9 	.word	0x0800f1a9
 800e488:	20000194 	.word	0x20000194

0800e48c <cleanup_stdio>:
 800e48c:	6841      	ldr	r1, [r0, #4]
 800e48e:	4b0c      	ldr	r3, [pc, #48]	@ (800e4c0 <cleanup_stdio+0x34>)
 800e490:	4299      	cmp	r1, r3
 800e492:	b510      	push	{r4, lr}
 800e494:	4604      	mov	r4, r0
 800e496:	d001      	beq.n	800e49c <cleanup_stdio+0x10>
 800e498:	f000 fe86 	bl	800f1a8 <_fflush_r>
 800e49c:	68a1      	ldr	r1, [r4, #8]
 800e49e:	4b09      	ldr	r3, [pc, #36]	@ (800e4c4 <cleanup_stdio+0x38>)
 800e4a0:	4299      	cmp	r1, r3
 800e4a2:	d002      	beq.n	800e4aa <cleanup_stdio+0x1e>
 800e4a4:	4620      	mov	r0, r4
 800e4a6:	f000 fe7f 	bl	800f1a8 <_fflush_r>
 800e4aa:	68e1      	ldr	r1, [r4, #12]
 800e4ac:	4b06      	ldr	r3, [pc, #24]	@ (800e4c8 <cleanup_stdio+0x3c>)
 800e4ae:	4299      	cmp	r1, r3
 800e4b0:	d004      	beq.n	800e4bc <cleanup_stdio+0x30>
 800e4b2:	4620      	mov	r0, r4
 800e4b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4b8:	f000 be76 	b.w	800f1a8 <_fflush_r>
 800e4bc:	bd10      	pop	{r4, pc}
 800e4be:	bf00      	nop
 800e4c0:	20001888 	.word	0x20001888
 800e4c4:	200018f0 	.word	0x200018f0
 800e4c8:	20001958 	.word	0x20001958

0800e4cc <global_stdio_init.part.0>:
 800e4cc:	b510      	push	{r4, lr}
 800e4ce:	4b0b      	ldr	r3, [pc, #44]	@ (800e4fc <global_stdio_init.part.0+0x30>)
 800e4d0:	4c0b      	ldr	r4, [pc, #44]	@ (800e500 <global_stdio_init.part.0+0x34>)
 800e4d2:	4a0c      	ldr	r2, [pc, #48]	@ (800e504 <global_stdio_init.part.0+0x38>)
 800e4d4:	601a      	str	r2, [r3, #0]
 800e4d6:	4620      	mov	r0, r4
 800e4d8:	2200      	movs	r2, #0
 800e4da:	2104      	movs	r1, #4
 800e4dc:	f7ff ff94 	bl	800e408 <std>
 800e4e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	2109      	movs	r1, #9
 800e4e8:	f7ff ff8e 	bl	800e408 <std>
 800e4ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e4f0:	2202      	movs	r2, #2
 800e4f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4f6:	2112      	movs	r1, #18
 800e4f8:	f7ff bf86 	b.w	800e408 <std>
 800e4fc:	200019c0 	.word	0x200019c0
 800e500:	20001888 	.word	0x20001888
 800e504:	0800e475 	.word	0x0800e475

0800e508 <__sfp_lock_acquire>:
 800e508:	4801      	ldr	r0, [pc, #4]	@ (800e510 <__sfp_lock_acquire+0x8>)
 800e50a:	f000 ba00 	b.w	800e90e <__retarget_lock_acquire_recursive>
 800e50e:	bf00      	nop
 800e510:	200019c9 	.word	0x200019c9

0800e514 <__sfp_lock_release>:
 800e514:	4801      	ldr	r0, [pc, #4]	@ (800e51c <__sfp_lock_release+0x8>)
 800e516:	f000 b9fb 	b.w	800e910 <__retarget_lock_release_recursive>
 800e51a:	bf00      	nop
 800e51c:	200019c9 	.word	0x200019c9

0800e520 <__sinit>:
 800e520:	b510      	push	{r4, lr}
 800e522:	4604      	mov	r4, r0
 800e524:	f7ff fff0 	bl	800e508 <__sfp_lock_acquire>
 800e528:	6a23      	ldr	r3, [r4, #32]
 800e52a:	b11b      	cbz	r3, 800e534 <__sinit+0x14>
 800e52c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e530:	f7ff bff0 	b.w	800e514 <__sfp_lock_release>
 800e534:	4b04      	ldr	r3, [pc, #16]	@ (800e548 <__sinit+0x28>)
 800e536:	6223      	str	r3, [r4, #32]
 800e538:	4b04      	ldr	r3, [pc, #16]	@ (800e54c <__sinit+0x2c>)
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d1f5      	bne.n	800e52c <__sinit+0xc>
 800e540:	f7ff ffc4 	bl	800e4cc <global_stdio_init.part.0>
 800e544:	e7f2      	b.n	800e52c <__sinit+0xc>
 800e546:	bf00      	nop
 800e548:	0800e48d 	.word	0x0800e48d
 800e54c:	200019c0 	.word	0x200019c0

0800e550 <_fwalk_sglue>:
 800e550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e554:	4607      	mov	r7, r0
 800e556:	4688      	mov	r8, r1
 800e558:	4614      	mov	r4, r2
 800e55a:	2600      	movs	r6, #0
 800e55c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e560:	f1b9 0901 	subs.w	r9, r9, #1
 800e564:	d505      	bpl.n	800e572 <_fwalk_sglue+0x22>
 800e566:	6824      	ldr	r4, [r4, #0]
 800e568:	2c00      	cmp	r4, #0
 800e56a:	d1f7      	bne.n	800e55c <_fwalk_sglue+0xc>
 800e56c:	4630      	mov	r0, r6
 800e56e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e572:	89ab      	ldrh	r3, [r5, #12]
 800e574:	2b01      	cmp	r3, #1
 800e576:	d907      	bls.n	800e588 <_fwalk_sglue+0x38>
 800e578:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e57c:	3301      	adds	r3, #1
 800e57e:	d003      	beq.n	800e588 <_fwalk_sglue+0x38>
 800e580:	4629      	mov	r1, r5
 800e582:	4638      	mov	r0, r7
 800e584:	47c0      	blx	r8
 800e586:	4306      	orrs	r6, r0
 800e588:	3568      	adds	r5, #104	@ 0x68
 800e58a:	e7e9      	b.n	800e560 <_fwalk_sglue+0x10>

0800e58c <iprintf>:
 800e58c:	b40f      	push	{r0, r1, r2, r3}
 800e58e:	b507      	push	{r0, r1, r2, lr}
 800e590:	4906      	ldr	r1, [pc, #24]	@ (800e5ac <iprintf+0x20>)
 800e592:	ab04      	add	r3, sp, #16
 800e594:	6808      	ldr	r0, [r1, #0]
 800e596:	f853 2b04 	ldr.w	r2, [r3], #4
 800e59a:	6881      	ldr	r1, [r0, #8]
 800e59c:	9301      	str	r3, [sp, #4]
 800e59e:	f000 fadb 	bl	800eb58 <_vfiprintf_r>
 800e5a2:	b003      	add	sp, #12
 800e5a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5a8:	b004      	add	sp, #16
 800e5aa:	4770      	bx	lr
 800e5ac:	20000190 	.word	0x20000190

0800e5b0 <_puts_r>:
 800e5b0:	6a03      	ldr	r3, [r0, #32]
 800e5b2:	b570      	push	{r4, r5, r6, lr}
 800e5b4:	6884      	ldr	r4, [r0, #8]
 800e5b6:	4605      	mov	r5, r0
 800e5b8:	460e      	mov	r6, r1
 800e5ba:	b90b      	cbnz	r3, 800e5c0 <_puts_r+0x10>
 800e5bc:	f7ff ffb0 	bl	800e520 <__sinit>
 800e5c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e5c2:	07db      	lsls	r3, r3, #31
 800e5c4:	d405      	bmi.n	800e5d2 <_puts_r+0x22>
 800e5c6:	89a3      	ldrh	r3, [r4, #12]
 800e5c8:	0598      	lsls	r0, r3, #22
 800e5ca:	d402      	bmi.n	800e5d2 <_puts_r+0x22>
 800e5cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5ce:	f000 f99e 	bl	800e90e <__retarget_lock_acquire_recursive>
 800e5d2:	89a3      	ldrh	r3, [r4, #12]
 800e5d4:	0719      	lsls	r1, r3, #28
 800e5d6:	d502      	bpl.n	800e5de <_puts_r+0x2e>
 800e5d8:	6923      	ldr	r3, [r4, #16]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d135      	bne.n	800e64a <_puts_r+0x9a>
 800e5de:	4621      	mov	r1, r4
 800e5e0:	4628      	mov	r0, r5
 800e5e2:	f000 f8c5 	bl	800e770 <__swsetup_r>
 800e5e6:	b380      	cbz	r0, 800e64a <_puts_r+0x9a>
 800e5e8:	f04f 35ff 	mov.w	r5, #4294967295
 800e5ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e5ee:	07da      	lsls	r2, r3, #31
 800e5f0:	d405      	bmi.n	800e5fe <_puts_r+0x4e>
 800e5f2:	89a3      	ldrh	r3, [r4, #12]
 800e5f4:	059b      	lsls	r3, r3, #22
 800e5f6:	d402      	bmi.n	800e5fe <_puts_r+0x4e>
 800e5f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5fa:	f000 f989 	bl	800e910 <__retarget_lock_release_recursive>
 800e5fe:	4628      	mov	r0, r5
 800e600:	bd70      	pop	{r4, r5, r6, pc}
 800e602:	2b00      	cmp	r3, #0
 800e604:	da04      	bge.n	800e610 <_puts_r+0x60>
 800e606:	69a2      	ldr	r2, [r4, #24]
 800e608:	429a      	cmp	r2, r3
 800e60a:	dc17      	bgt.n	800e63c <_puts_r+0x8c>
 800e60c:	290a      	cmp	r1, #10
 800e60e:	d015      	beq.n	800e63c <_puts_r+0x8c>
 800e610:	6823      	ldr	r3, [r4, #0]
 800e612:	1c5a      	adds	r2, r3, #1
 800e614:	6022      	str	r2, [r4, #0]
 800e616:	7019      	strb	r1, [r3, #0]
 800e618:	68a3      	ldr	r3, [r4, #8]
 800e61a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e61e:	3b01      	subs	r3, #1
 800e620:	60a3      	str	r3, [r4, #8]
 800e622:	2900      	cmp	r1, #0
 800e624:	d1ed      	bne.n	800e602 <_puts_r+0x52>
 800e626:	2b00      	cmp	r3, #0
 800e628:	da11      	bge.n	800e64e <_puts_r+0x9e>
 800e62a:	4622      	mov	r2, r4
 800e62c:	210a      	movs	r1, #10
 800e62e:	4628      	mov	r0, r5
 800e630:	f000 f85f 	bl	800e6f2 <__swbuf_r>
 800e634:	3001      	adds	r0, #1
 800e636:	d0d7      	beq.n	800e5e8 <_puts_r+0x38>
 800e638:	250a      	movs	r5, #10
 800e63a:	e7d7      	b.n	800e5ec <_puts_r+0x3c>
 800e63c:	4622      	mov	r2, r4
 800e63e:	4628      	mov	r0, r5
 800e640:	f000 f857 	bl	800e6f2 <__swbuf_r>
 800e644:	3001      	adds	r0, #1
 800e646:	d1e7      	bne.n	800e618 <_puts_r+0x68>
 800e648:	e7ce      	b.n	800e5e8 <_puts_r+0x38>
 800e64a:	3e01      	subs	r6, #1
 800e64c:	e7e4      	b.n	800e618 <_puts_r+0x68>
 800e64e:	6823      	ldr	r3, [r4, #0]
 800e650:	1c5a      	adds	r2, r3, #1
 800e652:	6022      	str	r2, [r4, #0]
 800e654:	220a      	movs	r2, #10
 800e656:	701a      	strb	r2, [r3, #0]
 800e658:	e7ee      	b.n	800e638 <_puts_r+0x88>
	...

0800e65c <puts>:
 800e65c:	4b02      	ldr	r3, [pc, #8]	@ (800e668 <puts+0xc>)
 800e65e:	4601      	mov	r1, r0
 800e660:	6818      	ldr	r0, [r3, #0]
 800e662:	f7ff bfa5 	b.w	800e5b0 <_puts_r>
 800e666:	bf00      	nop
 800e668:	20000190 	.word	0x20000190

0800e66c <__sread>:
 800e66c:	b510      	push	{r4, lr}
 800e66e:	460c      	mov	r4, r1
 800e670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e674:	f000 f8fc 	bl	800e870 <_read_r>
 800e678:	2800      	cmp	r0, #0
 800e67a:	bfab      	itete	ge
 800e67c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e67e:	89a3      	ldrhlt	r3, [r4, #12]
 800e680:	181b      	addge	r3, r3, r0
 800e682:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e686:	bfac      	ite	ge
 800e688:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e68a:	81a3      	strhlt	r3, [r4, #12]
 800e68c:	bd10      	pop	{r4, pc}

0800e68e <__swrite>:
 800e68e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e692:	461f      	mov	r7, r3
 800e694:	898b      	ldrh	r3, [r1, #12]
 800e696:	05db      	lsls	r3, r3, #23
 800e698:	4605      	mov	r5, r0
 800e69a:	460c      	mov	r4, r1
 800e69c:	4616      	mov	r6, r2
 800e69e:	d505      	bpl.n	800e6ac <__swrite+0x1e>
 800e6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6a4:	2302      	movs	r3, #2
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	f000 f8d0 	bl	800e84c <_lseek_r>
 800e6ac:	89a3      	ldrh	r3, [r4, #12]
 800e6ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e6b6:	81a3      	strh	r3, [r4, #12]
 800e6b8:	4632      	mov	r2, r6
 800e6ba:	463b      	mov	r3, r7
 800e6bc:	4628      	mov	r0, r5
 800e6be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e6c2:	f000 b8e7 	b.w	800e894 <_write_r>

0800e6c6 <__sseek>:
 800e6c6:	b510      	push	{r4, lr}
 800e6c8:	460c      	mov	r4, r1
 800e6ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6ce:	f000 f8bd 	bl	800e84c <_lseek_r>
 800e6d2:	1c43      	adds	r3, r0, #1
 800e6d4:	89a3      	ldrh	r3, [r4, #12]
 800e6d6:	bf15      	itete	ne
 800e6d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e6da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e6de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e6e2:	81a3      	strheq	r3, [r4, #12]
 800e6e4:	bf18      	it	ne
 800e6e6:	81a3      	strhne	r3, [r4, #12]
 800e6e8:	bd10      	pop	{r4, pc}

0800e6ea <__sclose>:
 800e6ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6ee:	f000 b89d 	b.w	800e82c <_close_r>

0800e6f2 <__swbuf_r>:
 800e6f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6f4:	460e      	mov	r6, r1
 800e6f6:	4614      	mov	r4, r2
 800e6f8:	4605      	mov	r5, r0
 800e6fa:	b118      	cbz	r0, 800e704 <__swbuf_r+0x12>
 800e6fc:	6a03      	ldr	r3, [r0, #32]
 800e6fe:	b90b      	cbnz	r3, 800e704 <__swbuf_r+0x12>
 800e700:	f7ff ff0e 	bl	800e520 <__sinit>
 800e704:	69a3      	ldr	r3, [r4, #24]
 800e706:	60a3      	str	r3, [r4, #8]
 800e708:	89a3      	ldrh	r3, [r4, #12]
 800e70a:	071a      	lsls	r2, r3, #28
 800e70c:	d501      	bpl.n	800e712 <__swbuf_r+0x20>
 800e70e:	6923      	ldr	r3, [r4, #16]
 800e710:	b943      	cbnz	r3, 800e724 <__swbuf_r+0x32>
 800e712:	4621      	mov	r1, r4
 800e714:	4628      	mov	r0, r5
 800e716:	f000 f82b 	bl	800e770 <__swsetup_r>
 800e71a:	b118      	cbz	r0, 800e724 <__swbuf_r+0x32>
 800e71c:	f04f 37ff 	mov.w	r7, #4294967295
 800e720:	4638      	mov	r0, r7
 800e722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e724:	6823      	ldr	r3, [r4, #0]
 800e726:	6922      	ldr	r2, [r4, #16]
 800e728:	1a98      	subs	r0, r3, r2
 800e72a:	6963      	ldr	r3, [r4, #20]
 800e72c:	b2f6      	uxtb	r6, r6
 800e72e:	4283      	cmp	r3, r0
 800e730:	4637      	mov	r7, r6
 800e732:	dc05      	bgt.n	800e740 <__swbuf_r+0x4e>
 800e734:	4621      	mov	r1, r4
 800e736:	4628      	mov	r0, r5
 800e738:	f000 fd36 	bl	800f1a8 <_fflush_r>
 800e73c:	2800      	cmp	r0, #0
 800e73e:	d1ed      	bne.n	800e71c <__swbuf_r+0x2a>
 800e740:	68a3      	ldr	r3, [r4, #8]
 800e742:	3b01      	subs	r3, #1
 800e744:	60a3      	str	r3, [r4, #8]
 800e746:	6823      	ldr	r3, [r4, #0]
 800e748:	1c5a      	adds	r2, r3, #1
 800e74a:	6022      	str	r2, [r4, #0]
 800e74c:	701e      	strb	r6, [r3, #0]
 800e74e:	6962      	ldr	r2, [r4, #20]
 800e750:	1c43      	adds	r3, r0, #1
 800e752:	429a      	cmp	r2, r3
 800e754:	d004      	beq.n	800e760 <__swbuf_r+0x6e>
 800e756:	89a3      	ldrh	r3, [r4, #12]
 800e758:	07db      	lsls	r3, r3, #31
 800e75a:	d5e1      	bpl.n	800e720 <__swbuf_r+0x2e>
 800e75c:	2e0a      	cmp	r6, #10
 800e75e:	d1df      	bne.n	800e720 <__swbuf_r+0x2e>
 800e760:	4621      	mov	r1, r4
 800e762:	4628      	mov	r0, r5
 800e764:	f000 fd20 	bl	800f1a8 <_fflush_r>
 800e768:	2800      	cmp	r0, #0
 800e76a:	d0d9      	beq.n	800e720 <__swbuf_r+0x2e>
 800e76c:	e7d6      	b.n	800e71c <__swbuf_r+0x2a>
	...

0800e770 <__swsetup_r>:
 800e770:	b538      	push	{r3, r4, r5, lr}
 800e772:	4b29      	ldr	r3, [pc, #164]	@ (800e818 <__swsetup_r+0xa8>)
 800e774:	4605      	mov	r5, r0
 800e776:	6818      	ldr	r0, [r3, #0]
 800e778:	460c      	mov	r4, r1
 800e77a:	b118      	cbz	r0, 800e784 <__swsetup_r+0x14>
 800e77c:	6a03      	ldr	r3, [r0, #32]
 800e77e:	b90b      	cbnz	r3, 800e784 <__swsetup_r+0x14>
 800e780:	f7ff fece 	bl	800e520 <__sinit>
 800e784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e788:	0719      	lsls	r1, r3, #28
 800e78a:	d422      	bmi.n	800e7d2 <__swsetup_r+0x62>
 800e78c:	06da      	lsls	r2, r3, #27
 800e78e:	d407      	bmi.n	800e7a0 <__swsetup_r+0x30>
 800e790:	2209      	movs	r2, #9
 800e792:	602a      	str	r2, [r5, #0]
 800e794:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e798:	81a3      	strh	r3, [r4, #12]
 800e79a:	f04f 30ff 	mov.w	r0, #4294967295
 800e79e:	e033      	b.n	800e808 <__swsetup_r+0x98>
 800e7a0:	0758      	lsls	r0, r3, #29
 800e7a2:	d512      	bpl.n	800e7ca <__swsetup_r+0x5a>
 800e7a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e7a6:	b141      	cbz	r1, 800e7ba <__swsetup_r+0x4a>
 800e7a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e7ac:	4299      	cmp	r1, r3
 800e7ae:	d002      	beq.n	800e7b6 <__swsetup_r+0x46>
 800e7b0:	4628      	mov	r0, r5
 800e7b2:	f000 f8af 	bl	800e914 <_free_r>
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e7ba:	89a3      	ldrh	r3, [r4, #12]
 800e7bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e7c0:	81a3      	strh	r3, [r4, #12]
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	6063      	str	r3, [r4, #4]
 800e7c6:	6923      	ldr	r3, [r4, #16]
 800e7c8:	6023      	str	r3, [r4, #0]
 800e7ca:	89a3      	ldrh	r3, [r4, #12]
 800e7cc:	f043 0308 	orr.w	r3, r3, #8
 800e7d0:	81a3      	strh	r3, [r4, #12]
 800e7d2:	6923      	ldr	r3, [r4, #16]
 800e7d4:	b94b      	cbnz	r3, 800e7ea <__swsetup_r+0x7a>
 800e7d6:	89a3      	ldrh	r3, [r4, #12]
 800e7d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e7dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e7e0:	d003      	beq.n	800e7ea <__swsetup_r+0x7a>
 800e7e2:	4621      	mov	r1, r4
 800e7e4:	4628      	mov	r0, r5
 800e7e6:	f000 fd2d 	bl	800f244 <__smakebuf_r>
 800e7ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7ee:	f013 0201 	ands.w	r2, r3, #1
 800e7f2:	d00a      	beq.n	800e80a <__swsetup_r+0x9a>
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	60a2      	str	r2, [r4, #8]
 800e7f8:	6962      	ldr	r2, [r4, #20]
 800e7fa:	4252      	negs	r2, r2
 800e7fc:	61a2      	str	r2, [r4, #24]
 800e7fe:	6922      	ldr	r2, [r4, #16]
 800e800:	b942      	cbnz	r2, 800e814 <__swsetup_r+0xa4>
 800e802:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e806:	d1c5      	bne.n	800e794 <__swsetup_r+0x24>
 800e808:	bd38      	pop	{r3, r4, r5, pc}
 800e80a:	0799      	lsls	r1, r3, #30
 800e80c:	bf58      	it	pl
 800e80e:	6962      	ldrpl	r2, [r4, #20]
 800e810:	60a2      	str	r2, [r4, #8]
 800e812:	e7f4      	b.n	800e7fe <__swsetup_r+0x8e>
 800e814:	2000      	movs	r0, #0
 800e816:	e7f7      	b.n	800e808 <__swsetup_r+0x98>
 800e818:	20000190 	.word	0x20000190

0800e81c <memset>:
 800e81c:	4402      	add	r2, r0
 800e81e:	4603      	mov	r3, r0
 800e820:	4293      	cmp	r3, r2
 800e822:	d100      	bne.n	800e826 <memset+0xa>
 800e824:	4770      	bx	lr
 800e826:	f803 1b01 	strb.w	r1, [r3], #1
 800e82a:	e7f9      	b.n	800e820 <memset+0x4>

0800e82c <_close_r>:
 800e82c:	b538      	push	{r3, r4, r5, lr}
 800e82e:	4d06      	ldr	r5, [pc, #24]	@ (800e848 <_close_r+0x1c>)
 800e830:	2300      	movs	r3, #0
 800e832:	4604      	mov	r4, r0
 800e834:	4608      	mov	r0, r1
 800e836:	602b      	str	r3, [r5, #0]
 800e838:	f7f3 fb33 	bl	8001ea2 <_close>
 800e83c:	1c43      	adds	r3, r0, #1
 800e83e:	d102      	bne.n	800e846 <_close_r+0x1a>
 800e840:	682b      	ldr	r3, [r5, #0]
 800e842:	b103      	cbz	r3, 800e846 <_close_r+0x1a>
 800e844:	6023      	str	r3, [r4, #0]
 800e846:	bd38      	pop	{r3, r4, r5, pc}
 800e848:	200019c4 	.word	0x200019c4

0800e84c <_lseek_r>:
 800e84c:	b538      	push	{r3, r4, r5, lr}
 800e84e:	4d07      	ldr	r5, [pc, #28]	@ (800e86c <_lseek_r+0x20>)
 800e850:	4604      	mov	r4, r0
 800e852:	4608      	mov	r0, r1
 800e854:	4611      	mov	r1, r2
 800e856:	2200      	movs	r2, #0
 800e858:	602a      	str	r2, [r5, #0]
 800e85a:	461a      	mov	r2, r3
 800e85c:	f7f3 fb48 	bl	8001ef0 <_lseek>
 800e860:	1c43      	adds	r3, r0, #1
 800e862:	d102      	bne.n	800e86a <_lseek_r+0x1e>
 800e864:	682b      	ldr	r3, [r5, #0]
 800e866:	b103      	cbz	r3, 800e86a <_lseek_r+0x1e>
 800e868:	6023      	str	r3, [r4, #0]
 800e86a:	bd38      	pop	{r3, r4, r5, pc}
 800e86c:	200019c4 	.word	0x200019c4

0800e870 <_read_r>:
 800e870:	b538      	push	{r3, r4, r5, lr}
 800e872:	4d07      	ldr	r5, [pc, #28]	@ (800e890 <_read_r+0x20>)
 800e874:	4604      	mov	r4, r0
 800e876:	4608      	mov	r0, r1
 800e878:	4611      	mov	r1, r2
 800e87a:	2200      	movs	r2, #0
 800e87c:	602a      	str	r2, [r5, #0]
 800e87e:	461a      	mov	r2, r3
 800e880:	f7f3 fad6 	bl	8001e30 <_read>
 800e884:	1c43      	adds	r3, r0, #1
 800e886:	d102      	bne.n	800e88e <_read_r+0x1e>
 800e888:	682b      	ldr	r3, [r5, #0]
 800e88a:	b103      	cbz	r3, 800e88e <_read_r+0x1e>
 800e88c:	6023      	str	r3, [r4, #0]
 800e88e:	bd38      	pop	{r3, r4, r5, pc}
 800e890:	200019c4 	.word	0x200019c4

0800e894 <_write_r>:
 800e894:	b538      	push	{r3, r4, r5, lr}
 800e896:	4d07      	ldr	r5, [pc, #28]	@ (800e8b4 <_write_r+0x20>)
 800e898:	4604      	mov	r4, r0
 800e89a:	4608      	mov	r0, r1
 800e89c:	4611      	mov	r1, r2
 800e89e:	2200      	movs	r2, #0
 800e8a0:	602a      	str	r2, [r5, #0]
 800e8a2:	461a      	mov	r2, r3
 800e8a4:	f7f3 fae1 	bl	8001e6a <_write>
 800e8a8:	1c43      	adds	r3, r0, #1
 800e8aa:	d102      	bne.n	800e8b2 <_write_r+0x1e>
 800e8ac:	682b      	ldr	r3, [r5, #0]
 800e8ae:	b103      	cbz	r3, 800e8b2 <_write_r+0x1e>
 800e8b0:	6023      	str	r3, [r4, #0]
 800e8b2:	bd38      	pop	{r3, r4, r5, pc}
 800e8b4:	200019c4 	.word	0x200019c4

0800e8b8 <__errno>:
 800e8b8:	4b01      	ldr	r3, [pc, #4]	@ (800e8c0 <__errno+0x8>)
 800e8ba:	6818      	ldr	r0, [r3, #0]
 800e8bc:	4770      	bx	lr
 800e8be:	bf00      	nop
 800e8c0:	20000190 	.word	0x20000190

0800e8c4 <__libc_init_array>:
 800e8c4:	b570      	push	{r4, r5, r6, lr}
 800e8c6:	4d0d      	ldr	r5, [pc, #52]	@ (800e8fc <__libc_init_array+0x38>)
 800e8c8:	4c0d      	ldr	r4, [pc, #52]	@ (800e900 <__libc_init_array+0x3c>)
 800e8ca:	1b64      	subs	r4, r4, r5
 800e8cc:	10a4      	asrs	r4, r4, #2
 800e8ce:	2600      	movs	r6, #0
 800e8d0:	42a6      	cmp	r6, r4
 800e8d2:	d109      	bne.n	800e8e8 <__libc_init_array+0x24>
 800e8d4:	4d0b      	ldr	r5, [pc, #44]	@ (800e904 <__libc_init_array+0x40>)
 800e8d6:	4c0c      	ldr	r4, [pc, #48]	@ (800e908 <__libc_init_array+0x44>)
 800e8d8:	f000 fd22 	bl	800f320 <_init>
 800e8dc:	1b64      	subs	r4, r4, r5
 800e8de:	10a4      	asrs	r4, r4, #2
 800e8e0:	2600      	movs	r6, #0
 800e8e2:	42a6      	cmp	r6, r4
 800e8e4:	d105      	bne.n	800e8f2 <__libc_init_array+0x2e>
 800e8e6:	bd70      	pop	{r4, r5, r6, pc}
 800e8e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8ec:	4798      	blx	r3
 800e8ee:	3601      	adds	r6, #1
 800e8f0:	e7ee      	b.n	800e8d0 <__libc_init_array+0xc>
 800e8f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8f6:	4798      	blx	r3
 800e8f8:	3601      	adds	r6, #1
 800e8fa:	e7f2      	b.n	800e8e2 <__libc_init_array+0x1e>
 800e8fc:	0800f4dc 	.word	0x0800f4dc
 800e900:	0800f4dc 	.word	0x0800f4dc
 800e904:	0800f4dc 	.word	0x0800f4dc
 800e908:	0800f4e0 	.word	0x0800f4e0

0800e90c <__retarget_lock_init_recursive>:
 800e90c:	4770      	bx	lr

0800e90e <__retarget_lock_acquire_recursive>:
 800e90e:	4770      	bx	lr

0800e910 <__retarget_lock_release_recursive>:
 800e910:	4770      	bx	lr
	...

0800e914 <_free_r>:
 800e914:	b538      	push	{r3, r4, r5, lr}
 800e916:	4605      	mov	r5, r0
 800e918:	2900      	cmp	r1, #0
 800e91a:	d041      	beq.n	800e9a0 <_free_r+0x8c>
 800e91c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e920:	1f0c      	subs	r4, r1, #4
 800e922:	2b00      	cmp	r3, #0
 800e924:	bfb8      	it	lt
 800e926:	18e4      	addlt	r4, r4, r3
 800e928:	f000 f8e0 	bl	800eaec <__malloc_lock>
 800e92c:	4a1d      	ldr	r2, [pc, #116]	@ (800e9a4 <_free_r+0x90>)
 800e92e:	6813      	ldr	r3, [r2, #0]
 800e930:	b933      	cbnz	r3, 800e940 <_free_r+0x2c>
 800e932:	6063      	str	r3, [r4, #4]
 800e934:	6014      	str	r4, [r2, #0]
 800e936:	4628      	mov	r0, r5
 800e938:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e93c:	f000 b8dc 	b.w	800eaf8 <__malloc_unlock>
 800e940:	42a3      	cmp	r3, r4
 800e942:	d908      	bls.n	800e956 <_free_r+0x42>
 800e944:	6820      	ldr	r0, [r4, #0]
 800e946:	1821      	adds	r1, r4, r0
 800e948:	428b      	cmp	r3, r1
 800e94a:	bf01      	itttt	eq
 800e94c:	6819      	ldreq	r1, [r3, #0]
 800e94e:	685b      	ldreq	r3, [r3, #4]
 800e950:	1809      	addeq	r1, r1, r0
 800e952:	6021      	streq	r1, [r4, #0]
 800e954:	e7ed      	b.n	800e932 <_free_r+0x1e>
 800e956:	461a      	mov	r2, r3
 800e958:	685b      	ldr	r3, [r3, #4]
 800e95a:	b10b      	cbz	r3, 800e960 <_free_r+0x4c>
 800e95c:	42a3      	cmp	r3, r4
 800e95e:	d9fa      	bls.n	800e956 <_free_r+0x42>
 800e960:	6811      	ldr	r1, [r2, #0]
 800e962:	1850      	adds	r0, r2, r1
 800e964:	42a0      	cmp	r0, r4
 800e966:	d10b      	bne.n	800e980 <_free_r+0x6c>
 800e968:	6820      	ldr	r0, [r4, #0]
 800e96a:	4401      	add	r1, r0
 800e96c:	1850      	adds	r0, r2, r1
 800e96e:	4283      	cmp	r3, r0
 800e970:	6011      	str	r1, [r2, #0]
 800e972:	d1e0      	bne.n	800e936 <_free_r+0x22>
 800e974:	6818      	ldr	r0, [r3, #0]
 800e976:	685b      	ldr	r3, [r3, #4]
 800e978:	6053      	str	r3, [r2, #4]
 800e97a:	4408      	add	r0, r1
 800e97c:	6010      	str	r0, [r2, #0]
 800e97e:	e7da      	b.n	800e936 <_free_r+0x22>
 800e980:	d902      	bls.n	800e988 <_free_r+0x74>
 800e982:	230c      	movs	r3, #12
 800e984:	602b      	str	r3, [r5, #0]
 800e986:	e7d6      	b.n	800e936 <_free_r+0x22>
 800e988:	6820      	ldr	r0, [r4, #0]
 800e98a:	1821      	adds	r1, r4, r0
 800e98c:	428b      	cmp	r3, r1
 800e98e:	bf04      	itt	eq
 800e990:	6819      	ldreq	r1, [r3, #0]
 800e992:	685b      	ldreq	r3, [r3, #4]
 800e994:	6063      	str	r3, [r4, #4]
 800e996:	bf04      	itt	eq
 800e998:	1809      	addeq	r1, r1, r0
 800e99a:	6021      	streq	r1, [r4, #0]
 800e99c:	6054      	str	r4, [r2, #4]
 800e99e:	e7ca      	b.n	800e936 <_free_r+0x22>
 800e9a0:	bd38      	pop	{r3, r4, r5, pc}
 800e9a2:	bf00      	nop
 800e9a4:	200019d0 	.word	0x200019d0

0800e9a8 <sbrk_aligned>:
 800e9a8:	b570      	push	{r4, r5, r6, lr}
 800e9aa:	4e0f      	ldr	r6, [pc, #60]	@ (800e9e8 <sbrk_aligned+0x40>)
 800e9ac:	460c      	mov	r4, r1
 800e9ae:	6831      	ldr	r1, [r6, #0]
 800e9b0:	4605      	mov	r5, r0
 800e9b2:	b911      	cbnz	r1, 800e9ba <sbrk_aligned+0x12>
 800e9b4:	f000 fca4 	bl	800f300 <_sbrk_r>
 800e9b8:	6030      	str	r0, [r6, #0]
 800e9ba:	4621      	mov	r1, r4
 800e9bc:	4628      	mov	r0, r5
 800e9be:	f000 fc9f 	bl	800f300 <_sbrk_r>
 800e9c2:	1c43      	adds	r3, r0, #1
 800e9c4:	d103      	bne.n	800e9ce <sbrk_aligned+0x26>
 800e9c6:	f04f 34ff 	mov.w	r4, #4294967295
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	bd70      	pop	{r4, r5, r6, pc}
 800e9ce:	1cc4      	adds	r4, r0, #3
 800e9d0:	f024 0403 	bic.w	r4, r4, #3
 800e9d4:	42a0      	cmp	r0, r4
 800e9d6:	d0f8      	beq.n	800e9ca <sbrk_aligned+0x22>
 800e9d8:	1a21      	subs	r1, r4, r0
 800e9da:	4628      	mov	r0, r5
 800e9dc:	f000 fc90 	bl	800f300 <_sbrk_r>
 800e9e0:	3001      	adds	r0, #1
 800e9e2:	d1f2      	bne.n	800e9ca <sbrk_aligned+0x22>
 800e9e4:	e7ef      	b.n	800e9c6 <sbrk_aligned+0x1e>
 800e9e6:	bf00      	nop
 800e9e8:	200019cc 	.word	0x200019cc

0800e9ec <_malloc_r>:
 800e9ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9f0:	1ccd      	adds	r5, r1, #3
 800e9f2:	f025 0503 	bic.w	r5, r5, #3
 800e9f6:	3508      	adds	r5, #8
 800e9f8:	2d0c      	cmp	r5, #12
 800e9fa:	bf38      	it	cc
 800e9fc:	250c      	movcc	r5, #12
 800e9fe:	2d00      	cmp	r5, #0
 800ea00:	4606      	mov	r6, r0
 800ea02:	db01      	blt.n	800ea08 <_malloc_r+0x1c>
 800ea04:	42a9      	cmp	r1, r5
 800ea06:	d904      	bls.n	800ea12 <_malloc_r+0x26>
 800ea08:	230c      	movs	r3, #12
 800ea0a:	6033      	str	r3, [r6, #0]
 800ea0c:	2000      	movs	r0, #0
 800ea0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eae8 <_malloc_r+0xfc>
 800ea16:	f000 f869 	bl	800eaec <__malloc_lock>
 800ea1a:	f8d8 3000 	ldr.w	r3, [r8]
 800ea1e:	461c      	mov	r4, r3
 800ea20:	bb44      	cbnz	r4, 800ea74 <_malloc_r+0x88>
 800ea22:	4629      	mov	r1, r5
 800ea24:	4630      	mov	r0, r6
 800ea26:	f7ff ffbf 	bl	800e9a8 <sbrk_aligned>
 800ea2a:	1c43      	adds	r3, r0, #1
 800ea2c:	4604      	mov	r4, r0
 800ea2e:	d158      	bne.n	800eae2 <_malloc_r+0xf6>
 800ea30:	f8d8 4000 	ldr.w	r4, [r8]
 800ea34:	4627      	mov	r7, r4
 800ea36:	2f00      	cmp	r7, #0
 800ea38:	d143      	bne.n	800eac2 <_malloc_r+0xd6>
 800ea3a:	2c00      	cmp	r4, #0
 800ea3c:	d04b      	beq.n	800ead6 <_malloc_r+0xea>
 800ea3e:	6823      	ldr	r3, [r4, #0]
 800ea40:	4639      	mov	r1, r7
 800ea42:	4630      	mov	r0, r6
 800ea44:	eb04 0903 	add.w	r9, r4, r3
 800ea48:	f000 fc5a 	bl	800f300 <_sbrk_r>
 800ea4c:	4581      	cmp	r9, r0
 800ea4e:	d142      	bne.n	800ead6 <_malloc_r+0xea>
 800ea50:	6821      	ldr	r1, [r4, #0]
 800ea52:	1a6d      	subs	r5, r5, r1
 800ea54:	4629      	mov	r1, r5
 800ea56:	4630      	mov	r0, r6
 800ea58:	f7ff ffa6 	bl	800e9a8 <sbrk_aligned>
 800ea5c:	3001      	adds	r0, #1
 800ea5e:	d03a      	beq.n	800ead6 <_malloc_r+0xea>
 800ea60:	6823      	ldr	r3, [r4, #0]
 800ea62:	442b      	add	r3, r5
 800ea64:	6023      	str	r3, [r4, #0]
 800ea66:	f8d8 3000 	ldr.w	r3, [r8]
 800ea6a:	685a      	ldr	r2, [r3, #4]
 800ea6c:	bb62      	cbnz	r2, 800eac8 <_malloc_r+0xdc>
 800ea6e:	f8c8 7000 	str.w	r7, [r8]
 800ea72:	e00f      	b.n	800ea94 <_malloc_r+0xa8>
 800ea74:	6822      	ldr	r2, [r4, #0]
 800ea76:	1b52      	subs	r2, r2, r5
 800ea78:	d420      	bmi.n	800eabc <_malloc_r+0xd0>
 800ea7a:	2a0b      	cmp	r2, #11
 800ea7c:	d917      	bls.n	800eaae <_malloc_r+0xc2>
 800ea7e:	1961      	adds	r1, r4, r5
 800ea80:	42a3      	cmp	r3, r4
 800ea82:	6025      	str	r5, [r4, #0]
 800ea84:	bf18      	it	ne
 800ea86:	6059      	strne	r1, [r3, #4]
 800ea88:	6863      	ldr	r3, [r4, #4]
 800ea8a:	bf08      	it	eq
 800ea8c:	f8c8 1000 	streq.w	r1, [r8]
 800ea90:	5162      	str	r2, [r4, r5]
 800ea92:	604b      	str	r3, [r1, #4]
 800ea94:	4630      	mov	r0, r6
 800ea96:	f000 f82f 	bl	800eaf8 <__malloc_unlock>
 800ea9a:	f104 000b 	add.w	r0, r4, #11
 800ea9e:	1d23      	adds	r3, r4, #4
 800eaa0:	f020 0007 	bic.w	r0, r0, #7
 800eaa4:	1ac2      	subs	r2, r0, r3
 800eaa6:	bf1c      	itt	ne
 800eaa8:	1a1b      	subne	r3, r3, r0
 800eaaa:	50a3      	strne	r3, [r4, r2]
 800eaac:	e7af      	b.n	800ea0e <_malloc_r+0x22>
 800eaae:	6862      	ldr	r2, [r4, #4]
 800eab0:	42a3      	cmp	r3, r4
 800eab2:	bf0c      	ite	eq
 800eab4:	f8c8 2000 	streq.w	r2, [r8]
 800eab8:	605a      	strne	r2, [r3, #4]
 800eaba:	e7eb      	b.n	800ea94 <_malloc_r+0xa8>
 800eabc:	4623      	mov	r3, r4
 800eabe:	6864      	ldr	r4, [r4, #4]
 800eac0:	e7ae      	b.n	800ea20 <_malloc_r+0x34>
 800eac2:	463c      	mov	r4, r7
 800eac4:	687f      	ldr	r7, [r7, #4]
 800eac6:	e7b6      	b.n	800ea36 <_malloc_r+0x4a>
 800eac8:	461a      	mov	r2, r3
 800eaca:	685b      	ldr	r3, [r3, #4]
 800eacc:	42a3      	cmp	r3, r4
 800eace:	d1fb      	bne.n	800eac8 <_malloc_r+0xdc>
 800ead0:	2300      	movs	r3, #0
 800ead2:	6053      	str	r3, [r2, #4]
 800ead4:	e7de      	b.n	800ea94 <_malloc_r+0xa8>
 800ead6:	230c      	movs	r3, #12
 800ead8:	6033      	str	r3, [r6, #0]
 800eada:	4630      	mov	r0, r6
 800eadc:	f000 f80c 	bl	800eaf8 <__malloc_unlock>
 800eae0:	e794      	b.n	800ea0c <_malloc_r+0x20>
 800eae2:	6005      	str	r5, [r0, #0]
 800eae4:	e7d6      	b.n	800ea94 <_malloc_r+0xa8>
 800eae6:	bf00      	nop
 800eae8:	200019d0 	.word	0x200019d0

0800eaec <__malloc_lock>:
 800eaec:	4801      	ldr	r0, [pc, #4]	@ (800eaf4 <__malloc_lock+0x8>)
 800eaee:	f7ff bf0e 	b.w	800e90e <__retarget_lock_acquire_recursive>
 800eaf2:	bf00      	nop
 800eaf4:	200019c8 	.word	0x200019c8

0800eaf8 <__malloc_unlock>:
 800eaf8:	4801      	ldr	r0, [pc, #4]	@ (800eb00 <__malloc_unlock+0x8>)
 800eafa:	f7ff bf09 	b.w	800e910 <__retarget_lock_release_recursive>
 800eafe:	bf00      	nop
 800eb00:	200019c8 	.word	0x200019c8

0800eb04 <__sfputc_r>:
 800eb04:	6893      	ldr	r3, [r2, #8]
 800eb06:	3b01      	subs	r3, #1
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	b410      	push	{r4}
 800eb0c:	6093      	str	r3, [r2, #8]
 800eb0e:	da08      	bge.n	800eb22 <__sfputc_r+0x1e>
 800eb10:	6994      	ldr	r4, [r2, #24]
 800eb12:	42a3      	cmp	r3, r4
 800eb14:	db01      	blt.n	800eb1a <__sfputc_r+0x16>
 800eb16:	290a      	cmp	r1, #10
 800eb18:	d103      	bne.n	800eb22 <__sfputc_r+0x1e>
 800eb1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb1e:	f7ff bde8 	b.w	800e6f2 <__swbuf_r>
 800eb22:	6813      	ldr	r3, [r2, #0]
 800eb24:	1c58      	adds	r0, r3, #1
 800eb26:	6010      	str	r0, [r2, #0]
 800eb28:	7019      	strb	r1, [r3, #0]
 800eb2a:	4608      	mov	r0, r1
 800eb2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb30:	4770      	bx	lr

0800eb32 <__sfputs_r>:
 800eb32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb34:	4606      	mov	r6, r0
 800eb36:	460f      	mov	r7, r1
 800eb38:	4614      	mov	r4, r2
 800eb3a:	18d5      	adds	r5, r2, r3
 800eb3c:	42ac      	cmp	r4, r5
 800eb3e:	d101      	bne.n	800eb44 <__sfputs_r+0x12>
 800eb40:	2000      	movs	r0, #0
 800eb42:	e007      	b.n	800eb54 <__sfputs_r+0x22>
 800eb44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb48:	463a      	mov	r2, r7
 800eb4a:	4630      	mov	r0, r6
 800eb4c:	f7ff ffda 	bl	800eb04 <__sfputc_r>
 800eb50:	1c43      	adds	r3, r0, #1
 800eb52:	d1f3      	bne.n	800eb3c <__sfputs_r+0xa>
 800eb54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eb58 <_vfiprintf_r>:
 800eb58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb5c:	460d      	mov	r5, r1
 800eb5e:	b09d      	sub	sp, #116	@ 0x74
 800eb60:	4614      	mov	r4, r2
 800eb62:	4698      	mov	r8, r3
 800eb64:	4606      	mov	r6, r0
 800eb66:	b118      	cbz	r0, 800eb70 <_vfiprintf_r+0x18>
 800eb68:	6a03      	ldr	r3, [r0, #32]
 800eb6a:	b90b      	cbnz	r3, 800eb70 <_vfiprintf_r+0x18>
 800eb6c:	f7ff fcd8 	bl	800e520 <__sinit>
 800eb70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eb72:	07d9      	lsls	r1, r3, #31
 800eb74:	d405      	bmi.n	800eb82 <_vfiprintf_r+0x2a>
 800eb76:	89ab      	ldrh	r3, [r5, #12]
 800eb78:	059a      	lsls	r2, r3, #22
 800eb7a:	d402      	bmi.n	800eb82 <_vfiprintf_r+0x2a>
 800eb7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eb7e:	f7ff fec6 	bl	800e90e <__retarget_lock_acquire_recursive>
 800eb82:	89ab      	ldrh	r3, [r5, #12]
 800eb84:	071b      	lsls	r3, r3, #28
 800eb86:	d501      	bpl.n	800eb8c <_vfiprintf_r+0x34>
 800eb88:	692b      	ldr	r3, [r5, #16]
 800eb8a:	b99b      	cbnz	r3, 800ebb4 <_vfiprintf_r+0x5c>
 800eb8c:	4629      	mov	r1, r5
 800eb8e:	4630      	mov	r0, r6
 800eb90:	f7ff fdee 	bl	800e770 <__swsetup_r>
 800eb94:	b170      	cbz	r0, 800ebb4 <_vfiprintf_r+0x5c>
 800eb96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eb98:	07dc      	lsls	r4, r3, #31
 800eb9a:	d504      	bpl.n	800eba6 <_vfiprintf_r+0x4e>
 800eb9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eba0:	b01d      	add	sp, #116	@ 0x74
 800eba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eba6:	89ab      	ldrh	r3, [r5, #12]
 800eba8:	0598      	lsls	r0, r3, #22
 800ebaa:	d4f7      	bmi.n	800eb9c <_vfiprintf_r+0x44>
 800ebac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ebae:	f7ff feaf 	bl	800e910 <__retarget_lock_release_recursive>
 800ebb2:	e7f3      	b.n	800eb9c <_vfiprintf_r+0x44>
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebb8:	2320      	movs	r3, #32
 800ebba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ebbe:	f8cd 800c 	str.w	r8, [sp, #12]
 800ebc2:	2330      	movs	r3, #48	@ 0x30
 800ebc4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ed74 <_vfiprintf_r+0x21c>
 800ebc8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ebcc:	f04f 0901 	mov.w	r9, #1
 800ebd0:	4623      	mov	r3, r4
 800ebd2:	469a      	mov	sl, r3
 800ebd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebd8:	b10a      	cbz	r2, 800ebde <_vfiprintf_r+0x86>
 800ebda:	2a25      	cmp	r2, #37	@ 0x25
 800ebdc:	d1f9      	bne.n	800ebd2 <_vfiprintf_r+0x7a>
 800ebde:	ebba 0b04 	subs.w	fp, sl, r4
 800ebe2:	d00b      	beq.n	800ebfc <_vfiprintf_r+0xa4>
 800ebe4:	465b      	mov	r3, fp
 800ebe6:	4622      	mov	r2, r4
 800ebe8:	4629      	mov	r1, r5
 800ebea:	4630      	mov	r0, r6
 800ebec:	f7ff ffa1 	bl	800eb32 <__sfputs_r>
 800ebf0:	3001      	adds	r0, #1
 800ebf2:	f000 80a7 	beq.w	800ed44 <_vfiprintf_r+0x1ec>
 800ebf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ebf8:	445a      	add	r2, fp
 800ebfa:	9209      	str	r2, [sp, #36]	@ 0x24
 800ebfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	f000 809f 	beq.w	800ed44 <_vfiprintf_r+0x1ec>
 800ec06:	2300      	movs	r3, #0
 800ec08:	f04f 32ff 	mov.w	r2, #4294967295
 800ec0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec10:	f10a 0a01 	add.w	sl, sl, #1
 800ec14:	9304      	str	r3, [sp, #16]
 800ec16:	9307      	str	r3, [sp, #28]
 800ec18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ec1c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ec1e:	4654      	mov	r4, sl
 800ec20:	2205      	movs	r2, #5
 800ec22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec26:	4853      	ldr	r0, [pc, #332]	@ (800ed74 <_vfiprintf_r+0x21c>)
 800ec28:	f7f1 fafa 	bl	8000220 <memchr>
 800ec2c:	9a04      	ldr	r2, [sp, #16]
 800ec2e:	b9d8      	cbnz	r0, 800ec68 <_vfiprintf_r+0x110>
 800ec30:	06d1      	lsls	r1, r2, #27
 800ec32:	bf44      	itt	mi
 800ec34:	2320      	movmi	r3, #32
 800ec36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec3a:	0713      	lsls	r3, r2, #28
 800ec3c:	bf44      	itt	mi
 800ec3e:	232b      	movmi	r3, #43	@ 0x2b
 800ec40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec44:	f89a 3000 	ldrb.w	r3, [sl]
 800ec48:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec4a:	d015      	beq.n	800ec78 <_vfiprintf_r+0x120>
 800ec4c:	9a07      	ldr	r2, [sp, #28]
 800ec4e:	4654      	mov	r4, sl
 800ec50:	2000      	movs	r0, #0
 800ec52:	f04f 0c0a 	mov.w	ip, #10
 800ec56:	4621      	mov	r1, r4
 800ec58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec5c:	3b30      	subs	r3, #48	@ 0x30
 800ec5e:	2b09      	cmp	r3, #9
 800ec60:	d94b      	bls.n	800ecfa <_vfiprintf_r+0x1a2>
 800ec62:	b1b0      	cbz	r0, 800ec92 <_vfiprintf_r+0x13a>
 800ec64:	9207      	str	r2, [sp, #28]
 800ec66:	e014      	b.n	800ec92 <_vfiprintf_r+0x13a>
 800ec68:	eba0 0308 	sub.w	r3, r0, r8
 800ec6c:	fa09 f303 	lsl.w	r3, r9, r3
 800ec70:	4313      	orrs	r3, r2
 800ec72:	9304      	str	r3, [sp, #16]
 800ec74:	46a2      	mov	sl, r4
 800ec76:	e7d2      	b.n	800ec1e <_vfiprintf_r+0xc6>
 800ec78:	9b03      	ldr	r3, [sp, #12]
 800ec7a:	1d19      	adds	r1, r3, #4
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	9103      	str	r1, [sp, #12]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	bfbb      	ittet	lt
 800ec84:	425b      	neglt	r3, r3
 800ec86:	f042 0202 	orrlt.w	r2, r2, #2
 800ec8a:	9307      	strge	r3, [sp, #28]
 800ec8c:	9307      	strlt	r3, [sp, #28]
 800ec8e:	bfb8      	it	lt
 800ec90:	9204      	strlt	r2, [sp, #16]
 800ec92:	7823      	ldrb	r3, [r4, #0]
 800ec94:	2b2e      	cmp	r3, #46	@ 0x2e
 800ec96:	d10a      	bne.n	800ecae <_vfiprintf_r+0x156>
 800ec98:	7863      	ldrb	r3, [r4, #1]
 800ec9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec9c:	d132      	bne.n	800ed04 <_vfiprintf_r+0x1ac>
 800ec9e:	9b03      	ldr	r3, [sp, #12]
 800eca0:	1d1a      	adds	r2, r3, #4
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	9203      	str	r2, [sp, #12]
 800eca6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ecaa:	3402      	adds	r4, #2
 800ecac:	9305      	str	r3, [sp, #20]
 800ecae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ed84 <_vfiprintf_r+0x22c>
 800ecb2:	7821      	ldrb	r1, [r4, #0]
 800ecb4:	2203      	movs	r2, #3
 800ecb6:	4650      	mov	r0, sl
 800ecb8:	f7f1 fab2 	bl	8000220 <memchr>
 800ecbc:	b138      	cbz	r0, 800ecce <_vfiprintf_r+0x176>
 800ecbe:	9b04      	ldr	r3, [sp, #16]
 800ecc0:	eba0 000a 	sub.w	r0, r0, sl
 800ecc4:	2240      	movs	r2, #64	@ 0x40
 800ecc6:	4082      	lsls	r2, r0
 800ecc8:	4313      	orrs	r3, r2
 800ecca:	3401      	adds	r4, #1
 800eccc:	9304      	str	r3, [sp, #16]
 800ecce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecd2:	4829      	ldr	r0, [pc, #164]	@ (800ed78 <_vfiprintf_r+0x220>)
 800ecd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ecd8:	2206      	movs	r2, #6
 800ecda:	f7f1 faa1 	bl	8000220 <memchr>
 800ecde:	2800      	cmp	r0, #0
 800ece0:	d03f      	beq.n	800ed62 <_vfiprintf_r+0x20a>
 800ece2:	4b26      	ldr	r3, [pc, #152]	@ (800ed7c <_vfiprintf_r+0x224>)
 800ece4:	bb1b      	cbnz	r3, 800ed2e <_vfiprintf_r+0x1d6>
 800ece6:	9b03      	ldr	r3, [sp, #12]
 800ece8:	3307      	adds	r3, #7
 800ecea:	f023 0307 	bic.w	r3, r3, #7
 800ecee:	3308      	adds	r3, #8
 800ecf0:	9303      	str	r3, [sp, #12]
 800ecf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecf4:	443b      	add	r3, r7
 800ecf6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecf8:	e76a      	b.n	800ebd0 <_vfiprintf_r+0x78>
 800ecfa:	fb0c 3202 	mla	r2, ip, r2, r3
 800ecfe:	460c      	mov	r4, r1
 800ed00:	2001      	movs	r0, #1
 800ed02:	e7a8      	b.n	800ec56 <_vfiprintf_r+0xfe>
 800ed04:	2300      	movs	r3, #0
 800ed06:	3401      	adds	r4, #1
 800ed08:	9305      	str	r3, [sp, #20]
 800ed0a:	4619      	mov	r1, r3
 800ed0c:	f04f 0c0a 	mov.w	ip, #10
 800ed10:	4620      	mov	r0, r4
 800ed12:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed16:	3a30      	subs	r2, #48	@ 0x30
 800ed18:	2a09      	cmp	r2, #9
 800ed1a:	d903      	bls.n	800ed24 <_vfiprintf_r+0x1cc>
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d0c6      	beq.n	800ecae <_vfiprintf_r+0x156>
 800ed20:	9105      	str	r1, [sp, #20]
 800ed22:	e7c4      	b.n	800ecae <_vfiprintf_r+0x156>
 800ed24:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed28:	4604      	mov	r4, r0
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	e7f0      	b.n	800ed10 <_vfiprintf_r+0x1b8>
 800ed2e:	ab03      	add	r3, sp, #12
 800ed30:	9300      	str	r3, [sp, #0]
 800ed32:	462a      	mov	r2, r5
 800ed34:	4b12      	ldr	r3, [pc, #72]	@ (800ed80 <_vfiprintf_r+0x228>)
 800ed36:	a904      	add	r1, sp, #16
 800ed38:	4630      	mov	r0, r6
 800ed3a:	f3af 8000 	nop.w
 800ed3e:	4607      	mov	r7, r0
 800ed40:	1c78      	adds	r0, r7, #1
 800ed42:	d1d6      	bne.n	800ecf2 <_vfiprintf_r+0x19a>
 800ed44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed46:	07d9      	lsls	r1, r3, #31
 800ed48:	d405      	bmi.n	800ed56 <_vfiprintf_r+0x1fe>
 800ed4a:	89ab      	ldrh	r3, [r5, #12]
 800ed4c:	059a      	lsls	r2, r3, #22
 800ed4e:	d402      	bmi.n	800ed56 <_vfiprintf_r+0x1fe>
 800ed50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed52:	f7ff fddd 	bl	800e910 <__retarget_lock_release_recursive>
 800ed56:	89ab      	ldrh	r3, [r5, #12]
 800ed58:	065b      	lsls	r3, r3, #25
 800ed5a:	f53f af1f 	bmi.w	800eb9c <_vfiprintf_r+0x44>
 800ed5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ed60:	e71e      	b.n	800eba0 <_vfiprintf_r+0x48>
 800ed62:	ab03      	add	r3, sp, #12
 800ed64:	9300      	str	r3, [sp, #0]
 800ed66:	462a      	mov	r2, r5
 800ed68:	4b05      	ldr	r3, [pc, #20]	@ (800ed80 <_vfiprintf_r+0x228>)
 800ed6a:	a904      	add	r1, sp, #16
 800ed6c:	4630      	mov	r0, r6
 800ed6e:	f000 f879 	bl	800ee64 <_printf_i>
 800ed72:	e7e4      	b.n	800ed3e <_vfiprintf_r+0x1e6>
 800ed74:	0800f4a0 	.word	0x0800f4a0
 800ed78:	0800f4aa 	.word	0x0800f4aa
 800ed7c:	00000000 	.word	0x00000000
 800ed80:	0800eb33 	.word	0x0800eb33
 800ed84:	0800f4a6 	.word	0x0800f4a6

0800ed88 <_printf_common>:
 800ed88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed8c:	4616      	mov	r6, r2
 800ed8e:	4698      	mov	r8, r3
 800ed90:	688a      	ldr	r2, [r1, #8]
 800ed92:	690b      	ldr	r3, [r1, #16]
 800ed94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	bfb8      	it	lt
 800ed9c:	4613      	movlt	r3, r2
 800ed9e:	6033      	str	r3, [r6, #0]
 800eda0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eda4:	4607      	mov	r7, r0
 800eda6:	460c      	mov	r4, r1
 800eda8:	b10a      	cbz	r2, 800edae <_printf_common+0x26>
 800edaa:	3301      	adds	r3, #1
 800edac:	6033      	str	r3, [r6, #0]
 800edae:	6823      	ldr	r3, [r4, #0]
 800edb0:	0699      	lsls	r1, r3, #26
 800edb2:	bf42      	ittt	mi
 800edb4:	6833      	ldrmi	r3, [r6, #0]
 800edb6:	3302      	addmi	r3, #2
 800edb8:	6033      	strmi	r3, [r6, #0]
 800edba:	6825      	ldr	r5, [r4, #0]
 800edbc:	f015 0506 	ands.w	r5, r5, #6
 800edc0:	d106      	bne.n	800edd0 <_printf_common+0x48>
 800edc2:	f104 0a19 	add.w	sl, r4, #25
 800edc6:	68e3      	ldr	r3, [r4, #12]
 800edc8:	6832      	ldr	r2, [r6, #0]
 800edca:	1a9b      	subs	r3, r3, r2
 800edcc:	42ab      	cmp	r3, r5
 800edce:	dc26      	bgt.n	800ee1e <_printf_common+0x96>
 800edd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800edd4:	6822      	ldr	r2, [r4, #0]
 800edd6:	3b00      	subs	r3, #0
 800edd8:	bf18      	it	ne
 800edda:	2301      	movne	r3, #1
 800eddc:	0692      	lsls	r2, r2, #26
 800edde:	d42b      	bmi.n	800ee38 <_printf_common+0xb0>
 800ede0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ede4:	4641      	mov	r1, r8
 800ede6:	4638      	mov	r0, r7
 800ede8:	47c8      	blx	r9
 800edea:	3001      	adds	r0, #1
 800edec:	d01e      	beq.n	800ee2c <_printf_common+0xa4>
 800edee:	6823      	ldr	r3, [r4, #0]
 800edf0:	6922      	ldr	r2, [r4, #16]
 800edf2:	f003 0306 	and.w	r3, r3, #6
 800edf6:	2b04      	cmp	r3, #4
 800edf8:	bf02      	ittt	eq
 800edfa:	68e5      	ldreq	r5, [r4, #12]
 800edfc:	6833      	ldreq	r3, [r6, #0]
 800edfe:	1aed      	subeq	r5, r5, r3
 800ee00:	68a3      	ldr	r3, [r4, #8]
 800ee02:	bf0c      	ite	eq
 800ee04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ee08:	2500      	movne	r5, #0
 800ee0a:	4293      	cmp	r3, r2
 800ee0c:	bfc4      	itt	gt
 800ee0e:	1a9b      	subgt	r3, r3, r2
 800ee10:	18ed      	addgt	r5, r5, r3
 800ee12:	2600      	movs	r6, #0
 800ee14:	341a      	adds	r4, #26
 800ee16:	42b5      	cmp	r5, r6
 800ee18:	d11a      	bne.n	800ee50 <_printf_common+0xc8>
 800ee1a:	2000      	movs	r0, #0
 800ee1c:	e008      	b.n	800ee30 <_printf_common+0xa8>
 800ee1e:	2301      	movs	r3, #1
 800ee20:	4652      	mov	r2, sl
 800ee22:	4641      	mov	r1, r8
 800ee24:	4638      	mov	r0, r7
 800ee26:	47c8      	blx	r9
 800ee28:	3001      	adds	r0, #1
 800ee2a:	d103      	bne.n	800ee34 <_printf_common+0xac>
 800ee2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee34:	3501      	adds	r5, #1
 800ee36:	e7c6      	b.n	800edc6 <_printf_common+0x3e>
 800ee38:	18e1      	adds	r1, r4, r3
 800ee3a:	1c5a      	adds	r2, r3, #1
 800ee3c:	2030      	movs	r0, #48	@ 0x30
 800ee3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ee42:	4422      	add	r2, r4
 800ee44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ee48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ee4c:	3302      	adds	r3, #2
 800ee4e:	e7c7      	b.n	800ede0 <_printf_common+0x58>
 800ee50:	2301      	movs	r3, #1
 800ee52:	4622      	mov	r2, r4
 800ee54:	4641      	mov	r1, r8
 800ee56:	4638      	mov	r0, r7
 800ee58:	47c8      	blx	r9
 800ee5a:	3001      	adds	r0, #1
 800ee5c:	d0e6      	beq.n	800ee2c <_printf_common+0xa4>
 800ee5e:	3601      	adds	r6, #1
 800ee60:	e7d9      	b.n	800ee16 <_printf_common+0x8e>
	...

0800ee64 <_printf_i>:
 800ee64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ee68:	7e0f      	ldrb	r7, [r1, #24]
 800ee6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ee6c:	2f78      	cmp	r7, #120	@ 0x78
 800ee6e:	4691      	mov	r9, r2
 800ee70:	4680      	mov	r8, r0
 800ee72:	460c      	mov	r4, r1
 800ee74:	469a      	mov	sl, r3
 800ee76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ee7a:	d807      	bhi.n	800ee8c <_printf_i+0x28>
 800ee7c:	2f62      	cmp	r7, #98	@ 0x62
 800ee7e:	d80a      	bhi.n	800ee96 <_printf_i+0x32>
 800ee80:	2f00      	cmp	r7, #0
 800ee82:	f000 80d1 	beq.w	800f028 <_printf_i+0x1c4>
 800ee86:	2f58      	cmp	r7, #88	@ 0x58
 800ee88:	f000 80b8 	beq.w	800effc <_printf_i+0x198>
 800ee8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ee90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ee94:	e03a      	b.n	800ef0c <_printf_i+0xa8>
 800ee96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ee9a:	2b15      	cmp	r3, #21
 800ee9c:	d8f6      	bhi.n	800ee8c <_printf_i+0x28>
 800ee9e:	a101      	add	r1, pc, #4	@ (adr r1, 800eea4 <_printf_i+0x40>)
 800eea0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eea4:	0800eefd 	.word	0x0800eefd
 800eea8:	0800ef11 	.word	0x0800ef11
 800eeac:	0800ee8d 	.word	0x0800ee8d
 800eeb0:	0800ee8d 	.word	0x0800ee8d
 800eeb4:	0800ee8d 	.word	0x0800ee8d
 800eeb8:	0800ee8d 	.word	0x0800ee8d
 800eebc:	0800ef11 	.word	0x0800ef11
 800eec0:	0800ee8d 	.word	0x0800ee8d
 800eec4:	0800ee8d 	.word	0x0800ee8d
 800eec8:	0800ee8d 	.word	0x0800ee8d
 800eecc:	0800ee8d 	.word	0x0800ee8d
 800eed0:	0800f00f 	.word	0x0800f00f
 800eed4:	0800ef3b 	.word	0x0800ef3b
 800eed8:	0800efc9 	.word	0x0800efc9
 800eedc:	0800ee8d 	.word	0x0800ee8d
 800eee0:	0800ee8d 	.word	0x0800ee8d
 800eee4:	0800f031 	.word	0x0800f031
 800eee8:	0800ee8d 	.word	0x0800ee8d
 800eeec:	0800ef3b 	.word	0x0800ef3b
 800eef0:	0800ee8d 	.word	0x0800ee8d
 800eef4:	0800ee8d 	.word	0x0800ee8d
 800eef8:	0800efd1 	.word	0x0800efd1
 800eefc:	6833      	ldr	r3, [r6, #0]
 800eefe:	1d1a      	adds	r2, r3, #4
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	6032      	str	r2, [r6, #0]
 800ef04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ef08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ef0c:	2301      	movs	r3, #1
 800ef0e:	e09c      	b.n	800f04a <_printf_i+0x1e6>
 800ef10:	6833      	ldr	r3, [r6, #0]
 800ef12:	6820      	ldr	r0, [r4, #0]
 800ef14:	1d19      	adds	r1, r3, #4
 800ef16:	6031      	str	r1, [r6, #0]
 800ef18:	0606      	lsls	r6, r0, #24
 800ef1a:	d501      	bpl.n	800ef20 <_printf_i+0xbc>
 800ef1c:	681d      	ldr	r5, [r3, #0]
 800ef1e:	e003      	b.n	800ef28 <_printf_i+0xc4>
 800ef20:	0645      	lsls	r5, r0, #25
 800ef22:	d5fb      	bpl.n	800ef1c <_printf_i+0xb8>
 800ef24:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ef28:	2d00      	cmp	r5, #0
 800ef2a:	da03      	bge.n	800ef34 <_printf_i+0xd0>
 800ef2c:	232d      	movs	r3, #45	@ 0x2d
 800ef2e:	426d      	negs	r5, r5
 800ef30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef34:	4858      	ldr	r0, [pc, #352]	@ (800f098 <_printf_i+0x234>)
 800ef36:	230a      	movs	r3, #10
 800ef38:	e011      	b.n	800ef5e <_printf_i+0xfa>
 800ef3a:	6821      	ldr	r1, [r4, #0]
 800ef3c:	6833      	ldr	r3, [r6, #0]
 800ef3e:	0608      	lsls	r0, r1, #24
 800ef40:	f853 5b04 	ldr.w	r5, [r3], #4
 800ef44:	d402      	bmi.n	800ef4c <_printf_i+0xe8>
 800ef46:	0649      	lsls	r1, r1, #25
 800ef48:	bf48      	it	mi
 800ef4a:	b2ad      	uxthmi	r5, r5
 800ef4c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ef4e:	4852      	ldr	r0, [pc, #328]	@ (800f098 <_printf_i+0x234>)
 800ef50:	6033      	str	r3, [r6, #0]
 800ef52:	bf14      	ite	ne
 800ef54:	230a      	movne	r3, #10
 800ef56:	2308      	moveq	r3, #8
 800ef58:	2100      	movs	r1, #0
 800ef5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ef5e:	6866      	ldr	r6, [r4, #4]
 800ef60:	60a6      	str	r6, [r4, #8]
 800ef62:	2e00      	cmp	r6, #0
 800ef64:	db05      	blt.n	800ef72 <_printf_i+0x10e>
 800ef66:	6821      	ldr	r1, [r4, #0]
 800ef68:	432e      	orrs	r6, r5
 800ef6a:	f021 0104 	bic.w	r1, r1, #4
 800ef6e:	6021      	str	r1, [r4, #0]
 800ef70:	d04b      	beq.n	800f00a <_printf_i+0x1a6>
 800ef72:	4616      	mov	r6, r2
 800ef74:	fbb5 f1f3 	udiv	r1, r5, r3
 800ef78:	fb03 5711 	mls	r7, r3, r1, r5
 800ef7c:	5dc7      	ldrb	r7, [r0, r7]
 800ef7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ef82:	462f      	mov	r7, r5
 800ef84:	42bb      	cmp	r3, r7
 800ef86:	460d      	mov	r5, r1
 800ef88:	d9f4      	bls.n	800ef74 <_printf_i+0x110>
 800ef8a:	2b08      	cmp	r3, #8
 800ef8c:	d10b      	bne.n	800efa6 <_printf_i+0x142>
 800ef8e:	6823      	ldr	r3, [r4, #0]
 800ef90:	07df      	lsls	r7, r3, #31
 800ef92:	d508      	bpl.n	800efa6 <_printf_i+0x142>
 800ef94:	6923      	ldr	r3, [r4, #16]
 800ef96:	6861      	ldr	r1, [r4, #4]
 800ef98:	4299      	cmp	r1, r3
 800ef9a:	bfde      	ittt	le
 800ef9c:	2330      	movle	r3, #48	@ 0x30
 800ef9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800efa2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800efa6:	1b92      	subs	r2, r2, r6
 800efa8:	6122      	str	r2, [r4, #16]
 800efaa:	f8cd a000 	str.w	sl, [sp]
 800efae:	464b      	mov	r3, r9
 800efb0:	aa03      	add	r2, sp, #12
 800efb2:	4621      	mov	r1, r4
 800efb4:	4640      	mov	r0, r8
 800efb6:	f7ff fee7 	bl	800ed88 <_printf_common>
 800efba:	3001      	adds	r0, #1
 800efbc:	d14a      	bne.n	800f054 <_printf_i+0x1f0>
 800efbe:	f04f 30ff 	mov.w	r0, #4294967295
 800efc2:	b004      	add	sp, #16
 800efc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efc8:	6823      	ldr	r3, [r4, #0]
 800efca:	f043 0320 	orr.w	r3, r3, #32
 800efce:	6023      	str	r3, [r4, #0]
 800efd0:	4832      	ldr	r0, [pc, #200]	@ (800f09c <_printf_i+0x238>)
 800efd2:	2778      	movs	r7, #120	@ 0x78
 800efd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800efd8:	6823      	ldr	r3, [r4, #0]
 800efda:	6831      	ldr	r1, [r6, #0]
 800efdc:	061f      	lsls	r7, r3, #24
 800efde:	f851 5b04 	ldr.w	r5, [r1], #4
 800efe2:	d402      	bmi.n	800efea <_printf_i+0x186>
 800efe4:	065f      	lsls	r7, r3, #25
 800efe6:	bf48      	it	mi
 800efe8:	b2ad      	uxthmi	r5, r5
 800efea:	6031      	str	r1, [r6, #0]
 800efec:	07d9      	lsls	r1, r3, #31
 800efee:	bf44      	itt	mi
 800eff0:	f043 0320 	orrmi.w	r3, r3, #32
 800eff4:	6023      	strmi	r3, [r4, #0]
 800eff6:	b11d      	cbz	r5, 800f000 <_printf_i+0x19c>
 800eff8:	2310      	movs	r3, #16
 800effa:	e7ad      	b.n	800ef58 <_printf_i+0xf4>
 800effc:	4826      	ldr	r0, [pc, #152]	@ (800f098 <_printf_i+0x234>)
 800effe:	e7e9      	b.n	800efd4 <_printf_i+0x170>
 800f000:	6823      	ldr	r3, [r4, #0]
 800f002:	f023 0320 	bic.w	r3, r3, #32
 800f006:	6023      	str	r3, [r4, #0]
 800f008:	e7f6      	b.n	800eff8 <_printf_i+0x194>
 800f00a:	4616      	mov	r6, r2
 800f00c:	e7bd      	b.n	800ef8a <_printf_i+0x126>
 800f00e:	6833      	ldr	r3, [r6, #0]
 800f010:	6825      	ldr	r5, [r4, #0]
 800f012:	6961      	ldr	r1, [r4, #20]
 800f014:	1d18      	adds	r0, r3, #4
 800f016:	6030      	str	r0, [r6, #0]
 800f018:	062e      	lsls	r6, r5, #24
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	d501      	bpl.n	800f022 <_printf_i+0x1be>
 800f01e:	6019      	str	r1, [r3, #0]
 800f020:	e002      	b.n	800f028 <_printf_i+0x1c4>
 800f022:	0668      	lsls	r0, r5, #25
 800f024:	d5fb      	bpl.n	800f01e <_printf_i+0x1ba>
 800f026:	8019      	strh	r1, [r3, #0]
 800f028:	2300      	movs	r3, #0
 800f02a:	6123      	str	r3, [r4, #16]
 800f02c:	4616      	mov	r6, r2
 800f02e:	e7bc      	b.n	800efaa <_printf_i+0x146>
 800f030:	6833      	ldr	r3, [r6, #0]
 800f032:	1d1a      	adds	r2, r3, #4
 800f034:	6032      	str	r2, [r6, #0]
 800f036:	681e      	ldr	r6, [r3, #0]
 800f038:	6862      	ldr	r2, [r4, #4]
 800f03a:	2100      	movs	r1, #0
 800f03c:	4630      	mov	r0, r6
 800f03e:	f7f1 f8ef 	bl	8000220 <memchr>
 800f042:	b108      	cbz	r0, 800f048 <_printf_i+0x1e4>
 800f044:	1b80      	subs	r0, r0, r6
 800f046:	6060      	str	r0, [r4, #4]
 800f048:	6863      	ldr	r3, [r4, #4]
 800f04a:	6123      	str	r3, [r4, #16]
 800f04c:	2300      	movs	r3, #0
 800f04e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f052:	e7aa      	b.n	800efaa <_printf_i+0x146>
 800f054:	6923      	ldr	r3, [r4, #16]
 800f056:	4632      	mov	r2, r6
 800f058:	4649      	mov	r1, r9
 800f05a:	4640      	mov	r0, r8
 800f05c:	47d0      	blx	sl
 800f05e:	3001      	adds	r0, #1
 800f060:	d0ad      	beq.n	800efbe <_printf_i+0x15a>
 800f062:	6823      	ldr	r3, [r4, #0]
 800f064:	079b      	lsls	r3, r3, #30
 800f066:	d413      	bmi.n	800f090 <_printf_i+0x22c>
 800f068:	68e0      	ldr	r0, [r4, #12]
 800f06a:	9b03      	ldr	r3, [sp, #12]
 800f06c:	4298      	cmp	r0, r3
 800f06e:	bfb8      	it	lt
 800f070:	4618      	movlt	r0, r3
 800f072:	e7a6      	b.n	800efc2 <_printf_i+0x15e>
 800f074:	2301      	movs	r3, #1
 800f076:	4632      	mov	r2, r6
 800f078:	4649      	mov	r1, r9
 800f07a:	4640      	mov	r0, r8
 800f07c:	47d0      	blx	sl
 800f07e:	3001      	adds	r0, #1
 800f080:	d09d      	beq.n	800efbe <_printf_i+0x15a>
 800f082:	3501      	adds	r5, #1
 800f084:	68e3      	ldr	r3, [r4, #12]
 800f086:	9903      	ldr	r1, [sp, #12]
 800f088:	1a5b      	subs	r3, r3, r1
 800f08a:	42ab      	cmp	r3, r5
 800f08c:	dcf2      	bgt.n	800f074 <_printf_i+0x210>
 800f08e:	e7eb      	b.n	800f068 <_printf_i+0x204>
 800f090:	2500      	movs	r5, #0
 800f092:	f104 0619 	add.w	r6, r4, #25
 800f096:	e7f5      	b.n	800f084 <_printf_i+0x220>
 800f098:	0800f4b1 	.word	0x0800f4b1
 800f09c:	0800f4c2 	.word	0x0800f4c2

0800f0a0 <__sflush_r>:
 800f0a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0a8:	0716      	lsls	r6, r2, #28
 800f0aa:	4605      	mov	r5, r0
 800f0ac:	460c      	mov	r4, r1
 800f0ae:	d454      	bmi.n	800f15a <__sflush_r+0xba>
 800f0b0:	684b      	ldr	r3, [r1, #4]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	dc02      	bgt.n	800f0bc <__sflush_r+0x1c>
 800f0b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	dd48      	ble.n	800f14e <__sflush_r+0xae>
 800f0bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f0be:	2e00      	cmp	r6, #0
 800f0c0:	d045      	beq.n	800f14e <__sflush_r+0xae>
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f0c8:	682f      	ldr	r7, [r5, #0]
 800f0ca:	6a21      	ldr	r1, [r4, #32]
 800f0cc:	602b      	str	r3, [r5, #0]
 800f0ce:	d030      	beq.n	800f132 <__sflush_r+0x92>
 800f0d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f0d2:	89a3      	ldrh	r3, [r4, #12]
 800f0d4:	0759      	lsls	r1, r3, #29
 800f0d6:	d505      	bpl.n	800f0e4 <__sflush_r+0x44>
 800f0d8:	6863      	ldr	r3, [r4, #4]
 800f0da:	1ad2      	subs	r2, r2, r3
 800f0dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f0de:	b10b      	cbz	r3, 800f0e4 <__sflush_r+0x44>
 800f0e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f0e2:	1ad2      	subs	r2, r2, r3
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f0e8:	6a21      	ldr	r1, [r4, #32]
 800f0ea:	4628      	mov	r0, r5
 800f0ec:	47b0      	blx	r6
 800f0ee:	1c43      	adds	r3, r0, #1
 800f0f0:	89a3      	ldrh	r3, [r4, #12]
 800f0f2:	d106      	bne.n	800f102 <__sflush_r+0x62>
 800f0f4:	6829      	ldr	r1, [r5, #0]
 800f0f6:	291d      	cmp	r1, #29
 800f0f8:	d82b      	bhi.n	800f152 <__sflush_r+0xb2>
 800f0fa:	4a2a      	ldr	r2, [pc, #168]	@ (800f1a4 <__sflush_r+0x104>)
 800f0fc:	40ca      	lsrs	r2, r1
 800f0fe:	07d6      	lsls	r6, r2, #31
 800f100:	d527      	bpl.n	800f152 <__sflush_r+0xb2>
 800f102:	2200      	movs	r2, #0
 800f104:	6062      	str	r2, [r4, #4]
 800f106:	04d9      	lsls	r1, r3, #19
 800f108:	6922      	ldr	r2, [r4, #16]
 800f10a:	6022      	str	r2, [r4, #0]
 800f10c:	d504      	bpl.n	800f118 <__sflush_r+0x78>
 800f10e:	1c42      	adds	r2, r0, #1
 800f110:	d101      	bne.n	800f116 <__sflush_r+0x76>
 800f112:	682b      	ldr	r3, [r5, #0]
 800f114:	b903      	cbnz	r3, 800f118 <__sflush_r+0x78>
 800f116:	6560      	str	r0, [r4, #84]	@ 0x54
 800f118:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f11a:	602f      	str	r7, [r5, #0]
 800f11c:	b1b9      	cbz	r1, 800f14e <__sflush_r+0xae>
 800f11e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f122:	4299      	cmp	r1, r3
 800f124:	d002      	beq.n	800f12c <__sflush_r+0x8c>
 800f126:	4628      	mov	r0, r5
 800f128:	f7ff fbf4 	bl	800e914 <_free_r>
 800f12c:	2300      	movs	r3, #0
 800f12e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f130:	e00d      	b.n	800f14e <__sflush_r+0xae>
 800f132:	2301      	movs	r3, #1
 800f134:	4628      	mov	r0, r5
 800f136:	47b0      	blx	r6
 800f138:	4602      	mov	r2, r0
 800f13a:	1c50      	adds	r0, r2, #1
 800f13c:	d1c9      	bne.n	800f0d2 <__sflush_r+0x32>
 800f13e:	682b      	ldr	r3, [r5, #0]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d0c6      	beq.n	800f0d2 <__sflush_r+0x32>
 800f144:	2b1d      	cmp	r3, #29
 800f146:	d001      	beq.n	800f14c <__sflush_r+0xac>
 800f148:	2b16      	cmp	r3, #22
 800f14a:	d11e      	bne.n	800f18a <__sflush_r+0xea>
 800f14c:	602f      	str	r7, [r5, #0]
 800f14e:	2000      	movs	r0, #0
 800f150:	e022      	b.n	800f198 <__sflush_r+0xf8>
 800f152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f156:	b21b      	sxth	r3, r3
 800f158:	e01b      	b.n	800f192 <__sflush_r+0xf2>
 800f15a:	690f      	ldr	r7, [r1, #16]
 800f15c:	2f00      	cmp	r7, #0
 800f15e:	d0f6      	beq.n	800f14e <__sflush_r+0xae>
 800f160:	0793      	lsls	r3, r2, #30
 800f162:	680e      	ldr	r6, [r1, #0]
 800f164:	bf08      	it	eq
 800f166:	694b      	ldreq	r3, [r1, #20]
 800f168:	600f      	str	r7, [r1, #0]
 800f16a:	bf18      	it	ne
 800f16c:	2300      	movne	r3, #0
 800f16e:	eba6 0807 	sub.w	r8, r6, r7
 800f172:	608b      	str	r3, [r1, #8]
 800f174:	f1b8 0f00 	cmp.w	r8, #0
 800f178:	dde9      	ble.n	800f14e <__sflush_r+0xae>
 800f17a:	6a21      	ldr	r1, [r4, #32]
 800f17c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f17e:	4643      	mov	r3, r8
 800f180:	463a      	mov	r2, r7
 800f182:	4628      	mov	r0, r5
 800f184:	47b0      	blx	r6
 800f186:	2800      	cmp	r0, #0
 800f188:	dc08      	bgt.n	800f19c <__sflush_r+0xfc>
 800f18a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f18e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f192:	81a3      	strh	r3, [r4, #12]
 800f194:	f04f 30ff 	mov.w	r0, #4294967295
 800f198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f19c:	4407      	add	r7, r0
 800f19e:	eba8 0800 	sub.w	r8, r8, r0
 800f1a2:	e7e7      	b.n	800f174 <__sflush_r+0xd4>
 800f1a4:	20400001 	.word	0x20400001

0800f1a8 <_fflush_r>:
 800f1a8:	b538      	push	{r3, r4, r5, lr}
 800f1aa:	690b      	ldr	r3, [r1, #16]
 800f1ac:	4605      	mov	r5, r0
 800f1ae:	460c      	mov	r4, r1
 800f1b0:	b913      	cbnz	r3, 800f1b8 <_fflush_r+0x10>
 800f1b2:	2500      	movs	r5, #0
 800f1b4:	4628      	mov	r0, r5
 800f1b6:	bd38      	pop	{r3, r4, r5, pc}
 800f1b8:	b118      	cbz	r0, 800f1c2 <_fflush_r+0x1a>
 800f1ba:	6a03      	ldr	r3, [r0, #32]
 800f1bc:	b90b      	cbnz	r3, 800f1c2 <_fflush_r+0x1a>
 800f1be:	f7ff f9af 	bl	800e520 <__sinit>
 800f1c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d0f3      	beq.n	800f1b2 <_fflush_r+0xa>
 800f1ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f1cc:	07d0      	lsls	r0, r2, #31
 800f1ce:	d404      	bmi.n	800f1da <_fflush_r+0x32>
 800f1d0:	0599      	lsls	r1, r3, #22
 800f1d2:	d402      	bmi.n	800f1da <_fflush_r+0x32>
 800f1d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f1d6:	f7ff fb9a 	bl	800e90e <__retarget_lock_acquire_recursive>
 800f1da:	4628      	mov	r0, r5
 800f1dc:	4621      	mov	r1, r4
 800f1de:	f7ff ff5f 	bl	800f0a0 <__sflush_r>
 800f1e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f1e4:	07da      	lsls	r2, r3, #31
 800f1e6:	4605      	mov	r5, r0
 800f1e8:	d4e4      	bmi.n	800f1b4 <_fflush_r+0xc>
 800f1ea:	89a3      	ldrh	r3, [r4, #12]
 800f1ec:	059b      	lsls	r3, r3, #22
 800f1ee:	d4e1      	bmi.n	800f1b4 <_fflush_r+0xc>
 800f1f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f1f2:	f7ff fb8d 	bl	800e910 <__retarget_lock_release_recursive>
 800f1f6:	e7dd      	b.n	800f1b4 <_fflush_r+0xc>

0800f1f8 <__swhatbuf_r>:
 800f1f8:	b570      	push	{r4, r5, r6, lr}
 800f1fa:	460c      	mov	r4, r1
 800f1fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f200:	2900      	cmp	r1, #0
 800f202:	b096      	sub	sp, #88	@ 0x58
 800f204:	4615      	mov	r5, r2
 800f206:	461e      	mov	r6, r3
 800f208:	da0d      	bge.n	800f226 <__swhatbuf_r+0x2e>
 800f20a:	89a3      	ldrh	r3, [r4, #12]
 800f20c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f210:	f04f 0100 	mov.w	r1, #0
 800f214:	bf14      	ite	ne
 800f216:	2340      	movne	r3, #64	@ 0x40
 800f218:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f21c:	2000      	movs	r0, #0
 800f21e:	6031      	str	r1, [r6, #0]
 800f220:	602b      	str	r3, [r5, #0]
 800f222:	b016      	add	sp, #88	@ 0x58
 800f224:	bd70      	pop	{r4, r5, r6, pc}
 800f226:	466a      	mov	r2, sp
 800f228:	f000 f848 	bl	800f2bc <_fstat_r>
 800f22c:	2800      	cmp	r0, #0
 800f22e:	dbec      	blt.n	800f20a <__swhatbuf_r+0x12>
 800f230:	9901      	ldr	r1, [sp, #4]
 800f232:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f236:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f23a:	4259      	negs	r1, r3
 800f23c:	4159      	adcs	r1, r3
 800f23e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f242:	e7eb      	b.n	800f21c <__swhatbuf_r+0x24>

0800f244 <__smakebuf_r>:
 800f244:	898b      	ldrh	r3, [r1, #12]
 800f246:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f248:	079d      	lsls	r5, r3, #30
 800f24a:	4606      	mov	r6, r0
 800f24c:	460c      	mov	r4, r1
 800f24e:	d507      	bpl.n	800f260 <__smakebuf_r+0x1c>
 800f250:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f254:	6023      	str	r3, [r4, #0]
 800f256:	6123      	str	r3, [r4, #16]
 800f258:	2301      	movs	r3, #1
 800f25a:	6163      	str	r3, [r4, #20]
 800f25c:	b003      	add	sp, #12
 800f25e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f260:	ab01      	add	r3, sp, #4
 800f262:	466a      	mov	r2, sp
 800f264:	f7ff ffc8 	bl	800f1f8 <__swhatbuf_r>
 800f268:	9f00      	ldr	r7, [sp, #0]
 800f26a:	4605      	mov	r5, r0
 800f26c:	4639      	mov	r1, r7
 800f26e:	4630      	mov	r0, r6
 800f270:	f7ff fbbc 	bl	800e9ec <_malloc_r>
 800f274:	b948      	cbnz	r0, 800f28a <__smakebuf_r+0x46>
 800f276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f27a:	059a      	lsls	r2, r3, #22
 800f27c:	d4ee      	bmi.n	800f25c <__smakebuf_r+0x18>
 800f27e:	f023 0303 	bic.w	r3, r3, #3
 800f282:	f043 0302 	orr.w	r3, r3, #2
 800f286:	81a3      	strh	r3, [r4, #12]
 800f288:	e7e2      	b.n	800f250 <__smakebuf_r+0xc>
 800f28a:	89a3      	ldrh	r3, [r4, #12]
 800f28c:	6020      	str	r0, [r4, #0]
 800f28e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f292:	81a3      	strh	r3, [r4, #12]
 800f294:	9b01      	ldr	r3, [sp, #4]
 800f296:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f29a:	b15b      	cbz	r3, 800f2b4 <__smakebuf_r+0x70>
 800f29c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f2a0:	4630      	mov	r0, r6
 800f2a2:	f000 f81d 	bl	800f2e0 <_isatty_r>
 800f2a6:	b128      	cbz	r0, 800f2b4 <__smakebuf_r+0x70>
 800f2a8:	89a3      	ldrh	r3, [r4, #12]
 800f2aa:	f023 0303 	bic.w	r3, r3, #3
 800f2ae:	f043 0301 	orr.w	r3, r3, #1
 800f2b2:	81a3      	strh	r3, [r4, #12]
 800f2b4:	89a3      	ldrh	r3, [r4, #12]
 800f2b6:	431d      	orrs	r5, r3
 800f2b8:	81a5      	strh	r5, [r4, #12]
 800f2ba:	e7cf      	b.n	800f25c <__smakebuf_r+0x18>

0800f2bc <_fstat_r>:
 800f2bc:	b538      	push	{r3, r4, r5, lr}
 800f2be:	4d07      	ldr	r5, [pc, #28]	@ (800f2dc <_fstat_r+0x20>)
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	4604      	mov	r4, r0
 800f2c4:	4608      	mov	r0, r1
 800f2c6:	4611      	mov	r1, r2
 800f2c8:	602b      	str	r3, [r5, #0]
 800f2ca:	f7f2 fdf6 	bl	8001eba <_fstat>
 800f2ce:	1c43      	adds	r3, r0, #1
 800f2d0:	d102      	bne.n	800f2d8 <_fstat_r+0x1c>
 800f2d2:	682b      	ldr	r3, [r5, #0]
 800f2d4:	b103      	cbz	r3, 800f2d8 <_fstat_r+0x1c>
 800f2d6:	6023      	str	r3, [r4, #0]
 800f2d8:	bd38      	pop	{r3, r4, r5, pc}
 800f2da:	bf00      	nop
 800f2dc:	200019c4 	.word	0x200019c4

0800f2e0 <_isatty_r>:
 800f2e0:	b538      	push	{r3, r4, r5, lr}
 800f2e2:	4d06      	ldr	r5, [pc, #24]	@ (800f2fc <_isatty_r+0x1c>)
 800f2e4:	2300      	movs	r3, #0
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	4608      	mov	r0, r1
 800f2ea:	602b      	str	r3, [r5, #0]
 800f2ec:	f7f2 fdf5 	bl	8001eda <_isatty>
 800f2f0:	1c43      	adds	r3, r0, #1
 800f2f2:	d102      	bne.n	800f2fa <_isatty_r+0x1a>
 800f2f4:	682b      	ldr	r3, [r5, #0]
 800f2f6:	b103      	cbz	r3, 800f2fa <_isatty_r+0x1a>
 800f2f8:	6023      	str	r3, [r4, #0]
 800f2fa:	bd38      	pop	{r3, r4, r5, pc}
 800f2fc:	200019c4 	.word	0x200019c4

0800f300 <_sbrk_r>:
 800f300:	b538      	push	{r3, r4, r5, lr}
 800f302:	4d06      	ldr	r5, [pc, #24]	@ (800f31c <_sbrk_r+0x1c>)
 800f304:	2300      	movs	r3, #0
 800f306:	4604      	mov	r4, r0
 800f308:	4608      	mov	r0, r1
 800f30a:	602b      	str	r3, [r5, #0]
 800f30c:	f7f2 fdfe 	bl	8001f0c <_sbrk>
 800f310:	1c43      	adds	r3, r0, #1
 800f312:	d102      	bne.n	800f31a <_sbrk_r+0x1a>
 800f314:	682b      	ldr	r3, [r5, #0]
 800f316:	b103      	cbz	r3, 800f31a <_sbrk_r+0x1a>
 800f318:	6023      	str	r3, [r4, #0]
 800f31a:	bd38      	pop	{r3, r4, r5, pc}
 800f31c:	200019c4 	.word	0x200019c4

0800f320 <_init>:
 800f320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f322:	bf00      	nop
 800f324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f326:	bc08      	pop	{r3}
 800f328:	469e      	mov	lr, r3
 800f32a:	4770      	bx	lr

0800f32c <_fini>:
 800f32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f32e:	bf00      	nop
 800f330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f332:	bc08      	pop	{r3}
 800f334:	469e      	mov	lr, r3
 800f336:	4770      	bx	lr
