/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* nSW */
#define nSW__0__INTTYPE CYREG_PICU2_INTTYPE2
#define nSW__0__MASK 0x04u
#define nSW__0__PC CYREG_PRT2_PC2
#define nSW__0__PORT 2u
#define nSW__0__SHIFT 2u
#define nSW__AG CYREG_PRT2_AG
#define nSW__AMUX CYREG_PRT2_AMUX
#define nSW__BIE CYREG_PRT2_BIE
#define nSW__BIT_MASK CYREG_PRT2_BIT_MASK
#define nSW__BYP CYREG_PRT2_BYP
#define nSW__CTL CYREG_PRT2_CTL
#define nSW__DM0 CYREG_PRT2_DM0
#define nSW__DM1 CYREG_PRT2_DM1
#define nSW__DM2 CYREG_PRT2_DM2
#define nSW__DR CYREG_PRT2_DR
#define nSW__INP_DIS CYREG_PRT2_INP_DIS
#define nSW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define nSW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define nSW__LCD_EN CYREG_PRT2_LCD_EN
#define nSW__MASK 0x04u
#define nSW__PORT 2u
#define nSW__PRT CYREG_PRT2_PRT
#define nSW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define nSW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define nSW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define nSW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define nSW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define nSW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define nSW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define nSW__PS CYREG_PRT2_PS
#define nSW__SHIFT 2u
#define nSW__SLW CYREG_PRT2_SLW

/* DIG1 */
#define DIG1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define DIG1__0__MASK 0x08u
#define DIG1__0__PC CYREG_PRT2_PC3
#define DIG1__0__PORT 2u
#define DIG1__0__SHIFT 3u
#define DIG1__AG CYREG_PRT2_AG
#define DIG1__AMUX CYREG_PRT2_AMUX
#define DIG1__BIE CYREG_PRT2_BIE
#define DIG1__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIG1__BYP CYREG_PRT2_BYP
#define DIG1__CTL CYREG_PRT2_CTL
#define DIG1__DM0 CYREG_PRT2_DM0
#define DIG1__DM1 CYREG_PRT2_DM1
#define DIG1__DM2 CYREG_PRT2_DM2
#define DIG1__DR CYREG_PRT2_DR
#define DIG1__INP_DIS CYREG_PRT2_INP_DIS
#define DIG1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIG1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIG1__LCD_EN CYREG_PRT2_LCD_EN
#define DIG1__MASK 0x08u
#define DIG1__PORT 2u
#define DIG1__PRT CYREG_PRT2_PRT
#define DIG1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIG1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIG1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIG1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIG1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIG1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIG1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIG1__PS CYREG_PRT2_PS
#define DIG1__SHIFT 3u
#define DIG1__SLW CYREG_PRT2_SLW

/* DIG2 */
#define DIG2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define DIG2__0__MASK 0x10u
#define DIG2__0__PC CYREG_PRT2_PC4
#define DIG2__0__PORT 2u
#define DIG2__0__SHIFT 4u
#define DIG2__AG CYREG_PRT2_AG
#define DIG2__AMUX CYREG_PRT2_AMUX
#define DIG2__BIE CYREG_PRT2_BIE
#define DIG2__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIG2__BYP CYREG_PRT2_BYP
#define DIG2__CTL CYREG_PRT2_CTL
#define DIG2__DM0 CYREG_PRT2_DM0
#define DIG2__DM1 CYREG_PRT2_DM1
#define DIG2__DM2 CYREG_PRT2_DM2
#define DIG2__DR CYREG_PRT2_DR
#define DIG2__INP_DIS CYREG_PRT2_INP_DIS
#define DIG2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIG2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIG2__LCD_EN CYREG_PRT2_LCD_EN
#define DIG2__MASK 0x10u
#define DIG2__PORT 2u
#define DIG2__PRT CYREG_PRT2_PRT
#define DIG2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIG2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIG2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIG2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIG2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIG2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIG2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIG2__PS CYREG_PRT2_PS
#define DIG2__SHIFT 4u
#define DIG2__SLW CYREG_PRT2_SLW

/* DIG3 */
#define DIG3__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DIG3__0__MASK 0x20u
#define DIG3__0__PC CYREG_PRT2_PC5
#define DIG3__0__PORT 2u
#define DIG3__0__SHIFT 5u
#define DIG3__AG CYREG_PRT2_AG
#define DIG3__AMUX CYREG_PRT2_AMUX
#define DIG3__BIE CYREG_PRT2_BIE
#define DIG3__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIG3__BYP CYREG_PRT2_BYP
#define DIG3__CTL CYREG_PRT2_CTL
#define DIG3__DM0 CYREG_PRT2_DM0
#define DIG3__DM1 CYREG_PRT2_DM1
#define DIG3__DM2 CYREG_PRT2_DM2
#define DIG3__DR CYREG_PRT2_DR
#define DIG3__INP_DIS CYREG_PRT2_INP_DIS
#define DIG3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIG3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIG3__LCD_EN CYREG_PRT2_LCD_EN
#define DIG3__MASK 0x20u
#define DIG3__PORT 2u
#define DIG3__PRT CYREG_PRT2_PRT
#define DIG3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIG3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIG3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIG3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIG3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIG3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIG3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIG3__PS CYREG_PRT2_PS
#define DIG3__SHIFT 5u
#define DIG3__SLW CYREG_PRT2_SLW

/* DIG4 */
#define DIG4__0__INTTYPE CYREG_PICU2_INTTYPE6
#define DIG4__0__MASK 0x40u
#define DIG4__0__PC CYREG_PRT2_PC6
#define DIG4__0__PORT 2u
#define DIG4__0__SHIFT 6u
#define DIG4__AG CYREG_PRT2_AG
#define DIG4__AMUX CYREG_PRT2_AMUX
#define DIG4__BIE CYREG_PRT2_BIE
#define DIG4__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIG4__BYP CYREG_PRT2_BYP
#define DIG4__CTL CYREG_PRT2_CTL
#define DIG4__DM0 CYREG_PRT2_DM0
#define DIG4__DM1 CYREG_PRT2_DM1
#define DIG4__DM2 CYREG_PRT2_DM2
#define DIG4__DR CYREG_PRT2_DR
#define DIG4__INP_DIS CYREG_PRT2_INP_DIS
#define DIG4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIG4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIG4__LCD_EN CYREG_PRT2_LCD_EN
#define DIG4__MASK 0x40u
#define DIG4__PORT 2u
#define DIG4__PRT CYREG_PRT2_PRT
#define DIG4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIG4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIG4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIG4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIG4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIG4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIG4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIG4__PS CYREG_PRT2_PS
#define DIG4__SHIFT 6u
#define DIG4__SLW CYREG_PRT2_SLW

/* LEDA */
#define LEDA__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LEDA__0__MASK 0x01u
#define LEDA__0__PC CYREG_PRT12_PC0
#define LEDA__0__PORT 12u
#define LEDA__0__SHIFT 0u
#define LEDA__AG CYREG_PRT12_AG
#define LEDA__BIE CYREG_PRT12_BIE
#define LEDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDA__BYP CYREG_PRT12_BYP
#define LEDA__DM0 CYREG_PRT12_DM0
#define LEDA__DM1 CYREG_PRT12_DM1
#define LEDA__DM2 CYREG_PRT12_DM2
#define LEDA__DR CYREG_PRT12_DR
#define LEDA__INP_DIS CYREG_PRT12_INP_DIS
#define LEDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDA__MASK 0x01u
#define LEDA__PORT 12u
#define LEDA__PRT CYREG_PRT12_PRT
#define LEDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDA__PS CYREG_PRT12_PS
#define LEDA__SHIFT 0u
#define LEDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDA__SLW CYREG_PRT12_SLW

/* LEDB */
#define LEDB__0__INTTYPE CYREG_PICU12_INTTYPE1
#define LEDB__0__MASK 0x02u
#define LEDB__0__PC CYREG_PRT12_PC1
#define LEDB__0__PORT 12u
#define LEDB__0__SHIFT 1u
#define LEDB__AG CYREG_PRT12_AG
#define LEDB__BIE CYREG_PRT12_BIE
#define LEDB__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDB__BYP CYREG_PRT12_BYP
#define LEDB__DM0 CYREG_PRT12_DM0
#define LEDB__DM1 CYREG_PRT12_DM1
#define LEDB__DM2 CYREG_PRT12_DM2
#define LEDB__DR CYREG_PRT12_DR
#define LEDB__INP_DIS CYREG_PRT12_INP_DIS
#define LEDB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDB__MASK 0x02u
#define LEDB__PORT 12u
#define LEDB__PRT CYREG_PRT12_PRT
#define LEDB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDB__PS CYREG_PRT12_PS
#define LEDB__SHIFT 1u
#define LEDB__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDB__SLW CYREG_PRT12_SLW

/* LEDC */
#define LEDC__0__INTTYPE CYREG_PICU12_INTTYPE2
#define LEDC__0__MASK 0x04u
#define LEDC__0__PC CYREG_PRT12_PC2
#define LEDC__0__PORT 12u
#define LEDC__0__SHIFT 2u
#define LEDC__AG CYREG_PRT12_AG
#define LEDC__BIE CYREG_PRT12_BIE
#define LEDC__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDC__BYP CYREG_PRT12_BYP
#define LEDC__DM0 CYREG_PRT12_DM0
#define LEDC__DM1 CYREG_PRT12_DM1
#define LEDC__DM2 CYREG_PRT12_DM2
#define LEDC__DR CYREG_PRT12_DR
#define LEDC__INP_DIS CYREG_PRT12_INP_DIS
#define LEDC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDC__MASK 0x04u
#define LEDC__PORT 12u
#define LEDC__PRT CYREG_PRT12_PRT
#define LEDC__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDC__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDC__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDC__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDC__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDC__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDC__PS CYREG_PRT12_PS
#define LEDC__SHIFT 2u
#define LEDC__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDC__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDC__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDC__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDC__SLW CYREG_PRT12_SLW

/* LEDD */
#define LEDD__0__INTTYPE CYREG_PICU12_INTTYPE3
#define LEDD__0__MASK 0x08u
#define LEDD__0__PC CYREG_PRT12_PC3
#define LEDD__0__PORT 12u
#define LEDD__0__SHIFT 3u
#define LEDD__AG CYREG_PRT12_AG
#define LEDD__BIE CYREG_PRT12_BIE
#define LEDD__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDD__BYP CYREG_PRT12_BYP
#define LEDD__DM0 CYREG_PRT12_DM0
#define LEDD__DM1 CYREG_PRT12_DM1
#define LEDD__DM2 CYREG_PRT12_DM2
#define LEDD__DR CYREG_PRT12_DR
#define LEDD__INP_DIS CYREG_PRT12_INP_DIS
#define LEDD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDD__MASK 0x08u
#define LEDD__PORT 12u
#define LEDD__PRT CYREG_PRT12_PRT
#define LEDD__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDD__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDD__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDD__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDD__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDD__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDD__PS CYREG_PRT12_PS
#define LEDD__SHIFT 3u
#define LEDD__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDD__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDD__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDD__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDD__SLW CYREG_PRT12_SLW

/* LEDE */
#define LEDE__0__INTTYPE CYREG_PICU12_INTTYPE5
#define LEDE__0__MASK 0x20u
#define LEDE__0__PC CYREG_PRT12_PC5
#define LEDE__0__PORT 12u
#define LEDE__0__SHIFT 5u
#define LEDE__AG CYREG_PRT12_AG
#define LEDE__BIE CYREG_PRT12_BIE
#define LEDE__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDE__BYP CYREG_PRT12_BYP
#define LEDE__DM0 CYREG_PRT12_DM0
#define LEDE__DM1 CYREG_PRT12_DM1
#define LEDE__DM2 CYREG_PRT12_DM2
#define LEDE__DR CYREG_PRT12_DR
#define LEDE__INP_DIS CYREG_PRT12_INP_DIS
#define LEDE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDE__MASK 0x20u
#define LEDE__PORT 12u
#define LEDE__PRT CYREG_PRT12_PRT
#define LEDE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDE__PS CYREG_PRT12_PS
#define LEDE__SHIFT 5u
#define LEDE__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDE__SLW CYREG_PRT12_SLW

/* LEDF */
#define LEDF__0__INTTYPE CYREG_PICU12_INTTYPE6
#define LEDF__0__MASK 0x40u
#define LEDF__0__PC CYREG_PRT12_PC6
#define LEDF__0__PORT 12u
#define LEDF__0__SHIFT 6u
#define LEDF__AG CYREG_PRT12_AG
#define LEDF__BIE CYREG_PRT12_BIE
#define LEDF__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDF__BYP CYREG_PRT12_BYP
#define LEDF__DM0 CYREG_PRT12_DM0
#define LEDF__DM1 CYREG_PRT12_DM1
#define LEDF__DM2 CYREG_PRT12_DM2
#define LEDF__DR CYREG_PRT12_DR
#define LEDF__INP_DIS CYREG_PRT12_INP_DIS
#define LEDF__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDF__MASK 0x40u
#define LEDF__PORT 12u
#define LEDF__PRT CYREG_PRT12_PRT
#define LEDF__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDF__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDF__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDF__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDF__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDF__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDF__PS CYREG_PRT12_PS
#define LEDF__SHIFT 6u
#define LEDF__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDF__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDF__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDF__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDF__SLW CYREG_PRT12_SLW

/* LEDG */
#define LEDG__0__INTTYPE CYREG_PICU12_INTTYPE7
#define LEDG__0__MASK 0x80u
#define LEDG__0__PC CYREG_PRT12_PC7
#define LEDG__0__PORT 12u
#define LEDG__0__SHIFT 7u
#define LEDG__AG CYREG_PRT12_AG
#define LEDG__BIE CYREG_PRT12_BIE
#define LEDG__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDG__BYP CYREG_PRT12_BYP
#define LEDG__DM0 CYREG_PRT12_DM0
#define LEDG__DM1 CYREG_PRT12_DM1
#define LEDG__DM2 CYREG_PRT12_DM2
#define LEDG__DR CYREG_PRT12_DR
#define LEDG__INP_DIS CYREG_PRT12_INP_DIS
#define LEDG__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDG__MASK 0x80u
#define LEDG__PORT 12u
#define LEDG__PRT CYREG_PRT12_PRT
#define LEDG__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDG__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDG__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDG__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDG__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDG__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDG__PS CYREG_PRT12_PS
#define LEDG__SHIFT 7u
#define LEDG__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDG__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDG__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDG__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDG__SLW CYREG_PRT12_SLW

/* LEDDP */
#define LEDDP__0__INTTYPE CYREG_PICU12_INTTYPE4
#define LEDDP__0__MASK 0x10u
#define LEDDP__0__PC CYREG_PRT12_PC4
#define LEDDP__0__PORT 12u
#define LEDDP__0__SHIFT 4u
#define LEDDP__AG CYREG_PRT12_AG
#define LEDDP__BIE CYREG_PRT12_BIE
#define LEDDP__BIT_MASK CYREG_PRT12_BIT_MASK
#define LEDDP__BYP CYREG_PRT12_BYP
#define LEDDP__DM0 CYREG_PRT12_DM0
#define LEDDP__DM1 CYREG_PRT12_DM1
#define LEDDP__DM2 CYREG_PRT12_DM2
#define LEDDP__DR CYREG_PRT12_DR
#define LEDDP__INP_DIS CYREG_PRT12_INP_DIS
#define LEDDP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LEDDP__MASK 0x10u
#define LEDDP__PORT 12u
#define LEDDP__PRT CYREG_PRT12_PRT
#define LEDDP__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LEDDP__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LEDDP__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LEDDP__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LEDDP__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LEDDP__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LEDDP__PS CYREG_PRT12_PS
#define LEDDP__SHIFT 4u
#define LEDDP__SIO_CFG CYREG_PRT12_SIO_CFG
#define LEDDP__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LEDDP__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LEDDP__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LEDDP__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Led_Display_Copy_01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
