
ubuntu-preinstalled/uuidgen:     file format elf32-littlearm


Disassembly of section .init:

0000099c <.init>:
 99c:	push	{r3, lr}
 9a0:	bl	11a4 <abort@plt+0x64c>
 9a4:	pop	{r3, pc}

Disassembly of section .plt:

000009a8 <uuid_generate_random@plt-0x14>:
 9a8:	push	{lr}		; (str lr, [sp, #-4]!)
 9ac:	ldr	lr, [pc, #4]	; 9b8 <uuid_generate_random@plt-0x4>
 9b0:	add	lr, pc, lr
 9b4:	ldr	pc, [lr, #8]!
 9b8:	andeq	r1, r1, r0, lsl #11

000009bc <uuid_generate_random@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1408]!	; 0x580

000009c8 <__cxa_finalize@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1400]!	; 0x578

000009d4 <uuid_unparse@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #69632	; 0x11000
 9dc:	ldr	pc, [ip, #1392]!	; 0x570

000009e0 <free@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #69632	; 0x11000
 9e8:	ldr	pc, [ip, #1384]!	; 0x568

000009ec <ferror@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #69632	; 0x11000
 9f4:	ldr	pc, [ip, #1376]!	; 0x560

000009f8 <_exit@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #69632	; 0x11000
 a00:	ldr	pc, [ip, #1368]!	; 0x558

00000a04 <uuid_generate_md5@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #69632	; 0x11000
 a0c:	ldr	pc, [ip, #1360]!	; 0x550

00000a10 <dcgettext@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #69632	; 0x11000
 a18:	ldr	pc, [ip, #1352]!	; 0x548

00000a1c <__stack_chk_fail@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #69632	; 0x11000
 a24:	ldr	pc, [ip, #1344]!	; 0x540

00000a28 <textdomain@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #69632	; 0x11000
 a30:	ldr	pc, [ip, #1336]!	; 0x538

00000a34 <uuid_generate_sha1@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #69632	; 0x11000
 a3c:	ldr	pc, [ip, #1328]!	; 0x530

00000a40 <__fpending@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #69632	; 0x11000
 a48:	ldr	pc, [ip, #1320]!	; 0x528

00000a4c <puts@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #69632	; 0x11000
 a54:	ldr	pc, [ip, #1312]!	; 0x520

00000a58 <malloc@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #69632	; 0x11000
 a60:	ldr	pc, [ip, #1304]!	; 0x518

00000a64 <__libc_start_main@plt>:
 a64:	add	ip, pc, #0, 12
 a68:	add	ip, ip, #69632	; 0x11000
 a6c:	ldr	pc, [ip, #1296]!	; 0x510

00000a70 <__gmon_start__@plt>:
 a70:	add	ip, pc, #0, 12
 a74:	add	ip, ip, #69632	; 0x11000
 a78:	ldr	pc, [ip, #1288]!	; 0x508

00000a7c <uuid_get_template@plt>:
 a7c:	add	ip, pc, #0, 12
 a80:	add	ip, ip, #69632	; 0x11000
 a84:	ldr	pc, [ip, #1280]!	; 0x500

00000a88 <getopt_long@plt>:
 a88:	add	ip, pc, #0, 12
 a8c:	add	ip, ip, #69632	; 0x11000
 a90:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a94 <exit@plt>:
 a94:	add	ip, pc, #0, 12
 a98:	add	ip, ip, #69632	; 0x11000
 a9c:	ldr	pc, [ip, #1264]!	; 0x4f0

00000aa0 <strlen@plt>:
 aa0:	add	ip, pc, #0, 12
 aa4:	add	ip, ip, #69632	; 0x11000
 aa8:	ldr	pc, [ip, #1256]!	; 0x4e8

00000aac <warnx@plt>:
 aac:	add	ip, pc, #0, 12
 ab0:	add	ip, ip, #69632	; 0x11000
 ab4:	ldr	pc, [ip, #1248]!	; 0x4e0

00000ab8 <__errno_location@plt>:
 ab8:	add	ip, pc, #0, 12
 abc:	add	ip, ip, #69632	; 0x11000
 ac0:	ldr	pc, [ip, #1240]!	; 0x4d8

00000ac4 <__cxa_atexit@plt>:
 ac4:			; <UNDEFINED> instruction: 0xe7fd4778
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #69632	; 0x11000
 ad0:	ldr	pc, [ip, #1228]!	; 0x4cc

00000ad4 <__printf_chk@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #69632	; 0x11000
 adc:	ldr	pc, [ip, #1220]!	; 0x4c4

00000ae0 <uuid_generate@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #69632	; 0x11000
 ae8:	ldr	pc, [ip, #1212]!	; 0x4bc

00000aec <__fprintf_chk@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #69632	; 0x11000
 af4:	ldr	pc, [ip, #1204]!	; 0x4b4

00000af8 <fclose@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #69632	; 0x11000
 b00:	ldr	pc, [ip, #1196]!	; 0x4ac

00000b04 <setlocale@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #69632	; 0x11000
 b0c:	ldr	pc, [ip, #1188]!	; 0x4a4

00000b10 <warn@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #69632	; 0x11000
 b18:	ldr	pc, [ip, #1180]!	; 0x49c

00000b1c <uuid_parse@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #69632	; 0x11000
 b24:	ldr	pc, [ip, #1172]!	; 0x494

00000b28 <fputc@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #69632	; 0x11000
 b30:	ldr	pc, [ip, #1164]!	; 0x48c

00000b34 <uuid_generate_time@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #69632	; 0x11000
 b3c:	ldr	pc, [ip, #1156]!	; 0x484

00000b40 <bindtextdomain@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #69632	; 0x11000
 b48:	ldr	pc, [ip, #1148]!	; 0x47c

00000b4c <fputs@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #69632	; 0x11000
 b54:	ldr	pc, [ip, #1140]!	; 0x474

00000b58 <abort@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #69632	; 0x11000
 b60:	ldr	pc, [ip, #1132]!	; 0x46c

Disassembly of section .text:

00000b64 <.text>:
     b64:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
     b68:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
     b6c:	push	{r1, r3, r4, r5, r6, sl, lr}
     b70:			; <UNDEFINED> instruction: 0x460d4ff0
     b74:	strne	pc, [r8, #-2271]!	; 0xfffff721
     b78:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
     b7c:			; <UNDEFINED> instruction: 0xf8df4606
     b80:	ldrbtmi	r4, [r9], #-1316	; 0xfffffadc
     b84:	ldmdavs	fp, {r1, r2, sp}
     b88:			; <UNDEFINED> instruction: 0xf04f9317
     b8c:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
     b90:	svc	0x00b8f7ff
     b94:	ldrne	pc, [r0, #-2271]	; 0xfffff721
     b98:	strtmi	r2, [r0], -r0, lsl #14
     b9c:	strge	pc, [ip, #-2271]	; 0xfffff721
     ba0:			; <UNDEFINED> instruction: 0xf8df4479
     ba4:			; <UNDEFINED> instruction: 0xf7ffb50c
     ba8:	strtmi	lr, [r0], -ip, asr #31
     bac:	svc	0x003cf7ff
     bb0:	streq	pc, [r0, #-2271]	; 0xfffff721
     bb4:	strls	pc, [r0, #-2271]	; 0xfffff721
     bb8:	ldrbtmi	r4, [fp], #1274	; 0x4fa
     bbc:			; <UNDEFINED> instruction: 0x463c4478
     bc0:			; <UNDEFINED> instruction: 0xf00046b8
     bc4:	ldrbtmi	pc, [r9], #3035	; 0xbdb	; <UNPREDICTABLE>
     bc8:	strvc	lr, [r2, -sp, asr #19]
     bcc:			; <UNDEFINED> instruction: 0x465a4653
     bd0:	ldrtmi	r4, [r0], -r9, lsr #12
     bd4:	andhi	pc, r0, sp, asr #17
     bd8:	svc	0x0056f7ff
     bdc:	subsle	r1, lr, r3, asr #24
     be0:	stmdacs	sl!, {r1, r2, r3, r6, fp, ip, sp}
     be4:	teqhi	r2, r0, lsl #4	; <UNPREDICTABLE>
     be8:			; <UNDEFINED> instruction: 0xf010e8df
     bec:	teqeq	r0, ip, asr #32
     bf0:	teqeq	r0, r0, lsr r1
     bf4:	teqeq	r0, r0, lsr r1
     bf8:	teqeq	r0, r0, lsr r1
     bfc:	teqeq	r0, r6, lsr r0
     c00:	teqeq	r0, r0, lsr r1
     c04:	teqeq	r0, r0, lsr r1
     c08:	teqeq	r0, r0, lsr r1
     c0c:	teqeq	r0, r0, lsr r1
     c10:	teqeq	r0, r0, lsr r1
     c14:	teqeq	r0, r0, lsr r1
     c18:	teqeq	r0, r0, lsr r1
     c1c:	teqeq	r0, r0, lsr r1
     c20:			; <UNDEFINED> instruction: 0x01300092
     c24:	teqeq	r0, r0, lsr r1
     c28:	eoreq	r0, sp, r0, lsr r1
     c2c:	teqeq	r0, pc, lsr #32
     c30:	teqeq	r0, r0, lsr r1
     c34:	subseq	r0, r5, fp, lsr #32
     c38:	teqeq	r0, r7, asr r0
     c3c:	teqeq	r0, r0, lsr r1
     c40:	strcs	r0, [r4], #-82	; 0xffffffae
     c44:	strcs	lr, [r3], #-1986	; 0xfffff83e
     c48:			; <UNDEFINED> instruction: 0xf8dfe7c0
     c4c:			; <UNDEFINED> instruction: 0xf8593470
     c50:	ldmdavs	fp, {r0, r1, ip, sp}
     c54:	ldr	r9, [r9, r3, lsl #6]!
     c58:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c5c:	andcs	r2, r0, r5, lsl #4
     c60:			; <UNDEFINED> instruction: 0xf7ff4479
     c64:			; <UNDEFINED> instruction: 0xf8dfeed6
     c68:			; <UNDEFINED> instruction: 0xf8df245c
     c6c:			; <UNDEFINED> instruction: 0xf859345c
     c70:	ldrbtmi	r2, [fp], #-2
     c74:			; <UNDEFINED> instruction: 0x46016812
     c78:			; <UNDEFINED> instruction: 0xf7ff2001
     c7c:	andcs	lr, r0, ip, lsr #30
     c80:	svc	0x0008f7ff
     c84:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c88:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     c8c:			; <UNDEFINED> instruction: 0xe79d681f
     c90:	movwls	r2, #8961	; 0x2301
     c94:	strcs	lr, [r5], #-1946	; 0xfffff866
     c98:	strcs	lr, [r1], #-1944	; 0xfffff868
     c9c:	blls	faafc <abort@plt+0xf9fa4>
     ca0:	svccs	0x0000b1d3
     ca4:			; <UNDEFINED> instruction: 0x81bef000
     ca8:			; <UNDEFINED> instruction: 0xf0331ee3
     cac:			; <UNDEFINED> instruction: 0xf0400302
     cb0:			; <UNDEFINED> instruction: 0x46388175
     cb4:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     cb8:	strmi	r9, [r5], -r2, lsl #22
     cbc:			; <UNDEFINED> instruction: 0xf0402b00
     cc0:	lgnnesp	f0, f1
     cc4:	vqdmulh.s<illegal width 8>	d2, d0, d4
     cc8:	ldm	pc, {r0, r1, r4, r8, pc}^	; <UNPREDICTABLE>
     ccc:	tsteq	fp, r3, lsl r0	; <UNPREDICTABLE>
     cd0:	sbcseq	r0, r5, r1, lsl r1
     cd4:	sbcseq	r0, r5, r5, lsl #2
     cd8:			; <UNDEFINED> instruction: 0xf0402f00
     cdc:	mcrne	1, 7, r8, cr3, cr12, {3}
     ce0:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
     ce4:	shadd16mi	fp, sp, r8
     ce8:	ldmmi	r6!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
     cec:	blmi	ffdc90f8 <abort@plt+0xffdc85a0>
     cf0:			; <UNDEFINED> instruction: 0xf8594af7
     cf4:			; <UNDEFINED> instruction: 0xf8594000
     cf8:	ldrbtmi	r5, [sl], #-3
     cfc:	stmdavs	r8!, {r0, r1, r5, fp, sp, lr}
     d00:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     d04:	stmdavs	sp!, {r0, r1, r4, r5, r6, r7, r8, fp, lr}
     d08:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     d0c:	cmp	r7, r5, lsl #4
     d10:	andcs	r4, r5, #246784	; 0x3c400
     d14:	strdcs	r4, [r0], -r1
     d18:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     d1c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
     d20:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     d24:			; <UNDEFINED> instruction: 0xf7ff4621
     d28:	stmibmi	sp!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}^
     d2c:	andcs	r2, r0, r5, lsl #4
     d30:			; <UNDEFINED> instruction: 0xf7ff4479
     d34:	blmi	ff8fc6f4 <abort@plt+0xff8fbb9c>
     d38:			; <UNDEFINED> instruction: 0xf8592101
     d3c:	ldmdavs	fp, {r0, r1, ip, sp}
     d40:	strtmi	r4, [r0], -r2, lsl #12
     d44:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
     d48:	andcs	r4, sl, r1, lsr #12
     d4c:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d50:	andcs	r4, r5, #228, 18	; 0x390000
     d54:	ldrbtmi	r2, [r9], #-0
     d58:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     d5c:			; <UNDEFINED> instruction: 0xf7ff4621
     d60:	stmibmi	r1!, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
     d64:	andcs	r2, r0, r5, lsl #4
     d68:			; <UNDEFINED> instruction: 0xf7ff4479
     d6c:			; <UNDEFINED> instruction: 0x4621ee52
     d70:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d74:	andcs	r4, r5, #3620864	; 0x374000
     d78:	ldrbtmi	r2, [r9], #-0
     d7c:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     d80:			; <UNDEFINED> instruction: 0xf7ff4621
     d84:	ldmibmi	sl, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
     d88:	andcs	r2, r0, r5, lsl #4
     d8c:			; <UNDEFINED> instruction: 0xf7ff4479
     d90:	strtmi	lr, [r1], -r0, asr #28
     d94:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     d98:	andcs	r4, r5, #3506176	; 0x358000
     d9c:	ldrbtmi	r2, [r9], #-0
     da0:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     da4:			; <UNDEFINED> instruction: 0xf7ff4621
     da8:	ldmibmi	r3, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
     dac:	andcs	r2, r0, r5, lsl #4
     db0:			; <UNDEFINED> instruction: 0xf7ff4479
     db4:	strtmi	lr, [r1], -lr, lsr #28
     db8:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     dbc:	andcs	r4, r5, #3391488	; 0x33c000
     dc0:	ldrbtmi	r2, [r9], #-0
     dc4:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     dc8:			; <UNDEFINED> instruction: 0xf7ff4621
     dcc:	stmibmi	ip, {r6, r7, r9, sl, fp, sp, lr, pc}^
     dd0:	andcs	r2, r0, r5, lsl #4
     dd4:			; <UNDEFINED> instruction: 0xf7ff4479
     dd8:			; <UNDEFINED> instruction: 0x4621ee1c
     ddc:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
     de0:	andcs	r4, r5, #200, 18	; 0x320000
     de4:	ldrbtmi	r2, [r9], #-0
     de8:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
     dec:			; <UNDEFINED> instruction: 0xf7ff4621
     df0:	strtmi	lr, [r1], -lr, lsr #29
     df4:			; <UNDEFINED> instruction: 0xf7ff200a
     df8:	stmibmi	r3, {r3, r4, r7, r9, sl, fp, sp, lr, pc}^
     dfc:	andcs	r2, r0, r5, lsl #4
     e00:			; <UNDEFINED> instruction: 0xf7ff4479
     e04:	stmibmi	r1, {r1, r2, r9, sl, fp, sp, lr, pc}^
     e08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     e0c:	andcs	r4, r0, r3, lsl #12
     e10:			; <UNDEFINED> instruction: 0xf7ff9302
     e14:	ldmibmi	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     e18:	ldrbtmi	r4, [r9], #-2750	; 0xfffff542
     e1c:	ldmibmi	lr!, {r8, ip, pc}
     e20:	blls	92010 <abort@plt+0x914b8>
     e24:	andls	r4, r1, r9, ror r4
     e28:			; <UNDEFINED> instruction: 0xf7ff2001
     e2c:	ldmibmi	fp!, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
     e30:	andcs	r2, r0, r5, lsl #4
     e34:			; <UNDEFINED> instruction: 0xf7ff4479
     e38:	bmi	fee7c5f0 <abort@plt+0xfee7ba98>
     e3c:			; <UNDEFINED> instruction: 0x4601447a
     e40:			; <UNDEFINED> instruction: 0xf7ff2001
     e44:	andcs	lr, r0, r8, asr #28
     e48:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     e4c:	andcs	r4, r5, #162816	; 0x27c00
     e50:			; <UNDEFINED> instruction: 0x200049b4
     e54:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     e58:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
     e5c:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
     e60:			; <UNDEFINED> instruction: 0x21014b98
     e64:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     e68:			; <UNDEFINED> instruction: 0x4602681b
     e6c:			; <UNDEFINED> instruction: 0xf7ff4620
     e70:	andcs	lr, r1, lr, lsr lr
     e74:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e78:			; <UNDEFINED> instruction: 0xf9929a03
     e7c:	blcs	100ce84 <abort@plt+0x100c32c>
     e80:			; <UNDEFINED> instruction: 0xf992d103
     e84:	blcs	ce90 <abort@plt+0xc338>
     e88:	mcrge	1, 0, sp, cr5, cr2, {3}
     e8c:	ldrtmi	r9, [r1], -r3, lsl #16
     e90:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     e94:			; <UNDEFINED> instruction: 0xf0402800
     e98:	stccs	0, cr8, [r3], {177}	; 0xb1
     e9c:	strtmi	sl, [fp], -r9, lsl #16
     ea0:			; <UNDEFINED> instruction: 0x463a4631
     ea4:	subsle	r9, pc, r3
     ea8:	stcl	7, cr15, [r4, #1020]	; 0x3fc
     eac:	stcge	8, cr9, [sp], {3}
     eb0:			; <UNDEFINED> instruction: 0xf7ff4621
     eb4:			; <UNDEFINED> instruction: 0x4620ed90
     eb8:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     ebc:	stmiblt	fp!, {r1, r8, r9, fp, ip, pc}^
     ec0:	blmi	1d9392c <abort@plt+0x1d92dd4>
     ec4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     ec8:	blls	5daf38 <abort@plt+0x5da3e0>
     ecc:	qdsuble	r4, sl, r3
     ed0:	andslt	r2, r9, r0
     ed4:	svchi	0x00f0e8bd
     ed8:	andls	sl, r3, r9, lsl #16
     edc:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     ee0:	strb	r9, [r4, r3, lsl #16]!
     ee4:	andls	sl, r3, r9, lsl #16
     ee8:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     eec:	ldrb	r9, [lr, r3, lsl #16]
     ef0:	andls	sl, r3, r9, lsl #16
     ef4:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
     ef8:	ldrb	r9, [r8, r3, lsl #16]
     efc:			; <UNDEFINED> instruction: 0xf7ff4638
     f00:			; <UNDEFINED> instruction: 0xe7dded70
     f04:			; <UNDEFINED> instruction: 0x0601f010
     f08:	addshi	pc, pc, r0, asr #32
     f0c:	andcc	r0, r1, r0, asr #16
     f10:	stc	7, cr15, [r2, #1020]!	; 0x3fc
     f14:	eorsle	r2, sp, r0, lsl #26
     f18:	ldrtmi	r3, [r1], -r1, lsl #30
     f1c:			; <UNDEFINED> instruction: 0xf9174632
     f20:	sbcslt	r3, lr, #1, 30
     f24:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
     f28:	svceq	0x0009f1bc
     f2c:	blcc	c30da4 <abort@plt+0xc3024c>
     f30:	stmdble	r9, {r0, r1, r3, r4, r6, fp, ip}
     f34:	strteq	pc, [r0], -r6, lsr #32
     f38:	cdpcs	14, 0, cr3, cr5, cr1, {2}
     f3c:	addhi	pc, r5, r0, lsl #4
     f40:			; <UNDEFINED> instruction: 0xf0033b37
     f44:	strmi	r0, [fp], #-783	; 0xfffffcf1
     f48:	svclt	0x004807d1
     f4c:			; <UNDEFINED> instruction: 0xf1020856
     f50:	svclt	0x00520201
     f54:	tstcs	r0, r9, lsl r1
     f58:	addsmi	r5, r5, #549453824	; 0x20c00000
     f5c:	ldmdaeq	r5, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
     f60:	strmi	r2, [r7], -r0, lsl #6
     f64:	strt	r5, [ip], r3, asr #10
     f68:	stcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     f6c:	ldr	r9, [lr, r3, lsl #16]
     f70:			; <UNDEFINED> instruction: 0xf7ff1c50
     f74:	strmi	lr, [r0], r4, lsl #27
     f78:	rsbsle	r2, r8, r0, lsl #16
     f7c:	cdpge	8, 0, cr6, cr5, cr0, {0}
     f80:	ldrdne	pc, [r4], -r8
     f84:	ldrdcs	pc, [r8], -r8
     f88:			; <UNDEFINED> instruction: 0xf8d846b4
     f8c:	stmia	ip!, {r2, r3, ip, sp}
     f90:	str	r0, [r2, pc]
     f94:	strb	r4, [r2, sl, lsr #12]!
     f98:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     f9c:	tstcs	r1, r9, asr #16
     fa0:	bmi	1893cd0 <abort@plt+0x1893178>
     fa4:	andmi	pc, r0, r9, asr r8	; <UNPREDICTABLE>
     fa8:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     fac:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
     fb0:			; <UNDEFINED> instruction: 0xf7ff6828
     fb4:	ldmdbmi	lr, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
     fb8:	andcs	r6, r5, #2949120	; 0x2d0000
     fbc:	andcs	r4, r0, r9, ror r4
     fc0:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
     fc4:	tstcs	r1, r3, lsr #16
     fc8:	strtmi	r4, [r8], -r2, lsl #12
     fcc:	stc	7, cr15, [lr, #1020]	; 0x3fc
     fd0:			; <UNDEFINED> instruction: 0xf7ff2001
     fd4:	ldmdami	fp!, {r5, r6, r8, sl, fp, sp, lr, pc}
     fd8:	blmi	f093e4 <abort@plt+0xf0888c>
     fdc:			; <UNDEFINED> instruction: 0xf8594a55
     fe0:			; <UNDEFINED> instruction: 0xf8594000
     fe4:	ldrbtmi	r5, [sl], #-3
     fe8:	stmdavs	r8!, {r0, r1, r5, fp, sp, lr}
     fec:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     ff0:	stmdavs	sp!, {r0, r4, r6, r8, fp, lr}
     ff4:	stmdals	r3, {r0, r2, r9, sp}
     ff8:			; <UNDEFINED> instruction: 0xe7e14479
     ffc:	tstcs	r1, r1, lsr r8
    1000:	bmi	1393cd0 <abort@plt+0x1393178>
    1004:	andmi	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    1008:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    100c:	blls	d21fc <abort@plt+0xd16a4>
    1010:	stmdavs	r8!, {r8, r9, ip, pc}
    1014:			; <UNDEFINED> instruction: 0xf7ff6823
    1018:	stmdbmi	r9, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    101c:	andcs	r6, r5, #2949120	; 0x2d0000
    1020:			; <UNDEFINED> instruction: 0xe7cc4479
    1024:	tstcs	r1, r7, lsr #16
    1028:	bmi	1193cd0 <abort@plt+0x1193178>
    102c:	andmi	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    1030:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1034:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
    1038:			; <UNDEFINED> instruction: 0xf7ff6828
    103c:	stmdbmi	r2, {r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    1040:	ldrtmi	r6, [r8], -sp, lsr #16
    1044:	andcs	r4, r5, #2030043136	; 0x79000000
    1048:	ldmdami	lr, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    104c:	blmi	7c9458 <abort@plt+0x7c8900>
    1050:			; <UNDEFINED> instruction: 0xf8594a3e
    1054:			; <UNDEFINED> instruction: 0xf8594000
    1058:	ldrbtmi	r5, [sl], #-3
    105c:	stmdavs	r8!, {r0, r1, r5, fp, sp, lr}
    1060:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1064:	stmdavs	sp!, {r1, r3, r4, r5, r8, fp, lr}
    1068:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    106c:	ldmdami	r5, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    1070:	blmi	58947c <abort@plt+0x588924>
    1074:			; <UNDEFINED> instruction: 0xf8594a37
    1078:			; <UNDEFINED> instruction: 0xf8594000
    107c:	ldrbtmi	r5, [sl], #-3
    1080:	movwls	r9, #2819	; 0xb03
    1084:	stmdavs	r3!, {r3, r5, fp, sp, lr}
    1088:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    108c:	stmdavs	sp!, {r1, r4, r5, r8, fp, lr}
    1090:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1094:	ldr	r2, [r3, r5, lsl #4]
    1098:	andeq	r1, r1, r8, asr #7
    109c:	andeq	r0, r0, r4, lsr #1
    10a0:	ldrdeq	r0, [r0], -r2
    10a4:	andeq	r0, r0, r6, lsr #16
    10a8:	andeq	r0, r0, r0, lsl #16
    10ac:	ldrdeq	r1, [r1], -r4
    10b0:	andeq	r0, r0, sl, ror sl
    10b4:	andeq	r0, r0, sp, lsr #13
    10b8:	andeq	r1, r1, lr, ror #6
    10bc:	andeq	r0, r0, r4, asr #1
    10c0:	muleq	r0, r0, r9
    10c4:	strheq	r0, [r0], -ip
    10c8:	andeq	r0, r0, sl, lsl #19
    10cc:	andeq	r0, r0, r8, lsr #1
    10d0:	andeq	r0, r0, sl, asr #19
    10d4:	andeq	r0, r0, r2, lsl #18
    10d8:	strheq	r0, [r0], -r4
    10dc:	andeq	r0, r0, r4, lsr #13
    10e0:	muleq	r0, ip, r6
    10e4:	andeq	r0, r0, r6, lsl #13
    10e8:	muleq	r0, r0, r6
    10ec:	andeq	r0, r0, sl, lsl #13
    10f0:	andeq	r0, r0, ip, lsr #13
    10f4:	andeq	r0, r0, sl, asr #13
    10f8:	strdeq	r0, [r0], -ip
    10fc:	andeq	r0, r0, sl, lsr #14
    1100:	andeq	r0, r0, r0, asr #14
    1104:	andeq	r0, r0, sl, asr r7
    1108:	andeq	r0, r0, r4, ror r7
    110c:	andeq	r0, r0, lr, ror r7
    1110:	muleq	r0, lr, r7
    1114:	andeq	r0, r0, r8, ror r7
    1118:	andeq	r0, r0, r0, lsl #15
    111c:	muleq	r0, r4, r7
    1120:	andeq	r0, r0, r8, lsr #15
    1124:			; <UNDEFINED> instruction: 0x000007b4
    1128:	andeq	r1, r1, r0, ror r0
    112c:	andeq	r0, r0, r0, asr #13
    1130:	andeq	r0, r0, r0, asr r6
    1134:			; <UNDEFINED> instruction: 0x000006b2
    1138:	andeq	r0, r0, r4, lsl r6
    113c:	andeq	r0, r0, r4, lsr #14
    1140:	andeq	r0, r0, ip, ror #11
    1144:	andeq	r0, r0, ip, lsl #12
    1148:	andeq	r0, r0, r8, asr #11
    114c:	muleq	r0, r6, r6
    1150:	andeq	r0, r0, r2, lsr #11
    1154:	andeq	r0, r0, lr, lsl #13
    1158:	andeq	r0, r0, sl, ror r5
    115c:	bleq	3d2a0 <abort@plt+0x3c748>
    1160:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1164:	strbtmi	fp, [sl], -r2, lsl #24
    1168:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    116c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1170:	ldrmi	sl, [sl], #776	; 0x308
    1174:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1178:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    117c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1180:			; <UNDEFINED> instruction: 0xf85a4b06
    1184:	stmdami	r6, {r0, r1, ip, sp}
    1188:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    118c:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1190:	stcl	7, cr15, [r2], #1020	; 0x3fc
    1194:	andeq	r0, r1, r4, lsr #27
    1198:	muleq	r0, r8, r0
    119c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    11a0:	strheq	r0, [r0], -r8
    11a4:	ldr	r3, [pc, #20]	; 11c0 <abort@plt+0x668>
    11a8:	ldr	r2, [pc, #20]	; 11c4 <abort@plt+0x66c>
    11ac:	add	r3, pc, r3
    11b0:	ldr	r2, [r3, r2]
    11b4:	cmp	r2, #0
    11b8:	bxeq	lr
    11bc:	b	a70 <__gmon_start__@plt>
    11c0:	andeq	r0, r1, r4, lsl #27
    11c4:	andeq	r0, r0, ip, lsr #1
    11c8:	blmi	1d31e8 <abort@plt+0x1d2690>
    11cc:	bmi	1d23b4 <abort@plt+0x1d185c>
    11d0:	addmi	r4, r3, #2063597568	; 0x7b000000
    11d4:	andle	r4, r3, sl, ror r4
    11d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11dc:	ldrmi	fp, [r8, -r3, lsl #2]
    11e0:	svclt	0x00004770
    11e4:	andeq	r0, r1, r8, lsr lr
    11e8:	andeq	r0, r1, r4, lsr lr
    11ec:	andeq	r0, r1, r0, ror #26
    11f0:	andeq	r0, r0, r0, lsr #1
    11f4:	stmdbmi	r9, {r3, fp, lr}
    11f8:	bmi	2523e0 <abort@plt+0x251888>
    11fc:	bne	2523e8 <abort@plt+0x251890>
    1200:	svceq	0x00cb447a
    1204:			; <UNDEFINED> instruction: 0x01a1eb03
    1208:	andle	r1, r3, r9, asr #32
    120c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1210:	ldrmi	fp, [r8, -r3, lsl #2]
    1214:	svclt	0x00004770
    1218:	andeq	r0, r1, ip, lsl #28
    121c:	andeq	r0, r1, r8, lsl #28
    1220:	andeq	r0, r1, r4, lsr sp
    1224:	andeq	r0, r0, r0, asr #1
    1228:	blmi	2ae650 <abort@plt+0x2adaf8>
    122c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1230:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1234:	blmi	26f7e8 <abort@plt+0x26ec90>
    1238:	ldrdlt	r5, [r3, -r3]!
    123c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1240:			; <UNDEFINED> instruction: 0xf7ff6818
    1244:			; <UNDEFINED> instruction: 0xf7ffebc2
    1248:	blmi	1c114c <abort@plt+0x1c05f4>
    124c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1250:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1254:	ldrdeq	r0, [r1], -r6
    1258:	andeq	r0, r1, r4, lsl #26
    125c:	muleq	r0, ip, r0
    1260:	andeq	r0, r1, r2, asr #27
    1264:			; <UNDEFINED> instruction: 0x00010db6
    1268:	svclt	0x0000e7c4
    126c:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1270:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1274:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1278:			; <UNDEFINED> instruction: 0xf7ff4620
    127c:	strmi	lr, [r7], -r2, ror #23
    1280:			; <UNDEFINED> instruction: 0xf7ff4620
    1284:			; <UNDEFINED> instruction: 0x4606ebb4
    1288:			; <UNDEFINED> instruction: 0xf7ff4620
    128c:			; <UNDEFINED> instruction: 0x4604ec36
    1290:			; <UNDEFINED> instruction: 0xb128bb66
    1294:	ldc	7, cr15, [r0], {255}	; 0xff
    1298:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    129c:	tstle	r7, r9, lsl #22
    12a0:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    12a4:			; <UNDEFINED> instruction: 0x4620681c
    12a8:	bl	ff2bf2ac <abort@plt+0xff2be754>
    12ac:	strtmi	r4, [r0], -r6, lsl #12
    12b0:	bl	fe73f2b4 <abort@plt+0xfe73e75c>
    12b4:	strtmi	r4, [r0], -r5, lsl #12
    12b8:	ldc	7, cr15, [lr], {255}	; 0xff
    12bc:	bllt	f52ad4 <abort@plt+0xf51f7c>
    12c0:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    12c4:	bl	ffe3f2c8 <abort@plt+0xffe3e770>
    12c8:	blcs	25b2dc <abort@plt+0x25a784>
    12cc:	ldfltp	f5, [r8, #44]!	; 0x2c
    12d0:	rscle	r2, r5, r0, lsr #22
    12d4:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    12d8:	andcs	r2, r0, r5, lsl #4
    12dc:			; <UNDEFINED> instruction: 0xf7ff4479
    12e0:			; <UNDEFINED> instruction: 0xf7ffeb98
    12e4:	andcs	lr, r1, r6, lsl ip
    12e8:	bl	fe1bf2ec <abort@plt+0xfe1be794>
    12ec:	bl	ff93f2f0 <abort@plt+0xff93e798>
    12f0:	stccs	8, cr6, [r0], {3}
    12f4:	blcs	835aac <abort@plt+0x834f54>
    12f8:	andvs	fp, r4, r8, lsl pc
    12fc:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1300:	andcs	r2, r0, r5, lsl #4
    1304:			; <UNDEFINED> instruction: 0xf7ff4479
    1308:			; <UNDEFINED> instruction: 0xf7ffeb84
    130c:	ubfx	lr, r0, #23, #11
    1310:	mvnle	r2, r0, lsl #16
    1314:	bl	ff43f318 <abort@plt+0xff43e7c0>
    1318:	blcs	81b32c <abort@plt+0x81a7d4>
    131c:	andvs	fp, r4, r8, lsl pc
    1320:	svclt	0x0000e7e1
    1324:	andeq	r0, r1, r2, asr #25
    1328:	strheq	r0, [r0], -r4
    132c:	andeq	r0, r0, r8, lsr #1
    1330:	strheq	r0, [r0], -r8
    1334:	muleq	r0, r0, r0
    1338:	mvnsmi	lr, #737280	; 0xb4000
    133c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1340:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1344:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1348:	bl	a3f34c <abort@plt+0xa3e7f4>
    134c:	blne	1d92548 <abort@plt+0x1d919f0>
    1350:	strhle	r1, [sl], -r6
    1354:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1358:	svccc	0x0004f855
    135c:	strbmi	r3, [sl], -r1, lsl #8
    1360:	ldrtmi	r4, [r8], -r1, asr #12
    1364:	adcmi	r4, r6, #152, 14	; 0x2600000
    1368:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    136c:	svclt	0x000083f8
    1370:	andeq	r0, r1, r2, asr #20
    1374:	andeq	r0, r1, r8, lsr sl
    1378:	svclt	0x00004770
    137c:	tstcs	r0, r2, lsl #22
    1380:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1384:	bllt	fe7bf388 <abort@plt+0xfe7be830>
    1388:	andeq	r0, r1, r0, lsl #25

Disassembly of section .fini:

0000138c <.fini>:
    138c:	push	{r3, lr}
    1390:	pop	{r3, pc}
