Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun May  3 04:30:16 2020
| Host         : Manjaro-Envy running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file VGA_timing_summary_routed.rpt -pb VGA_timing_summary_routed.pb -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.029        0.000                      0                  137        0.181        0.000                      0                  137        3.000        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.029        0.000                      0                  137        0.181        0.000                      0                  137        4.130        0.000                       0                    87  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 graphic_circuit/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/delta_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.148ns (27.552%)  route 3.019ns (72.448%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.635    -0.877    graphic_circuit/CLK
    SLICE_X5Y44          FDRE                                         r  graphic_circuit/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  graphic_circuit/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.302     0.881    graphic_circuit/Q[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124     1.005 r  graphic_circuit/rgb_s3_carry_i_9/O
                         net (fo=4, routed)           0.421     1.427    graphic_circuit/rgb_s3_carry_i_9_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I4_O)        0.118     1.545 r  graphic_circuit/rgb_s3_carry__0_i_5/O
                         net (fo=3, routed)           0.590     2.134    graphic_circuit/rgb_s3_carry__0_i_5_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.326     2.460 r  graphic_circuit/delta_y_reg[10]_i_2/O
                         net (fo=3, routed)           0.706     3.166    graphic_circuit/delta_y_reg[10]_i_2_n_0
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.124     3.290 r  graphic_circuit/delta_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.290    graphic_circuit/delta_y_reg[3]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  graphic_circuit/delta_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.517     7.781    graphic_circuit/CLK
    SLICE_X4Y44          FDRE                                         r  graphic_circuit/delta_y_reg_reg[3]/C
                         clock pessimism              0.580     8.361    
                         clock uncertainty           -0.072     8.289    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.031     8.320    graphic_circuit/delta_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 graphic_circuit/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/delta_y_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.148ns (27.579%)  route 3.015ns (72.421%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.635    -0.877    graphic_circuit/CLK
    SLICE_X5Y44          FDRE                                         r  graphic_circuit/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  graphic_circuit/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.302     0.881    graphic_circuit/Q[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124     1.005 r  graphic_circuit/rgb_s3_carry_i_9/O
                         net (fo=4, routed)           0.421     1.427    graphic_circuit/rgb_s3_carry_i_9_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I4_O)        0.118     1.545 r  graphic_circuit/rgb_s3_carry__0_i_5/O
                         net (fo=3, routed)           0.590     2.134    graphic_circuit/rgb_s3_carry__0_i_5_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.326     2.460 r  graphic_circuit/delta_y_reg[10]_i_2/O
                         net (fo=3, routed)           0.702     3.162    graphic_circuit/delta_y_reg[10]_i_2_n_0
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.124     3.286 r  graphic_circuit/delta_y_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.286    graphic_circuit/delta_y_reg[10]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  graphic_circuit/delta_y_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.517     7.781    graphic_circuit/CLK
    SLICE_X4Y44          FDRE                                         r  graphic_circuit/delta_y_reg_reg[10]/C
                         clock pessimism              0.580     8.361    
                         clock uncertainty           -0.072     8.289    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.029     8.318    graphic_circuit/delta_y_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.890ns (24.218%)  route 2.785ns (75.782%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.829     0.472    vga_sync_unit/Q[6]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     0.596 f  vga_sync_unit/v_sync_next_i_2/O
                         net (fo=3, routed)           0.738     1.334    vga_sync_unit/v_sync_next_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.458 r  vga_sync_unit/v_count_next[10]_i_3/O
                         net (fo=1, routed)           0.434     1.892    vga_sync_unit/v_count_next[10]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     2.016 r  vga_sync_unit/v_count_next[10]_i_1/O
                         net (fo=11, routed)          0.783     2.799    vga_sync_unit/v_count_next0
    SLICE_X5Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.518     7.782    vga_sync_unit/CLK
    SLICE_X5Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[0]/C
                         clock pessimism              0.577     8.359    
                         clock uncertainty           -0.072     8.287    
    SLICE_X5Y48          FDRE (Setup_fdre_C_R)       -0.429     7.858    vga_sync_unit/v_count_next_reg[0]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_next_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.890ns (24.213%)  route 2.786ns (75.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.829     0.472    vga_sync_unit/Q[6]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     0.596 f  vga_sync_unit/v_sync_next_i_2/O
                         net (fo=3, routed)           0.738     1.334    vga_sync_unit/v_sync_next_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.458 r  vga_sync_unit/v_count_next[10]_i_3/O
                         net (fo=1, routed)           0.434     1.892    vga_sync_unit/v_count_next[10]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     2.016 r  vga_sync_unit/v_count_next[10]_i_1/O
                         net (fo=11, routed)          0.784     2.800    vga_sync_unit/v_count_next0
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.518     7.782    vga_sync_unit/CLK
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[10]/C
                         clock pessimism              0.580     8.362    
                         clock uncertainty           -0.072     8.290    
    SLICE_X7Y48          FDRE (Setup_fdre_C_R)       -0.429     7.861    vga_sync_unit/v_count_next_reg[10]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_next_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.890ns (24.213%)  route 2.786ns (75.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.829     0.472    vga_sync_unit/Q[6]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     0.596 f  vga_sync_unit/v_sync_next_i_2/O
                         net (fo=3, routed)           0.738     1.334    vga_sync_unit/v_sync_next_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.458 r  vga_sync_unit/v_count_next[10]_i_3/O
                         net (fo=1, routed)           0.434     1.892    vga_sync_unit/v_count_next[10]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     2.016 r  vga_sync_unit/v_count_next[10]_i_1/O
                         net (fo=11, routed)          0.784     2.800    vga_sync_unit/v_count_next0
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.518     7.782    vga_sync_unit/CLK
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[6]/C
                         clock pessimism              0.580     8.362    
                         clock uncertainty           -0.072     8.290    
    SLICE_X7Y48          FDRE (Setup_fdre_C_R)       -0.429     7.861    vga_sync_unit/v_count_next_reg[6]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_next_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.890ns (24.213%)  route 2.786ns (75.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.829     0.472    vga_sync_unit/Q[6]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     0.596 f  vga_sync_unit/v_sync_next_i_2/O
                         net (fo=3, routed)           0.738     1.334    vga_sync_unit/v_sync_next_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.458 r  vga_sync_unit/v_count_next[10]_i_3/O
                         net (fo=1, routed)           0.434     1.892    vga_sync_unit/v_count_next[10]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     2.016 r  vga_sync_unit/v_count_next[10]_i_1/O
                         net (fo=11, routed)          0.784     2.800    vga_sync_unit/v_count_next0
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.518     7.782    vga_sync_unit/CLK
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[7]/C
                         clock pessimism              0.580     8.362    
                         clock uncertainty           -0.072     8.290    
    SLICE_X7Y48          FDRE (Setup_fdre_C_R)       -0.429     7.861    vga_sync_unit/v_count_next_reg[7]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_next_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.890ns (24.213%)  route 2.786ns (75.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.829     0.472    vga_sync_unit/Q[6]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     0.596 f  vga_sync_unit/v_sync_next_i_2/O
                         net (fo=3, routed)           0.738     1.334    vga_sync_unit/v_sync_next_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.458 r  vga_sync_unit/v_count_next[10]_i_3/O
                         net (fo=1, routed)           0.434     1.892    vga_sync_unit/v_count_next[10]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     2.016 r  vga_sync_unit/v_count_next[10]_i_1/O
                         net (fo=11, routed)          0.784     2.800    vga_sync_unit/v_count_next0
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.518     7.782    vga_sync_unit/CLK
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[8]/C
                         clock pessimism              0.580     8.362    
                         clock uncertainty           -0.072     8.290    
    SLICE_X7Y48          FDRE (Setup_fdre_C_R)       -0.429     7.861    vga_sync_unit/v_count_next_reg[8]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_next_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.890ns (24.213%)  route 2.786ns (75.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.829     0.472    vga_sync_unit/Q[6]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     0.596 f  vga_sync_unit/v_sync_next_i_2/O
                         net (fo=3, routed)           0.738     1.334    vga_sync_unit/v_sync_next_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.458 r  vga_sync_unit/v_count_next[10]_i_3/O
                         net (fo=1, routed)           0.434     1.892    vga_sync_unit/v_count_next[10]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     2.016 r  vga_sync_unit/v_count_next[10]_i_1/O
                         net (fo=11, routed)          0.784     2.800    vga_sync_unit/v_count_next0
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.518     7.782    vga_sync_unit/CLK
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[9]/C
                         clock pessimism              0.580     8.362    
                         clock uncertainty           -0.072     8.290    
    SLICE_X7Y48          FDRE (Setup_fdre_C_R)       -0.429     7.861    vga_sync_unit/v_count_next_reg[9]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 graphic_circuit/ball_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/delta_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.142ns (27.474%)  route 3.015ns (72.526%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.635    -0.877    graphic_circuit/CLK
    SLICE_X5Y44          FDRE                                         r  graphic_circuit/ball_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  graphic_circuit/ball_y_reg_reg[1]/Q
                         net (fo=15, routed)          1.302     0.881    graphic_circuit/Q[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124     1.005 r  graphic_circuit/rgb_s3_carry_i_9/O
                         net (fo=4, routed)           0.421     1.427    graphic_circuit/rgb_s3_carry_i_9_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I4_O)        0.118     1.545 r  graphic_circuit/rgb_s3_carry__0_i_5/O
                         net (fo=3, routed)           0.590     2.134    graphic_circuit/rgb_s3_carry__0_i_5_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.326     2.460 f  graphic_circuit/delta_y_reg[10]_i_2/O
                         net (fo=3, routed)           0.702     3.162    graphic_circuit/delta_y_reg[10]_i_2_n_0
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.118     3.280 r  graphic_circuit/delta_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.280    graphic_circuit/delta_y_reg[2]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  graphic_circuit/delta_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.517     7.781    graphic_circuit/CLK
    SLICE_X4Y44          FDRE                                         r  graphic_circuit/delta_y_reg_reg[2]/C
                         clock pessimism              0.580     8.361    
                         clock uncertainty           -0.072     8.289    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.075     8.364    graphic_circuit/delta_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.890ns (25.135%)  route 2.651ns (74.865%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 7.782 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=5, routed)           0.829     0.472    vga_sync_unit/Q[6]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     0.596 f  vga_sync_unit/v_sync_next_i_2/O
                         net (fo=3, routed)           0.738     1.334    vga_sync_unit/v_sync_next_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.124     1.458 r  vga_sync_unit/v_count_next[10]_i_3/O
                         net (fo=1, routed)           0.434     1.892    vga_sync_unit/v_count_next[10]_i_3_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124     2.016 r  vga_sync_unit/v_count_next[10]_i_1/O
                         net (fo=11, routed)          0.649     2.665    vga_sync_unit/v_count_next0
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/v_count_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          1.518     7.782    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/v_count_next_reg[1]/C
                         clock pessimism              0.577     8.359    
                         clock uncertainty           -0.072     8.287    
    SLICE_X4Y47          FDRE (Setup_fdre_C_R)       -0.429     7.858    vga_sync_unit/v_count_next_reg[1]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                  5.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_sync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.595    -0.586    vga_sync_unit/CLK
    SLICE_X2Y45          FDRE                                         r  vga_sync_unit/v_sync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  vga_sync_unit/v_sync_next_reg/Q
                         net (fo=1, routed)           0.099    -0.323    vga_sync_unit/v_sync_next
    SLICE_X1Y44          FDRE                                         r  vga_sync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.824    vga_sync_unit/CLK
    SLICE_X1Y44          FDRE                                         r  vga_sync_unit/v_sync_reg_reg/C
                         clock pessimism              0.253    -0.570    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.066    -0.504    vga_sync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.946%)  route 0.093ns (42.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.596    -0.585    vga_sync_unit/CLK
    SLICE_X0Y47          FDRE                                         r  vga_sync_unit/h_count_next_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  vga_sync_unit/h_count_next_reg[9]/Q
                         net (fo=3, routed)           0.093    -0.364    vga_sync_unit/h_count_next_reg[9]
    SLICE_X1Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.867    -0.823    vga_sync_unit/CLK
    SLICE_X1Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.019    -0.553    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/h_count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.599%)  route 0.149ns (51.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.596    -0.585    vga_sync_unit/CLK
    SLICE_X0Y47          FDRE                                         r  vga_sync_unit/h_count_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  vga_sync_unit/h_count_next_reg[10]/Q
                         net (fo=2, routed)           0.149    -0.295    vga_sync_unit/h_count_next_reg[10]
    SLICE_X2Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.867    -0.823    vga_sync_unit/CLK
    SLICE_X2Y47          FDRE                                         r  vga_sync_unit/h_count_reg_reg[10]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.083    -0.486    vga_sync_unit/h_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.797%)  route 0.126ns (47.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.595    -0.586    vga_sync_unit/CLK
    SLICE_X0Y45          FDRE                                         r  vga_sync_unit/h_count_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_sync_unit/h_count_next_reg[5]/Q
                         net (fo=3, routed)           0.126    -0.319    vga_sync_unit/h_count_next_reg[5]
    SLICE_X2Y45          FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.824    vga_sync_unit/CLK
    SLICE_X2Y45          FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.059    -0.511    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.255%)  route 0.145ns (50.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.594    -0.587    vga_sync_unit/CLK
    SLICE_X5Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_sync_unit/v_count_next_reg[0]/Q
                         net (fo=8, routed)           0.145    -0.301    vga_sync_unit/v_count_next_reg[0]
    SLICE_X4Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.865    -0.825    vga_sync_unit/CLK
    SLICE_X4Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.070    -0.504    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.795%)  route 0.160ns (53.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.594    -0.587    vga_sync_unit/CLK
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_sync_unit/v_count_next_reg[8]/Q
                         net (fo=4, routed)           0.160    -0.286    vga_sync_unit/v_count_next_reg[8]
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.865    -0.825    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.083    -0.491    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 graphic_circuit/delta_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.252ns (77.506%)  route 0.073ns (22.494%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.593    -0.588    graphic_circuit/CLK
    SLICE_X4Y44          FDRE                                         r  graphic_circuit/delta_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  graphic_circuit/delta_y_reg_reg[3]/Q
                         net (fo=3, routed)           0.073    -0.374    graphic_circuit/delta_y_reg[3]
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.045    -0.329 r  graphic_circuit/ball_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.329    graphic_circuit/ball_y_reg0_carry_i_2_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.263 r  graphic_circuit/ball_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.263    graphic_circuit/ball_y_reg0[3]
    SLICE_X5Y44          FDRE                                         r  graphic_circuit/ball_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.864    -0.826    graphic_circuit/CLK
    SLICE_X5Y44          FDRE                                         r  graphic_circuit/ball_y_reg_reg[3]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105    -0.470    graphic_circuit/ball_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.857%)  route 0.154ns (52.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.595    -0.586    vga_sync_unit/CLK
    SLICE_X0Y44          FDRE                                         r  vga_sync_unit/h_count_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_sync_unit/h_count_next_reg[0]/Q
                         net (fo=8, routed)           0.154    -0.292    vga_sync_unit/h_count_next_reg[0]
    SLICE_X1Y45          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.866    -0.824    vga_sync_unit/CLK
    SLICE_X1Y45          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.070    -0.500    vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.281%)  route 0.164ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.594    -0.587    vga_sync_unit/CLK
    SLICE_X4Y47          FDRE                                         r  vga_sync_unit/v_count_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_sync_unit/v_count_next_reg[1]/Q
                         net (fo=7, routed)           0.164    -0.283    vga_sync_unit/v_count_next_reg[1]
    SLICE_X4Y46          FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.864    -0.826    vga_sync_unit/CLK
    SLICE_X4Y46          FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.070    -0.502    vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/v_count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.594    -0.587    vga_sync_unit/CLK
    SLICE_X7Y48          FDRE                                         r  vga_sync_unit/v_count_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vga_sync_unit/v_count_next_reg[10]/Q
                         net (fo=2, routed)           0.154    -0.292    vga_sync_unit/v_count_next_reg[10]
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=85, routed)          0.865    -0.825    vga_sync_unit/CLK
    SLICE_X6Y48          FDRE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.059    -0.515    vga_sync_unit/v_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clok_108Mhz/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y45      graphic_circuit/ball_x_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y44      graphic_circuit/ball_x_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y44      graphic_circuit/ball_x_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y44      graphic_circuit/ball_x_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y44      graphic_circuit/ball_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y44      graphic_circuit/ball_x_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y44      graphic_circuit/ball_x_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y45      graphic_circuit/ball_x_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y43      graphic_circuit/ball_x_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clok_108Mhz/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clok_108Mhz/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBOUT



