{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@63:73@HdlIdDef", "  // Raw and formatted channel data widths\n  localparam CDW_RAW = CONVERTER_RESOLUTION * DATA_PATH_WIDTH;\n  localparam ADC_DATA_WIDTH = CDW_RAW * NUM_CHANNELS;\n  localparam CDW_FMT = DMA_BITS_PER_SAMPLE * DATA_PATH_WIDTH;\n\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@60:70", "  input [OCTETS_PER_BEAT-1:0] link_sof,\n  input [LINK_DATA_WIDTH-1:0] link_data\n);\n  // Raw and formatted channel data widths\n  localparam CDW_RAW = CONVERTER_RESOLUTION * DATA_PATH_WIDTH;\n  localparam ADC_DATA_WIDTH = CDW_RAW * NUM_CHANNELS;\n  localparam CDW_FMT = DMA_BITS_PER_SAMPLE * DATA_PATH_WIDTH;\n\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@65:75", "  localparam ADC_DATA_WIDTH = CDW_RAW * NUM_CHANNELS;\n  localparam CDW_FMT = DMA_BITS_PER_SAMPLE * DATA_PATH_WIDTH;\n\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n  reg adc_sync_d1 = 1'b0;\n\n  assign link_ready = 1'b1;\n  assign adc_valid = {NUM_CHANNELS{link_valid}};\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_core.v@61:71", "  input [LINK_DATA_WIDTH-1:0] link_data\n);\n  // Raw and formatted channel data widths\n  localparam CDW_RAW = CONVERTER_RESOLUTION * DATA_PATH_WIDTH;\n  localparam ADC_DATA_WIDTH = CDW_RAW * NUM_CHANNELS;\n  localparam CDW_FMT = DMA_BITS_PER_SAMPLE * DATA_PATH_WIDTH;\n\n  wire [ADC_DATA_WIDTH-1:0] raw_data_s;\n\n  reg adc_sync_armed = 1'b0;\n  reg adc_sync_in_d1 = 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[68, "  wire link_valid_tmp;\n"]]}}