// Seed: 480930949
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always disable id_4;
endmodule
module module_1 (
    output tri0  id_0,
    inout  logic id_1,
    input  logic id_2,
    input  wand  id_3,
    input  wand  id_4,
    input  tri0  id_5
    , id_11,
    input  uwire id_6,
    input  wire  id_7,
    output wor   id_8,
    output tri0  id_9
);
  supply1 id_12;
  reg id_13;
  module_0(
      id_12, id_12, id_12
  );
  initial begin
    id_13 <= 1;
    id_1  <= 1;
    begin
    end
    $display(1);
    id_13 <= id_2;
  end
  assign id_13 = {1, id_5 * id_12, 1'b0, 1};
endmodule
