/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2012
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*******************************************************************************
 * Filename:
 * ---------
 *  l1edps_2DL2UL_tdd_basic_09.h
 *
 * Project:
 * --------
 *   UMOLY
 *
 * Description:
 * ------------
 *  Parameters define value between SS and UE
 *
 * Author:
 * -------
 * -------
 *
 * ==========================================================================
 * $Log$
 *
 * 08 03 2015 david.tang
 * [MOLY00135036] [MT6291][E1EVB][EL1S] Update l1edps files from CBrV6
 * .[l1edps] update header files
 *
 ****************************************************************************/

#ifndef _L1SS_2DL2UL_TDD_BASIC_09_H
#define _L1SS_2DL2UL_TDD_BASIC_09_H

#include "l1edps_common_parameters.h"

#undef DL_EARFCN_BTS1
#undef DL_EARFCN_BTS2
#undef MIB_DL_BANDWIDTH_BTS1	
#undef MIB_DL_BANDWIDTH_BTS2	
#undef SIB1_SUBFRAME_ASSIGNMENT_BTS1
#undef SIB1_SPECIAL_SUBFRAME_PATTERN_BTS1
#undef SIB1_SUBFRAME_ASSIGNMENT_BTS2
#undef SIB1_SPECIAL_SUBFRAME_PATTERN_BTS2
#undef RRC_SETUP_DRX_CONFIG_BTS1
#undef RRC_SETUP_ON_DURATION_TIMER_BTS1
#undef RRC_SETUP_DRX_INACTIVITY_TIMER_BTS1
#undef RRC_SETUP_DRX_RETRANSMISSION_TIMER_BTS1
#undef RRC_SETUP_LONG_DRX_CYCLE_BTS1
#undef RRC_SETUP_SHORT_DRX_SETUP_BTS1
#undef RRC_RECONFIG_REPORT_EVENT_A3_OFFSET_BTS1
#undef RRC_RECONFIG_GAP_CONFIG_SETUP_BTS1
#undef RRC_RECONFIG_FILTER_COEFFICIENT_RSRP_BTS1
#undef RRC_RECONFIG_SCELL_PHYSICAL_CONFIG_DEDICATED_CCS_CONFIG_BTS1
#undef RRC_RECONFIG_SCELL_PHYSICAL_CONFIG_DEDICATED_CCS_CONFIG_OTHER_SCHEDULING_CELLID_BTS1
#undef RRC_RECONFIG_SCELL_PHYSICAL_CONFIG_DEDICATED_CCS_CONFIG_OTHER_PDSCH_START_BTS1
#undef RRC_SETUP_CIF_PRESENCE_BTS1
#undef RRC_SETUP_PUCCH_FORMAT_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_0_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_1_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_2_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_3_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_0_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_1_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_2_BTS1
#undef RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_3_BTS1
#undef RRC_RECONFIG_PUCCH_FORMAT_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_0_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_1_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_2_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_3_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_0_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_1_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_2_BTS1
#undef RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_3_BTS1
/*soundingRS-UL-ConfigCommon*/
#undef RRC_RECONFIG_SOUNDING_RS_UL_CONFIG_COMMON_BTS1
#undef RRC_RECONFIG_SRS_BANDWIDTH_CONFIG_BTS1
#undef RRC_RECONFIG_SRS_SUBFRAME_CONFIG_BTS1
#undef RRC_RECONFIG_ACK_NACK_SRS_SIMULTANEOUS_TRANSMISSION_BTS1
#undef RRC_RECONFIG_SRS_UP_PTS_BTS1
#undef RRC_RECONFIG_SOUNDING_RS_UL_CONFIG_COMMON_BTS2
#undef RRC_RECONFIG_SRS_BANDWIDTH_CONFIG_BTS2
#undef RRC_RECONFIG_SRS_SUBFRAME_CONFIG_BTS2
#undef RRC_RECONFIG_ACK_NACK_SRS_SIMULTANEOUS_TRANSMISSION_BTS2
#undef RRC_RECONFIG_SRS_UP_PTS_BTS2
/*physicalConfigDedicated.soundingRS-UL-ConfigDedicated*/
#undef RRC_RECONFIG_SOUNDING_RS_CONFIG_DEDICATED_SETUP_BTS1
#undef RRC_RECONFIG_SRS_BANDWIDTH_BTS1
#undef RRC_RECONFIG_SRS_HOPPING_BANDWIDTH_BTS1
#undef RRC_RECONFIG_FREQ_DOMAIN_POSITION_BTS1
#undef RRC_RECONFIG_SRS_DURATION_BTS1
#undef RRC_RECONFIG_SRS_CONFIG_INDEX_BTS1
#undef RRC_RECONFIG_SRS_TRANSMISSION_COMB_BTS1
#undef RRC_RECONFIG_SRS_CYCLIC_SHIFT_BTS1
#undef RRC_RECONFIG_SOUNDING_RS_CONFIG_DEDICATED_SETUP_BTS2
#undef RRC_RECONFIG_SRS_BANDWIDTH_BTS2
#undef RRC_RECONFIG_SRS_HOPPING_BANDWIDTH_BTS2
#undef RRC_RECONFIG_FREQ_DOMAIN_POSITION_BTS2
#undef RRC_RECONFIG_SRS_DURATION_BTS2
#undef RRC_RECONFIG_SRS_CONFIG_INDEX_BTS2
#undef RRC_RECONFIG_SRS_TRANSMISSION_COMB_BTS2
#undef RRC_RECONFIG_SRS_CYCLIC_SHIFT_BTS2

#define DL_EARFCN_BTS1 38450   /*Band39*/
#define DL_EARFCN_BTS2 38600   /*Band39*/

#define MIB_DL_BANDWIDTH_BTS1 BW_75_RB
#define MIB_DL_BANDWIDTH_BTS2 BW_75_RB
                                                              // 01234 56789
#define SIB1_SUBFRAME_ASSIGNMENT_BTS1 SUBFRAME_ASSIGNMENT_sa2 // DSUUD DSUUD
#define SIB1_SPECIAL_SUBFRAME_PATTERN_BTS1 SPECIAL_SUBFRAME_PATTERN_ssp1
#define SIB1_SUBFRAME_ASSIGNMENT_BTS2 SUBFRAME_ASSIGNMENT_sa2 // same as BTS1
#define SIB1_SPECIAL_SUBFRAME_PATTERN_BTS2 SPECIAL_SUBFRAME_PATTERN_ssp1
#define RRC_SETUP_DRX_CONFIG_BTS1 L1S_SETUP
#define RRC_SETUP_ON_DURATION_TIMER_BTS1 ON_DURATION_TIMER_psf6 
#define RRC_SETUP_DRX_INACTIVITY_TIMER_BTS1 DRX_INACTIVITY_TIMER_psf1920
#define RRC_SETUP_DRX_RETRANSMISSION_TIMER_BTS1 DRX_RETRANSMISSION_TIMER_psf16
#define RRC_SETUP_LONG_DRX_CYCLE_BTS1 LONG_DRX_CYCLE_sf1280
#define RRC_SETUP_SHORT_DRX_SETUP_BTS1 L1S_RELEASE
#define RRC_RECONFIG_REPORT_EVENT_A3_OFFSET_BTS1 -4
#define RRC_RECONFIG_GAP_CONFIG_SETUP_BTS1 L1S_SETUP
#define RRC_RECONFIG_FILTER_COEFFICIENT_RSRP_BTS1 FILTER_COEFFICIENT_fc0
#define RRC_RECONFIG_SCELL_PHYSICAL_CONFIG_DEDICATED_CCS_CONFIG_BTS1 L1S_SETUP
#define RRC_RECONFIG_SCELL_PHYSICAL_CONFIG_DEDICATED_CCS_CONFIG_OTHER_SCHEDULING_CELLID_BTS1 0
#define RRC_RECONFIG_SCELL_PHYSICAL_CONFIG_DEDICATED_CCS_CONFIG_OTHER_PDSCH_START_BTS1 3
#define RRC_SETUP_CIF_PRESENCE_BTS1 KAL_TRUE
#define RRC_SETUP_PUCCH_FORMAT_BTS1 1 //0:FMT3; 1:CS
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_0_BTS1	101
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_1_BTS1	102
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_2_BTS1	103
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_0_3_BTS1	104
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_0_BTS1	105
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_1_BTS1	106
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_2_BTS1	107
#define RRC_SETUP_N1_PUCCH_AN_CS_LIST_1_3_BTS1	108
#define RRC_RECONFIG_PUCCH_FORMAT_BTS1 1 //0:FMT3; 1:CS
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_0_BTS1  101
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_1_BTS1  102
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_2_BTS1  103
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_0_3_BTS1  104
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_0_BTS1  105
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_1_BTS1  106
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_2_BTS1  107
#define RRC_RECONFIG_N1_PUCCH_AN_CS_LIST_1_3_BTS1  108
/*soundingRS-UL-ConfigCommon*/
#define RRC_RECONFIG_SOUNDING_RS_UL_CONFIG_COMMON_BTS1           L1S_SETUP /*CHOICE*/
#define RRC_RECONFIG_SRS_BANDWIDTH_CONFIG_BTS1                   SRS_BANDWIDTH_CONFIG_bw0
#define RRC_RECONFIG_SRS_SUBFRAME_CONFIG_BTS1                    SRS_SUBFRAME_CONFIG_sc8 /*subframes 1,2,6*/
#define RRC_RECONFIG_ACK_NACK_SRS_SIMULTANEOUS_TRANSMISSION_BTS1 L1S_RELEASE /*BOOLEAN*/
#define RRC_RECONFIG_SRS_UP_PTS_BTS1                             L1S_RELEASE
#define RRC_RECONFIG_SOUNDING_RS_UL_CONFIG_COMMON_BTS2           L1S_SETUP /*CHOICE*/
#define RRC_RECONFIG_SRS_BANDWIDTH_CONFIG_BTS2                   SRS_BANDWIDTH_CONFIG_bw0
#define RRC_RECONFIG_SRS_SUBFRAME_CONFIG_BTS2                    SRS_SUBFRAME_CONFIG_sc8 /*subframes 1,2,6*/
#define RRC_RECONFIG_ACK_NACK_SRS_SIMULTANEOUS_TRANSMISSION_BTS2 L1S_RELEASE /*BOOLEAN*/
#define RRC_RECONFIG_SRS_UP_PTS_BTS2                             L1S_RELEASE
/*physicalConfigDedicated.soundingRS-UL-ConfigDedicated*/
#define RRC_RECONFIG_SOUNDING_RS_CONFIG_DEDICATED_SETUP_BTS1     L1S_SETUP
#define RRC_RECONFIG_SRS_BANDWIDTH_BTS1                          SRS_BANDWIDTH_bw0
#define RRC_RECONFIG_SRS_HOPPING_BANDWIDTH_BTS1                  SRS_HOPPING_BANDWIDTH_hbw0
#define RRC_RECONFIG_FREQ_DOMAIN_POSITION_BTS1                   0           /*0..1023*/
#define RRC_RECONFIG_SRS_DURATION_BTS1                           L1S_SETUP
#define RRC_RECONFIG_SRS_CONFIG_INDEX_BTS1                       27          /*36.213 table 8.2-2: 20ms, 2 offset*/
#define RRC_RECONFIG_SRS_TRANSMISSION_COMB_BTS1                  1           /*0..1*/
#define RRC_RECONFIG_SRS_CYCLIC_SHIFT_BTS1                       0           /*0..7*/
#define RRC_RECONFIG_SOUNDING_RS_CONFIG_DEDICATED_SETUP_BTS2     L1S_SETUP
#define RRC_RECONFIG_SRS_BANDWIDTH_BTS2                          SRS_BANDWIDTH_bw0
#define RRC_RECONFIG_SRS_HOPPING_BANDWIDTH_BTS2                  SRS_HOPPING_BANDWIDTH_hbw0
#define RRC_RECONFIG_FREQ_DOMAIN_POSITION_BTS2                   0           /*0..1023*/
#define RRC_RECONFIG_SRS_DURATION_BTS2                           L1S_SETUP
#define RRC_RECONFIG_SRS_CONFIG_INDEX_BTS2                       17          /*36.213 table 8.2-2: 10ms, 2 offset*/
#define RRC_RECONFIG_SRS_TRANSMISSION_COMB_BTS2                  1           /*0..1*/
#define RRC_RECONFIG_SRS_CYCLIC_SHIFT_BTS2                       0           /*0..7*/


#undef SIB2_REFERENCE_SIGNAL_POWER_BTS1
#define SIB2_REFERENCE_SIGNAL_POWER_BTS1 0

#undef SIB2_REFERENCE_SIGNAL_POWER_BTS2
#define SIB2_REFERENCE_SIGNAL_POWER_BTS2 0


#endif







