// Node Statistic Information File
// Tool:  ispLEVER Classic 1.7.00.05.28.13
// Design 'lab13_top' created   Sat Apr 13 17:46:07 2019

// Fmax Logic Level: 4.

// Path: STEP4B_X_1_.Q
//    -> STEP4B_STEP4B_P_0_a2_1_
//    -> step4b_step4b_c_0_1__n
//    -> step4b_step4b_c_2__n
//    -> STEP5B_oDATA_3_.D

// Signal Name: o_MIDRED_6_
// Type: Output
BEGIN o_MIDRED_6_
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_MIDRED_5_
// Type: Output
BEGIN o_MIDRED_5_
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_MIDRED_4_
// Type: Output
BEGIN o_MIDRED_4_
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_MIDRED_3_
// Type: Output
BEGIN o_MIDRED_3_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_TOPRED_7_
// Type: Output
BEGIN o_TOPRED_7_
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_3_.Q       	5
Fanin Node      	STEP4B_Y_3_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
END

// Signal Name: o_MIDRED_2_
// Type: Output
BEGIN o_MIDRED_2_
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_MIDRED_1_
// Type: Output
BEGIN o_MIDRED_1_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_MIDRED_7_
// Type: Output
BEGIN o_MIDRED_7_
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_MIDRED_0_.D
// Type: Output_reg
BEGIN o_MIDRED_0_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_MIDRED_0_.C
// Type: Output_reg
BEGIN o_MIDRED_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: o_MIDRED_0_.AR
// Type: Output_reg
BEGIN o_MIDRED_0_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: o_BOTRED_6_
// Type: Output
BEGIN o_BOTRED_6_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: o_BOTRED_7_
// Type: Output
BEGIN o_BOTRED_7_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
END

// Signal Name: o_BOTRED_5_
// Type: Output
BEGIN o_BOTRED_5_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: o_BOTRED_4_
// Type: Output
BEGIN o_BOTRED_4_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: o_DIS1_6_
// Type: Output
BEGIN o_DIS1_6_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: o_BOTRED_3_
// Type: Output
BEGIN o_BOTRED_3_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_3_.BLIF         	0
END

// Signal Name: o_BOTRED_2_
// Type: Output
BEGIN o_BOTRED_2_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_2_.BLIF         	0
END

// Signal Name: o_DIS2_6_
// Type: Output
BEGIN o_DIS2_6_
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_4__n.BLIF  	10
Fanin Node      	dataobus_5__n.BLIF  	10
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: o_BOTRED_1_
// Type: Output
BEGIN o_BOTRED_1_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_1_.BLIF         	0
END

// Signal Name: o_BOTRED_0_
// Type: Output
BEGIN o_BOTRED_0_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_0_.BLIF         	0
END

// Signal Name: o_DIS3_6_
// Type: Output
BEGIN o_DIS3_6_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
END

// Signal Name: o_DIS1_5_
// Type: Output
BEGIN o_DIS1_5_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: o_DIS1_4_
// Type: Output
BEGIN o_DIS1_4_
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: o_DIS4_6_
// Type: Output
BEGIN o_DIS4_6_
Fanin Number		5
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS1_3_
// Type: Output
BEGIN o_DIS1_3_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: o_DIS1_2_
// Type: Output
BEGIN o_DIS1_2_
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: o_JUMBO_2_
// Type: Output
BEGIN o_JUMBO_2_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Output    	o_JUMBO_0_.Q        	1
END

// Signal Name: o_DIS1_1_
// Type: Output
BEGIN o_DIS1_1_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: o_DIS1_0_
// Type: Output
BEGIN o_DIS1_0_
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: o_LED_YELLOW_1_.D
// Type: Output_reg
BEGIN o_LED_YELLOW_1_.D
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: o_LED_YELLOW_1_.C
// Type: Output_reg
BEGIN o_LED_YELLOW_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S2_NO.BLIF        	0
END

// Signal Name: o_LED_YELLOW_1_.AR
// Type: Output_reg
BEGIN o_LED_YELLOW_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S2_NO.BLIF        	0
END

// Signal Name: o_LED_YELLOW_1_.AP
// Type: Output_reg
BEGIN o_LED_YELLOW_1_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S2_NC.BLIF        	0
END

// Signal Name: o_DIS2_5_
// Type: Output
BEGIN o_DIS2_5_
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_4__n.BLIF  	10
Fanin Node      	dataobus_5__n.BLIF  	10
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: o_DIS2_4_
// Type: Output
BEGIN o_DIS2_4_
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_4__n.BLIF  	10
Fanin Node      	dataobus_5__n.BLIF  	10
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: o_DIS2_3_
// Type: Output
BEGIN o_DIS2_3_
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_4__n.BLIF  	10
Fanin Node      	dataobus_5__n.BLIF  	10
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: o_DIS2_2_
// Type: Output
BEGIN o_DIS2_2_
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_4__n.BLIF  	10
Fanin Node      	dataobus_5__n.BLIF  	10
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: o_DIS2_1_
// Type: Output
BEGIN o_DIS2_1_
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_4__n.BLIF  	10
Fanin Node      	dataobus_5__n.BLIF  	10
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: o_DIS2_0_
// Type: Output
BEGIN o_DIS2_0_
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dataobus_4__n.BLIF  	10
Fanin Node      	dataobus_5__n.BLIF  	10
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: o_DIS3_5_
// Type: Output
BEGIN o_DIS3_5_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
END

// Signal Name: o_DIS3_4_
// Type: Output
BEGIN o_DIS3_4_
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
END

// Signal Name: o_DIS3_3_
// Type: Output
BEGIN o_DIS3_3_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
END

// Signal Name: o_DIS3_2_
// Type: Output
BEGIN o_DIS3_2_
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
END

// Signal Name: o_DIS3_1_
// Type: Output
BEGIN o_DIS3_1_
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
END

// Signal Name: o_DIS3_0_
// Type: Output
BEGIN o_DIS3_0_
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
END

// Signal Name: o_DIS4_5_.X1
// Type: Output
BEGIN o_DIS4_5_.X1
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS4_5_.X2
// Type: Output
BEGIN o_DIS4_5_.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS4_4_
// Type: Output
BEGIN o_DIS4_4_
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS4_3_
// Type: Output
BEGIN o_DIS4_3_
Fanin Number		5
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS4_2_
// Type: Output
BEGIN o_DIS4_2_
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS4_1_.X1
// Type: Output
BEGIN o_DIS4_1_.X1
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS4_1_.X2
// Type: Output
BEGIN o_DIS4_1_.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_DIS4_0_
// Type: Output
BEGIN o_DIS4_0_
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP5B_oDATA_0_.Q   	3
Fanin Node      	STEP5B_oDATA_1_.Q   	3
Fanin Node      	STEP5B_oDATA_2_.Q   	2
Fanin Node      	STEP5B_oDATA_3_.Q   	3
END

// Signal Name: o_JUMBO_1_
// Type: Output
BEGIN o_JUMBO_1_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
END

// Signal Name: o_LED_YELLOW_0_.D
// Type: Output_reg
BEGIN o_LED_YELLOW_0_.D
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: o_LED_YELLOW_0_.C
// Type: Output_reg
BEGIN o_LED_YELLOW_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S1_NO.BLIF        	0
END

// Signal Name: o_LED_YELLOW_0_.AR
// Type: Output_reg
BEGIN o_LED_YELLOW_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S1_NO.BLIF        	0
END

// Signal Name: o_LED_YELLOW_0_.AP
// Type: Output_reg
BEGIN o_LED_YELLOW_0_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S1_NC.BLIF        	0
END

// Signal Name: o_TOPRED_6_
// Type: Output
BEGIN o_TOPRED_6_
Fanin Number		7
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	STEP4B_STEP4B_P_0_a2_1_.BLIF	4
END

// Signal Name: o_TOPRED_5_
// Type: Output
BEGIN o_TOPRED_5_
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
END

// Signal Name: o_TOPRED_4_
// Type: Output
BEGIN o_TOPRED_4_
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_3_.Q       	5
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
END

// Signal Name: o_TOPRED_3_
// Type: Output
BEGIN o_TOPRED_3_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: o_TOPRED_2_
// Type: Output
BEGIN o_TOPRED_2_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_6_.Q      	1
END

// Signal Name: o_TOPRED_1_
// Type: Output
BEGIN o_TOPRED_1_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_5_.Q      	1
END

// Signal Name: o_TOPRED_0_
// Type: Output
BEGIN o_TOPRED_0_
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
END

// Signal Name: o_JUMBO_0_.D
// Type: Output_reg
BEGIN o_JUMBO_0_.D
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: o_JUMBO_0_.C
// Type: Output_reg
BEGIN o_JUMBO_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: o_JUMBO_0_.AR
// Type: Output_reg
BEGIN o_JUMBO_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	o_JUMBO_0__0.BLIF   	2
END

// Signal Name: o_JUMBO_0_.AP
// Type: Output_reg
BEGIN o_JUMBO_0_.AP
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: RGTPB_Q.D
// Type: Node_reg
BEGIN RGTPB_Q.D
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: RGTPB_Q.C
// Type: Node_reg
BEGIN RGTPB_Q.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S1_NO.BLIF        	0
END

// Signal Name: RGTPB_Q.AR
// Type: Node_reg
BEGIN RGTPB_Q.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S1_NC.BLIF        	0
END

// Signal Name: RGTPB_Q.AP
// Type: Node_reg
BEGIN RGTPB_Q.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S1_NO.BLIF        	0
END

// Signal Name: LFTPB_Q.D
// Type: Node_reg
BEGIN LFTPB_Q.D
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: LFTPB_Q.C
// Type: Node_reg
BEGIN LFTPB_Q.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S2_NO.BLIF        	0
END

// Signal Name: LFTPB_Q.AR
// Type: Node_reg
BEGIN LFTPB_Q.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S2_NC.BLIF        	0
END

// Signal Name: LFTPB_Q.AP
// Type: Node_reg
BEGIN LFTPB_Q.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	i_S2_NO.BLIF        	0
END

// Signal Name: step1b_mem_1_ramout_15_6__un1_n
// Type: Node
BEGIN step1b_mem_1_ramout_15_6__un1_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__6_.Q	1
END

// Signal Name: un1_s1bc_0__n
// Type: Node
BEGIN un1_s1bc_0__n
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: addrbus_0__n
// Type: Node
BEGIN addrbus_0__n
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP2_qPC_0_.Q      	1
Fanin Node      	STEP3_qIR_0_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: addrbus_1__n
// Type: Node
BEGIN addrbus_1__n
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP2_qPC_1_.Q      	2
Fanin Node      	STEP3_qIR_1_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_oADDR_0_.D
// Type: Node_reg
BEGIN STEP1B_oADDR_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP1B_oADDR_0_.Q   	1
END

// Signal Name: STEP1B_oADDR_0_.C
// Type: Node_reg
BEGIN STEP1B_oADDR_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP1B_oADDR_0_.CE
// Type: Node_reg
BEGIN STEP1B_oADDR_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
END

// Signal Name: STEP4B_X_0_.D
// Type: Node_reg
BEGIN STEP4B_X_0_.D
Fanin Number		7
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	ipe.BLIF            	1
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_X_0_.C
// Type: Node_reg
BEGIN STEP4B_X_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_X_0_.CE
// Type: Node_reg
BEGIN STEP4B_X_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP1B_oADDR_1_.D
// Type: Node_reg
BEGIN STEP1B_oADDR_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
END

// Signal Name: STEP1B_oADDR_1_.C
// Type: Node_reg
BEGIN STEP1B_oADDR_1_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP1B_oADDR_1_.CE
// Type: Node_reg
BEGIN STEP1B_oADDR_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
END

// Signal Name: STEP4B_X_1_.D
// Type: Node_reg
BEGIN STEP4B_X_1_.D
Fanin Number		9
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	ipe.BLIF            	1
Fanin Node      	STEP4B_STEP4B_P_0_a2_1_.BLIF	4
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_X_1_.C
// Type: Node_reg
BEGIN STEP4B_X_1_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_X_1_.CE
// Type: Node_reg
BEGIN STEP4B_X_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP1B_oADDR_2_.D
// Type: Node_reg
BEGIN STEP1B_oADDR_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
END

// Signal Name: STEP1B_oADDR_2_.C
// Type: Node_reg
BEGIN STEP1B_oADDR_2_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP1B_oADDR_2_.CE
// Type: Node_reg
BEGIN STEP1B_oADDR_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
END

// Signal Name: STEP4B_X_2_.D
// Type: Node_reg
BEGIN STEP4B_X_2_.D
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	ipe.BLIF            	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_X_2_.C
// Type: Node_reg
BEGIN STEP4B_X_2_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_X_2_.CE
// Type: Node_reg
BEGIN STEP4B_X_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP1B_oADDR_3_.D
// Type: Node_reg
BEGIN STEP1B_oADDR_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
END

// Signal Name: STEP1B_oADDR_3_.C
// Type: Node_reg
BEGIN STEP1B_oADDR_3_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP1B_oADDR_3_.CE
// Type: Node_reg
BEGIN STEP1B_oADDR_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
END

// Signal Name: STEP4B_X_3_.D
// Type: Node_reg
BEGIN STEP4B_X_3_.D
Fanin Number		7
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	ipe.BLIF            	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	dataobus_3__n.BLIF  	10
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_X_3_.C
// Type: Node_reg
BEGIN STEP4B_X_3_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_X_3_.CE
// Type: Node_reg
BEGIN STEP4B_X_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP4B_Y_0_.D
// Type: Node_reg
BEGIN STEP4B_Y_0_.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	ipe.BLIF            	1
Fanin Node      	dataobus_0__n.BLIF  	11
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_Y_0_.C
// Type: Node_reg
BEGIN STEP4B_Y_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_Y_0_.CE
// Type: Node_reg
BEGIN STEP4B_Y_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP4B_Y_1_.D
// Type: Node_reg
BEGIN STEP4B_Y_1_.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	ipe.BLIF            	1
Fanin Node      	dataobus_1__n.BLIF  	10
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_Y_1_.C
// Type: Node_reg
BEGIN STEP4B_Y_1_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_Y_1_.CE
// Type: Node_reg
BEGIN STEP4B_Y_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP3_qIR_4_.D
// Type: Node_reg
BEGIN STEP3_qIR_4_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	dataobus_4__n.BLIF  	10
END

// Signal Name: STEP3_qIR_4_.C
// Type: Node_reg
BEGIN STEP3_qIR_4_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP3_qIR_4_.CE
// Type: Node_reg
BEGIN STEP3_qIR_4_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP4B_Y_2_.D
// Type: Node_reg
BEGIN STEP4B_Y_2_.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	ipe.BLIF            	1
Fanin Node      	dataobus_2__n.BLIF  	10
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_Y_2_.C
// Type: Node_reg
BEGIN STEP4B_Y_2_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_Y_2_.CE
// Type: Node_reg
BEGIN STEP4B_Y_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP3_qIR_5_.D
// Type: Node_reg
BEGIN STEP3_qIR_5_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	dataobus_5__n.BLIF  	10
END

// Signal Name: STEP3_qIR_5_.C
// Type: Node_reg
BEGIN STEP3_qIR_5_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP3_qIR_5_.CE
// Type: Node_reg
BEGIN STEP3_qIR_5_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP4B_Y_3_.D
// Type: Node_reg
BEGIN STEP4B_Y_3_.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	ipe.BLIF            	1
Fanin Node      	dataobus_3__n.BLIF  	10
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_Y_3_.C
// Type: Node_reg
BEGIN STEP4B_Y_3_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP4B_Y_3_.CE
// Type: Node_reg
BEGIN STEP4B_Y_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	step4b_n_38_0_n.BLIF	3
END

// Signal Name: STEP3_qIR_6_.D
// Type: Node_reg
BEGIN STEP3_qIR_6_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	dataobus_6__n.BLIF  	11
END

// Signal Name: STEP3_qIR_6_.C
// Type: Node_reg
BEGIN STEP3_qIR_6_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP3_qIR_6_.CE
// Type: Node_reg
BEGIN STEP3_qIR_6_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP4B_M.D
// Type: Node_reg
BEGIN STEP4B_M.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	step4b_n_38_0_n.BLIF	3
Fanin Output    	o_MIDRED_6_.BLIF    	2
Fanin Output    	o_MIDRED_5_.BLIF    	2
END

// Signal Name: STEP4B_M.C
// Type: Node_reg
BEGIN STEP4B_M.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: ipe
// Type: Node
BEGIN ipe
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: step1b_mem_ramout_15_1__un0_n
// Type: Node
BEGIN step1b_mem_ramout_15_1__un0_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__1_.Q	2
END

// Signal Name: step1b_mem_ramout_15_2__un0_n
// Type: Node
BEGIN step1b_mem_ramout_15_2__un0_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__2_.Q	3
END

// Signal Name: STEP5B_oDATA_0_.D
// Type: Node_reg
BEGIN STEP5B_oDATA_0_.D
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_0_.C
// Type: Node_reg
BEGIN STEP5B_oDATA_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP5B_oDATA_0_.CE
// Type: Node_reg
BEGIN STEP5B_oDATA_0_.CE
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_0_.AR
// Type: Node_reg
BEGIN STEP5B_oDATA_0_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: STEP5B_oDATA_1_.D.X1
// Type: Node_reg
BEGIN STEP5B_oDATA_1_.D.X1
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	step4b_n_16_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_1_.D.X2
// Type: Node_reg
BEGIN STEP5B_oDATA_1_.D.X2
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_P_0_a2_1_.BLIF	4
Fanin Node      	step4b_n_16_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_1_.C
// Type: Node_reg
BEGIN STEP5B_oDATA_1_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP5B_oDATA_1_.CE
// Type: Node_reg
BEGIN STEP5B_oDATA_1_.CE
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_1_.AR
// Type: Node_reg
BEGIN STEP5B_oDATA_1_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: N_739
// Type: Node
BEGIN N_739
Fanin Number		11
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__0_.Q	4
END

// Signal Name: step1b_mem_ramout_15_3__un0_n
// Type: Node
BEGIN step1b_mem_ramout_15_3__un0_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__3_.Q	4
END

// Signal Name: STEP5B_oDATA_2_.D
// Type: Node_reg
BEGIN STEP5B_oDATA_2_.D
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_2_.C
// Type: Node_reg
BEGIN STEP5B_oDATA_2_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP5B_oDATA_2_.CE
// Type: Node_reg
BEGIN STEP5B_oDATA_2_.CE
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_2_.AR
// Type: Node_reg
BEGIN STEP5B_oDATA_2_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: STEP5B_oDATA_3_.D
// Type: Node_reg
BEGIN STEP5B_oDATA_3_.D
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_3_.C
// Type: Node_reg
BEGIN STEP5B_oDATA_3_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP5B_oDATA_3_.CE
// Type: Node_reg
BEGIN STEP5B_oDATA_3_.CE
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP5B_oDATA_3_.AR
// Type: Node_reg
BEGIN STEP5B_oDATA_3_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: step1b_mem_ramout_15_4__un0_n
// Type: Node
BEGIN step1b_mem_ramout_15_4__un0_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__4_.Q	1
END

// Signal Name: step1b_mem_ramout_15_5__un0_n
// Type: Node
BEGIN step1b_mem_ramout_15_5__un0_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__5_.Q	1
END

// Signal Name: step1b_mem_ramout_15_6__un0_n
// Type: Node
BEGIN step1b_mem_ramout_15_6__un0_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__6_.Q	1
END

// Signal Name: STEP2_qPC_0_.D
// Type: Node_reg
BEGIN STEP2_qPC_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP2_qPC_0_.Q      	1
END

// Signal Name: STEP2_qPC_0_.C
// Type: Node_reg
BEGIN STEP2_qPC_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP2_qPC_0_.CE
// Type: Node_reg
BEGIN STEP2_qPC_0_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP2_qPC_0_.AR
// Type: Node_reg
BEGIN STEP2_qPC_0_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: STEP2_qPC_1_.D
// Type: Node_reg
BEGIN STEP2_qPC_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP2_qPC_0_.Q      	1
Fanin Node      	STEP2_qPC_1_.Q      	2
END

// Signal Name: STEP2_qPC_1_.C
// Type: Node_reg
BEGIN STEP2_qPC_1_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP2_qPC_1_.CE
// Type: Node_reg
BEGIN STEP2_qPC_1_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP2_qPC_1_.AR
// Type: Node_reg
BEGIN STEP2_qPC_1_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: STEP2_qPC_2_.D
// Type: Node_reg
BEGIN STEP2_qPC_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP2_qPC_0_.Q      	1
Fanin Node      	STEP2_qPC_1_.Q      	2
Fanin Node      	STEP2_qPC_2_.Q      	3
END

// Signal Name: STEP2_qPC_2_.C
// Type: Node_reg
BEGIN STEP2_qPC_2_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP2_qPC_2_.CE
// Type: Node_reg
BEGIN STEP2_qPC_2_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP2_qPC_2_.AR
// Type: Node_reg
BEGIN STEP2_qPC_2_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: STEP2_qPC_3_.D
// Type: Node_reg
BEGIN STEP2_qPC_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	STEP2_qPC_0_.Q      	1
Fanin Node      	STEP2_qPC_1_.Q      	2
Fanin Node      	STEP2_qPC_2_.Q      	3
Fanin Node      	STEP2_qPC_3_.Q      	4
END

// Signal Name: STEP2_qPC_3_.C
// Type: Node_reg
BEGIN STEP2_qPC_3_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP2_qPC_3_.CE
// Type: Node_reg
BEGIN STEP2_qPC_3_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP2_qPC_3_.AR
// Type: Node_reg
BEGIN STEP2_qPC_3_.AR
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
END

// Signal Name: step1b_mem_1_1__n
// Type: Node
BEGIN step1b_mem_1_1__n
Fanin Number		20
Pterm Number		16
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__1_.Q	2
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__1_.Q	2
END

// Signal Name: step1b_mem_1_2__n
// Type: Node
BEGIN step1b_mem_1_2__n
Fanin Number		20
Pterm Number		16
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__2_.Q	3
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__2_.Q	3
END

// Signal Name: step1b_mem_1_3__n
// Type: Node
BEGIN step1b_mem_1_3__n
Fanin Number		20
Pterm Number		16
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__3_.Q	4
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__3_.Q	4
END

// Signal Name: step1b_mem_1_4__n
// Type: Node
BEGIN step1b_mem_1_4__n
Fanin Number		20
Pterm Number		16
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__4_.Q	1
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__4_.Q	1
END

// Signal Name: step1b_mem_1_5__n
// Type: Node
BEGIN step1b_mem_1_5__n
Fanin Number		20
Pterm Number		16
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__5_.Q	1
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__5_.Q	1
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__5_.Q	1
END

// Signal Name: STEP4B_STEP4B_S_1_0_a2_2_.X1
// Type: Node
BEGIN STEP4B_STEP4B_S_1_0_a2_2_.X1
Fanin Number		3
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_Y_2_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	step4b_step4b_c_0_1__n.BLIF	4
END

// Signal Name: STEP4B_STEP4B_S_1_0_a2_2_.X2
// Type: Node
BEGIN STEP4B_STEP4B_S_1_0_a2_2_.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_2_.Q       	3
END

// Signal Name: step4b_step4b_c_2__n
// Type: Node
BEGIN step4b_step4b_c_2__n
Fanin Number		4
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_2_.Q       	3
Fanin Node      	STEP4B_Y_2_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	step4b_step4b_c_0_1__n.BLIF	4
END

// Signal Name: STEP4B_STEP4B_un2_oVF_0_a2
// Type: Node
BEGIN STEP4B_STEP4B_un2_oVF_0_a2
Fanin Number		3
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_3_.Q       	5
Fanin Node      	STEP4B_Y_3_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP4B_STEP4B_P_0_a2_1_
// Type: Node
BEGIN STEP4B_STEP4B_P_0_a2_1_
Fanin Number		3
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_1_.Q       	7
Fanin Node      	STEP4B_Y_1_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram0__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram0__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: addrbus_0_3__n
// Type: Node
BEGIN addrbus_0_3__n
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP2_qPC_3_.Q      	4
Fanin Node      	STEP3_qIR_3_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram1__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram1__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: addrbus_0_2__n
// Type: Node
BEGIN addrbus_0_2__n
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP2_qPC_2_.Q      	3
Fanin Node      	STEP3_qIR_2_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: N_795
// Type: Node
BEGIN N_795
Fanin Number		11
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__0_.Q	4
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__0_.Q	4
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram2__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram2__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: N_801
// Type: Node
BEGIN N_801
Fanin Number		11
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__6_.Q	1
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__6_.Q	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram3__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram3__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram4__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram4__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: step4b_n_38_0_n
// Type: Node
BEGIN step4b_n_38_0_n
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram5__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram5__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram6__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram6__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: aluodata_0_1__n
// Type: Node
BEGIN aluodata_0_1__n
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	STEP4B_STEP4B_P_0_a2_1_.BLIF	4
Fanin Node      	step4b_n_16_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram7__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram7__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram8__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram8__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP3_qIR_0_.D
// Type: Node_reg
BEGIN STEP3_qIR_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	dataobus_0__n.BLIF  	11
END

// Signal Name: STEP3_qIR_0_.C
// Type: Node_reg
BEGIN STEP3_qIR_0_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP3_qIR_0_.CE
// Type: Node_reg
BEGIN STEP3_qIR_0_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP3_qIR_1_.D
// Type: Node_reg
BEGIN STEP3_qIR_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	dataobus_1__n.BLIF  	10
END

// Signal Name: STEP3_qIR_1_.C
// Type: Node_reg
BEGIN STEP3_qIR_1_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP3_qIR_1_.CE
// Type: Node_reg
BEGIN STEP3_qIR_1_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP3_qIR_2_.D
// Type: Node_reg
BEGIN STEP3_qIR_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	dataobus_2__n.BLIF  	10
END

// Signal Name: STEP3_qIR_2_.C
// Type: Node_reg
BEGIN STEP3_qIR_2_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP3_qIR_2_.CE
// Type: Node_reg
BEGIN STEP3_qIR_2_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP3_qIR_3_.D
// Type: Node_reg
BEGIN STEP3_qIR_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	dataobus_3__n.BLIF  	10
END

// Signal Name: STEP3_qIR_3_.C
// Type: Node_reg
BEGIN STEP3_qIR_3_.C
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	RGTPB_Q.Q           	1
END

// Signal Name: STEP3_qIR_3_.CE
// Type: Node_reg
BEGIN STEP3_qIR_3_.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	o_JUMBO_0_.Q        	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram9__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram9__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram10__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram10__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: dataobus_0__n
// Type: Node
BEGIN dataobus_0__n
Fanin Number		17
Pterm Number		11
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	N_739.BLIF          	8
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram0__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram1__0_.Q	4
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram2__0_.Q	4
Fanin Node      	N_795.BLIF          	8
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram3__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram4__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram5__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram6__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram7__0_.Q	4
Fanin Node      	step1b_mem_1_ramout_15_0__un1_n.BLIF	8
END

// Signal Name: dataobus_1__n
// Type: Node
BEGIN dataobus_1__n
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	step1b_mem_ramout_15_1__un0_n.BLIF	8
Fanin Node      	step1b_mem_1_1__n.BLIF	16
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__1_.Q	2
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__1_.Q	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: dataobus_2__n
// Type: Node
BEGIN dataobus_2__n
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	step1b_mem_ramout_15_2__un0_n.BLIF	8
Fanin Node      	step1b_mem_1_2__n.BLIF	16
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__2_.Q	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__2_.Q	3
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: dataobus_3__n
// Type: Node
BEGIN dataobus_3__n
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	step1b_mem_ramout_15_3__un0_n.BLIF	8
Fanin Node      	step1b_mem_1_3__n.BLIF	16
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__3_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__3_.Q	4
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: dataobus_4__n
// Type: Node
BEGIN dataobus_4__n
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	step1b_mem_ramout_15_4__un0_n.BLIF	8
Fanin Node      	step1b_mem_1_4__n.BLIF	16
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__4_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__4_.Q	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: dataobus_5__n
// Type: Node
BEGIN dataobus_5__n
Fanin Number		15
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	step1b_mem_ramout_15_5__un0_n.BLIF	8
Fanin Node      	step1b_mem_1_5__n.BLIF	16
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__5_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__5_.Q	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: dataobus_6__n
// Type: Node
BEGIN dataobus_6__n
Fanin Number		17
Pterm Number		11
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	step1b_mem_1_ramout_15_6__un1_n.BLIF	8
Fanin Node      	STEP1B_oADDR_0_.Q   	1
Fanin Node      	STEP1B_oADDR_1_.Q   	2
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	step1b_mem_ramout_15_6__un0_n.BLIF	8
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	N_801.BLIF          	8
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__6_.Q	1
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__6_.Q	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram11__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram11__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: N_924
// Type: Node
BEGIN N_924
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	STEP1B_oADDR_1_.Q   	2
END

// Signal Name: N_925
// Type: Node
BEGIN N_925
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_2_.Q   	3
Fanin Node      	addrbus_0_2__n.BLIF 	3
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram12__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram12__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram13__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram13__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram14__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram14__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__0_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__0_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_0_.BLIF         	0
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__0_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__0_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__0_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__1_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__1_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_1_.BLIF         	0
Fanin Node      	aluodata_0_1__n.BLIF	5
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__1_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__1_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__1_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__2_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__2_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_2_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	STEP4B_STEP4B_S_1_0_a2_2_.BLIF	4
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__2_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__2_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__2_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__3_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__3_.D
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_3_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_step4b_c_2__n.BLIF	5
Fanin Node      	STEP4B_STEP4B_un2_oVF_0_a2.BLIF	4
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__3_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__3_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__3_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__4_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_4_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__4_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__4_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__4_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__5_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__5_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_5_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__5_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__5_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__5_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__6_.D
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__6_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Input     	DIP_6_.BLIF         	0
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__6_.C
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	un1_s1bc_0__n.BLIF  	2
END

// Signal Name: STEP1B_MEM_STEP1B_MEM_ram15__6_.CE
// Type: Node_reg
BEGIN STEP1B_MEM_STEP1B_MEM_ram15__6_.CE
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	N_924.BLIF          	2
Fanin Node      	N_925.BLIF          	2
Fanin Node      	step1b_un1_iaddr_0__n.BLIF	2
Fanin Node      	step1b_un1_iaddr_3__n.BLIF	2
Fanin Node      	N_923.BLIF          	2
END

// Signal Name: step1b_un1_iaddr_0__n
// Type: Node
BEGIN step1b_un1_iaddr_0__n
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	STEP1B_oADDR_0_.Q   	1
END

// Signal Name: step1b_un1_iaddr_3__n
// Type: Node
BEGIN step1b_un1_iaddr_3__n
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP1B_oADDR_3_.Q   	4
Fanin Node      	addrbus_0_3__n.BLIF 	3
END

// Signal Name: N_923
// Type: Node
BEGIN N_923
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: step4b_n_16_0_n
// Type: Node
BEGIN step4b_n_16_0_n
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_16_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: step4b_n_18_0_n
// Type: Node
BEGIN step4b_n_18_0_n
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_18_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: step4b_n_12_0_n
// Type: Node
BEGIN step4b_n_12_0_n
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_12_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: step4b_n_20_0_n
// Type: Node
BEGIN step4b_n_20_0_n
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Node      	step4b_n_20_0_n.BLIF	2
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Signal Name: step4b_step4b_c_0_1__n
// Type: Node
BEGIN step4b_step4b_c_0_1__n
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	STEP4B_X_0_.Q       	5
Fanin Node      	STEP4B_X_1_.Q       	7
Fanin Node      	STEP4B_Y_0_.Q       	3
Fanin Node      	STEP4B_Y_1_.Q       	3
Fanin Node      	STEP4B_M.Q          	2
Fanin Node      	STEP4B_STEP4B_P_0_a2_1_.BLIF	4
END

// Signal Name: step1b_mem_1_ramout_15_0__un1_n
// Type: Node
BEGIN step1b_mem_1_ramout_15_0__un1_n
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	addrbus_0__n.BLIF   	3
Fanin Node      	addrbus_1__n.BLIF   	3
Fanin Node      	addrbus_0_3__n.BLIF 	3
Fanin Node      	addrbus_0_2__n.BLIF 	3
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram8__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram9__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram10__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram11__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram12__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram13__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram14__0_.Q	4
Fanin Node      	STEP1B_MEM_STEP1B_MEM_ram15__0_.Q	4
END

// Signal Name: o_JUMBO_0__0
// Type: Node
BEGIN o_JUMBO_0__0
Fanin Number		6
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	DIP_7_.BLIF         	0
Fanin Node      	LFTPB_Q.Q           	1
Fanin Node      	STEP3_qIR_4_.Q      	1
Fanin Node      	STEP3_qIR_5_.Q      	1
Fanin Node      	STEP3_qIR_6_.Q      	1
Fanin Output    	o_MIDRED_0_.Q       	1
END

// Design 'lab13_top' used clock signal list:
CLOCK	DIP_7_
CLOCK	i_S2_NO
CLOCK	i_S1_NO

