
nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3f0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001120  0800e5d0  0800e5d0  0001e5d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f6f0  0800f6f0  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800f6f0  0800f6f0  0001f6f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f6f8  0800f6f8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f6f8  0800f6f8  0001f6f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f6fc  0800f6fc  0001f6fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800f700  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fe4  200001e4  0800f8e4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200051c8  0800f8e4  000251c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bed6  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000059fa  00000000  00000000  0004c0ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001e60  00000000  00000000  00051ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001be8  00000000  00000000  00053948  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029f9f  00000000  00000000  00055530  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001bd7e  00000000  00000000  0007f4cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f3555  00000000  00000000  0009b24d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018e7a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008ed0  00000000  00000000  0018e820  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e5b8 	.word	0x0800e5b8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e8 	.word	0x200001e8
 800021c:	0800e5b8 	.word	0x0800e5b8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cec:	f000 b972 	b.w	8000fd4 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	4604      	mov	r4, r0
 8000d10:	4688      	mov	r8, r1
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d14b      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d16:	428a      	cmp	r2, r1
 8000d18:	4615      	mov	r5, r2
 8000d1a:	d967      	bls.n	8000dec <__udivmoddi4+0xe4>
 8000d1c:	fab2 f282 	clz	r2, r2
 8000d20:	b14a      	cbz	r2, 8000d36 <__udivmoddi4+0x2e>
 8000d22:	f1c2 0720 	rsb	r7, r2, #32
 8000d26:	fa01 f302 	lsl.w	r3, r1, r2
 8000d2a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d2e:	4095      	lsls	r5, r2
 8000d30:	ea47 0803 	orr.w	r8, r7, r3
 8000d34:	4094      	lsls	r4, r2
 8000d36:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d3a:	0c23      	lsrs	r3, r4, #16
 8000d3c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d40:	fa1f fc85 	uxth.w	ip, r5
 8000d44:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d48:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d4c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d50:	4299      	cmp	r1, r3
 8000d52:	d909      	bls.n	8000d68 <__udivmoddi4+0x60>
 8000d54:	18eb      	adds	r3, r5, r3
 8000d56:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d5a:	f080 811b 	bcs.w	8000f94 <__udivmoddi4+0x28c>
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	f240 8118 	bls.w	8000f94 <__udivmoddi4+0x28c>
 8000d64:	3f02      	subs	r7, #2
 8000d66:	442b      	add	r3, r5
 8000d68:	1a5b      	subs	r3, r3, r1
 8000d6a:	b2a4      	uxth	r4, r4
 8000d6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d78:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d7c:	45a4      	cmp	ip, r4
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x8c>
 8000d80:	192c      	adds	r4, r5, r4
 8000d82:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d86:	f080 8107 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d8a:	45a4      	cmp	ip, r4
 8000d8c:	f240 8104 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d90:	3802      	subs	r0, #2
 8000d92:	442c      	add	r4, r5
 8000d94:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d98:	eba4 040c 	sub.w	r4, r4, ip
 8000d9c:	2700      	movs	r7, #0
 8000d9e:	b11e      	cbz	r6, 8000da8 <__udivmoddi4+0xa0>
 8000da0:	40d4      	lsrs	r4, r2
 8000da2:	2300      	movs	r3, #0
 8000da4:	e9c6 4300 	strd	r4, r3, [r6]
 8000da8:	4639      	mov	r1, r7
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0xbe>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80eb 	beq.w	8000f8e <__udivmoddi4+0x286>
 8000db8:	2700      	movs	r7, #0
 8000dba:	e9c6 0100 	strd	r0, r1, [r6]
 8000dbe:	4638      	mov	r0, r7
 8000dc0:	4639      	mov	r1, r7
 8000dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc6:	fab3 f783 	clz	r7, r3
 8000dca:	2f00      	cmp	r7, #0
 8000dcc:	d147      	bne.n	8000e5e <__udivmoddi4+0x156>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d302      	bcc.n	8000dd8 <__udivmoddi4+0xd0>
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	f200 80fa 	bhi.w	8000fcc <__udivmoddi4+0x2c4>
 8000dd8:	1a84      	subs	r4, r0, r2
 8000dda:	eb61 0303 	sbc.w	r3, r1, r3
 8000dde:	2001      	movs	r0, #1
 8000de0:	4698      	mov	r8, r3
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	d0e0      	beq.n	8000da8 <__udivmoddi4+0xa0>
 8000de6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dea:	e7dd      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000dec:	b902      	cbnz	r2, 8000df0 <__udivmoddi4+0xe8>
 8000dee:	deff      	udf	#255	; 0xff
 8000df0:	fab2 f282 	clz	r2, r2
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f040 808f 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000dfa:	1b49      	subs	r1, r1, r5
 8000dfc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e00:	fa1f f885 	uxth.w	r8, r5
 8000e04:	2701      	movs	r7, #1
 8000e06:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e0a:	0c23      	lsrs	r3, r4, #16
 8000e0c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e10:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e14:	fb08 f10c 	mul.w	r1, r8, ip
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1c:	18eb      	adds	r3, r5, r3
 8000e1e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4299      	cmp	r1, r3
 8000e26:	f200 80cd 	bhi.w	8000fc4 <__udivmoddi4+0x2bc>
 8000e2a:	4684      	mov	ip, r0
 8000e2c:	1a59      	subs	r1, r3, r1
 8000e2e:	b2a3      	uxth	r3, r4
 8000e30:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e34:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e38:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e3c:	fb08 f800 	mul.w	r8, r8, r0
 8000e40:	45a0      	cmp	r8, r4
 8000e42:	d907      	bls.n	8000e54 <__udivmoddi4+0x14c>
 8000e44:	192c      	adds	r4, r5, r4
 8000e46:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e4a:	d202      	bcs.n	8000e52 <__udivmoddi4+0x14a>
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	f200 80b6 	bhi.w	8000fbe <__udivmoddi4+0x2b6>
 8000e52:	4618      	mov	r0, r3
 8000e54:	eba4 0408 	sub.w	r4, r4, r8
 8000e58:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e5c:	e79f      	b.n	8000d9e <__udivmoddi4+0x96>
 8000e5e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e62:	40bb      	lsls	r3, r7
 8000e64:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e68:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e6c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e70:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e74:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e78:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e7c:	4325      	orrs	r5, r4
 8000e7e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e82:	0c2c      	lsrs	r4, r5, #16
 8000e84:	fb08 3319 	mls	r3, r8, r9, r3
 8000e88:	fa1f fa8e 	uxth.w	sl, lr
 8000e8c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e90:	fb09 f40a 	mul.w	r4, r9, sl
 8000e94:	429c      	cmp	r4, r3
 8000e96:	fa02 f207 	lsl.w	r2, r2, r7
 8000e9a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1e 0303 	adds.w	r3, lr, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ea8:	f080 8087 	bcs.w	8000fba <__udivmoddi4+0x2b2>
 8000eac:	429c      	cmp	r4, r3
 8000eae:	f240 8084 	bls.w	8000fba <__udivmoddi4+0x2b2>
 8000eb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb6:	4473      	add	r3, lr
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	b2ad      	uxth	r5, r5
 8000ebc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ec4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ec8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ecc:	45a2      	cmp	sl, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ed4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ed8:	d26b      	bcs.n	8000fb2 <__udivmoddi4+0x2aa>
 8000eda:	45a2      	cmp	sl, r4
 8000edc:	d969      	bls.n	8000fb2 <__udivmoddi4+0x2aa>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4474      	add	r4, lr
 8000ee2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	eba4 040a 	sub.w	r4, r4, sl
 8000eee:	454c      	cmp	r4, r9
 8000ef0:	46c2      	mov	sl, r8
 8000ef2:	464b      	mov	r3, r9
 8000ef4:	d354      	bcc.n	8000fa0 <__udivmoddi4+0x298>
 8000ef6:	d051      	beq.n	8000f9c <__udivmoddi4+0x294>
 8000ef8:	2e00      	cmp	r6, #0
 8000efa:	d069      	beq.n	8000fd0 <__udivmoddi4+0x2c8>
 8000efc:	ebb1 050a 	subs.w	r5, r1, sl
 8000f00:	eb64 0403 	sbc.w	r4, r4, r3
 8000f04:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f08:	40fd      	lsrs	r5, r7
 8000f0a:	40fc      	lsrs	r4, r7
 8000f0c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f10:	e9c6 5400 	strd	r5, r4, [r6]
 8000f14:	2700      	movs	r7, #0
 8000f16:	e747      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000f18:	f1c2 0320 	rsb	r3, r2, #32
 8000f1c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f20:	4095      	lsls	r5, r2
 8000f22:	fa01 f002 	lsl.w	r0, r1, r2
 8000f26:	fa21 f303 	lsr.w	r3, r1, r3
 8000f2a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f2e:	4338      	orrs	r0, r7
 8000f30:	0c01      	lsrs	r1, r0, #16
 8000f32:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f36:	fa1f f885 	uxth.w	r8, r5
 8000f3a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f42:	fb07 f308 	mul.w	r3, r7, r8
 8000f46:	428b      	cmp	r3, r1
 8000f48:	fa04 f402 	lsl.w	r4, r4, r2
 8000f4c:	d907      	bls.n	8000f5e <__udivmoddi4+0x256>
 8000f4e:	1869      	adds	r1, r5, r1
 8000f50:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f54:	d22f      	bcs.n	8000fb6 <__udivmoddi4+0x2ae>
 8000f56:	428b      	cmp	r3, r1
 8000f58:	d92d      	bls.n	8000fb6 <__udivmoddi4+0x2ae>
 8000f5a:	3f02      	subs	r7, #2
 8000f5c:	4429      	add	r1, r5
 8000f5e:	1acb      	subs	r3, r1, r3
 8000f60:	b281      	uxth	r1, r0
 8000f62:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f66:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f6e:	fb00 f308 	mul.w	r3, r0, r8
 8000f72:	428b      	cmp	r3, r1
 8000f74:	d907      	bls.n	8000f86 <__udivmoddi4+0x27e>
 8000f76:	1869      	adds	r1, r5, r1
 8000f78:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f7c:	d217      	bcs.n	8000fae <__udivmoddi4+0x2a6>
 8000f7e:	428b      	cmp	r3, r1
 8000f80:	d915      	bls.n	8000fae <__udivmoddi4+0x2a6>
 8000f82:	3802      	subs	r0, #2
 8000f84:	4429      	add	r1, r5
 8000f86:	1ac9      	subs	r1, r1, r3
 8000f88:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f8c:	e73b      	b.n	8000e06 <__udivmoddi4+0xfe>
 8000f8e:	4637      	mov	r7, r6
 8000f90:	4630      	mov	r0, r6
 8000f92:	e709      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000f94:	4607      	mov	r7, r0
 8000f96:	e6e7      	b.n	8000d68 <__udivmoddi4+0x60>
 8000f98:	4618      	mov	r0, r3
 8000f9a:	e6fb      	b.n	8000d94 <__udivmoddi4+0x8c>
 8000f9c:	4541      	cmp	r1, r8
 8000f9e:	d2ab      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000fa4:	eb69 020e 	sbc.w	r2, r9, lr
 8000fa8:	3801      	subs	r0, #1
 8000faa:	4613      	mov	r3, r2
 8000fac:	e7a4      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fae:	4660      	mov	r0, ip
 8000fb0:	e7e9      	b.n	8000f86 <__udivmoddi4+0x27e>
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	e795      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb6:	4667      	mov	r7, ip
 8000fb8:	e7d1      	b.n	8000f5e <__udivmoddi4+0x256>
 8000fba:	4681      	mov	r9, r0
 8000fbc:	e77c      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fbe:	3802      	subs	r0, #2
 8000fc0:	442c      	add	r4, r5
 8000fc2:	e747      	b.n	8000e54 <__udivmoddi4+0x14c>
 8000fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc8:	442b      	add	r3, r5
 8000fca:	e72f      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fcc:	4638      	mov	r0, r7
 8000fce:	e708      	b.n	8000de2 <__udivmoddi4+0xda>
 8000fd0:	4637      	mov	r7, r6
 8000fd2:	e6e9      	b.n	8000da8 <__udivmoddi4+0xa0>

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <_ZN7EncoderC1Ev>:

protected:
	void set_angle(float new_angle); // angle_ can be set by child classes that implement specific encoders

public:
	Encoder() {} // constructor does nothing
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	4a08      	ldr	r2, [pc, #32]	; (8001004 <_ZN7EncoderC1Ev+0x2c>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	f04f 0200 	mov.w	r2, #0
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	0800f3a0 	.word	0x0800f3a0

08001008 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>:
/* NOTE: Code is written for SPI mode 1 (I think), with 8-bit words. Could be rewritten for 16-bit words using HAL NSS pin function. */

/**
 * @brief Constructor.
 */
AS5048A::AS5048A(
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
 8001014:	807b      	strh	r3, [r7, #2]
		uint16_t encoder_cs_pin,
		uint32_t spi_timeout)
	: encoder_spi_(encoder_spi)
	, encoder_cs_port_(encoder_cs_port)
	, encoder_cs_pin_(encoder_cs_pin)
	, spi_timeout_(spi_timeout)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ffdd 	bl	8000fd8 <_ZN7EncoderC1Ev>
 800101e:	4a0a      	ldr	r2, [pc, #40]	; (8001048 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm+0x40>)
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	611a      	str	r2, [r3, #16]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	887a      	ldrh	r2, [r7, #2]
 8001034:	829a      	strh	r2, [r3, #20]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	619a      	str	r2, [r3, #24]
{

}
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	0800f390 	.word	0x0800f390

0800104c <_ZN7AS5048A4InitEv>:

/**
 * @brief Initializes the interface to the AS5048A
 */
void AS5048A::Init() {
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	ClearErrorFlag_(); // clear the error flag in case it was set during a previous transaction
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f000 f8f5 	bl	8001244 <_ZN7AS5048A15ClearErrorFlag_Ev>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <_ZN7AS5048A6UpdateEv>:

/**
 * @brief Reads the AS5048A encoder over SPI.
 */
void AS5048A::Update() {
 8001062:	b590      	push	{r4, r7, lr}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
	set_angle(ReadAngle_());
 800106a:	687c      	ldr	r4, [r7, #4]
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f000 f89f 	bl	80011b0 <_ZN7AS5048A10ReadAngle_Ev>
 8001072:	eef0 7a40 	vmov.f32	s15, s0
 8001076:	eeb0 0a67 	vmov.f32	s0, s15
 800107a:	4620      	mov	r0, r4
 800107c:	f000 f9e8 	bl	8001450 <_ZN7Encoder9set_angleEf>
}
 8001080:	bf00      	nop
 8001082:	370c      	adds	r7, #12
 8001084:	46bd      	mov	sp, r7
 8001086:	bd90      	pop	{r4, r7, pc}

08001088 <_ZN7AS5048A15CalcEvenParity_Et>:
/**
 * @brief Calculates the parity bit to ensure that a 16-bit unsigned integer has even parity.
 * @param[in] val 16-bit value that needs a parity bit (only the 15 LS bits are read).
 * @retval The parity bit that will reside in the MS bit to make the uint16_t have even parity.
 */
uint8_t AS5048A::CalcEvenParity_(uint16_t val) {
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
	uint8_t par = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	73fb      	strb	r3, [r7, #15]
	for (uint8_t shift = 0; shift < 15; shift++) {
 8001098:	2300      	movs	r3, #0
 800109a:	73bb      	strb	r3, [r7, #14]
 800109c:	7bbb      	ldrb	r3, [r7, #14]
 800109e:	2b0e      	cmp	r3, #14
 80010a0:	d810      	bhi.n	80010c4 <_ZN7AS5048A15CalcEvenParity_Et+0x3c>
		par ^= ((val >> shift) & 0x1);
 80010a2:	887a      	ldrh	r2, [r7, #2]
 80010a4:	7bbb      	ldrb	r3, [r7, #14]
 80010a6:	fa42 f303 	asr.w	r3, r2, r3
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	b25a      	sxtb	r2, r3
 80010b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b6:	4053      	eors	r3, r2
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	73fb      	strb	r3, [r7, #15]
	for (uint8_t shift = 0; shift < 15; shift++) {
 80010bc:	7bbb      	ldrb	r3, [r7, #14]
 80010be:	3301      	adds	r3, #1
 80010c0:	73bb      	strb	r3, [r7, #14]
 80010c2:	e7eb      	b.n	800109c <_ZN7AS5048A15CalcEvenParity_Et+0x14>
	}
	return par;
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <_ZN7AS5048A20CreateCommandPacket_Eth>:
 * @brief Creates a data packet for specifying an AS5048A address.
 * @param[in] addr 14 bit address code.
 * @param[in] rw 1-bit read(1)/write(0) flag.
 * @retval 16-bit command packet.
 */
uint16_t AS5048A::CreateCommandPacket_(uint16_t addr, uint8_t rw) {
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b084      	sub	sp, #16
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	460b      	mov	r3, r1
 80010dc:	807b      	strh	r3, [r7, #2]
 80010de:	4613      	mov	r3, r2
 80010e0:	707b      	strb	r3, [r7, #1]
	uint16_t pack = addr & (0xFFFF >> 2); // ignore 2 MSbs
 80010e2:	887b      	ldrh	r3, [r7, #2]
 80010e4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80010e8:	81fb      	strh	r3, [r7, #14]
	pack |= (rw & 0b1) << 14; // mask r/w bit, set as bit 15
 80010ea:	787b      	ldrb	r3, [r7, #1]
 80010ec:	039b      	lsls	r3, r3, #14
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	81fb      	strh	r3, [r7, #14]
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 8001100:	89fb      	ldrh	r3, [r7, #14]
 8001102:	4619      	mov	r1, r3
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff ffbf 	bl	8001088 <_ZN7AS5048A15CalcEvenParity_Et>
 800110a:	4603      	mov	r3, r0
 800110c:	03db      	lsls	r3, r3, #15
 800110e:	b21a      	sxth	r2, r3
 8001110:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001114:	4313      	orrs	r3, r2
 8001116:	b21b      	sxth	r3, r3
 8001118:	81fb      	strh	r3, [r7, #14]
	return pack;
 800111a:	89fb      	ldrh	r3, [r7, #14]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <_ZN7AS5048A18CreateWritePacket_Et>:
/**
 * @brief Creates a data packet that can be written to a previously specified AS5048A address.
 * @param[in] data 14 bit data to write to the selected address.
 * @retval 16-bit write packet with parity bit and reserved bit populated.
 */
uint16_t AS5048A::CreateWritePacket_(uint16_t data) {
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	807b      	strh	r3, [r7, #2]
	uint16_t pack = data & (0xFFFF >> 2); // ignore 2 MSBs
 8001130:	887b      	ldrh	r3, [r7, #2]
 8001132:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001136:	81fb      	strh	r3, [r7, #14]
	// bit 14 has to be 0 (already done)
	pack |= CalcEvenParity_(pack) << 15; // set parity bit
 8001138:	89fb      	ldrh	r3, [r7, #14]
 800113a:	4619      	mov	r1, r3
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ffa3 	bl	8001088 <_ZN7AS5048A15CalcEvenParity_Et>
 8001142:	4603      	mov	r3, r0
 8001144:	03db      	lsls	r3, r3, #15
 8001146:	b21a      	sxth	r2, r3
 8001148:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800114c:	4313      	orrs	r3, r2
 800114e:	b21b      	sxth	r3, r3
 8001150:	81fb      	strh	r3, [r7, #14]
	return pack;
 8001152:	89fb      	ldrh	r3, [r7, #14]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <_ZN7AS5048A20ParseReceivedPacket_Et>:
/**
 * @brief Extracts data from a packet received from the AS5048A. Can indicate a parity error with PARSE_ERR.
 * @param[in] packet Raw SPI packet received from AS5048a.
 * @retval Extracted data if parse successful, otherwise PARSE_ERR.
 */
uint16_t AS5048A::ParseReceivedPacket_(uint16_t packet) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
	if ((packet >> 14) & 0x1) {
 8001168:	887b      	ldrh	r3, [r7, #2]
 800116a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d002      	beq.n	8001178 <_ZN7AS5048A20ParseReceivedPacket_Et+0x1c>
		// EF error flag is set, issue with previous host transmission
		return PARSE_ERR;
 8001172:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001176:	e016      	b.n	80011a6 <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	if (CalcEvenParity_(packet) != (packet >> 15)) {
 8001178:	887b      	ldrh	r3, [r7, #2]
 800117a:	4619      	mov	r1, r3
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ff83 	bl	8001088 <_ZN7AS5048A15CalcEvenParity_Et>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	887b      	ldrh	r3, [r7, #2]
 8001188:	13db      	asrs	r3, r3, #15
 800118a:	429a      	cmp	r2, r3
 800118c:	bf14      	ite	ne
 800118e:	2301      	movne	r3, #1
 8001190:	2300      	moveq	r3, #0
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	d002      	beq.n	800119e <_ZN7AS5048A20ParseReceivedPacket_Et+0x42>
		// parity bit is incorrect
		return PARSE_ERR;
 8001198:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800119c:	e003      	b.n	80011a6 <_ZN7AS5048A20ParseReceivedPacket_Et+0x4a>
	}
	return (packet & (0xFFFF >> 2));
 800119e:	887b      	ldrh	r3, [r7, #2]
 80011a0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80011a4:	b29b      	uxth	r3, r3
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <_ZN7AS5048A10ReadAngle_Ev>:

/**
 * @brief SPI interface function that reads the current angle from the encoder.
 * @retval The value of the angle that was read, or PARSE_ERR (0xFFFF) if error encountered.
 */
float AS5048A::ReadAngle_() {
 80011b0:	b590      	push	{r4, r7, lr}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	uint16_t read_cmd = CreateCommandPacket_(ADDR_ANGLE, CMD_READ);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff ff87 	bl	80010d2 <_ZN7AS5048A20CreateCommandPacket_Eth>
 80011c4:	4603      	mov	r3, r0
 80011c6:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(read_cmd);
 80011c8:	89fb      	ldrh	r3, [r7, #14]
 80011ca:	4619      	mov	r1, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 f85d 	bl	800128c <_ZN7AS5048A14SPITransmit16_Et>

	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 80011d2:	2100      	movs	r1, #0
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ffa5 	bl	8001124 <_ZN7AS5048A18CreateWritePacket_Et>
 80011da:	4603      	mov	r3, r0
 80011dc:	81bb      	strh	r3, [r7, #12]
	uint16_t raw_angle_val = ParseReceivedPacket_(SPITransmitReceive16_(dummy_data));
 80011de:	89bb      	ldrh	r3, [r7, #12]
 80011e0:	4619      	mov	r1, r3
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f000 f87c 	bl	80012e0 <_ZN7AS5048A21SPITransmitReceive16_Et>
 80011e8:	4603      	mov	r3, r0
 80011ea:	4619      	mov	r1, r3
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ffb5 	bl	800115c <_ZN7AS5048A20ParseReceivedPacket_Et>
 80011f2:	4603      	mov	r3, r0
 80011f4:	817b      	strh	r3, [r7, #10]
	return raw_angle_val * 360.0 / DATA_MAX;
 80011f6:	897b      	ldrh	r3, [r7, #10]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff f9bb 	bl	8000574 <__aeabi_i2d>
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <_ZN7AS5048A10ReadAngle_Ev+0x90>)
 8001204:	f7ff fa20 	bl	8000648 <__aeabi_dmul>
 8001208:	4603      	mov	r3, r0
 800120a:	460c      	mov	r4, r1
 800120c:	4618      	mov	r0, r3
 800120e:	4621      	mov	r1, r4
 8001210:	a309      	add	r3, pc, #36	; (adr r3, 8001238 <_ZN7AS5048A10ReadAngle_Ev+0x88>)
 8001212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001216:	f7ff fb41 	bl	800089c <__aeabi_ddiv>
 800121a:	4603      	mov	r3, r0
 800121c:	460c      	mov	r4, r1
 800121e:	4618      	mov	r0, r3
 8001220:	4621      	mov	r1, r4
 8001222:	f7ff fd09 	bl	8000c38 <__aeabi_d2f>
 8001226:	4603      	mov	r3, r0
 8001228:	ee07 3a90 	vmov	s15, r3
}
 800122c:	eeb0 0a67 	vmov.f32	s0, s15
 8001230:	3714      	adds	r7, #20
 8001232:	46bd      	mov	sp, r7
 8001234:	bd90      	pop	{r4, r7, pc}
 8001236:	bf00      	nop
 8001238:	00000000 	.word	0x00000000
 800123c:	40cfff80 	.word	0x40cfff80
 8001240:	40768000 	.word	0x40768000

08001244 <_ZN7AS5048A15ClearErrorFlag_Ev>:

/**
 * @brief Clears the error flag from the AS5048A to allow transmissions to continue after an error.
 * @retval The contents of the error register (parity bit and error flag masked off, 14 LSb's only).
 */
uint16_t AS5048A::ClearErrorFlag_() {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	uint16_t clear_err_flag_cmd = CreateCommandPacket_(ADDR_CLEAR_ERROR_FLAG, CMD_READ);
 800124c:	2201      	movs	r2, #1
 800124e:	2101      	movs	r1, #1
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ff3e 	bl	80010d2 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8001256:	4603      	mov	r3, r0
 8001258:	81fb      	strh	r3, [r7, #14]
	SPITransmit16_(clear_err_flag_cmd);
 800125a:	89fb      	ldrh	r3, [r7, #14]
 800125c:	4619      	mov	r1, r3
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f000 f814 	bl	800128c <_ZN7AS5048A14SPITransmit16_Et>
	uint16_t dummy_data = CreateWritePacket_(DATA_DUMMY);
 8001264:	2100      	movs	r1, #0
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff ff5c 	bl	8001124 <_ZN7AS5048A18CreateWritePacket_Et>
 800126c:	4603      	mov	r3, r0
 800126e:	81bb      	strh	r3, [r7, #12]
	uint16_t error_reg_content = SPITransmitReceive16_(dummy_data) & (0xFF >> 2); // mask off parity bit and error flag
 8001270:	89bb      	ldrh	r3, [r7, #12]
 8001272:	4619      	mov	r1, r3
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f000 f833 	bl	80012e0 <_ZN7AS5048A21SPITransmitReceive16_Et>
 800127a:	4603      	mov	r3, r0
 800127c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001280:	817b      	strh	r3, [r7, #10]
	// new error reg contents will be returned on next command
	return error_reg_content;
 8001282:	897b      	ldrh	r3, [r7, #10]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <_ZN7AS5048A14SPITransmit16_Et>:

/**
 * @brief Helper utility that writes 16 bits over SPI. Used because sending MSB first is a pain.
 */
void AS5048A::SPITransmit16_(uint16_t tx_data) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	tx_buf[0] = tx_data >> 8; // MSB first
 8001298:	887b      	ldrh	r3, [r7, #2]
 800129a:	121b      	asrs	r3, r3, #8
 800129c:	b2db      	uxtb	r3, r3
 800129e:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // LSB second
 80012a0:	887b      	ldrh	r3, [r7, #2]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6918      	ldr	r0, [r3, #16]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	8a9b      	ldrh	r3, [r3, #20]
 80012ae:	2200      	movs	r2, #0
 80012b0:	4619      	mov	r1, r3
 80012b2:	f003 fdcd 	bl	8004e50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(encoder_spi_, (uint8_t *)&tx_buf, 2, spi_timeout_);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	68d8      	ldr	r0, [r3, #12]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	f107 010c 	add.w	r1, r7, #12
 80012c2:	2202      	movs	r2, #2
 80012c4:	f005 f848 	bl	8006358 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6918      	ldr	r0, [r3, #16]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	8a9b      	ldrh	r3, [r3, #20]
 80012d0:	2201      	movs	r2, #1
 80012d2:	4619      	mov	r1, r3
 80012d4:	f003 fdbc 	bl	8004e50 <HAL_GPIO_WritePin>
}
 80012d8:	bf00      	nop
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <_ZN7AS5048A21SPITransmitReceive16_Et>:

/**
 * @brief Helper utility that writes 16 bits and reads 16 bits over SPI. Used because sending MSB first is a pain.
 * @retval 16 bits that are read.
 */
uint16_t AS5048A::SPITransmitReceive16_(uint16_t tx_data) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	460b      	mov	r3, r1
 80012ea:	807b      	strh	r3, [r7, #2]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2];
	tx_buf[0] = tx_data >> 8; // send MSB first
 80012ec:	887b      	ldrh	r3, [r7, #2]
 80012ee:	121b      	asrs	r3, r3, #8
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = tx_data & 0xFF; // send LSB second
 80012f4:	887b      	ldrh	r3, [r7, #2]
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(encoder_cs_port_, encoder_cs_pin_, GPIO_PIN_RESET);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6918      	ldr	r0, [r3, #16]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	8a9b      	ldrh	r3, [r3, #20]
 8001302:	2200      	movs	r2, #0
 8001304:	4619      	mov	r1, r3
 8001306:	f003 fda3 	bl	8004e50 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(encoder_spi_, (uint8_t *)&tx_buf, (uint8_t *)&rx_buf, 2, spi_timeout_);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	68d8      	ldr	r0, [r3, #12]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	f107 0208 	add.w	r2, r7, #8
 8001316:	f107 010c 	add.w	r1, r7, #12
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	2302      	movs	r3, #2
 800131e:	f005 f981 	bl	8006624 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(encoder_cs_port_,  encoder_cs_pin_, GPIO_PIN_SET);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6918      	ldr	r0, [r3, #16]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	8a9b      	ldrh	r3, [r3, #20]
 800132a:	2201      	movs	r2, #1
 800132c:	4619      	mov	r1, r3
 800132e:	f003 fd8f 	bl	8004e50 <HAL_GPIO_WritePin>

	uint16_t rx_data = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	81fb      	strh	r3, [r7, #14]
	rx_data |= (rx_buf[0] << 8); // received MSB first
 8001336:	7a3b      	ldrb	r3, [r7, #8]
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	b21a      	sxth	r2, r3
 800133c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001340:	4313      	orrs	r3, r2
 8001342:	b21b      	sxth	r3, r3
 8001344:	81fb      	strh	r3, [r7, #14]
	rx_data |= rx_buf[1]; // received LSB second TODO: is this right?
 8001346:	7a7b      	ldrb	r3, [r7, #9]
 8001348:	b29a      	uxth	r2, r3
 800134a:	89fb      	ldrh	r3, [r7, #14]
 800134c:	4313      	orrs	r3, r2
 800134e:	81fb      	strh	r3, [r7, #14]
	return rx_data;
 8001350:	89fb      	ldrh	r3, [r7, #14]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <_ZN7Encoder10WrapAngle_Ef>:
/**
 * @brief Helper function that wraps an angle into the range 0-360 degrees.
 * @param[in] angle Angle value to be wrapped (float, degrees).
 * @retval Wrapped value, in degrees.
 */
float Encoder::WrapAngle_(float raw_angle) {
 800135c:	b5b0      	push	{r4, r5, r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	ed87 0a00 	vstr	s0, [r7]
	float wrapped_angle = raw_angle - 360.0 * floor(raw_angle / 360.0);
 8001368:	6838      	ldr	r0, [r7, #0]
 800136a:	f7ff f915 	bl	8000598 <__aeabi_f2d>
 800136e:	4604      	mov	r4, r0
 8001370:	460d      	mov	r5, r1
 8001372:	6838      	ldr	r0, [r7, #0]
 8001374:	f7ff f910 	bl	8000598 <__aeabi_f2d>
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <_ZN7Encoder10WrapAngle_Ef+0x94>)
 800137e:	f7ff fa8d 	bl	800089c <__aeabi_ddiv>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	ec43 2b17 	vmov	d7, r2, r3
 800138a:	eeb0 0a47 	vmov.f32	s0, s14
 800138e:	eef0 0a67 	vmov.f32	s1, s15
 8001392:	f00a fc81 	bl	800bc98 <floor>
 8001396:	ec51 0b10 	vmov	r0, r1, d0
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <_ZN7Encoder10WrapAngle_Ef+0x94>)
 80013a0:	f7ff f952 	bl	8000648 <__aeabi_dmul>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	4620      	mov	r0, r4
 80013aa:	4629      	mov	r1, r5
 80013ac:	f7fe ff94 	bl	80002d8 <__aeabi_dsub>
 80013b0:	4603      	mov	r3, r0
 80013b2:	460c      	mov	r4, r1
 80013b4:	4618      	mov	r0, r3
 80013b6:	4621      	mov	r1, r4
 80013b8:	f7ff fc3e 	bl	8000c38 <__aeabi_d2f>
 80013bc:	4603      	mov	r3, r0
 80013be:	60fb      	str	r3, [r7, #12]
	if (wrapped_angle < 0) {
 80013c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80013c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013cc:	d507      	bpl.n	80013de <_ZN7Encoder10WrapAngle_Ef+0x82>
		wrapped_angle += 360.0;
 80013ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80013d2:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80013f4 <_ZN7Encoder10WrapAngle_Ef+0x98>
 80013d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013da:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return wrapped_angle;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	ee07 3a90 	vmov	s15, r3
}
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bdb0      	pop	{r4, r5, r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40768000 	.word	0x40768000
 80013f4:	43b40000 	.word	0x43b40000

080013f8 <_ZN7Encoder14set_zero_angleEf>:

/**
 * @brief Sets the encoder zero position to a specific value.
 * @param[in] new_zero_angle The new zero position of the encoder, in degrees.
 */
void Encoder::set_zero_angle(float new_zero_angle) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	ed87 0a00 	vstr	s0, [r7]
	zero_angle_ = WrapAngle_(new_zero_angle);
 8001404:	ed97 0a00 	vldr	s0, [r7]
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff ffa7 	bl	800135c <_ZN7Encoder10WrapAngle_Ef>
 800140e:	eef0 7a40 	vmov.f32	s15, s0
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001418:	bf00      	nop
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <_ZN7Encoder9get_angleEv>:

/**
 * @brief Returns the current angle of the encoder, in degrees.
 * @retval Angle of the encoder, in degrees.
 */
float Encoder::get_angle() {
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	return WrapAngle_(angle_ - zero_angle_);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	ed93 7a02 	vldr	s14, [r3, #8]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	edd3 7a01 	vldr	s15, [r3, #4]
 8001434:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001438:	eeb0 0a67 	vmov.f32	s0, s15
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff ff8d 	bl	800135c <_ZN7Encoder10WrapAngle_Ef>
 8001442:	eef0 7a40 	vmov.f32	s15, s0
}
 8001446:	eeb0 0a67 	vmov.f32	s0, s15
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <_ZN7Encoder9set_angleEf>:
/**
 * @brief Sets the angle (in degrees) stored by the Encoder object. Takes care of wrapping to store the value
 * between 0-360.
 * @param[in] angle Angle value in degrees (float).
 */
void Encoder::set_angle(float new_angle) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	ed87 0a00 	vstr	s0, [r7]
	angle_ = WrapAngle_(new_angle);
 800145c:	ed97 0a00 	vldr	s0, [r7]
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff7b 	bl	800135c <_ZN7Encoder10WrapAngle_Ef>
 8001466:	eef0 7a40 	vmov.f32	s15, s0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <_ZN10HalfBridge18set_target_currentEt>:

/**
 * @brief Sets the target current of the half-bridge.
 * @param[in] target_current Target current, in milliamps.
 */
void HalfBridge::set_target_current(uint16_t target_current) {
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
	target_current_ = target_current;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	887a      	ldrh	r2, [r7, #2]
 8001488:	809a      	strh	r2, [r3, #4]
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <_ZN10HalfBridge11get_op_modeEv>:

/**
 * @brief Returns the operation mode of the half-bridge.
 * @retval Halfbridge operation mode.
 */
HalfBridge::OpMode HalfBridge::get_op_mode() {
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
	return op_mode_;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	7a1b      	ldrb	r3, [r3, #8]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
	...

080014b0 <_Z13GetTickMicrosv>:

/**
 * Utility function that returns the current time in microseconds.
 * @retval Current uptime, in microseconds.
 */
uint32_t GetTickMicros() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	return HAL_GetTick() * 1000 - SysTick->VAL / ((SysTick->LOAD + 1) / 1000);
 80014b4:	f002 faa0 	bl	80039f8 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014be:	fb03 f202 	mul.w	r2, r3, r2
 80014c2:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <_Z13GetTickMicrosv+0x30>)
 80014c4:	6899      	ldr	r1, [r3, #8]
 80014c6:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <_Z13GetTickMicrosv+0x30>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	3301      	adds	r3, #1
 80014cc:	4805      	ldr	r0, [pc, #20]	; (80014e4 <_Z13GetTickMicrosv+0x34>)
 80014ce:	fba0 0303 	umull	r0, r3, r0, r3
 80014d2:	099b      	lsrs	r3, r3, #6
 80014d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80014d8:	1ad3      	subs	r3, r2, r3
}
 80014da:	4618      	mov	r0, r3
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	e000e010 	.word	0xe000e010
 80014e4:	10624dd3 	.word	0x10624dd3

080014e8 <_ZN9STSPIN8304InitEv>:

/**
 * @brief Initializes the relevant channel of the STSPIN320 half-bridge.
 */
void STSPIN830::Init() {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
	pid_last_update_us = GetTickMicros(); // enable time intervals to be passed to PID controller
 80014f0:	f7ff ffde 	bl	80014b0 <_Z13GetTickMicrosv>
 80014f4:	4602      	mov	r2, r0
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	61da      	str	r2, [r3, #28]
	HAL_TIM_PWM_Start(timer_, timer_channel_id_); // get the party started
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	68da      	ldr	r2, [r3, #12]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	691b      	ldr	r3, [r3, #16]
 8001502:	4619      	mov	r1, r3
 8001504:	4610      	mov	r0, r2
 8001506:	f005 fc7d 	bl	8006e04 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(timer_, timer_channel_id_); // get the (complementary) party started
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68da      	ldr	r2, [r3, #12]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	4619      	mov	r1, r3
 8001514:	4610      	mov	r0, r2
 8001516:	f006 fc0f 	bl	8007d38 <HAL_TIMEx_PWMN_Start>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	0000      	movs	r0, r0
 8001524:	0000      	movs	r0, r0
	...

08001528 <_ZN9STSPIN8306UpdateEv>:

/**
 * Updates the PWM period of the half bridge based on the measured current. Should be called by the ConversionCplt callback
 * of the ADC, which should in turn have been called by a reset trigger event from the half bridge timer.
 */
void STSPIN830::Update() {
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	// Update target current
	pid.target = target_current_;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	889b      	ldrh	r3, [r3, #4]
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	edc3 7a76 	vstr	s15, [r3, #472]	; 0x1d8
	uint32_t curr_time_us = GetTickMicros();
 8001542:	f7ff ffb5 	bl	80014b0 <_Z13GetTickMicrosv>
 8001546:	60f8      	str	r0, [r7, #12]
	pid.Update((curr_time_us - pid_last_update_us) / 1000.0);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f103 0428 	add.w	r4, r3, #40	; 0x28
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f7fe fffc 	bl	8000554 <__aeabi_ui2d>
 800155c:	f04f 0200 	mov.w	r2, #0
 8001560:	4b7d      	ldr	r3, [pc, #500]	; (8001758 <_ZN9STSPIN8306UpdateEv+0x230>)
 8001562:	f7ff f99b 	bl	800089c <__aeabi_ddiv>
 8001566:	4602      	mov	r2, r0
 8001568:	460b      	mov	r3, r1
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff fb63 	bl	8000c38 <__aeabi_d2f>
 8001572:	4603      	mov	r3, r0
 8001574:	ee00 3a10 	vmov	s0, r3
 8001578:	4620      	mov	r0, r4
 800157a:	f000 f933 	bl	80017e4 <_ZN13PIDController6UpdateEf>
	pid_last_update_us = curr_time_us;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68fa      	ldr	r2, [r7, #12]
 8001582:	61da      	str	r2, [r3, #28]
	// Calculate current
	current_ma_ = ((static_cast<float>(curr_sense_adc_voltage_) / kADCMaxCounts) - kADCOffsetVolts) / kADCGain;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	695b      	ldr	r3, [r3, #20]
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b29b      	uxth	r3, r3
 800158c:	ee07 3a90 	vmov	s15, r3
 8001590:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001594:	eddf 6a71 	vldr	s13, [pc, #452]	; 800175c <_ZN9STSPIN8306UpdateEv+0x234>
 8001598:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800159c:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8001760 <_ZN9STSPIN8306UpdateEv+0x238>
 80015a0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80015a4:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8001764 <_ZN9STSPIN8306UpdateEv+0x23c>
 80015a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015b0:	ee17 3a90 	vmov	r3, s15
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	831a      	strh	r2, [r3, #24]
	// Calculate duty cycle for closed loop control
	duty_cycle_ -= pid.get_output();
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	3328      	adds	r3, #40	; 0x28
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f9d0 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80015c4:	eeb0 7a40 	vmov.f32	s14, s0
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	edd3 7a08 	vldr	s15, [r3, #32]
 80015ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	edc3 7a08 	vstr	s15, [r3, #32]
	if (duty_cycle_ > 1.0) {
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	edd3 7a08 	vldr	s15, [r3, #32]
 80015de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ea:	dd04      	ble.n	80015f6 <_ZN9STSPIN8306UpdateEv+0xce>
		duty_cycle_ = 1.0;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015f2:	621a      	str	r2, [r3, #32]
 80015f4:	e00b      	b.n	800160e <_ZN9STSPIN8306UpdateEv+0xe6>
	} else if (duty_cycle_ < 0.0) {
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	edd3 7a08 	vldr	s15, [r3, #32]
 80015fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001604:	d503      	bpl.n	800160e <_ZN9STSPIN8306UpdateEv+0xe6>
		duty_cycle_ = 0.0;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f04f 0200 	mov.w	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
	}
	// Set duty cycle
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * 65535.0));
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	691b      	ldr	r3, [r3, #16]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d116      	bne.n	8001644 <_ZN9STSPIN8306UpdateEv+0x11c>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a1b      	ldr	r3, [r3, #32]
 800161a:	4618      	mov	r0, r3
 800161c:	f7fe ffbc 	bl	8000598 <__aeabi_f2d>
 8001620:	a34b      	add	r3, pc, #300	; (adr r3, 8001750 <_ZN9STSPIN8306UpdateEv+0x228>)
 8001622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001626:	f7ff f80f 	bl	8000648 <__aeabi_dmul>
 800162a:	4603      	mov	r3, r0
 800162c:	460c      	mov	r4, r1
 800162e:	4618      	mov	r0, r3
 8001630:	4621      	mov	r1, r4
 8001632:	f7ff fae1 	bl	8000bf8 <__aeabi_d2uiz>
 8001636:	4603      	mov	r3, r0
 8001638:	b29a      	uxth	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001642:	e081      	b.n	8001748 <_ZN9STSPIN8306UpdateEv+0x220>
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * 65535.0));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	691b      	ldr	r3, [r3, #16]
 8001648:	2b04      	cmp	r3, #4
 800164a:	d116      	bne.n	800167a <_ZN9STSPIN8306UpdateEv+0x152>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a1b      	ldr	r3, [r3, #32]
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ffa1 	bl	8000598 <__aeabi_f2d>
 8001656:	a33e      	add	r3, pc, #248	; (adr r3, 8001750 <_ZN9STSPIN8306UpdateEv+0x228>)
 8001658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165c:	f7fe fff4 	bl	8000648 <__aeabi_dmul>
 8001660:	4603      	mov	r3, r0
 8001662:	460c      	mov	r4, r1
 8001664:	4618      	mov	r0, r3
 8001666:	4621      	mov	r1, r4
 8001668:	f7ff fac6 	bl	8000bf8 <__aeabi_d2uiz>
 800166c:	4603      	mov	r3, r0
 800166e:	b29a      	uxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001678:	e066      	b.n	8001748 <_ZN9STSPIN8306UpdateEv+0x220>
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * 65535.0));
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	2b08      	cmp	r3, #8
 8001680:	d116      	bne.n	80016b0 <_ZN9STSPIN8306UpdateEv+0x188>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a1b      	ldr	r3, [r3, #32]
 8001686:	4618      	mov	r0, r3
 8001688:	f7fe ff86 	bl	8000598 <__aeabi_f2d>
 800168c:	a330      	add	r3, pc, #192	; (adr r3, 8001750 <_ZN9STSPIN8306UpdateEv+0x228>)
 800168e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001692:	f7fe ffd9 	bl	8000648 <__aeabi_dmul>
 8001696:	4603      	mov	r3, r0
 8001698:	460c      	mov	r4, r1
 800169a:	4618      	mov	r0, r3
 800169c:	4621      	mov	r1, r4
 800169e:	f7ff faab 	bl	8000bf8 <__aeabi_d2uiz>
 80016a2:	4603      	mov	r3, r0
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80016ae:	e04b      	b.n	8001748 <_ZN9STSPIN8306UpdateEv+0x220>
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * 65535.0));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	2b0c      	cmp	r3, #12
 80016b6:	d116      	bne.n	80016e6 <_ZN9STSPIN8306UpdateEv+0x1be>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe ff6b 	bl	8000598 <__aeabi_f2d>
 80016c2:	a323      	add	r3, pc, #140	; (adr r3, 8001750 <_ZN9STSPIN8306UpdateEv+0x228>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	f7fe ffbe 	bl	8000648 <__aeabi_dmul>
 80016cc:	4603      	mov	r3, r0
 80016ce:	460c      	mov	r4, r1
 80016d0:	4618      	mov	r0, r3
 80016d2:	4621      	mov	r1, r4
 80016d4:	f7ff fa90 	bl	8000bf8 <__aeabi_d2uiz>
 80016d8:	4603      	mov	r3, r0
 80016da:	b29a      	uxth	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80016e4:	e030      	b.n	8001748 <_ZN9STSPIN8306UpdateEv+0x220>
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * 65535.0));
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	2b10      	cmp	r3, #16
 80016ec:	d116      	bne.n	800171c <_ZN9STSPIN8306UpdateEv+0x1f4>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe ff50 	bl	8000598 <__aeabi_f2d>
 80016f8:	a315      	add	r3, pc, #84	; (adr r3, 8001750 <_ZN9STSPIN8306UpdateEv+0x228>)
 80016fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fe:	f7fe ffa3 	bl	8000648 <__aeabi_dmul>
 8001702:	4603      	mov	r3, r0
 8001704:	460c      	mov	r4, r1
 8001706:	4618      	mov	r0, r3
 8001708:	4621      	mov	r1, r4
 800170a:	f7ff fa75 	bl	8000bf8 <__aeabi_d2uiz>
 800170e:	4603      	mov	r3, r0
 8001710:	b29a      	uxth	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	659a      	str	r2, [r3, #88]	; 0x58
}
 800171a:	e015      	b.n	8001748 <_ZN9STSPIN8306UpdateEv+0x220>
	__HAL_TIM_SET_COMPARE(timer_, timer_channel_id_, static_cast<uint16_t>(duty_cycle_ * 65535.0));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a1b      	ldr	r3, [r3, #32]
 8001720:	4618      	mov	r0, r3
 8001722:	f7fe ff39 	bl	8000598 <__aeabi_f2d>
 8001726:	a30a      	add	r3, pc, #40	; (adr r3, 8001750 <_ZN9STSPIN8306UpdateEv+0x228>)
 8001728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172c:	f7fe ff8c 	bl	8000648 <__aeabi_dmul>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	4618      	mov	r0, r3
 8001736:	4621      	mov	r1, r4
 8001738:	f7ff fa5e 	bl	8000bf8 <__aeabi_d2uiz>
 800173c:	4603      	mov	r3, r0
 800173e:	b29a      	uxth	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001748:	bf00      	nop
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	bd90      	pop	{r4, r7, pc}
 8001750:	00000000 	.word	0x00000000
 8001754:	40efffe0 	.word	0x40efffe0
 8001758:	408f4000 	.word	0x408f4000
 800175c:	467ffc00 	.word	0x467ffc00
 8001760:	3fc7ae14 	.word	0x3fc7ae14
 8001764:	3f014120 	.word	0x3f014120

08001768 <_ZN13PIDControllerC1EfffRKf>:
 * @param[in] k_p_in Proportional gain.
 * @param[in] k_i_in Integral gain.
 * @param[in] k_d_in Derivative gain.
 * @param[in] state_in Reference to the plant state, which is read during every update.
 */
PIDController::PIDController(float k_p_in, float k_i_in, float k_d_in, const float& state_in)
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6178      	str	r0, [r7, #20]
 8001770:	ed87 0a04 	vstr	s0, [r7, #16]
 8001774:	edc7 0a03 	vstr	s1, [r7, #12]
 8001778:	ed87 1a02 	vstr	s2, [r7, #8]
 800177c:	6079      	str	r1, [r7, #4]
	: k_p(k_p_in)
	, k_i(k_i_in)
	, k_d(k_d_in)
	, state(state_in){}
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	2264      	movs	r2, #100	; 0x64
 8001782:	801a      	strh	r2, [r3, #0]
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	3304      	adds	r3, #4
 8001788:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800178c:	2100      	movs	r1, #0
 800178e:	4618      	mov	r0, r3
 8001790:	f00a fb43 	bl	800be1a <memset>
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	2200      	movs	r2, #0
 8001798:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_ZN13PIDController6UpdateEf>:
 * @brief Updates the PID controller based on a new sample. Updates output and error accumulator
 * based on the state and target of the plant, as well as the time elapsed since the last update.
 * @param[in] ms_since_last_update Milliseconds elapsed since last update function call. Used for
 * integrating error in the error accumulator.
 */
void PIDController::Update(float ms_since_last_update) {
 80017e4:	b480      	push	{r7}
 80017e6:	b087      	sub	sp, #28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	ed87 0a00 	vstr	s0, [r7]
	if (ms_since_last_update < 0) {
 80017f0:	edd7 7a00 	vldr	s15, [r7]
 80017f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	f100 8083 	bmi.w	8001906 <_ZN13PIDController6UpdateEf+0x122>
		return; // only allow updates with positive time steps (avoid errors for i, d)
	}

	// Populate circular error memory buffer with integrated chunk of previous error.
	float prev_error = error_;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8001806:	60bb      	str	r3, [r7, #8]
	error_mem_[error_mem_index_] = prev_error  * ms_since_last_update;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f8b3 3194 	ldrh.w	r3, [r3, #404]	; 0x194
 800180e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001812:	edd7 7a00 	vldr	s15, [r7]
 8001816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	3304      	adds	r3, #4
 8001822:	edc3 7a00 	vstr	s15, [r3]
	error_mem_index_++;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f8b3 3194 	ldrh.w	r3, [r3, #404]	; 0x194
 800182c:	3301      	adds	r3, #1
 800182e:	b29a      	uxth	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
	if (error_mem_index_ > error_mem_depth_) {
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f8b3 2194 	ldrh.w	r2, [r3, #404]	; 0x194
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d903      	bls.n	800184c <_ZN13PIDController6UpdateEf+0x68>
		error_mem_index_ = 0; // wrap error memory index
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
	}

	// Proportional Error.
	error_ = state - target; // calculate current error
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 8001852:	ed93 7a00 	vldr	s14, [r3]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	edd3 7a6c 	vldr	s15, [r3, #432]	; 0x1b0
 800185c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	edc3 7a67 	vstr	s15, [r3, #412]	; 0x19c

	// Integral Error.
	float i_error = 0;
 8001866:	f04f 0300 	mov.w	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
	for (uint16_t i = 0; i < error_mem_depth_; i++) {
 800186c:	2300      	movs	r3, #0
 800186e:	827b      	strh	r3, [r7, #18]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	8a7a      	ldrh	r2, [r7, #18]
 8001876:	429a      	cmp	r2, r3
 8001878:	d210      	bcs.n	800189c <_ZN13PIDController6UpdateEf+0xb8>
		i_error += error_mem_[i];
 800187a:	8a7b      	ldrh	r3, [r7, #18]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	3304      	adds	r3, #4
 8001884:	edd3 7a00 	vldr	s15, [r3]
 8001888:	ed97 7a05 	vldr	s14, [r7, #20]
 800188c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001890:	edc7 7a05 	vstr	s15, [r7, #20]
	for (uint16_t i = 0; i < error_mem_depth_; i++) {
 8001894:	8a7b      	ldrh	r3, [r7, #18]
 8001896:	3301      	adds	r3, #1
 8001898:	827b      	strh	r3, [r7, #18]
 800189a:	e7e9      	b.n	8001870 <_ZN13PIDController6UpdateEf+0x8c>
	}

	// Derivative Error.
	float d_error = 0;
 800189c:	f04f 0300 	mov.w	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
	if (ms_since_last_update > 0) {
 80018a2:	edd7 7a00 	vldr	s15, [r7]
 80018a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ae:	dd0c      	ble.n	80018ca <_ZN13PIDController6UpdateEf+0xe6>
		// avoid yuge spike during controller reset
		d_error = (error_ - prev_error) / ms_since_last_update;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	ed93 7a67 	vldr	s14, [r3, #412]	; 0x19c
 80018b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80018ba:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018be:	ed97 7a00 	vldr	s14, [r7]
 80018c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c6:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	output_ = k_p * (error_) + k_i * i_error + k_d * d_error;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	ed93 7a68 	vldr	s14, [r3, #416]	; 0x1a0
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	edd3 7a67 	vldr	s15, [r3, #412]	; 0x19c
 80018d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	edd3 6a69 	vldr	s13, [r3, #420]	; 0x1a4
 80018e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80018e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	edd3 6a6a 	vldr	s13, [r3, #424]	; 0x1a8
 80018f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	edc3 7a66 	vstr	s15, [r3, #408]	; 0x198
 8001904:	e000      	b.n	8001908 <_ZN13PIDController6UpdateEf+0x124>
		return; // only allow updates with positive time steps (avoid errors for i, d)
 8001906:	bf00      	nop
}
 8001908:	371c      	adds	r7, #28
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
	...

08001914 <_ZN13PIDController5ResetEv>:

/**
 * @brief Zeroes the integral accumulator of the PID Controller and forces an update.
 */
void PIDController::Reset() {
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
	for (uint16_t i = 0; i < error_mem_depth_; i++) {
 800191c:	2300      	movs	r3, #0
 800191e:	81fb      	strh	r3, [r7, #14]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	89fa      	ldrh	r2, [r7, #14]
 8001926:	429a      	cmp	r2, r3
 8001928:	d20b      	bcs.n	8001942 <_ZN13PIDController5ResetEv+0x2e>
		error_mem_[i] = 0;
 800192a:	89fb      	ldrh	r3, [r7, #14]
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	3304      	adds	r3, #4
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
	for (uint16_t i = 0; i < error_mem_depth_; i++) {
 800193a:	89fb      	ldrh	r3, [r7, #14]
 800193c:	3301      	adds	r3, #1
 800193e:	81fb      	strh	r3, [r7, #14]
 8001940:	e7ee      	b.n	8001920 <_ZN13PIDController5ResetEv+0xc>
	}
	error_ = 0;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	Update(0);
 800194c:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8001960 <_ZN13PIDController5ResetEv+0x4c>
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ff47 	bl	80017e4 <_ZN13PIDController6UpdateEf>
}
 8001956:	bf00      	nop
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	00000000 	.word	0x00000000

08001964 <_ZN13PIDController10get_outputEv>:

float PIDController::get_output() {
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
	return output_;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8001972:	ee07 3a90 	vmov	s15, r3
}
 8001976:	eeb0 0a67 	vmov.f32	s0, s15
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <main_run>:

/**
 * @brief Main function that avoids all the auto-generated junk from ST CubeMX.
 * @retval int
 */
int main_run() {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0

#ifdef RUN_TESTS
	RunAllTests();
 8001988:	f000 f82a 	bl	80019e0 <_Z11RunAllTestsv>
#endif

	task1Handle = osThreadNew(startTask1, NULL, &task1Attributes);
 800198c:	4a05      	ldr	r2, [pc, #20]	; (80019a4 <main_run+0x20>)
 800198e:	2100      	movs	r1, #0
 8001990:	4805      	ldr	r0, [pc, #20]	; (80019a8 <main_run+0x24>)
 8001992:	f007 fb7f 	bl	8009094 <osThreadNew>
 8001996:	4602      	mov	r2, r0
 8001998:	4b04      	ldr	r3, [pc, #16]	; (80019ac <main_run+0x28>)
 800199a:	601a      	str	r2, [r3, #0]

	return 1;
 800199c:	2301      	movs	r3, #1
}
 800199e:	4618      	mov	r0, r3
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	0800f3b8 	.word	0x0800f3b8
 80019a8:	080019b1 	.word	0x080019b1
 80019ac:	20000200 	.word	0x20000200

080019b0 <_Z10startTask1Pv>:

void startTask1(void * argument) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	while(1) {
		uint32_t osTickCount = osKernelGetTickCount();
 80019b8:	f007 fb3a 	bl	8009030 <osKernelGetTickCount>
 80019bc:	60f8      	str	r0, [r7, #12]
		uint32_t osTickFreq = osKernelGetTickFreq();
 80019be:	f007 fb5f 	bl	8009080 <osKernelGetTickFreq>
 80019c2:	60b8      	str	r0, [r7, #8]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80019c4:	2180      	movs	r1, #128	; 0x80
 80019c6:	4805      	ldr	r0, [pc, #20]	; (80019dc <_Z10startTask1Pv+0x2c>)
 80019c8:	f003 fa5b 	bl	8004e82 <HAL_GPIO_TogglePin>
		osDelayUntil(osTickCount + osTickFreq / task1Freq);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	085a      	lsrs	r2, r3, #1
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	4413      	add	r3, r2
 80019d4:	4618      	mov	r0, r3
 80019d6:	f007 fc31 	bl	800923c <osDelayUntil>
	}
 80019da:	e7ed      	b.n	80019b8 <_Z10startTask1Pv+0x8>
 80019dc:	40020400 	.word	0x40020400

080019e0 <_Z11RunAllTestsv>:
}

#ifdef RUN_TESTS
void RunAllTests() {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
	TestEncoderAll();
 80019e4:	f000 fac6 	bl	8001f74 <_Z14TestEncoderAllv>
	TestPIDControllerAll();
 80019e8:	f000 ff8e 	bl	8002908 <_Z20TestPIDControllerAllv>
	TestHalfBridgeAll();
 80019ec:	f000 fbda 	bl	80021a4 <_Z17TestHalfBridgeAllv>

}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <_Z17TestEncoderCreatev>:
//#define TEST_SPI // run actual SPI test on the honest to god SPI port (use logic analyzer to debug)
#ifdef TEST_SPI
#include "main.h" // gives access to encoder_spi global handle
#endif

bool TestEncoderCreate() {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08c      	sub	sp, #48	; 0x30
 80019f8:	af02      	add	r7, sp, #8
	TEST_PRINT("Create Encoder.\r\n");
 80019fa:	4817      	ldr	r0, [pc, #92]	; (8001a58 <_Z17TestEncoderCreatev+0x64>)
 80019fc:	f00a fee6 	bl	800c7cc <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001a0c:	8bfa      	ldrh	r2, [r7, #30]
 8001a0e:	4638      	mov	r0, r7
 8001a10:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	4613      	mov	r3, r2
 8001a18:	6a3a      	ldr	r2, [r7, #32]
 8001a1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a1c:	f7ff faf4 	bl	8001008 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	uint16_t enc_angle = enc.get_angle();
 8001a20:	463b      	mov	r3, r7
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff fcfc 	bl	8001420 <_ZN7Encoder9get_angleEv>
 8001a28:	eef0 7a40 	vmov.f32	s15, s0
 8001a2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a30:	ee17 3a90 	vmov	r3, s15
 8001a34:	83bb      	strh	r3, [r7, #28]
	if (enc_angle != 0) {
 8001a36:	8bbb      	ldrh	r3, [r7, #28]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d007      	beq.n	8001a4c <_Z17TestEncoderCreatev+0x58>
		FAIL_PRINT("Initialized with nonzero encoder angle: got %d but expected %d.\r\n", enc_angle, 0);
 8001a3c:	8bbb      	ldrh	r3, [r7, #28]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	4619      	mov	r1, r3
 8001a42:	4806      	ldr	r0, [pc, #24]	; (8001a5c <_Z17TestEncoderCreatev+0x68>)
 8001a44:	f00a fe4e 	bl	800c6e4 <iprintf>
		return false;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	e000      	b.n	8001a4e <_Z17TestEncoderCreatev+0x5a>
	}

	return true;
 8001a4c:	2301      	movs	r3, #1
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3728      	adds	r7, #40	; 0x28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	0800e5d8 	.word	0x0800e5d8
 8001a5c:	0800e5f8 	.word	0x0800e5f8

08001a60 <_Z15TestEncoderZerov>:

bool TestEncoderZero() {
 8001a60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a62:	b08f      	sub	sp, #60	; 0x3c
 8001a64:	af02      	add	r7, sp, #8
	TEST_PRINT("Zero Encoder.\r\n");
 8001a66:	4839      	ldr	r0, [pc, #228]	; (8001b4c <_Z15TestEncoderZerov+0xec>)
 8001a68:	f00a feb0 	bl	800c7cc <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001a78:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a7a:	4638      	mov	r0, r7
 8001a7c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	4613      	mov	r3, r2
 8001a84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a88:	f7ff fabe 	bl	8001008 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test negative relative angle.\r\n");
 8001a8c:	4830      	ldr	r0, [pc, #192]	; (8001b50 <_Z15TestEncoderZerov+0xf0>)
 8001a8e:	f00a fe9d 	bl	800c7cc <puts>
	enc.set_zero_angle(55); // set zero angle to 55 degrees
 8001a92:	463b      	mov	r3, r7
 8001a94:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8001b54 <_Z15TestEncoderZerov+0xf4>
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff fcad 	bl	80013f8 <_ZN7Encoder14set_zero_angleEf>
	float angle = enc.get_angle();
 8001a9e:	463b      	mov	r3, r7
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff fcbd 	bl	8001420 <_ZN7Encoder9get_angleEv>
 8001aa6:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 360.0 - 55;
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	; (8001b58 <_Z15TestEncoderZerov+0xf8>)
 8001aac:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001aae:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ab2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ab6:	eeb4 7a67 	vcmp.f32	s14, s15
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	d012      	beq.n	8001ae6 <_Z15TestEncoderZerov+0x86>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001ac0:	69f8      	ldr	r0, [r7, #28]
 8001ac2:	f7fe fd69 	bl	8000598 <__aeabi_f2d>
 8001ac6:	4605      	mov	r5, r0
 8001ac8:	460e      	mov	r6, r1
 8001aca:	6a38      	ldr	r0, [r7, #32]
 8001acc:	f7fe fd64 	bl	8000598 <__aeabi_f2d>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	460c      	mov	r4, r1
 8001ad4:	e9cd 3400 	strd	r3, r4, [sp]
 8001ad8:	462a      	mov	r2, r5
 8001ada:	4633      	mov	r3, r6
 8001adc:	481f      	ldr	r0, [pc, #124]	; (8001b5c <_Z15TestEncoderZerov+0xfc>)
 8001ade:	f00a fe01 	bl	800c6e4 <iprintf>
		return false;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e02e      	b.n	8001b44 <_Z15TestEncoderZerov+0xe4>
	}

	T_TEST_PRINT("Test setting zero angle too large.\r\n");
 8001ae6:	481e      	ldr	r0, [pc, #120]	; (8001b60 <_Z15TestEncoderZerov+0x100>)
 8001ae8:	f00a fe70 	bl	800c7cc <puts>
	enc.set_zero_angle(3600);
 8001aec:	463b      	mov	r3, r7
 8001aee:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8001b64 <_Z15TestEncoderZerov+0x104>
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fc80 	bl	80013f8 <_ZN7Encoder14set_zero_angleEf>
	angle = enc.get_angle();
 8001af8:	463b      	mov	r3, r7
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff fc90 	bl	8001420 <_ZN7Encoder9get_angleEv>
 8001b00:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = 0;
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001b0a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b12:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1a:	d012      	beq.n	8001b42 <_Z15TestEncoderZerov+0xe2>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001b1c:	69f8      	ldr	r0, [r7, #28]
 8001b1e:	f7fe fd3b 	bl	8000598 <__aeabi_f2d>
 8001b22:	4605      	mov	r5, r0
 8001b24:	460e      	mov	r6, r1
 8001b26:	6a38      	ldr	r0, [r7, #32]
 8001b28:	f7fe fd36 	bl	8000598 <__aeabi_f2d>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	460c      	mov	r4, r1
 8001b30:	e9cd 3400 	strd	r3, r4, [sp]
 8001b34:	462a      	mov	r2, r5
 8001b36:	4633      	mov	r3, r6
 8001b38:	4808      	ldr	r0, [pc, #32]	; (8001b5c <_Z15TestEncoderZerov+0xfc>)
 8001b3a:	f00a fdd3 	bl	800c6e4 <iprintf>
		return false;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	e000      	b.n	8001b44 <_Z15TestEncoderZerov+0xe4>
	}

	return true;
 8001b42:	2301      	movs	r3, #1
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3734      	adds	r7, #52	; 0x34
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b4c:	0800e654 	.word	0x0800e654
 8001b50:	0800e674 	.word	0x0800e674
 8001b54:	425c0000 	.word	0x425c0000
 8001b58:	43988000 	.word	0x43988000
 8001b5c:	0800e6a4 	.word	0x0800e6a4
 8001b60:	0800e6e8 	.word	0x0800e6e8
 8001b64:	45610000 	.word	0x45610000

08001b68 <_Z16TestEncoderAnglev>:

bool TestEncoderAngle() {
 8001b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b6a:	b08f      	sub	sp, #60	; 0x3c
 8001b6c:	af02      	add	r7, sp, #8
	TEST_PRINT("Test encoder angle.\r\n");
 8001b6e:	4839      	ldr	r0, [pc, #228]	; (8001c54 <_Z16TestEncoderAnglev+0xec>)
 8001b70:	f00a fe2c 	bl	800c7cc <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001b80:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001b82:	4638      	mov	r0, r7
 8001b84:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b90:	f7ff fa3a 	bl	8001008 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test positive wrap.\r\n");
 8001b94:	4830      	ldr	r0, [pc, #192]	; (8001c58 <_Z16TestEncoderAnglev+0xf0>)
 8001b96:	f00a fe19 	bl	800c7cc <puts>
	enc.set_angle(450.5);
 8001b9a:	463b      	mov	r3, r7
 8001b9c:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8001c5c <_Z16TestEncoderAnglev+0xf4>
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fc55 	bl	8001450 <_ZN7Encoder9set_angleEf>
	float angle = enc.get_angle();
 8001ba6:	463b      	mov	r3, r7
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff fc39 	bl	8001420 <_ZN7Encoder9get_angleEv>
 8001bae:	ed87 0a08 	vstr	s0, [r7, #32]
	float expect_angle = 450.5 - 360;
 8001bb2:	4b2b      	ldr	r3, [pc, #172]	; (8001c60 <_Z16TestEncoderAnglev+0xf8>)
 8001bb4:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001bb6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001bba:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bbe:	eeb4 7a67 	vcmp.f32	s14, s15
 8001bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc6:	d012      	beq.n	8001bee <_Z16TestEncoderAnglev+0x86>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001bc8:	69f8      	ldr	r0, [r7, #28]
 8001bca:	f7fe fce5 	bl	8000598 <__aeabi_f2d>
 8001bce:	4605      	mov	r5, r0
 8001bd0:	460e      	mov	r6, r1
 8001bd2:	6a38      	ldr	r0, [r7, #32]
 8001bd4:	f7fe fce0 	bl	8000598 <__aeabi_f2d>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	460c      	mov	r4, r1
 8001bdc:	e9cd 3400 	strd	r3, r4, [sp]
 8001be0:	462a      	mov	r2, r5
 8001be2:	4633      	mov	r3, r6
 8001be4:	481f      	ldr	r0, [pc, #124]	; (8001c64 <_Z16TestEncoderAnglev+0xfc>)
 8001be6:	f00a fd7d 	bl	800c6e4 <iprintf>
		return false;
 8001bea:	2300      	movs	r3, #0
 8001bec:	e02d      	b.n	8001c4a <_Z16TestEncoderAnglev+0xe2>
	}

	T_TEST_PRINT("Test negative wrap.\r\n");
 8001bee:	481e      	ldr	r0, [pc, #120]	; (8001c68 <_Z16TestEncoderAnglev+0x100>)
 8001bf0:	f00a fdec 	bl	800c7cc <puts>
	enc.set_angle(-500.9);
 8001bf4:	463b      	mov	r3, r7
 8001bf6:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8001c6c <_Z16TestEncoderAnglev+0x104>
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff fc28 	bl	8001450 <_ZN7Encoder9set_angleEf>
	angle = enc.get_angle();
 8001c00:	463b      	mov	r3, r7
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fc0c 	bl	8001420 <_ZN7Encoder9get_angleEv>
 8001c08:	ed87 0a08 	vstr	s0, [r7, #32]
	expect_angle = -500.9 + 2*360;
 8001c0c:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <_Z16TestEncoderAnglev+0x108>)
 8001c0e:	61fb      	str	r3, [r7, #28]
	if (angle != expect_angle) {
 8001c10:	ed97 7a08 	vldr	s14, [r7, #32]
 8001c14:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c18:	eeb4 7a67 	vcmp.f32	s14, s15
 8001c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c20:	d012      	beq.n	8001c48 <_Z16TestEncoderAnglev+0xe0>
		TT_FAIL_PRINT("Expected angle to be %f but got %f.\r\n", expect_angle, angle);
 8001c22:	69f8      	ldr	r0, [r7, #28]
 8001c24:	f7fe fcb8 	bl	8000598 <__aeabi_f2d>
 8001c28:	4605      	mov	r5, r0
 8001c2a:	460e      	mov	r6, r1
 8001c2c:	6a38      	ldr	r0, [r7, #32]
 8001c2e:	f7fe fcb3 	bl	8000598 <__aeabi_f2d>
 8001c32:	4603      	mov	r3, r0
 8001c34:	460c      	mov	r4, r1
 8001c36:	e9cd 3400 	strd	r3, r4, [sp]
 8001c3a:	462a      	mov	r2, r5
 8001c3c:	4633      	mov	r3, r6
 8001c3e:	4809      	ldr	r0, [pc, #36]	; (8001c64 <_Z16TestEncoderAnglev+0xfc>)
 8001c40:	f00a fd50 	bl	800c6e4 <iprintf>
		return false;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e000      	b.n	8001c4a <_Z16TestEncoderAnglev+0xe2>
	}

	return true;
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3734      	adds	r7, #52	; 0x34
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c52:	bf00      	nop
 8001c54:	0800e720 	.word	0x0800e720
 8001c58:	0800e744 	.word	0x0800e744
 8001c5c:	43e14000 	.word	0x43e14000
 8001c60:	42b50000 	.word	0x42b50000
 8001c64:	0800e6a4 	.word	0x0800e6a4
 8001c68:	0800e76c 	.word	0x0800e76c
 8001c6c:	c3fa7333 	.word	0xc3fa7333
 8001c70:	435b199a 	.word	0x435b199a

08001c74 <_Z17TestAS5048AParityv>:

bool TestAS5048AParity() {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	; 0x30
 8001c78:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI parity helper.\r\n");
 8001c7a:	483d      	ldr	r0, [pc, #244]	; (8001d70 <_Z17TestAS5048AParityv+0xfc>)
 8001c7c:	f00a fda6 	bl	800c7cc <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	623b      	str	r3, [r7, #32]
	uint16_t dummy_cs_pin = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	83fb      	strh	r3, [r7, #30]
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001c8c:	8bfa      	ldrh	r2, [r7, #30]
 8001c8e:	4638      	mov	r0, r7
 8001c90:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	4613      	mov	r3, r2
 8001c98:	6a3a      	ldr	r2, [r7, #32]
 8001c9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c9c:	f7ff f9b4 	bl	8001008 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test parity on 0x0.\r\n");
 8001ca0:	4834      	ldr	r0, [pc, #208]	; (8001d74 <_Z17TestAS5048AParityv+0x100>)
 8001ca2:	f00a fd93 	bl	800c7cc <puts>
	uint8_t par = enc.CalcEvenParity_(0b0000000000000000);
 8001ca6:	463b      	mov	r3, r7
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f9ec 	bl	8001088 <_ZN7AS5048A15CalcEvenParity_Et>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	777b      	strb	r3, [r7, #29]
	uint8_t expect_par = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8001cb8:	7f7a      	ldrb	r2, [r7, #29]
 8001cba:	7f3b      	ldrb	r3, [r7, #28]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d007      	beq.n	8001cd0 <_Z17TestAS5048AParityv+0x5c>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8001cc0:	7f3b      	ldrb	r3, [r7, #28]
 8001cc2:	7f7a      	ldrb	r2, [r7, #29]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	482c      	ldr	r0, [pc, #176]	; (8001d78 <_Z17TestAS5048AParityv+0x104>)
 8001cc8:	f00a fd0c 	bl	800c6e4 <iprintf>
		return false;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	e04a      	b.n	8001d66 <_Z17TestAS5048AParityv+0xf2>
	}

	T_TEST_PRINT("Test parity on 0x1.\r\n");
 8001cd0:	482a      	ldr	r0, [pc, #168]	; (8001d7c <_Z17TestAS5048AParityv+0x108>)
 8001cd2:	f00a fd7b 	bl	800c7cc <puts>
	par = enc.CalcEvenParity_(0b0000000000000001);
 8001cd6:	463b      	mov	r3, r7
 8001cd8:	2101      	movs	r1, #1
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff f9d4 	bl	8001088 <_ZN7AS5048A15CalcEvenParity_Et>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8001ce8:	7f7a      	ldrb	r2, [r7, #29]
 8001cea:	7f3b      	ldrb	r3, [r7, #28]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d007      	beq.n	8001d00 <_Z17TestAS5048AParityv+0x8c>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8001cf0:	7f3b      	ldrb	r3, [r7, #28]
 8001cf2:	7f7a      	ldrb	r2, [r7, #29]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4820      	ldr	r0, [pc, #128]	; (8001d78 <_Z17TestAS5048AParityv+0x104>)
 8001cf8:	f00a fcf4 	bl	800c6e4 <iprintf>
		return false;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	e032      	b.n	8001d66 <_Z17TestAS5048AParityv+0xf2>
	}

	T_TEST_PRINT("Test parity on 15th bit is 1.\r\n");
 8001d00:	481f      	ldr	r0, [pc, #124]	; (8001d80 <_Z17TestAS5048AParityv+0x10c>)
 8001d02:	f00a fd63 	bl	800c7cc <puts>
	par = enc.CalcEvenParity_(0b0100000000000000);
 8001d06:	463b      	mov	r3, r7
 8001d08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7ff f9bb 	bl	8001088 <_ZN7AS5048A15CalcEvenParity_Et>
 8001d12:	4603      	mov	r3, r0
 8001d14:	777b      	strb	r3, [r7, #29]
	expect_par = 1;
 8001d16:	2301      	movs	r3, #1
 8001d18:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8001d1a:	7f7a      	ldrb	r2, [r7, #29]
 8001d1c:	7f3b      	ldrb	r3, [r7, #28]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d007      	beq.n	8001d32 <_Z17TestAS5048AParityv+0xbe>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8001d22:	7f3b      	ldrb	r3, [r7, #28]
 8001d24:	7f7a      	ldrb	r2, [r7, #29]
 8001d26:	4619      	mov	r1, r3
 8001d28:	4813      	ldr	r0, [pc, #76]	; (8001d78 <_Z17TestAS5048AParityv+0x104>)
 8001d2a:	f00a fcdb 	bl	800c6e4 <iprintf>
		return false;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e019      	b.n	8001d66 <_Z17TestAS5048AParityv+0xf2>
	}

	T_TEST_PRINT("Test parity on ignore 16th bit.\r\n");
 8001d32:	4814      	ldr	r0, [pc, #80]	; (8001d84 <_Z17TestAS5048AParityv+0x110>)
 8001d34:	f00a fd4a 	bl	800c7cc <puts>
	par = enc.CalcEvenParity_(0b1000000000000000);
 8001d38:	463b      	mov	r3, r7
 8001d3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff f9a2 	bl	8001088 <_ZN7AS5048A15CalcEvenParity_Et>
 8001d44:	4603      	mov	r3, r0
 8001d46:	777b      	strb	r3, [r7, #29]
	expect_par = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	773b      	strb	r3, [r7, #28]
	if (par != expect_par) {
 8001d4c:	7f7a      	ldrb	r2, [r7, #29]
 8001d4e:	7f3b      	ldrb	r3, [r7, #28]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d007      	beq.n	8001d64 <_Z17TestAS5048AParityv+0xf0>
		TT_FAIL_PRINT("Expected parity bit to be %d but got %d.\r\n", expect_par, par);
 8001d54:	7f3b      	ldrb	r3, [r7, #28]
 8001d56:	7f7a      	ldrb	r2, [r7, #29]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4807      	ldr	r0, [pc, #28]	; (8001d78 <_Z17TestAS5048AParityv+0x104>)
 8001d5c:	f00a fcc2 	bl	800c6e4 <iprintf>
		return false;
 8001d60:	2300      	movs	r3, #0
 8001d62:	e000      	b.n	8001d66 <_Z17TestAS5048AParityv+0xf2>
	}

	return true;
 8001d64:	2301      	movs	r3, #1
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3728      	adds	r7, #40	; 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	0800e794 	.word	0x0800e794
 8001d74:	0800e7c4 	.word	0x0800e7c4
 8001d78:	0800e7ec 	.word	0x0800e7ec
 8001d7c:	0800e834 	.word	0x0800e834
 8001d80:	0800e85c 	.word	0x0800e85c
 8001d84:	0800e88c 	.word	0x0800e88c

08001d88 <_Z18TestAS5048APacketsv>:

bool TestAS5048APackets() {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08e      	sub	sp, #56	; 0x38
 8001d8c:	af02      	add	r7, sp, #8
	TEST_PRINT("Test AS5048A SPI Packet Assemblers.\r\n");
 8001d8e:	486e      	ldr	r0, [pc, #440]	; (8001f48 <_Z18TestAS5048APacketsv+0x1c0>)
 8001d90:	f00a fd1c 	bl	800c7cc <puts>
	SPI_HandleTypeDef * dummy_spi = NULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_TypeDef * dummy_cs_port = NULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t dummy_cs_pin = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	84fb      	strh	r3, [r7, #38]	; 0x26
	AS5048A enc(dummy_spi, dummy_cs_port, dummy_cs_pin);
 8001da0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001da2:	4638      	mov	r0, r7
 8001da4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	4613      	mov	r3, r2
 8001dac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001dae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001db0:	f7ff f92a 	bl	8001008 <_ZN7AS5048AC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftm>

	T_TEST_PRINT("Test CreateCommandPacket (write).\r\n");
 8001db4:	4865      	ldr	r0, [pc, #404]	; (8001f4c <_Z18TestAS5048APacketsv+0x1c4>)
 8001db6:	f00a fd09 	bl	800c7cc <puts>
	uint16_t pack = enc.CreateCommandPacket_(0xBEEF, 1);
 8001dba:	463b      	mov	r3, r7
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff f985 	bl	80010d2 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t expect_pack = 0b1111111011101111;
 8001dcc:	f64f 63ef 	movw	r3, #65263	; 0xfeef
 8001dd0:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8001dd2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001dd4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d007      	beq.n	8001dea <_Z18TestAS5048APacketsv+0x62>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8001dda:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ddc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001dde:	4619      	mov	r1, r3
 8001de0:	485b      	ldr	r0, [pc, #364]	; (8001f50 <_Z18TestAS5048APacketsv+0x1c8>)
 8001de2:	f00a fc7f 	bl	800c6e4 <iprintf>
		return false;
 8001de6:	2300      	movs	r3, #0
 8001de8:	e0a9      	b.n	8001f3e <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test CreateCommandPacket (read).\r\n");
 8001dea:	485a      	ldr	r0, [pc, #360]	; (8001f54 <_Z18TestAS5048APacketsv+0x1cc>)
 8001dec:	f00a fcee 	bl	800c7cc <puts>
	pack = enc.CreateCommandPacket_(0xBEEF, 0);
 8001df0:	463b      	mov	r3, r7
 8001df2:	2200      	movs	r2, #0
 8001df4:	f64b 61ef 	movw	r1, #48879	; 0xbeef
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff f96a 	bl	80010d2 <_ZN7AS5048A20CreateCommandPacket_Eth>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b0011111011101111;
 8001e02:	f643 63ef 	movw	r3, #16111	; 0x3eef
 8001e06:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8001e08:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e0a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d007      	beq.n	8001e20 <_Z18TestAS5048APacketsv+0x98>
		TT_FAIL_PRINT("Expected CommandPacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8001e10:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e12:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e14:	4619      	mov	r1, r3
 8001e16:	484e      	ldr	r0, [pc, #312]	; (8001f50 <_Z18TestAS5048APacketsv+0x1c8>)
 8001e18:	f00a fc64 	bl	800c6e4 <iprintf>
		return false;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	e08e      	b.n	8001f3e <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test CreateWritePacket.\r\n");
 8001e20:	484d      	ldr	r0, [pc, #308]	; (8001f58 <_Z18TestAS5048APacketsv+0x1d0>)
 8001e22:	f00a fcd3 	bl	800c7cc <puts>
	pack = enc.CreateWritePacket_(0xDEAD);
 8001e26:	463b      	mov	r3, r7
 8001e28:	f64d 61ad 	movw	r1, #57005	; 0xdead
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff f979 	bl	8001124 <_ZN7AS5048A18CreateWritePacket_Et>
 8001e32:	4603      	mov	r3, r0
 8001e34:	84bb      	strh	r3, [r7, #36]	; 0x24
	expect_pack = 0b1001111010101101;
 8001e36:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8001e3a:	847b      	strh	r3, [r7, #34]	; 0x22
	if (pack != expect_pack) {
 8001e3c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e3e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d007      	beq.n	8001e54 <_Z18TestAS5048APacketsv+0xcc>
		TT_FAIL_PRINT("Expected WritePacket to be 0x%x but got 0x%x\r\n.", expect_pack, pack);
 8001e44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e46:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4844      	ldr	r0, [pc, #272]	; (8001f5c <_Z18TestAS5048APacketsv+0x1d4>)
 8001e4c:	f00a fc4a 	bl	800c6e4 <iprintf>
		return false;
 8001e50:	2300      	movs	r3, #0
 8001e52:	e074      	b.n	8001f3e <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (nominal).\r\n");
 8001e54:	4842      	ldr	r0, [pc, #264]	; (8001f60 <_Z18TestAS5048APacketsv+0x1d8>)
 8001e56:	f00a fcb9 	bl	800c7cc <puts>
	uint16_t received_pack = 0b1001111010101101;
 8001e5a:	f649 63ad 	movw	r3, #40621	; 0x9ead
 8001e5e:	843b      	strh	r3, [r7, #32]
	uint16_t data = enc.ParseReceivedPacket_(received_pack);
 8001e60:	8c3a      	ldrh	r2, [r7, #32]
 8001e62:	463b      	mov	r3, r7
 8001e64:	4611      	mov	r1, r2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff f978 	bl	800115c <_ZN7AS5048A20ParseReceivedPacket_Et>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	83fb      	strh	r3, [r7, #30]
	uint16_t expect_data = 0xDEAD & (0xFFFF >> 2);
 8001e70:	f641 63ad 	movw	r3, #7853	; 0x1ead
 8001e74:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8001e76:	8bfa      	ldrh	r2, [r7, #30]
 8001e78:	8bbb      	ldrh	r3, [r7, #28]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d007      	beq.n	8001e8e <_Z18TestAS5048APacketsv+0x106>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8001e7e:	8bbb      	ldrh	r3, [r7, #28]
 8001e80:	8bfa      	ldrh	r2, [r7, #30]
 8001e82:	4619      	mov	r1, r3
 8001e84:	4837      	ldr	r0, [pc, #220]	; (8001f64 <_Z18TestAS5048APacketsv+0x1dc>)
 8001e86:	f00a fc2d 	bl	800c6e4 <iprintf>
		return false;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	e057      	b.n	8001f3e <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity error).\r\n");
 8001e8e:	4836      	ldr	r0, [pc, #216]	; (8001f68 <_Z18TestAS5048APacketsv+0x1e0>)
 8001e90:	f00a fc9c 	bl	800c7cc <puts>
	received_pack = 0b0001111010101101;
 8001e94:	f641 63ad 	movw	r3, #7853	; 0x1ead
 8001e98:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8001e9a:	8c3a      	ldrh	r2, [r7, #32]
 8001e9c:	463b      	mov	r3, r7
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f95b 	bl	800115c <_ZN7AS5048A20ParseReceivedPacket_Et>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8001eaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eae:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8001eb0:	8bfa      	ldrh	r2, [r7, #30]
 8001eb2:	8bbb      	ldrh	r3, [r7, #28]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d007      	beq.n	8001ec8 <_Z18TestAS5048APacketsv+0x140>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8001eb8:	8bbb      	ldrh	r3, [r7, #28]
 8001eba:	8bfa      	ldrh	r2, [r7, #30]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4829      	ldr	r0, [pc, #164]	; (8001f64 <_Z18TestAS5048APacketsv+0x1dc>)
 8001ec0:	f00a fc10 	bl	800c6e4 <iprintf>
		return false;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e03a      	b.n	8001f3e <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (host err).\r\n");
 8001ec8:	4828      	ldr	r0, [pc, #160]	; (8001f6c <_Z18TestAS5048APacketsv+0x1e4>)
 8001eca:	f00a fc7f 	bl	800c7cc <puts>
	received_pack = 0b0101111010101101;
 8001ece:	f645 63ad 	movw	r3, #24237	; 0x5ead
 8001ed2:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8001ed4:	8c3a      	ldrh	r2, [r7, #32]
 8001ed6:	463b      	mov	r3, r7
 8001ed8:	4611      	mov	r1, r2
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff f93e 	bl	800115c <_ZN7AS5048A20ParseReceivedPacket_Et>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8001ee4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ee8:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8001eea:	8bfa      	ldrh	r2, [r7, #30]
 8001eec:	8bbb      	ldrh	r3, [r7, #28]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d007      	beq.n	8001f02 <_Z18TestAS5048APacketsv+0x17a>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8001ef2:	8bbb      	ldrh	r3, [r7, #28]
 8001ef4:	8bfa      	ldrh	r2, [r7, #30]
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	481a      	ldr	r0, [pc, #104]	; (8001f64 <_Z18TestAS5048APacketsv+0x1dc>)
 8001efa:	f00a fbf3 	bl	800c6e4 <iprintf>
		return false;
 8001efe:	2300      	movs	r3, #0
 8001f00:	e01d      	b.n	8001f3e <_Z18TestAS5048APacketsv+0x1b6>
	}

	T_TEST_PRINT("Test ParseReceivedPacket (parity and host err).\r\n");
 8001f02:	481b      	ldr	r0, [pc, #108]	; (8001f70 <_Z18TestAS5048APacketsv+0x1e8>)
 8001f04:	f00a fc62 	bl	800c7cc <puts>
	received_pack = 0b1101111010101101;
 8001f08:	f64d 63ad 	movw	r3, #57005	; 0xdead
 8001f0c:	843b      	strh	r3, [r7, #32]
	data = enc.ParseReceivedPacket_(received_pack);
 8001f0e:	8c3a      	ldrh	r2, [r7, #32]
 8001f10:	463b      	mov	r3, r7
 8001f12:	4611      	mov	r1, r2
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff f921 	bl	800115c <_ZN7AS5048A20ParseReceivedPacket_Et>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	83fb      	strh	r3, [r7, #30]
	expect_data = 0xFFFF; // PARSE_ERR
 8001f1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f22:	83bb      	strh	r3, [r7, #28]
	if (data != expect_data) {
 8001f24:	8bfa      	ldrh	r2, [r7, #30]
 8001f26:	8bbb      	ldrh	r3, [r7, #28]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d007      	beq.n	8001f3c <_Z18TestAS5048APacketsv+0x1b4>
		TT_FAIL_PRINT("Expected data to be 0x%x but got 0x%x.\r\n", expect_data, data);
 8001f2c:	8bbb      	ldrh	r3, [r7, #28]
 8001f2e:	8bfa      	ldrh	r2, [r7, #30]
 8001f30:	4619      	mov	r1, r3
 8001f32:	480c      	ldr	r0, [pc, #48]	; (8001f64 <_Z18TestAS5048APacketsv+0x1dc>)
 8001f34:	f00a fbd6 	bl	800c6e4 <iprintf>
		return false;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	e000      	b.n	8001f3e <_Z18TestAS5048APacketsv+0x1b6>
	}

	return true;
 8001f3c:	2301      	movs	r3, #1
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3730      	adds	r7, #48	; 0x30
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	0800e8c0 	.word	0x0800e8c0
 8001f4c:	0800e8f4 	.word	0x0800e8f4
 8001f50:	0800e928 	.word	0x0800e928
 8001f54:	0800e978 	.word	0x0800e978
 8001f58:	0800e9ac 	.word	0x0800e9ac
 8001f5c:	0800e9d8 	.word	0x0800e9d8
 8001f60:	0800ea24 	.word	0x0800ea24
 8001f64:	0800ea5c 	.word	0x0800ea5c
 8001f68:	0800eaa0 	.word	0x0800eaa0
 8001f6c:	0800eadc 	.word	0x0800eadc
 8001f70:	0800eb14 	.word	0x0800eb14

08001f74 <_Z14TestEncoderAllv>:

	return false;
}
#endif

void TestEncoderAll() {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
	bool enc_passed = true;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	71fb      	strb	r3, [r7, #7]
	L_PRINT("Test Encoder Class");
 8001f7e:	492c      	ldr	r1, [pc, #176]	; (8002030 <_Z14TestEncoderAllv+0xbc>)
 8001f80:	482c      	ldr	r0, [pc, #176]	; (8002034 <_Z14TestEncoderAllv+0xc0>)
 8001f82:	f00a fbaf 	bl	800c6e4 <iprintf>
	enc_passed &= TestEncoderCreate();
 8001f86:	f7ff fd35 	bl	80019f4 <_Z17TestEncoderCreatev>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	4013      	ands	r3, r2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	bf14      	ite	ne
 8001f96:	2301      	movne	r3, #1
 8001f98:	2300      	moveq	r3, #0
 8001f9a:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderZero();
 8001f9c:	f7ff fd60 	bl	8001a60 <_Z15TestEncoderZerov>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	bf14      	ite	ne
 8001fac:	2301      	movne	r3, #1
 8001fae:	2300      	moveq	r3, #0
 8001fb0:	71fb      	strb	r3, [r7, #7]
	enc_passed &= TestEncoderAngle();
 8001fb2:	f7ff fdd9 	bl	8001b68 <_Z16TestEncoderAnglev>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	461a      	mov	r2, r3
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	bf14      	ite	ne
 8001fc2:	2301      	movne	r3, #1
 8001fc4:	2300      	moveq	r3, #0
 8001fc6:	71fb      	strb	r3, [r7, #7]
	if (enc_passed) {
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <_Z14TestEncoderAllv+0x62>
		PASS_PRINT("Encoder Class\r\n");
 8001fce:	481a      	ldr	r0, [pc, #104]	; (8002038 <_Z14TestEncoderAllv+0xc4>)
 8001fd0:	f00a fbfc 	bl	800c7cc <puts>
 8001fd4:	e002      	b.n	8001fdc <_Z14TestEncoderAllv+0x68>
	} else {
		FAIL_PRINT("Encoder Class\r\n");
 8001fd6:	4819      	ldr	r0, [pc, #100]	; (800203c <_Z14TestEncoderAllv+0xc8>)
 8001fd8:	f00a fbf8 	bl	800c7cc <puts>
	}

	L_PRINT("Test AS5048A Class");
 8001fdc:	4918      	ldr	r1, [pc, #96]	; (8002040 <_Z14TestEncoderAllv+0xcc>)
 8001fde:	4815      	ldr	r0, [pc, #84]	; (8002034 <_Z14TestEncoderAllv+0xc0>)
 8001fe0:	f00a fb80 	bl	800c6e4 <iprintf>
	bool as5048a_passed = true;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048AParity();
 8001fe8:	f7ff fe44 	bl	8001c74 <_Z17TestAS5048AParityv>
 8001fec:	4603      	mov	r3, r0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	79bb      	ldrb	r3, [r7, #6]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bf14      	ite	ne
 8001ff8:	2301      	movne	r3, #1
 8001ffa:	2300      	moveq	r3, #0
 8001ffc:	71bb      	strb	r3, [r7, #6]
	as5048a_passed &= TestAS5048APackets();
 8001ffe:	f7ff fec3 	bl	8001d88 <_Z18TestAS5048APacketsv>
 8002002:	4603      	mov	r3, r0
 8002004:	461a      	mov	r2, r3
 8002006:	79bb      	ldrb	r3, [r7, #6]
 8002008:	4013      	ands	r3, r2
 800200a:	2b00      	cmp	r3, #0
 800200c:	bf14      	ite	ne
 800200e:	2301      	movne	r3, #1
 8002010:	2300      	moveq	r3, #0
 8002012:	71bb      	strb	r3, [r7, #6]
	if (as5048a_passed) {
 8002014:	79bb      	ldrb	r3, [r7, #6]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <_Z14TestEncoderAllv+0xae>
		PASS_PRINT("AS5048A Class\r\n");
 800201a:	480a      	ldr	r0, [pc, #40]	; (8002044 <_Z14TestEncoderAllv+0xd0>)
 800201c:	f00a fbd6 	bl	800c7cc <puts>
		TestEncoderSPI();
		// restart test if comms fail
	}
#endif

}
 8002020:	e002      	b.n	8002028 <_Z14TestEncoderAllv+0xb4>
		FAIL_PRINT("AS5048A Class\r\n");
 8002022:	4809      	ldr	r0, [pc, #36]	; (8002048 <_Z14TestEncoderAllv+0xd4>)
 8002024:	f00a fbd2 	bl	800c7cc <puts>
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	0800eb58 	.word	0x0800eb58
 8002034:	0800eb6c 	.word	0x0800eb6c
 8002038:	0800eb80 	.word	0x0800eb80
 800203c:	0800eba8 	.word	0x0800eba8
 8002040:	0800ebd0 	.word	0x0800ebd0
 8002044:	0800ebe4 	.word	0x0800ebe4
 8002048:	0800ec0c 	.word	0x0800ec0c

0800204c <_ZN10HalfBridgeC1Ev>:
		HIGH_SIDE_ON, // lock high side of half-bridge ON, low side OFF
		CURR_LIMIT, // control current through half-bridge with PWM
		FAULT // overcurrent or other event has occurred, half-bridge disabled
	};

	HalfBridge() {} // abstract class due to pure virtual functions: constructor does nothing
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	4a09      	ldr	r2, [pc, #36]	; (800207c <_ZN10HalfBridgeC1Ev+0x30>)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	809a      	strh	r2, [r3, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	80da      	strh	r2, [r3, #6]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	721a      	strb	r2, [r3, #8]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4618      	mov	r0, r3
 8002070:	370c      	adds	r7, #12
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	0800f3e4 	.word	0x0800f3e4

08002080 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>:
	 * @param[in] timer_channel_id 			Identifier of the channel on the HAL timer being used for the EN/IN pin PWM.
	 * @param[in] curr_sense_adc_voltage	Pointer to the ADC current sense value, to be updated continuously over DMA.
	 * 										Passed as a const reference; will not be changed by the STSPIN830. Is a count
	 * 										out of the full resolution of the ADC.
	 */
	STSPIN830(
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
 800208c:	603b      	str	r3, [r7, #0]
			uint32_t timer_channel_id,
			const volatile uint16_t& curr_sense_adc_voltage)
		: timer_(timer)
		, timer_channel_id_(timer_channel_id)
		, curr_sense_adc_voltage_(curr_sense_adc_voltage)
		, pid(0.01, 0, 0.001, current_ma_){};
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff ffdb 	bl	800204c <_ZN10HalfBridgeC1Ev>
 8002096:	4a1b      	ldr	r2, [pc, #108]	; (8002104 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x84>)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	611a      	str	r2, [r3, #16]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	615a      	str	r2, [r3, #20]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2200      	movs	r2, #0
 80020b2:	831a      	strh	r2, [r3, #24]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	61da      	str	r2, [r3, #28]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	621a      	str	r2, [r3, #32]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020c8:	849a      	strh	r2, [r3, #36]	; 0x24
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	8b1b      	ldrh	r3, [r3, #24]
 80020d4:	ee07 3a90 	vmov	s15, r3
 80020d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020dc:	edc7 7a05 	vstr	s15, [r7, #20]
 80020e0:	f107 0314 	add.w	r3, r7, #20
 80020e4:	4619      	mov	r1, r3
 80020e6:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8002108 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x88>
 80020ea:	eddf 0a08 	vldr	s1, [pc, #32]	; 800210c <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x8c>
 80020ee:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8002110 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt+0x90>
 80020f2:	4610      	mov	r0, r2
 80020f4:	f7ff fb38 	bl	8001768 <_ZN13PIDControllerC1EfffRKf>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4618      	mov	r0, r3
 80020fc:	3718      	adds	r7, #24
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	0800f3b0 	.word	0x0800f3b0
 8002108:	3a83126f 	.word	0x3a83126f
 800210c:	00000000 	.word	0x00000000
 8002110:	3c23d70a 	.word	0x3c23d70a

08002114 <_Z20TestHalfBridgeCreatev>:

/**
 * Test Setup Instructions
 */

bool TestHalfBridgeCreate() {
 8002114:	b580      	push	{r7, lr}
 8002116:	b0fa      	sub	sp, #488	; 0x1e8
 8002118:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef * dummy_timer = NULL;
 800211a:	2300      	movs	r3, #0
 800211c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
	uint32_t dummy_timer_id = 0;
 8002120:	2300      	movs	r3, #0
 8002122:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
	uint16_t adc_buf[1];
	STSPIN830 half_bridge(
			dummy_timer,
			dummy_timer_id,
			adc_buf[0]);
 8002126:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800212a:	4638      	mov	r0, r7
 800212c:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8002130:	f8d7 11e4 	ldr.w	r1, [r7, #484]	; 0x1e4
 8002134:	f7ff ffa4 	bl	8002080 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>

	if (half_bridge.get_op_mode() != HalfBridge::OFF) {
 8002138:	463b      	mov	r3, r7
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff f9ab 	bl	8001496 <_ZN10HalfBridge11get_op_modeEv>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	bf14      	ite	ne
 8002146:	2301      	movne	r3, #1
 8002148:	2300      	moveq	r3, #0
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d004      	beq.n	800215a <_Z20TestHalfBridgeCreatev+0x46>
		FAIL_PRINT("HalfBridge not initialized in OFF op mode.\r\n");
 8002150:	4805      	ldr	r0, [pc, #20]	; (8002168 <_Z20TestHalfBridgeCreatev+0x54>)
 8002152:	f00a fb3b 	bl	800c7cc <puts>
		return false;
 8002156:	2300      	movs	r3, #0
 8002158:	e000      	b.n	800215c <_Z20TestHalfBridgeCreatev+0x48>
	}
	return true;
 800215a:	2301      	movs	r3, #1
}
 800215c:	4618      	mov	r0, r3
 800215e:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	0800ec34 	.word	0x0800ec34

0800216c <_Z22TestHalfBridgeHardwarev>:

bool TestHalfBridgeHardware() {
 800216c:	b580      	push	{r7, lr}
 800216e:	b0f8      	sub	sp, #480	; 0x1e0
 8002170:	af00      	add	r7, sp, #0
	STSPIN830 half_bridge(
			half_bridge_pwm_timer,  // PWM timer
			TIM_CHANNEL_1,			// PWM timer channel
			curr_sense_adc_buf[0] /* curr_sense_adc_voltage */);
 8002172:	4b0a      	ldr	r3, [pc, #40]	; (800219c <_Z22TestHalfBridgeHardwarev+0x30>)
 8002174:	6819      	ldr	r1, [r3, #0]
 8002176:	1d38      	adds	r0, r7, #4
 8002178:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <_Z22TestHalfBridgeHardwarev+0x34>)
 800217a:	2200      	movs	r2, #0
 800217c:	f7ff ff80 	bl	8002080 <_ZN9STSPIN830C1EP17TIM_HandleTypeDefmRVKt>
	half_bridge.Init();
 8002180:	1d3b      	adds	r3, r7, #4
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff f9b0 	bl	80014e8 <_ZN9STSPIN8304InitEv>
	half_bridge.set_target_current(10); // [10mA]
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	210a      	movs	r1, #10
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff f973 	bl	8001478 <_ZN10HalfBridge18set_target_currentEt>
	while(true) {
		half_bridge.Update();
 8002192:	1d3b      	adds	r3, r7, #4
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff f9c7 	bl	8001528 <_ZN9STSPIN8306UpdateEv>
 800219a:	e7fa      	b.n	8002192 <_Z22TestHalfBridgeHardwarev+0x26>
 800219c:	20004b20 	.word	0x20004b20
 80021a0:	20000204 	.word	0x20000204

080021a4 <_Z17TestHalfBridgeAllv>:
	}
}


void TestHalfBridgeAll() {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
	L_PRINT("Test HalfBridge Class");
 80021aa:	4915      	ldr	r1, [pc, #84]	; (8002200 <_Z17TestHalfBridgeAllv+0x5c>)
 80021ac:	4815      	ldr	r0, [pc, #84]	; (8002204 <_Z17TestHalfBridgeAllv+0x60>)
 80021ae:	f00a fa99 	bl	800c6e4 <iprintf>
	bool hb_passed = true;
 80021b2:	2301      	movs	r3, #1
 80021b4:	71fb      	strb	r3, [r7, #7]
	hb_passed &= TestHalfBridgeCreate();
 80021b6:	f7ff ffad 	bl	8002114 <_Z20TestHalfBridgeCreatev>
 80021ba:	4603      	mov	r3, r0
 80021bc:	461a      	mov	r2, r3
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	4013      	ands	r3, r2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	bf14      	ite	ne
 80021c6:	2301      	movne	r3, #1
 80021c8:	2300      	moveq	r3, #0
 80021ca:	71fb      	strb	r3, [r7, #7]
#ifdef HARDWARE_TEST
	hb_passed &= TestHalfBridgeHardware();
 80021cc:	f7ff ffce 	bl	800216c <_Z22TestHalfBridgeHardwarev>
 80021d0:	4603      	mov	r3, r0
 80021d2:	461a      	mov	r2, r3
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	4013      	ands	r3, r2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	bf14      	ite	ne
 80021dc:	2301      	movne	r3, #1
 80021de:	2300      	moveq	r3, #0
 80021e0:	71fb      	strb	r3, [r7, #7]
#endif
	if (hb_passed) {
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d003      	beq.n	80021f0 <_Z17TestHalfBridgeAllv+0x4c>
		PASS_PRINT("HalfBridge Class\r\n");
 80021e8:	4807      	ldr	r0, [pc, #28]	; (8002208 <_Z17TestHalfBridgeAllv+0x64>)
 80021ea:	f00a faef 	bl	800c7cc <puts>
	} else {
		FAIL_PRINT("HalfBridge Class\r\n");
	}

}
 80021ee:	e002      	b.n	80021f6 <_Z17TestHalfBridgeAllv+0x52>
		FAIL_PRINT("HalfBridge Class\r\n");
 80021f0:	4806      	ldr	r0, [pc, #24]	; (800220c <_Z17TestHalfBridgeAllv+0x68>)
 80021f2:	f00a faeb 	bl	800c7cc <puts>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	0800ec78 	.word	0x0800ec78
 8002204:	0800ec90 	.word	0x0800ec90
 8002208:	0800eca4 	.word	0x0800eca4
 800220c:	0800ecd0 	.word	0x0800ecd0

08002210 <_Z23TestPIDControllerCreatev>:
#include "test_pid_controller.hh"

#define private public
#include "pid_controller.hh"

bool TestPIDControllerCreate() {
 8002210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002212:	b0f5      	sub	sp, #468	; 0x1d4
 8002214:	af02      	add	r7, sp, #8
	TEST_PRINT("Create PID Controller.\r\n");
 8002216:	486a      	ldr	r0, [pc, #424]	; (80023c0 <_Z23TestPIDControllerCreatev+0x1b0>)
 8002218:	f00a fad8 	bl	800c7cc <puts>

	T_TEST_PRINT("Set gains with PID values.\r\n");
 800221c:	4869      	ldr	r0, [pc, #420]	; (80023c4 <_Z23TestPIDControllerCreatev+0x1b4>)
 800221e:	f00a fad5 	bl	800c7cc <puts>
	float k_p = 1.2;
 8002222:	4b69      	ldr	r3, [pc, #420]	; (80023c8 <_Z23TestPIDControllerCreatev+0x1b8>)
 8002224:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	float k_i = 3.4;
 8002228:	4b68      	ldr	r3, [pc, #416]	; (80023cc <_Z23TestPIDControllerCreatev+0x1bc>)
 800222a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	float k_d = 5.6;
 800222e:	4b68      	ldr	r3, [pc, #416]	; (80023d0 <_Z23TestPIDControllerCreatev+0x1c0>)
 8002230:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	float state = 2.1;
 8002234:	4b67      	ldr	r3, [pc, #412]	; (80023d4 <_Z23TestPIDControllerCreatev+0x1c4>)
 8002236:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	PIDController pid(k_p, k_i, k_d, state);
 800223a:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 800223e:	1d3b      	adds	r3, r7, #4
 8002240:	4611      	mov	r1, r2
 8002242:	ed97 1a6f 	vldr	s2, [r7, #444]	; 0x1bc
 8002246:	edd7 0a70 	vldr	s1, [r7, #448]	; 0x1c0
 800224a:	ed97 0a71 	vldr	s0, [r7, #452]	; 0x1c4
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff fa8a 	bl	8001768 <_ZN13PIDControllerC1EfffRKf>

	if (pid.k_p != k_p) {
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	edd3 7a68 	vldr	s15, [r3, #416]	; 0x1a0
 800225a:	ed97 7a71 	vldr	s14, [r7, #452]	; 0x1c4
 800225e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002266:	d016      	beq.n	8002296 <_Z23TestPIDControllerCreatev+0x86>
		T_FAIL_PRINT("Incorrect k_p, constructed with %f but got %f.\r\n", k_p, pid.k_p);
 8002268:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800226c:	f7fe f994 	bl	8000598 <__aeabi_f2d>
 8002270:	4605      	mov	r5, r0
 8002272:	460e      	mov	r6, r1
 8002274:	1d3b      	adds	r3, r7, #4
 8002276:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe f98c 	bl	8000598 <__aeabi_f2d>
 8002280:	4603      	mov	r3, r0
 8002282:	460c      	mov	r4, r1
 8002284:	e9cd 3400 	strd	r3, r4, [sp]
 8002288:	462a      	mov	r2, r5
 800228a:	4633      	mov	r3, r6
 800228c:	4852      	ldr	r0, [pc, #328]	; (80023d8 <_Z23TestPIDControllerCreatev+0x1c8>)
 800228e:	f00a fa29 	bl	800c6e4 <iprintf>
		return false;
 8002292:	2300      	movs	r3, #0
 8002294:	e08f      	b.n	80023b6 <_Z23TestPIDControllerCreatev+0x1a6>
	}
	if (pid.k_i != k_i) {
 8002296:	1d3b      	adds	r3, r7, #4
 8002298:	edd3 7a69 	vldr	s15, [r3, #420]	; 0x1a4
 800229c:	ed97 7a70 	vldr	s14, [r7, #448]	; 0x1c0
 80022a0:	eeb4 7a67 	vcmp.f32	s14, s15
 80022a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a8:	d016      	beq.n	80022d8 <_Z23TestPIDControllerCreatev+0xc8>
		T_FAIL_PRINT("Incorrect k_i, constructed with %f but got %f.\r\n", k_i, pid.k_i);
 80022aa:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 80022ae:	f7fe f973 	bl	8000598 <__aeabi_f2d>
 80022b2:	4605      	mov	r5, r0
 80022b4:	460e      	mov	r6, r1
 80022b6:	1d3b      	adds	r3, r7, #4
 80022b8:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe f96b 	bl	8000598 <__aeabi_f2d>
 80022c2:	4603      	mov	r3, r0
 80022c4:	460c      	mov	r4, r1
 80022c6:	e9cd 3400 	strd	r3, r4, [sp]
 80022ca:	462a      	mov	r2, r5
 80022cc:	4633      	mov	r3, r6
 80022ce:	4843      	ldr	r0, [pc, #268]	; (80023dc <_Z23TestPIDControllerCreatev+0x1cc>)
 80022d0:	f00a fa08 	bl	800c6e4 <iprintf>
		return false;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e06e      	b.n	80023b6 <_Z23TestPIDControllerCreatev+0x1a6>
	}
	if (pid.k_d != k_d) {
 80022d8:	1d3b      	adds	r3, r7, #4
 80022da:	edd3 7a6a 	vldr	s15, [r3, #424]	; 0x1a8
 80022de:	ed97 7a6f 	vldr	s14, [r7, #444]	; 0x1bc
 80022e2:	eeb4 7a67 	vcmp.f32	s14, s15
 80022e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ea:	d016      	beq.n	800231a <_Z23TestPIDControllerCreatev+0x10a>
		T_FAIL_PRINT("Incorrect k_d, constructed with %f but got %f.\r\n", k_d, pid.k_d);
 80022ec:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80022f0:	f7fe f952 	bl	8000598 <__aeabi_f2d>
 80022f4:	4605      	mov	r5, r0
 80022f6:	460e      	mov	r6, r1
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe f94a 	bl	8000598 <__aeabi_f2d>
 8002304:	4603      	mov	r3, r0
 8002306:	460c      	mov	r4, r1
 8002308:	e9cd 3400 	strd	r3, r4, [sp]
 800230c:	462a      	mov	r2, r5
 800230e:	4633      	mov	r3, r6
 8002310:	4833      	ldr	r0, [pc, #204]	; (80023e0 <_Z23TestPIDControllerCreatev+0x1d0>)
 8002312:	f00a f9e7 	bl	800c6e4 <iprintf>
		return false;
 8002316:	2300      	movs	r3, #0
 8002318:	e04d      	b.n	80023b6 <_Z23TestPIDControllerCreatev+0x1a6>
	}

	if (pid.state != state) {
 800231a:	1d3b      	adds	r3, r7, #4
 800231c:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 8002320:	ed93 7a00 	vldr	s14, [r3]
 8002324:	edd7 7a6e 	vldr	s15, [r7, #440]	; 0x1b8
 8002328:	eeb4 7a67 	vcmp.f32	s14, s15
 800232c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002330:	d018      	beq.n	8002364 <_Z23TestPIDControllerCreatev+0x154>
		T_FAIL_PRINT("Incorrect state, constructed with %f but got %f.\r\n", state, pid.state);
 8002332:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8002336:	4618      	mov	r0, r3
 8002338:	f7fe f92e 	bl	8000598 <__aeabi_f2d>
 800233c:	4605      	mov	r5, r0
 800233e:	460e      	mov	r6, r1
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe f925 	bl	8000598 <__aeabi_f2d>
 800234e:	4603      	mov	r3, r0
 8002350:	460c      	mov	r4, r1
 8002352:	e9cd 3400 	strd	r3, r4, [sp]
 8002356:	462a      	mov	r2, r5
 8002358:	4633      	mov	r3, r6
 800235a:	4822      	ldr	r0, [pc, #136]	; (80023e4 <_Z23TestPIDControllerCreatev+0x1d4>)
 800235c:	f00a f9c2 	bl	800c6e4 <iprintf>
		return false;
 8002360:	2300      	movs	r3, #0
 8002362:	e028      	b.n	80023b6 <_Z23TestPIDControllerCreatev+0x1a6>
	}
	state = 345.67;
 8002364:	4b20      	ldr	r3, [pc, #128]	; (80023e8 <_Z23TestPIDControllerCreatev+0x1d8>)
 8002366:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	if (pid.state != state) {
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 8002370:	ed93 7a00 	vldr	s14, [r3]
 8002374:	edd7 7a6e 	vldr	s15, [r7, #440]	; 0x1b8
 8002378:	eeb4 7a67 	vcmp.f32	s14, s15
 800237c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002380:	d018      	beq.n	80023b4 <_Z23TestPIDControllerCreatev+0x1a4>
		T_FAIL_PRINT("State does not track, expected %f but got %f.\r\n", state, pid.state);
 8002382:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe f906 	bl	8000598 <__aeabi_f2d>
 800238c:	4605      	mov	r5, r0
 800238e:	460e      	mov	r6, r1
 8002390:	1d3b      	adds	r3, r7, #4
 8002392:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4618      	mov	r0, r3
 800239a:	f7fe f8fd 	bl	8000598 <__aeabi_f2d>
 800239e:	4603      	mov	r3, r0
 80023a0:	460c      	mov	r4, r1
 80023a2:	e9cd 3400 	strd	r3, r4, [sp]
 80023a6:	462a      	mov	r2, r5
 80023a8:	4633      	mov	r3, r6
 80023aa:	4810      	ldr	r0, [pc, #64]	; (80023ec <_Z23TestPIDControllerCreatev+0x1dc>)
 80023ac:	f00a f99a 	bl	800c6e4 <iprintf>
		return false;
 80023b0:	2300      	movs	r3, #0
 80023b2:	e000      	b.n	80023b6 <_Z23TestPIDControllerCreatev+0x1a6>
	}

	return true;
 80023b4:	2301      	movs	r3, #1
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	f507 77e6 	add.w	r7, r7, #460	; 0x1cc
 80023bc:	46bd      	mov	sp, r7
 80023be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c0:	0800ecfc 	.word	0x0800ecfc
 80023c4:	0800ed24 	.word	0x0800ed24
 80023c8:	3f99999a 	.word	0x3f99999a
 80023cc:	4059999a 	.word	0x4059999a
 80023d0:	40b33333 	.word	0x40b33333
 80023d4:	40066666 	.word	0x40066666
 80023d8:	0800ed54 	.word	0x0800ed54
 80023dc:	0800eda0 	.word	0x0800eda0
 80023e0:	0800edec 	.word	0x0800edec
 80023e4:	0800ee38 	.word	0x0800ee38
 80023e8:	43acd5c3 	.word	0x43acd5c3
 80023ec:	0800ee84 	.word	0x0800ee84

080023f0 <_Z25TestPIDControllerResponsev>:

bool TestPIDControllerResponse() {
 80023f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80023f4:	b0f3      	sub	sp, #460	; 0x1cc
 80023f6:	af02      	add	r7, sp, #8
	TEST_PRINT("Test PID Controller Response.\r\n");
 80023f8:	48bb      	ldr	r0, [pc, #748]	; (80026e8 <_Z25TestPIDControllerResponsev+0x2f8>)
 80023fa:	f00a f9e7 	bl	800c7cc <puts>
	T_TEST_PRINT("Test default response afer initialization.\r\n");
 80023fe:	48bb      	ldr	r0, [pc, #748]	; (80026ec <_Z25TestPIDControllerResponsev+0x2fc>)
 8002400:	f00a f9e4 	bl	800c7cc <puts>
	float state = 0;
 8002404:	f04f 0300 	mov.w	r3, #0
 8002408:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	PIDController pid = PIDController(0, 0, 0, state);
 800240c:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 8002410:	463b      	mov	r3, r7
 8002412:	4611      	mov	r1, r2
 8002414:	ed9f 1ab6 	vldr	s2, [pc, #728]	; 80026f0 <_Z25TestPIDControllerResponsev+0x300>
 8002418:	eddf 0ab5 	vldr	s1, [pc, #724]	; 80026f0 <_Z25TestPIDControllerResponsev+0x300>
 800241c:	ed9f 0ab4 	vldr	s0, [pc, #720]	; 80026f0 <_Z25TestPIDControllerResponsev+0x300>
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff f9a1 	bl	8001768 <_ZN13PIDControllerC1EfffRKf>
	if (pid.get_output() != 0) {
 8002426:	463b      	mov	r3, r7
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fa9b 	bl	8001964 <_ZN13PIDController10get_outputEv>
 800242e:	eef0 7a40 	vmov.f32	s15, s0
 8002432:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243a:	bf14      	ite	ne
 800243c:	2301      	movne	r3, #1
 800243e:	2300      	moveq	r3, #0
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d015      	beq.n	8002472 <_Z25TestPIDControllerResponsev+0x82>
		T_FAIL_PRINT("Nonzero output after creation, expected %f but got %f.\r\n", 0.0, pid.get_output());
 8002446:	463b      	mov	r3, r7
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff fa8b 	bl	8001964 <_ZN13PIDController10get_outputEv>
 800244e:	ee10 3a10 	vmov	r3, s0
 8002452:	4618      	mov	r0, r3
 8002454:	f7fe f8a0 	bl	8000598 <__aeabi_f2d>
 8002458:	4603      	mov	r3, r0
 800245a:	460c      	mov	r4, r1
 800245c:	e9cd 3400 	strd	r3, r4, [sp]
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	48a2      	ldr	r0, [pc, #648]	; (80026f4 <_Z25TestPIDControllerResponsev+0x304>)
 800246a:	f00a f93b 	bl	800c6e4 <iprintf>
		return false;
 800246e:	2300      	movs	r3, #0
 8002470:	e230      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	}

	T_TEST_PRINT("k_p Test #1.\r\n");
 8002472:	48a1      	ldr	r0, [pc, #644]	; (80026f8 <_Z25TestPIDControllerResponsev+0x308>)
 8002474:	f00a f9aa 	bl	800c7cc <puts>
	state = 1.0;
 8002478:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800247c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	pid.target = 2.0;
 8002480:	463b      	mov	r3, r7
 8002482:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002486:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	pid.k_p = 5.0;
 800248a:	463b      	mov	r3, r7
 800248c:	4a9b      	ldr	r2, [pc, #620]	; (80026fc <_Z25TestPIDControllerResponsev+0x30c>)
 800248e:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	pid.Update(10.5);
 8002492:	463b      	mov	r3, r7
 8002494:	eeb2 0a05 	vmov.f32	s0, #37	; 0x41280000  10.5
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff f9a3 	bl	80017e4 <_ZN13PIDController6UpdateEf>
	float expect_output = (1.0 - 2.0) * 5.0;
 800249e:	4b98      	ldr	r3, [pc, #608]	; (8002700 <_Z25TestPIDControllerResponsev+0x310>)
 80024a0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	if (pid.get_output() != expect_output) {
 80024a4:	463b      	mov	r3, r7
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff fa5c 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80024ac:	eeb0 7a40 	vmov.f32	s14, s0
 80024b0:	edd7 7a6f 	vldr	s15, [r7, #444]	; 0x1bc
 80024b4:	eef4 7a47 	vcmp.f32	s15, s14
 80024b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024bc:	bf14      	ite	ne
 80024be:	2301      	movne	r3, #1
 80024c0:	2300      	moveq	r3, #0
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d019      	beq.n	80024fc <_Z25TestPIDControllerResponsev+0x10c>
		T_FAIL_PRINT("Failed k_p test #1, expected output %f but got %f.\r\n",
 80024c8:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80024cc:	f7fe f864 	bl	8000598 <__aeabi_f2d>
 80024d0:	4605      	mov	r5, r0
 80024d2:	460e      	mov	r6, r1
 80024d4:	463b      	mov	r3, r7
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fa44 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80024dc:	ee10 3a10 	vmov	r3, s0
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7fe f859 	bl	8000598 <__aeabi_f2d>
 80024e6:	4603      	mov	r3, r0
 80024e8:	460c      	mov	r4, r1
 80024ea:	e9cd 3400 	strd	r3, r4, [sp]
 80024ee:	462a      	mov	r2, r5
 80024f0:	4633      	mov	r3, r6
 80024f2:	4884      	ldr	r0, [pc, #528]	; (8002704 <_Z25TestPIDControllerResponsev+0x314>)
 80024f4:	f00a f8f6 	bl	800c6e4 <iprintf>
				expect_output, pid.get_output());
		return false;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e1eb      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	}

	T_TEST_PRINT("k_i Test #1.\r\n");
 80024fc:	4882      	ldr	r0, [pc, #520]	; (8002708 <_Z25TestPIDControllerResponsev+0x318>)
 80024fe:	f00a f965 	bl	800c7cc <puts>
	pid.k_p = 0;
 8002502:	463b      	mov	r3, r7
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	pid.k_i = 3;
 800250c:	463b      	mov	r3, r7
 800250e:	4a7f      	ldr	r2, [pc, #508]	; (800270c <_Z25TestPIDControllerResponsev+0x31c>)
 8002510:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	pid.target = 98.5;
 8002514:	463b      	mov	r3, r7
 8002516:	4a7e      	ldr	r2, [pc, #504]	; (8002710 <_Z25TestPIDControllerResponsev+0x320>)
 8002518:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	state = 70;
 800251c:	4b7d      	ldr	r3, [pc, #500]	; (8002714 <_Z25TestPIDControllerResponsev+0x324>)
 800251e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	pid.Update(10.7);
 8002522:	463b      	mov	r3, r7
 8002524:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 8002718 <_Z25TestPIDControllerResponsev+0x328>
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff f95b 	bl	80017e4 <_ZN13PIDController6UpdateEf>
	expect_output = (1.0-2.0) * 10.7 * 3;
 800252e:	4b7b      	ldr	r3, [pc, #492]	; (800271c <_Z25TestPIDControllerResponsev+0x32c>)
 8002530:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	if (pid.get_output() != expect_output) {
 8002534:	463b      	mov	r3, r7
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff fa14 	bl	8001964 <_ZN13PIDController10get_outputEv>
 800253c:	eeb0 7a40 	vmov.f32	s14, s0
 8002540:	edd7 7a6f 	vldr	s15, [r7, #444]	; 0x1bc
 8002544:	eef4 7a47 	vcmp.f32	s15, s14
 8002548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254c:	bf14      	ite	ne
 800254e:	2301      	movne	r3, #1
 8002550:	2300      	moveq	r3, #0
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2b00      	cmp	r3, #0
 8002556:	d019      	beq.n	800258c <_Z25TestPIDControllerResponsev+0x19c>
		T_FAIL_PRINT("Failed k_i test #1, expected output %f but got %f.\r\n",
 8002558:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 800255c:	f7fe f81c 	bl	8000598 <__aeabi_f2d>
 8002560:	4605      	mov	r5, r0
 8002562:	460e      	mov	r6, r1
 8002564:	463b      	mov	r3, r7
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff f9fc 	bl	8001964 <_ZN13PIDController10get_outputEv>
 800256c:	ee10 3a10 	vmov	r3, s0
 8002570:	4618      	mov	r0, r3
 8002572:	f7fe f811 	bl	8000598 <__aeabi_f2d>
 8002576:	4603      	mov	r3, r0
 8002578:	460c      	mov	r4, r1
 800257a:	e9cd 3400 	strd	r3, r4, [sp]
 800257e:	462a      	mov	r2, r5
 8002580:	4633      	mov	r3, r6
 8002582:	4867      	ldr	r0, [pc, #412]	; (8002720 <_Z25TestPIDControllerResponsev+0x330>)
 8002584:	f00a f8ae 	bl	800c6e4 <iprintf>
				expect_output, pid.get_output());
		return false;
 8002588:	2300      	movs	r3, #0
 800258a:	e1a3      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	}

	T_TEST_PRINT("k_i Test #2.\r\n");
 800258c:	4865      	ldr	r0, [pc, #404]	; (8002724 <_Z25TestPIDControllerResponsev+0x334>)
 800258e:	f00a f91d 	bl	800c7cc <puts>
	pid.Update(11.9);
 8002592:	463b      	mov	r3, r7
 8002594:	ed9f 0a64 	vldr	s0, [pc, #400]	; 8002728 <_Z25TestPIDControllerResponsev+0x338>
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff f923 	bl	80017e4 <_ZN13PIDController6UpdateEf>
	expect_output += (70-98.5) * 11.9 * 3;
 800259e:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80025a2:	f7fd fff9 	bl	8000598 <__aeabi_f2d>
 80025a6:	a34c      	add	r3, pc, #304	; (adr r3, 80026d8 <_Z25TestPIDControllerResponsev+0x2e8>)
 80025a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ac:	f7fd fe94 	bl	80002d8 <__aeabi_dsub>
 80025b0:	4603      	mov	r3, r0
 80025b2:	460c      	mov	r4, r1
 80025b4:	4618      	mov	r0, r3
 80025b6:	4621      	mov	r1, r4
 80025b8:	f7fe fb3e 	bl	8000c38 <__aeabi_d2f>
 80025bc:	4603      	mov	r3, r0
 80025be:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	if (pid.get_output() != expect_output) {
 80025c2:	463b      	mov	r3, r7
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff f9cd 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80025ca:	eeb0 7a40 	vmov.f32	s14, s0
 80025ce:	edd7 7a6f 	vldr	s15, [r7, #444]	; 0x1bc
 80025d2:	eef4 7a47 	vcmp.f32	s15, s14
 80025d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025da:	bf14      	ite	ne
 80025dc:	2301      	movne	r3, #1
 80025de:	2300      	moveq	r3, #0
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d019      	beq.n	800261a <_Z25TestPIDControllerResponsev+0x22a>
		T_FAIL_PRINT("Failed k_i test #2, expected output %f but got %f.\r\n",
 80025e6:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80025ea:	f7fd ffd5 	bl	8000598 <__aeabi_f2d>
 80025ee:	4605      	mov	r5, r0
 80025f0:	460e      	mov	r6, r1
 80025f2:	463b      	mov	r3, r7
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff f9b5 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80025fa:	ee10 3a10 	vmov	r3, s0
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fd ffca 	bl	8000598 <__aeabi_f2d>
 8002604:	4603      	mov	r3, r0
 8002606:	460c      	mov	r4, r1
 8002608:	e9cd 3400 	strd	r3, r4, [sp]
 800260c:	462a      	mov	r2, r5
 800260e:	4633      	mov	r3, r6
 8002610:	4846      	ldr	r0, [pc, #280]	; (800272c <_Z25TestPIDControllerResponsev+0x33c>)
 8002612:	f00a f867 	bl	800c6e4 <iprintf>
				expect_output, pid.get_output());
		return false;
 8002616:	2300      	movs	r3, #0
 8002618:	e15c      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	}

	T_TEST_PRINT("k_i Test #3 (overflow test).\r\n");
 800261a:	4845      	ldr	r0, [pc, #276]	; (8002730 <_Z25TestPIDControllerResponsev+0x340>)
 800261c:	f00a f8d6 	bl	800c7cc <puts>
	for (uint16_t i = 0; i < 2*pid.error_mem_depth_; i++) {
 8002620:	2300      	movs	r3, #0
 8002622:	f8a7 31ba 	strh.w	r3, [r7, #442]	; 0x1ba
 8002626:	f8b7 21ba 	ldrh.w	r2, [r7, #442]	; 0x1ba
 800262a:	463b      	mov	r3, r7
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	429a      	cmp	r2, r3
 8002632:	f280 8083 	bge.w	800273c <_Z25TestPIDControllerResponsev+0x34c>
		pid.Update(12.1);
 8002636:	463b      	mov	r3, r7
 8002638:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8002734 <_Z25TestPIDControllerResponsev+0x344>
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff f8d1 	bl	80017e4 <_ZN13PIDController6UpdateEf>
		expect_output += (70-98.5) * 12.1 * 3;
 8002642:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 8002646:	f7fd ffa7 	bl	8000598 <__aeabi_f2d>
 800264a:	a325      	add	r3, pc, #148	; (adr r3, 80026e0 <_Z25TestPIDControllerResponsev+0x2f0>)
 800264c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002650:	f7fd fe42 	bl	80002d8 <__aeabi_dsub>
 8002654:	4603      	mov	r3, r0
 8002656:	460c      	mov	r4, r1
 8002658:	4618      	mov	r0, r3
 800265a:	4621      	mov	r1, r4
 800265c:	f7fe faec 	bl	8000c38 <__aeabi_d2f>
 8002660:	4603      	mov	r3, r0
 8002662:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
		if (!CheckClose(pid.get_output(), expect_output, (float)0.5)) {
 8002666:	463b      	mov	r3, r7
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff f97b 	bl	8001964 <_ZN13PIDController10get_outputEv>
 800266e:	eef0 7a40 	vmov.f32	s15, s0
 8002672:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 8002676:	edd7 0a6f 	vldr	s1, [r7, #444]	; 0x1bc
 800267a:	eeb0 0a67 	vmov.f32	s0, s15
 800267e:	f000 f979 	bl	8002974 <_Z10CheckCloseIfEbT_S0_S0_>
 8002682:	4603      	mov	r3, r0
 8002684:	f083 0301 	eor.w	r3, r3, #1
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d01c      	beq.n	80026c8 <_Z25TestPIDControllerResponsev+0x2d8>
			T_FAIL_PRINT("Failed overflow test on iteration %d, expected output %f but got %f.\r\n",
 800268e:	f8b7 51ba 	ldrh.w	r5, [r7, #442]	; 0x1ba
 8002692:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 8002696:	f7fd ff7f 	bl	8000598 <__aeabi_f2d>
 800269a:	4680      	mov	r8, r0
 800269c:	4689      	mov	r9, r1
 800269e:	463b      	mov	r3, r7
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff f95f 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80026a6:	ee10 3a10 	vmov	r3, s0
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fd ff74 	bl	8000598 <__aeabi_f2d>
 80026b0:	4603      	mov	r3, r0
 80026b2:	460c      	mov	r4, r1
 80026b4:	e9cd 3400 	strd	r3, r4, [sp]
 80026b8:	4642      	mov	r2, r8
 80026ba:	464b      	mov	r3, r9
 80026bc:	4629      	mov	r1, r5
 80026be:	481e      	ldr	r0, [pc, #120]	; (8002738 <_Z25TestPIDControllerResponsev+0x348>)
 80026c0:	f00a f810 	bl	800c6e4 <iprintf>
					i, expect_output, pid.get_output());
			return false;
 80026c4:	2300      	movs	r3, #0
 80026c6:	e105      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	for (uint16_t i = 0; i < 2*pid.error_mem_depth_; i++) {
 80026c8:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	; 0x1ba
 80026cc:	3301      	adds	r3, #1
 80026ce:	f8a7 31ba 	strh.w	r3, [r7, #442]	; 0x1ba
 80026d2:	e7a8      	b.n	8002626 <_Z25TestPIDControllerResponsev+0x236>
 80026d4:	f3af 8000 	nop.w
 80026d8:	9999999a 	.word	0x9999999a
 80026dc:	408fcb99 	.word	0x408fcb99
 80026e0:	33333333 	.word	0x33333333
 80026e4:	40902a33 	.word	0x40902a33
 80026e8:	0800eed0 	.word	0x0800eed0
 80026ec:	0800ef00 	.word	0x0800ef00
 80026f0:	00000000 	.word	0x00000000
 80026f4:	0800ef40 	.word	0x0800ef40
 80026f8:	0800ef94 	.word	0x0800ef94
 80026fc:	40a00000 	.word	0x40a00000
 8002700:	c0a00000 	.word	0xc0a00000
 8002704:	0800efb4 	.word	0x0800efb4
 8002708:	0800f004 	.word	0x0800f004
 800270c:	40400000 	.word	0x40400000
 8002710:	42c50000 	.word	0x42c50000
 8002714:	428c0000 	.word	0x428c0000
 8002718:	412b3333 	.word	0x412b3333
 800271c:	c2006666 	.word	0xc2006666
 8002720:	0800f024 	.word	0x0800f024
 8002724:	0800f074 	.word	0x0800f074
 8002728:	413e6666 	.word	0x413e6666
 800272c:	0800f094 	.word	0x0800f094
 8002730:	0800f0e4 	.word	0x0800f0e4
 8002734:	4141999a 	.word	0x4141999a
 8002738:	0800f114 	.word	0x0800f114
		}
	}

	T_TEST_PRINT("Reset Test #1.\r\n");
 800273c:	4868      	ldr	r0, [pc, #416]	; (80028e0 <_Z25TestPIDControllerResponsev+0x4f0>)
 800273e:	f00a f845 	bl	800c7cc <puts>
	pid.Reset();
 8002742:	463b      	mov	r3, r7
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff f8e5 	bl	8001914 <_ZN13PIDController5ResetEv>
	pid.k_p = 0;
 800274a:	463b      	mov	r3, r7
 800274c:	f04f 0200 	mov.w	r2, #0
 8002750:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	pid.k_i = 0;
 8002754:	463b      	mov	r3, r7
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	pid.k_d = 0;
 800275e:	463b      	mov	r3, r7
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	expect_output = 0;
 8002768:	f04f 0300 	mov.w	r3, #0
 800276c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	if (pid.get_output() != expect_output) {
 8002770:	463b      	mov	r3, r7
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff f8f6 	bl	8001964 <_ZN13PIDController10get_outputEv>
 8002778:	eeb0 7a40 	vmov.f32	s14, s0
 800277c:	edd7 7a6f 	vldr	s15, [r7, #444]	; 0x1bc
 8002780:	eef4 7a47 	vcmp.f32	s15, s14
 8002784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002788:	bf14      	ite	ne
 800278a:	2301      	movne	r3, #1
 800278c:	2300      	moveq	r3, #0
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b00      	cmp	r3, #0
 8002792:	d019      	beq.n	80027c8 <_Z25TestPIDControllerResponsev+0x3d8>
		T_FAIL_PRINT("Failed reset test #1, expected output %f but got %f.\r\n",
 8002794:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 8002798:	f7fd fefe 	bl	8000598 <__aeabi_f2d>
 800279c:	4605      	mov	r5, r0
 800279e:	460e      	mov	r6, r1
 80027a0:	463b      	mov	r3, r7
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff f8de 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80027a8:	ee10 3a10 	vmov	r3, s0
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd fef3 	bl	8000598 <__aeabi_f2d>
 80027b2:	4603      	mov	r3, r0
 80027b4:	460c      	mov	r4, r1
 80027b6:	e9cd 3400 	strd	r3, r4, [sp]
 80027ba:	462a      	mov	r2, r5
 80027bc:	4633      	mov	r3, r6
 80027be:	4849      	ldr	r0, [pc, #292]	; (80028e4 <_Z25TestPIDControllerResponsev+0x4f4>)
 80027c0:	f009 ff90 	bl	800c6e4 <iprintf>
				expect_output, pid.get_output());
		return false;
 80027c4:	2300      	movs	r3, #0
 80027c6:	e085      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	}

	T_TEST_PRINT("Reset Test #2.\r\n");
 80027c8:	4847      	ldr	r0, [pc, #284]	; (80028e8 <_Z25TestPIDControllerResponsev+0x4f8>)
 80027ca:	f009 ffff 	bl	800c7cc <puts>
	state = 0;
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	pid.target = 0;
 80027d6:	463b      	mov	r3, r7
 80027d8:	f04f 0200 	mov.w	r2, #0
 80027dc:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	pid.Update(10);
 80027e0:	463b      	mov	r3, r7
 80027e2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fe fffc 	bl	80017e4 <_ZN13PIDController6UpdateEf>
	expect_output = 0;
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	if (pid.get_output() != expect_output) {
 80027f4:	463b      	mov	r3, r7
 80027f6:	4618      	mov	r0, r3
 80027f8:	f7ff f8b4 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80027fc:	eeb0 7a40 	vmov.f32	s14, s0
 8002800:	edd7 7a6f 	vldr	s15, [r7, #444]	; 0x1bc
 8002804:	eef4 7a47 	vcmp.f32	s15, s14
 8002808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800280c:	bf14      	ite	ne
 800280e:	2301      	movne	r3, #1
 8002810:	2300      	moveq	r3, #0
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	d019      	beq.n	800284c <_Z25TestPIDControllerResponsev+0x45c>
		T_FAIL_PRINT("Failed reset test #2, expected output %f but got %f.\r\n",
 8002818:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 800281c:	f7fd febc 	bl	8000598 <__aeabi_f2d>
 8002820:	4605      	mov	r5, r0
 8002822:	460e      	mov	r6, r1
 8002824:	463b      	mov	r3, r7
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff f89c 	bl	8001964 <_ZN13PIDController10get_outputEv>
 800282c:	ee10 3a10 	vmov	r3, s0
 8002830:	4618      	mov	r0, r3
 8002832:	f7fd feb1 	bl	8000598 <__aeabi_f2d>
 8002836:	4603      	mov	r3, r0
 8002838:	460c      	mov	r4, r1
 800283a:	e9cd 3400 	strd	r3, r4, [sp]
 800283e:	462a      	mov	r2, r5
 8002840:	4633      	mov	r3, r6
 8002842:	482a      	ldr	r0, [pc, #168]	; (80028ec <_Z25TestPIDControllerResponsev+0x4fc>)
 8002844:	f009 ff4e 	bl	800c6e4 <iprintf>
				expect_output, pid.get_output());
		return false;
 8002848:	2300      	movs	r3, #0
 800284a:	e043      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	}

	T_TEST_PRINT("k_d Test #1.\r\n");
 800284c:	4828      	ldr	r0, [pc, #160]	; (80028f0 <_Z25TestPIDControllerResponsev+0x500>)
 800284e:	f009 ffbd 	bl	800c7cc <puts>
	pid.k_d = 13.5;
 8002852:	463b      	mov	r3, r7
 8002854:	4a27      	ldr	r2, [pc, #156]	; (80028f4 <_Z25TestPIDControllerResponsev+0x504>)
 8002856:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	state = -487.3;
 800285a:	4b27      	ldr	r3, [pc, #156]	; (80028f8 <_Z25TestPIDControllerResponsev+0x508>)
 800285c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	pid.target = 22;
 8002860:	463b      	mov	r3, r7
 8002862:	4a26      	ldr	r2, [pc, #152]	; (80028fc <_Z25TestPIDControllerResponsev+0x50c>)
 8002864:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	pid.Update(10);
 8002868:	463b      	mov	r3, r7
 800286a:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800286e:	4618      	mov	r0, r3
 8002870:	f7fe ffb8 	bl	80017e4 <_ZN13PIDController6UpdateEf>
	expect_output = (-487.3 - 22) * 13.5 / 10;
 8002874:	4b22      	ldr	r3, [pc, #136]	; (8002900 <_Z25TestPIDControllerResponsev+0x510>)
 8002876:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	if (pid.get_output() != expect_output) {
 800287a:	463b      	mov	r3, r7
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff f871 	bl	8001964 <_ZN13PIDController10get_outputEv>
 8002882:	eeb0 7a40 	vmov.f32	s14, s0
 8002886:	edd7 7a6f 	vldr	s15, [r7, #444]	; 0x1bc
 800288a:	eef4 7a47 	vcmp.f32	s15, s14
 800288e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002892:	bf14      	ite	ne
 8002894:	2301      	movne	r3, #1
 8002896:	2300      	moveq	r3, #0
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d019      	beq.n	80028d2 <_Z25TestPIDControllerResponsev+0x4e2>
		T_FAIL_PRINT("Failed k_d Test #1, expected output %f but got %f.\r\n",
 800289e:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 80028a2:	f7fd fe79 	bl	8000598 <__aeabi_f2d>
 80028a6:	4605      	mov	r5, r0
 80028a8:	460e      	mov	r6, r1
 80028aa:	463b      	mov	r3, r7
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff f859 	bl	8001964 <_ZN13PIDController10get_outputEv>
 80028b2:	ee10 3a10 	vmov	r3, s0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fd fe6e 	bl	8000598 <__aeabi_f2d>
 80028bc:	4603      	mov	r3, r0
 80028be:	460c      	mov	r4, r1
 80028c0:	e9cd 3400 	strd	r3, r4, [sp]
 80028c4:	462a      	mov	r2, r5
 80028c6:	4633      	mov	r3, r6
 80028c8:	480e      	ldr	r0, [pc, #56]	; (8002904 <_Z25TestPIDControllerResponsev+0x514>)
 80028ca:	f009 ff0b 	bl	800c6e4 <iprintf>
				expect_output, pid.get_output());
		return false;
 80028ce:	2300      	movs	r3, #0
 80028d0:	e000      	b.n	80028d4 <_Z25TestPIDControllerResponsev+0x4e4>
	}

	return true;
 80028d2:	2301      	movs	r3, #1
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	f507 77e2 	add.w	r7, r7, #452	; 0x1c4
 80028da:	46bd      	mov	sp, r7
 80028dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028e0:	0800f174 	.word	0x0800f174
 80028e4:	0800f198 	.word	0x0800f198
 80028e8:	0800f1e8 	.word	0x0800f1e8
 80028ec:	0800f20c 	.word	0x0800f20c
 80028f0:	0800f25c 	.word	0x0800f25c
 80028f4:	41580000 	.word	0x41580000
 80028f8:	c3f3a666 	.word	0xc3f3a666
 80028fc:	41b00000 	.word	0x41b00000
 8002900:	c42be385 	.word	0xc42be385
 8002904:	0800f27c 	.word	0x0800f27c

08002908 <_Z20TestPIDControllerAllv>:

void TestPIDControllerAll() {
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
	L_PRINT("Test PID Controller Class");
 800290e:	4915      	ldr	r1, [pc, #84]	; (8002964 <_Z20TestPIDControllerAllv+0x5c>)
 8002910:	4815      	ldr	r0, [pc, #84]	; (8002968 <_Z20TestPIDControllerAllv+0x60>)
 8002912:	f009 fee7 	bl	800c6e4 <iprintf>
	bool pid_passed = true;
 8002916:	2301      	movs	r3, #1
 8002918:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerCreate();
 800291a:	f7ff fc79 	bl	8002210 <_Z23TestPIDControllerCreatev>
 800291e:	4603      	mov	r3, r0
 8002920:	461a      	mov	r2, r3
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	4013      	ands	r3, r2
 8002926:	2b00      	cmp	r3, #0
 8002928:	bf14      	ite	ne
 800292a:	2301      	movne	r3, #1
 800292c:	2300      	moveq	r3, #0
 800292e:	71fb      	strb	r3, [r7, #7]
	pid_passed &= TestPIDControllerResponse();
 8002930:	f7ff fd5e 	bl	80023f0 <_Z25TestPIDControllerResponsev>
 8002934:	4603      	mov	r3, r0
 8002936:	461a      	mov	r2, r3
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	4013      	ands	r3, r2
 800293c:	2b00      	cmp	r3, #0
 800293e:	bf14      	ite	ne
 8002940:	2301      	movne	r3, #1
 8002942:	2300      	moveq	r3, #0
 8002944:	71fb      	strb	r3, [r7, #7]
	if (pid_passed) {
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d003      	beq.n	8002954 <_Z20TestPIDControllerAllv+0x4c>
		PASS_PRINT("PID Controller Class\r\n");
 800294c:	4807      	ldr	r0, [pc, #28]	; (800296c <_Z20TestPIDControllerAllv+0x64>)
 800294e:	f009 ff3d 	bl	800c7cc <puts>
	} else {
		FAIL_PRINT("PID Controller Class\r\n");
	}
}
 8002952:	e002      	b.n	800295a <_Z20TestPIDControllerAllv+0x52>
		FAIL_PRINT("PID Controller Class\r\n");
 8002954:	4806      	ldr	r0, [pc, #24]	; (8002970 <_Z20TestPIDControllerAllv+0x68>)
 8002956:	f009 ff39 	bl	800c7cc <puts>
}
 800295a:	bf00      	nop
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	0800f2cc 	.word	0x0800f2cc
 8002968:	0800f2e8 	.word	0x0800f2e8
 800296c:	0800f2fc 	.word	0x0800f2fc
 8002970:	0800f32c 	.word	0x0800f32c

08002974 <_Z10CheckCloseIfEbT_S0_S0_>:
bool CheckEqual(T a, T b) {
	return a == b;
}

template <class T>
bool CheckClose(T a, T b, T margin) {
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	ed87 0a03 	vstr	s0, [r7, #12]
 800297e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002982:	ed87 1a01 	vstr	s2, [r7, #4]
	return (a - b <= margin) || (b - a <= margin);
 8002986:	ed97 7a03 	vldr	s14, [r7, #12]
 800298a:	edd7 7a02 	vldr	s15, [r7, #8]
 800298e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002992:	ed97 7a01 	vldr	s14, [r7, #4]
 8002996:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800299a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800299e:	da0c      	bge.n	80029ba <_Z10CheckCloseIfEbT_S0_S0_+0x46>
 80029a0:	ed97 7a02 	vldr	s14, [r7, #8]
 80029a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80029a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80029b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b8:	db01      	blt.n	80029be <_Z10CheckCloseIfEbT_S0_S0_+0x4a>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e000      	b.n	80029c0 <_Z10CheckCloseIfEbT_S0_S0_+0x4c>
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	dbprint_uart = &huart3;
 80029d0:	4b1d      	ldr	r3, [pc, #116]	; (8002a48 <main+0x7c>)
 80029d2:	4a1e      	ldr	r2, [pc, #120]	; (8002a4c <main+0x80>)
 80029d4:	601a      	str	r2, [r3, #0]
	encoder_hspi = &hspi5;
 80029d6:	4b1e      	ldr	r3, [pc, #120]	; (8002a50 <main+0x84>)
 80029d8:	4a1e      	ldr	r2, [pc, #120]	; (8002a54 <main+0x88>)
 80029da:	601a      	str	r2, [r3, #0]
	half_bridge_pwm_timer = &htim1;
 80029dc:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <main+0x8c>)
 80029de:	4a1f      	ldr	r2, [pc, #124]	; (8002a5c <main+0x90>)
 80029e0:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029e2:	f000 ffe8 	bl	80039b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029e6:	f000 f849 	bl	8002a7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029ea:	f000 fb3f 	bl	800306c <MX_GPIO_Init>
  MX_DMA_Init();
 80029ee:	f000 fb1f 	bl	8003030 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80029f2:	f000 fabf 	bl	8002f74 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80029f6:	f000 faed 	bl	8002fd4 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 80029fa:	f000 f943 	bl	8002c84 <MX_SPI5_Init>
  MX_ADC1_Init();
 80029fe:	f000 f8d3 	bl	8002ba8 <MX_ADC1_Init>
  MX_TIM4_Init();
 8002a02:	f000 fa41 	bl	8002e88 <MX_TIM4_Init>
  MX_TIM1_Init();
 8002a06:	f000 f97b 	bl	8002d00 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_SET); // start with CS deselected
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	2110      	movs	r1, #16
 8002a0e:	4814      	ldr	r0, [pc, #80]	; (8002a60 <main+0x94>)
 8002a10:	f002 fa1e 	bl	8004e50 <HAL_GPIO_WritePin>

  // Begin ADC sampling + transfer over DMA
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)curr_sense_adc_buf, ADC_BUF_LEN) != HAL_OK) {
 8002a14:	2203      	movs	r2, #3
 8002a16:	4913      	ldr	r1, [pc, #76]	; (8002a64 <main+0x98>)
 8002a18:	4813      	ldr	r0, [pc, #76]	; (8002a68 <main+0x9c>)
 8002a1a:	f001 f85f 	bl	8003adc <HAL_ADC_Start_DMA>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <main+0x5c>
  	  Error_Handler();
 8002a24:	f000 fc24 	bl	8003270 <Error_Handler>
  }
  HAL_TIM_Base_Start_IT(&htim4);
 8002a28:	4810      	ldr	r0, [pc, #64]	; (8002a6c <main+0xa0>)
 8002a2a:	f004 f957 	bl	8006cdc <HAL_TIM_Base_Start_IT>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002a2e:	f006 fa95 	bl	8008f5c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002a32:	4a0f      	ldr	r2, [pc, #60]	; (8002a70 <main+0xa4>)
 8002a34:	2100      	movs	r1, #0
 8002a36:	480f      	ldr	r0, [pc, #60]	; (8002a74 <main+0xa8>)
 8002a38:	f006 fb2c 	bl	8009094 <osThreadNew>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <main+0xac>)
 8002a40:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002a42:	f006 fabf 	bl	8008fc4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002a46:	e7fe      	b.n	8002a46 <main+0x7a>
 8002a48:	2000513c 	.word	0x2000513c
 8002a4c:	20004bcc 	.word	0x20004bcc
 8002a50:	20005050 	.word	0x20005050
 8002a54:	20004b28 	.word	0x20004b28
 8002a58:	20004b20 	.word	0x20004b20
 8002a5c:	200050fc 	.word	0x200050fc
 8002a60:	40020000 	.word	0x40020000
 8002a64:	20000204 	.word	0x20000204
 8002a68:	20005054 	.word	0x20005054
 8002a6c:	20004b8c 	.word	0x20004b8c
 8002a70:	0800f3ec 	.word	0x0800f3ec
 8002a74:	08003235 	.word	0x08003235
 8002a78:	20004b24 	.word	0x20004b24

08002a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b0b4      	sub	sp, #208	; 0xd0
 8002a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a82:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002a86:	2230      	movs	r2, #48	; 0x30
 8002a88:	2100      	movs	r1, #0
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f009 f9c5 	bl	800be1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a90:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
 8002a9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002aa0:	f107 030c 	add.w	r3, r7, #12
 8002aa4:	2280      	movs	r2, #128	; 0x80
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f009 f9b6 	bl	800be1a <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002aae:	f002 fb4b 	bl	8005148 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	4b3a      	ldr	r3, [pc, #232]	; (8002b9c <SystemClock_Config+0x120>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	4a39      	ldr	r2, [pc, #228]	; (8002b9c <SystemClock_Config+0x120>)
 8002ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abc:	6413      	str	r3, [r2, #64]	; 0x40
 8002abe:	4b37      	ldr	r3, [pc, #220]	; (8002b9c <SystemClock_Config+0x120>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac6:	60bb      	str	r3, [r7, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002aca:	4b35      	ldr	r3, [pc, #212]	; (8002ba0 <SystemClock_Config+0x124>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a34      	ldr	r2, [pc, #208]	; (8002ba0 <SystemClock_Config+0x124>)
 8002ad0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	4b32      	ldr	r3, [pc, #200]	; (8002ba0 <SystemClock_Config+0x124>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ade:	607b      	str	r3, [r7, #4]
 8002ae0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002ae8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002aec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002af0:	2302      	movs	r3, #2
 8002af2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002af6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002afa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002afe:	2304      	movs	r3, #4
 8002b00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002b04:	23d8      	movs	r3, #216	; 0xd8
 8002b06:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002b10:	2309      	movs	r3, #9
 8002b12:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b16:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f002 fb74 	bl	8005208 <HAL_RCC_OscConfig>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002b26:	f000 fba3 	bl	8003270 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002b2a:	f002 fb1d 	bl	8005168 <HAL_PWREx_EnableOverDrive>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002b34:	f000 fb9c 	bl	8003270 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b38:	230f      	movs	r3, #15
 8002b3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b44:	2300      	movs	r3, #0
 8002b46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b4e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002b5a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002b5e:	2107      	movs	r1, #7
 8002b60:	4618      	mov	r0, r3
 8002b62:	f002 fdf5 	bl	8005750 <HAL_RCC_ClockConfig>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002b6c:	f000 fb80 	bl	8003270 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8002b70:	4b0c      	ldr	r3, [pc, #48]	; (8002ba4 <SystemClock_Config+0x128>)
 8002b72:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002b74:	2300      	movs	r3, #0
 8002b76:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b7e:	f107 030c 	add.w	r3, r7, #12
 8002b82:	4618      	mov	r0, r3
 8002b84:	f003 f80e 	bl	8005ba4 <HAL_RCCEx_PeriphCLKConfig>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <SystemClock_Config+0x116>
  {
    Error_Handler();
 8002b8e:	f000 fb6f 	bl	8003270 <Error_Handler>
  }
}
 8002b92:	bf00      	nop
 8002b94:	37d0      	adds	r7, #208	; 0xd0
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	40007000 	.word	0x40007000
 8002ba4:	00200100 	.word	0x00200100

08002ba8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002bae:	463b      	mov	r3, r7
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	605a      	str	r2, [r3, #4]
 8002bb6:	609a      	str	r2, [r3, #8]
 8002bb8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002bba:	4b30      	ldr	r3, [pc, #192]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bbc:	4a30      	ldr	r2, [pc, #192]	; (8002c80 <MX_ADC1_Init+0xd8>)
 8002bbe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002bc0:	4b2e      	ldr	r3, [pc, #184]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bc2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002bc6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002bc8:	4b2c      	ldr	r3, [pc, #176]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002bce:	4b2b      	ldr	r3, [pc, #172]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002bd4:	4b29      	ldr	r3, [pc, #164]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002bda:	4b28      	ldr	r3, [pc, #160]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002be2:	4b26      	ldr	r3, [pc, #152]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002be4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002be8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8002bea:	4b24      	ldr	r3, [pc, #144]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bec:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8002bf0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002bf2:	4b22      	ldr	r3, [pc, #136]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8002bf8:	4b20      	ldr	r3, [pc, #128]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002bfa:	2203      	movs	r2, #3
 8002bfc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002bfe:	4b1f      	ldr	r3, [pc, #124]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002c06:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c0c:	481b      	ldr	r0, [pc, #108]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002c0e:	f000 ff21 	bl	8003a54 <HAL_ADC_Init>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8002c18:	f000 fb2a 	bl	8003270 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c20:	2301      	movs	r3, #1
 8002c22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002c24:	2301      	movs	r3, #1
 8002c26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c28:	463b      	mov	r3, r7
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4813      	ldr	r0, [pc, #76]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002c2e:	f001 f857 	bl	8003ce0 <HAL_ADC_ConfigChannel>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002c38:	f000 fb1a 	bl	8003270 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002c3c:	2307      	movs	r3, #7
 8002c3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002c40:	2302      	movs	r3, #2
 8002c42:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c44:	463b      	mov	r3, r7
 8002c46:	4619      	mov	r1, r3
 8002c48:	480c      	ldr	r0, [pc, #48]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002c4a:	f001 f849 	bl	8003ce0 <HAL_ADC_ConfigChannel>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002c54:	f000 fb0c 	bl	8003270 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002c58:	2308      	movs	r3, #8
 8002c5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c60:	463b      	mov	r3, r7
 8002c62:	4619      	mov	r1, r3
 8002c64:	4805      	ldr	r0, [pc, #20]	; (8002c7c <MX_ADC1_Init+0xd4>)
 8002c66:	f001 f83b 	bl	8003ce0 <HAL_ADC_ConfigChannel>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8002c70:	f000 fafe 	bl	8003270 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	20005054 	.word	0x20005054
 8002c80:	40012000 	.word	0x40012000

08002c84 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002c88:	4b1b      	ldr	r3, [pc, #108]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002c8a:	4a1c      	ldr	r2, [pc, #112]	; (8002cfc <MX_SPI5_Init+0x78>)
 8002c8c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002c8e:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002c90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c94:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002c96:	4b18      	ldr	r3, [pc, #96]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c9c:	4b16      	ldr	r3, [pc, #88]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002c9e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002ca2:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002caa:	4b13      	ldr	r3, [pc, #76]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002cb0:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cb6:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cba:	2218      	movs	r2, #24
 8002cbc:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cbe:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8002cd0:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cd2:	2207      	movs	r2, #7
 8002cd4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002ce2:	4805      	ldr	r0, [pc, #20]	; (8002cf8 <MX_SPI5_Init+0x74>)
 8002ce4:	f003 faa6 	bl	8006234 <HAL_SPI_Init>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8002cee:	f000 fabf 	bl	8003270 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20004b28 	.word	0x20004b28
 8002cfc:	40015000 	.word	0x40015000

08002d00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b09a      	sub	sp, #104	; 0x68
 8002d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d06:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	605a      	str	r2, [r3, #4]
 8002d10:	609a      	str	r2, [r3, #8]
 8002d12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d14:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	60da      	str	r2, [r3, #12]
 8002d2e:	611a      	str	r2, [r3, #16]
 8002d30:	615a      	str	r2, [r3, #20]
 8002d32:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d34:	1d3b      	adds	r3, r7, #4
 8002d36:	222c      	movs	r2, #44	; 0x2c
 8002d38:	2100      	movs	r1, #0
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f009 f86d 	bl	800be1a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d40:	4b4f      	ldr	r3, [pc, #316]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d42:	4a50      	ldr	r2, [pc, #320]	; (8002e84 <MX_TIM1_Init+0x184>)
 8002d44:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002d46:	4b4e      	ldr	r3, [pc, #312]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d4c:	4b4c      	ldr	r3, [pc, #304]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002d52:	4b4b      	ldr	r3, [pc, #300]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d58:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d5a:	4b49      	ldr	r3, [pc, #292]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d60:	4b47      	ldr	r3, [pc, #284]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d66:	4b46      	ldr	r3, [pc, #280]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d68:	2280      	movs	r2, #128	; 0x80
 8002d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d6c:	4844      	ldr	r0, [pc, #272]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d6e:	f003 ff89 	bl	8006c84 <HAL_TIM_Base_Init>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002d78:	f000 fa7a 	bl	8003270 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d80:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d82:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d86:	4619      	mov	r1, r3
 8002d88:	483d      	ldr	r0, [pc, #244]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d8a:	f004 fb35 	bl	80073f8 <HAL_TIM_ConfigClockSource>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002d94:	f000 fa6c 	bl	8003270 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d98:	4839      	ldr	r0, [pc, #228]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002d9a:	f003 fffe 	bl	8006d9a <HAL_TIM_PWM_Init>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002da4:	f000 fa64 	bl	8003270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002da8:	2300      	movs	r3, #0
 8002daa:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002dac:	2300      	movs	r3, #0
 8002dae:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002db0:	2300      	movs	r3, #0
 8002db2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002db4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002db8:	4619      	mov	r1, r3
 8002dba:	4831      	ldr	r0, [pc, #196]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002dbc:	f004 ffec 	bl	8007d98 <HAL_TIMEx_MasterConfigSynchronization>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002dc6:	f000 fa53 	bl	8003270 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dca:	2360      	movs	r3, #96	; 0x60
 8002dcc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002dde:	2300      	movs	r3, #0
 8002de0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002de2:	2300      	movs	r3, #0
 8002de4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002de6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dea:	2200      	movs	r2, #0
 8002dec:	4619      	mov	r1, r3
 8002dee:	4824      	ldr	r0, [pc, #144]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002df0:	f004 f9ea 	bl	80071c8 <HAL_TIM_PWM_ConfigChannel>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002dfa:	f000 fa39 	bl	8003270 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002dfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e02:	2204      	movs	r2, #4
 8002e04:	4619      	mov	r1, r3
 8002e06:	481e      	ldr	r0, [pc, #120]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002e08:	f004 f9de 	bl	80071c8 <HAL_TIM_PWM_ConfigChannel>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8002e12:	f000 fa2d 	bl	8003270 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e1a:	2208      	movs	r2, #8
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4818      	ldr	r0, [pc, #96]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002e20:	f004 f9d2 	bl	80071c8 <HAL_TIM_PWM_ConfigChannel>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002e2a:	f000 fa21 	bl	8003270 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 75;
 8002e3a:	234b      	movs	r3, #75	; 0x4b
 8002e3c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e46:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002e50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e5e:	1d3b      	adds	r3, r7, #4
 8002e60:	4619      	mov	r1, r3
 8002e62:	4807      	ldr	r0, [pc, #28]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002e64:	f005 f826 	bl	8007eb4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002e6e:	f000 f9ff 	bl	8003270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002e72:	4803      	ldr	r0, [pc, #12]	; (8002e80 <MX_TIM1_Init+0x180>)
 8002e74:	f000 fb2e 	bl	80034d4 <HAL_TIM_MspPostInit>

}
 8002e78:	bf00      	nop
 8002e7a:	3768      	adds	r7, #104	; 0x68
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	200050fc 	.word	0x200050fc
 8002e84:	40010000 	.word	0x40010000

08002e88 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b08e      	sub	sp, #56	; 0x38
 8002e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	605a      	str	r2, [r3, #4]
 8002e98:	609a      	str	r2, [r3, #8]
 8002e9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e9c:	f107 031c 	add.w	r3, r7, #28
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ea8:	463b      	mov	r3, r7
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	605a      	str	r2, [r3, #4]
 8002eb0:	609a      	str	r2, [r3, #8]
 8002eb2:	60da      	str	r2, [r3, #12]
 8002eb4:	611a      	str	r2, [r3, #16]
 8002eb6:	615a      	str	r2, [r3, #20]
 8002eb8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002eba:	4b2c      	ldr	r3, [pc, #176]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002ebc:	4a2c      	ldr	r2, [pc, #176]	; (8002f70 <MX_TIM4_Init+0xe8>)
 8002ebe:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 21600;
 8002ec0:	4b2a      	ldr	r3, [pc, #168]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002ec2:	f245 4260 	movw	r2, #21600	; 0x5460
 8002ec6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ec8:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002ece:	4b27      	ldr	r3, [pc, #156]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002ed0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ed4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed6:	4b25      	ldr	r3, [pc, #148]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002edc:	4b23      	ldr	r3, [pc, #140]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002ede:	2280      	movs	r2, #128	; 0x80
 8002ee0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002ee2:	4822      	ldr	r0, [pc, #136]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002ee4:	f003 fece 	bl	8006c84 <HAL_TIM_Base_Init>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 8002eee:	f000 f9bf 	bl	8003270 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ef2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002ef8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002efc:	4619      	mov	r1, r3
 8002efe:	481b      	ldr	r0, [pc, #108]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002f00:	f004 fa7a 	bl	80073f8 <HAL_TIM_ConfigClockSource>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8002f0a:	f000 f9b1 	bl	8003270 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002f0e:	4817      	ldr	r0, [pc, #92]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002f10:	f003 ff0e 	bl	8006d30 <HAL_TIM_OC_Init>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8002f1a:	f000 f9a9 	bl	8003270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002f1e:	2320      	movs	r3, #32
 8002f20:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f26:	f107 031c 	add.w	r3, r7, #28
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	480f      	ldr	r0, [pc, #60]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002f2e:	f004 ff33 	bl	8007d98 <HAL_TIMEx_MasterConfigSynchronization>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002f38:	f000 f99a 	bl	8003270 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	220c      	movs	r2, #12
 8002f50:	4619      	mov	r1, r3
 8002f52:	4806      	ldr	r0, [pc, #24]	; (8002f6c <MX_TIM4_Init+0xe4>)
 8002f54:	f004 f8ba 	bl	80070cc <HAL_TIM_OC_ConfigChannel>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8002f5e:	f000 f987 	bl	8003270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002f62:	bf00      	nop
 8002f64:	3738      	adds	r7, #56	; 0x38
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20004b8c 	.word	0x20004b8c
 8002f70:	40000800 	.word	0x40000800

08002f74 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f78:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002f7a:	4a15      	ldr	r2, [pc, #84]	; (8002fd0 <MX_USART3_UART_Init+0x5c>)
 8002f7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002f7e:	4b13      	ldr	r3, [pc, #76]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002f80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f86:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f8c:	4b0f      	ldr	r3, [pc, #60]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f92:	4b0e      	ldr	r3, [pc, #56]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f98:	4b0c      	ldr	r3, [pc, #48]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002f9a:	220c      	movs	r2, #12
 8002f9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f9e:	4b0b      	ldr	r3, [pc, #44]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fa4:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002faa:	4b08      	ldr	r3, [pc, #32]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fb0:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002fb6:	4805      	ldr	r0, [pc, #20]	; (8002fcc <MX_USART3_UART_Init+0x58>)
 8002fb8:	f005 f83d 	bl	8008036 <HAL_UART_Init>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002fc2:	f000 f955 	bl	8003270 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20004bcc 	.word	0x20004bcc
 8002fd0:	40004800 	.word	0x40004800

08002fd4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002fd8:	4b14      	ldr	r3, [pc, #80]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002fda:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002fde:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002fe2:	2206      	movs	r2, #6
 8002fe4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002fe6:	4b11      	ldr	r3, [pc, #68]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002fec:	4b0f      	ldr	r3, [pc, #60]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002fee:	2202      	movs	r2, #2
 8002ff0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002ff2:	4b0e      	ldr	r3, [pc, #56]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002ff8:	4b0c      	ldr	r3, [pc, #48]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003000:	2200      	movs	r2, #0
 8003002:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003004:	4b09      	ldr	r3, [pc, #36]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003006:	2200      	movs	r2, #0
 8003008:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800300a:	4b08      	ldr	r3, [pc, #32]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800300c:	2200      	movs	r2, #0
 800300e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003010:	4b06      	ldr	r3, [pc, #24]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003012:	2200      	movs	r2, #0
 8003014:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003016:	4805      	ldr	r0, [pc, #20]	; (800302c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003018:	f001 ff4d 	bl	8004eb6 <HAL_PCD_Init>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003022:	f000 f925 	bl	8003270 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003026:	bf00      	nop
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20004c4c 	.word	0x20004c4c

08003030 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003036:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <MX_DMA_Init+0x38>)
 8003038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303a:	4a0b      	ldr	r2, [pc, #44]	; (8003068 <MX_DMA_Init+0x38>)
 800303c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003040:	6313      	str	r3, [r2, #48]	; 0x30
 8003042:	4b09      	ldr	r3, [pc, #36]	; (8003068 <MX_DMA_Init+0x38>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800304a:	607b      	str	r3, [r7, #4]
 800304c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800304e:	2200      	movs	r2, #0
 8003050:	2105      	movs	r1, #5
 8003052:	2038      	movs	r0, #56	; 0x38
 8003054:	f001 f9c2 	bl	80043dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003058:	2038      	movs	r0, #56	; 0x38
 800305a:	f001 f9db 	bl	8004414 <HAL_NVIC_EnableIRQ>

}
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40023800 	.word	0x40023800

0800306c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b08c      	sub	sp, #48	; 0x30
 8003070:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003072:	f107 031c 	add.w	r3, r7, #28
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]
 800307a:	605a      	str	r2, [r3, #4]
 800307c:	609a      	str	r2, [r3, #8]
 800307e:	60da      	str	r2, [r3, #12]
 8003080:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003082:	4b55      	ldr	r3, [pc, #340]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	4a54      	ldr	r2, [pc, #336]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003088:	f043 0304 	orr.w	r3, r3, #4
 800308c:	6313      	str	r3, [r2, #48]	; 0x30
 800308e:	4b52      	ldr	r3, [pc, #328]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	f003 0304 	and.w	r3, r3, #4
 8003096:	61bb      	str	r3, [r7, #24]
 8003098:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800309a:	4b4f      	ldr	r3, [pc, #316]	; (80031d8 <MX_GPIO_Init+0x16c>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	4a4e      	ldr	r2, [pc, #312]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030a0:	f043 0320 	orr.w	r3, r3, #32
 80030a4:	6313      	str	r3, [r2, #48]	; 0x30
 80030a6:	4b4c      	ldr	r3, [pc, #304]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	f003 0320 	and.w	r3, r3, #32
 80030ae:	617b      	str	r3, [r7, #20]
 80030b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030b2:	4b49      	ldr	r3, [pc, #292]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a48      	ldr	r2, [pc, #288]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b46      	ldr	r3, [pc, #280]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ca:	4b43      	ldr	r3, [pc, #268]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	4a42      	ldr	r2, [pc, #264]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030d0:	f043 0301 	orr.w	r3, r3, #1
 80030d4:	6313      	str	r3, [r2, #48]	; 0x30
 80030d6:	4b40      	ldr	r3, [pc, #256]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e2:	4b3d      	ldr	r3, [pc, #244]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	4a3c      	ldr	r2, [pc, #240]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030e8:	f043 0302 	orr.w	r3, r3, #2
 80030ec:	6313      	str	r3, [r2, #48]	; 0x30
 80030ee:	4b3a      	ldr	r3, [pc, #232]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	60bb      	str	r3, [r7, #8]
 80030f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030fa:	4b37      	ldr	r3, [pc, #220]	; (80031d8 <MX_GPIO_Init+0x16c>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	4a36      	ldr	r2, [pc, #216]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003100:	f043 0308 	orr.w	r3, r3, #8
 8003104:	6313      	str	r3, [r2, #48]	; 0x30
 8003106:	4b34      	ldr	r3, [pc, #208]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	f003 0308 	and.w	r3, r3, #8
 800310e:	607b      	str	r3, [r7, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003112:	4b31      	ldr	r3, [pc, #196]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	4a30      	ldr	r2, [pc, #192]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800311c:	6313      	str	r3, [r2, #48]	; 0x30
 800311e:	4b2e      	ldr	r3, [pc, #184]	; (80031d8 <MX_GPIO_Init+0x16c>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC_SPI_CS_GPIO_Port, ENC_SPI_CS_Pin, GPIO_PIN_RESET);
 800312a:	2200      	movs	r2, #0
 800312c:	2110      	movs	r1, #16
 800312e:	482b      	ldr	r0, [pc, #172]	; (80031dc <MX_GPIO_Init+0x170>)
 8003130:	f001 fe8e 	bl	8004e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003134:	2200      	movs	r2, #0
 8003136:	2140      	movs	r1, #64	; 0x40
 8003138:	4829      	ldr	r0, [pc, #164]	; (80031e0 <MX_GPIO_Init+0x174>)
 800313a:	f001 fe89 	bl	8004e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800313e:	2200      	movs	r2, #0
 8003140:	2180      	movs	r1, #128	; 0x80
 8003142:	4828      	ldr	r0, [pc, #160]	; (80031e4 <MX_GPIO_Init+0x178>)
 8003144:	f001 fe84 	bl	8004e50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003148:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800314c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800314e:	4b26      	ldr	r3, [pc, #152]	; (80031e8 <MX_GPIO_Init+0x17c>)
 8003150:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003152:	2300      	movs	r3, #0
 8003154:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003156:	f107 031c 	add.w	r3, r7, #28
 800315a:	4619      	mov	r1, r3
 800315c:	4823      	ldr	r0, [pc, #140]	; (80031ec <MX_GPIO_Init+0x180>)
 800315e:	f001 fcdd 	bl	8004b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_SPI_CS_Pin */
  GPIO_InitStruct.Pin = ENC_SPI_CS_Pin;
 8003162:	2310      	movs	r3, #16
 8003164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003166:	2301      	movs	r3, #1
 8003168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800316e:	2302      	movs	r3, #2
 8003170:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(ENC_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8003172:	f107 031c 	add.w	r3, r7, #28
 8003176:	4619      	mov	r1, r3
 8003178:	4818      	ldr	r0, [pc, #96]	; (80031dc <MX_GPIO_Init+0x170>)
 800317a:	f001 fccf 	bl	8004b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800317e:	2340      	movs	r3, #64	; 0x40
 8003180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003182:	2301      	movs	r3, #1
 8003184:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318a:	2300      	movs	r3, #0
 800318c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800318e:	f107 031c 	add.w	r3, r7, #28
 8003192:	4619      	mov	r1, r3
 8003194:	4812      	ldr	r0, [pc, #72]	; (80031e0 <MX_GPIO_Init+0x174>)
 8003196:	f001 fcc1 	bl	8004b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800319a:	2380      	movs	r3, #128	; 0x80
 800319c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800319e:	2300      	movs	r3, #0
 80031a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80031a6:	f107 031c 	add.w	r3, r7, #28
 80031aa:	4619      	mov	r1, r3
 80031ac:	480c      	ldr	r0, [pc, #48]	; (80031e0 <MX_GPIO_Init+0x174>)
 80031ae:	f001 fcb5 	bl	8004b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b6:	2301      	movs	r3, #1
 80031b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031be:	2300      	movs	r3, #0
 80031c0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80031c2:	f107 031c 	add.w	r3, r7, #28
 80031c6:	4619      	mov	r1, r3
 80031c8:	4806      	ldr	r0, [pc, #24]	; (80031e4 <MX_GPIO_Init+0x178>)
 80031ca:	f001 fca7 	bl	8004b1c <HAL_GPIO_Init>

}
 80031ce:	bf00      	nop
 80031d0:	3730      	adds	r7, #48	; 0x30
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800
 80031dc:	40020000 	.word	0x40020000
 80031e0:	40021800 	.word	0x40021800
 80031e4:	40020400 	.word	0x40020400
 80031e8:	10110000 	.word	0x10110000
 80031ec:	40020800 	.word	0x40020800

080031f0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(dbprint_uart, (uint8_t *)&ch, 1, 0xFFFF);
 80031f8:	4b06      	ldr	r3, [pc, #24]	; (8003214 <__io_putchar+0x24>)
 80031fa:	6818      	ldr	r0, [r3, #0]
 80031fc:	1d39      	adds	r1, r7, #4
 80031fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003202:	2201      	movs	r2, #1
 8003204:	f004 ff65 	bl	80080d2 <HAL_UART_Transmit>

  return ch;
 8003208:	687b      	ldr	r3, [r7, #4]
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	2000513c 	.word	0x2000513c

08003218 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* This is called after the conversion is completed */
  printf("hay\r\n");
 8003220:	4803      	ldr	r0, [pc, #12]	; (8003230 <HAL_ADC_ConvCpltCallback+0x18>)
 8003222:	f009 fad3 	bl	800c7cc <puts>
}
 8003226:	bf00      	nop
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	0800f368 	.word	0x0800f368

08003234 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  main_run();
 800323c:	f7fe fba2 	bl	8001984 <main_run>
  /* Infinite loop */
  for(;;)
  {
//	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
	  osDelay(1000);
 8003240:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003244:	f005 ffcc 	bl	80091e0 <osDelay>
 8003248:	e7fa      	b.n	8003240 <StartDefaultTask+0xc>
	...

0800324c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a04      	ldr	r2, [pc, #16]	; (800326c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d101      	bne.n	8003262 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800325e:	f000 fbb7 	bl	80039d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003262:	bf00      	nop
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40001000 	.word	0x40001000

08003270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003274:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003276:	e7fe      	b.n	8003276 <Error_Handler+0x6>

08003278 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800327e:	4b11      	ldr	r3, [pc, #68]	; (80032c4 <HAL_MspInit+0x4c>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	4a10      	ldr	r2, [pc, #64]	; (80032c4 <HAL_MspInit+0x4c>)
 8003284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003288:	6413      	str	r3, [r2, #64]	; 0x40
 800328a:	4b0e      	ldr	r3, [pc, #56]	; (80032c4 <HAL_MspInit+0x4c>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003292:	607b      	str	r3, [r7, #4]
 8003294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003296:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <HAL_MspInit+0x4c>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	4a0a      	ldr	r2, [pc, #40]	; (80032c4 <HAL_MspInit+0x4c>)
 800329c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032a0:	6453      	str	r3, [r2, #68]	; 0x44
 80032a2:	4b08      	ldr	r3, [pc, #32]	; (80032c4 <HAL_MspInit+0x4c>)
 80032a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032aa:	603b      	str	r3, [r7, #0]
 80032ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80032ae:	2200      	movs	r2, #0
 80032b0:	210f      	movs	r1, #15
 80032b2:	f06f 0001 	mvn.w	r0, #1
 80032b6:	f001 f891 	bl	80043dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032ba:	bf00      	nop
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40023800 	.word	0x40023800

080032c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08a      	sub	sp, #40	; 0x28
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d0:	f107 0314 	add.w	r3, r7, #20
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	605a      	str	r2, [r3, #4]
 80032da:	609a      	str	r2, [r3, #8]
 80032dc:	60da      	str	r2, [r3, #12]
 80032de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a39      	ldr	r2, [pc, #228]	; (80033cc <HAL_ADC_MspInit+0x104>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d16c      	bne.n	80033c4 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032ea:	4b39      	ldr	r3, [pc, #228]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 80032ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ee:	4a38      	ldr	r2, [pc, #224]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 80032f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f4:	6453      	str	r3, [r2, #68]	; 0x44
 80032f6:	4b36      	ldr	r3, [pc, #216]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 80032f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032fe:	613b      	str	r3, [r7, #16]
 8003300:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003302:	4b33      	ldr	r3, [pc, #204]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	4a32      	ldr	r2, [pc, #200]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	6313      	str	r3, [r2, #48]	; 0x30
 800330e:	4b30      	ldr	r3, [pc, #192]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800331a:	4b2d      	ldr	r3, [pc, #180]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331e:	4a2c      	ldr	r2, [pc, #176]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 8003320:	f043 0302 	orr.w	r3, r3, #2
 8003324:	6313      	str	r3, [r2, #48]	; 0x30
 8003326:	4b2a      	ldr	r3, [pc, #168]	; (80033d0 <HAL_ADC_MspInit+0x108>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	60bb      	str	r3, [r7, #8]
 8003330:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = CURR_FB_U_Pin|CURR_FB_V_Pin;
 8003332:	2382      	movs	r3, #130	; 0x82
 8003334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003336:	2303      	movs	r3, #3
 8003338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333e:	f107 0314 	add.w	r3, r7, #20
 8003342:	4619      	mov	r1, r3
 8003344:	4823      	ldr	r0, [pc, #140]	; (80033d4 <HAL_ADC_MspInit+0x10c>)
 8003346:	f001 fbe9 	bl	8004b1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURR_FB_W_Pin;
 800334a:	2301      	movs	r3, #1
 800334c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800334e:	2303      	movs	r3, #3
 8003350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURR_FB_W_GPIO_Port, &GPIO_InitStruct);
 8003356:	f107 0314 	add.w	r3, r7, #20
 800335a:	4619      	mov	r1, r3
 800335c:	481e      	ldr	r0, [pc, #120]	; (80033d8 <HAL_ADC_MspInit+0x110>)
 800335e:	f001 fbdd 	bl	8004b1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003362:	4b1e      	ldr	r3, [pc, #120]	; (80033dc <HAL_ADC_MspInit+0x114>)
 8003364:	4a1e      	ldr	r2, [pc, #120]	; (80033e0 <HAL_ADC_MspInit+0x118>)
 8003366:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003368:	4b1c      	ldr	r3, [pc, #112]	; (80033dc <HAL_ADC_MspInit+0x114>)
 800336a:	2200      	movs	r2, #0
 800336c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800336e:	4b1b      	ldr	r3, [pc, #108]	; (80033dc <HAL_ADC_MspInit+0x114>)
 8003370:	2200      	movs	r2, #0
 8003372:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003374:	4b19      	ldr	r3, [pc, #100]	; (80033dc <HAL_ADC_MspInit+0x114>)
 8003376:	2200      	movs	r2, #0
 8003378:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800337a:	4b18      	ldr	r3, [pc, #96]	; (80033dc <HAL_ADC_MspInit+0x114>)
 800337c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003380:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003382:	4b16      	ldr	r3, [pc, #88]	; (80033dc <HAL_ADC_MspInit+0x114>)
 8003384:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003388:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800338a:	4b14      	ldr	r3, [pc, #80]	; (80033dc <HAL_ADC_MspInit+0x114>)
 800338c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003390:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003392:	4b12      	ldr	r3, [pc, #72]	; (80033dc <HAL_ADC_MspInit+0x114>)
 8003394:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003398:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800339a:	4b10      	ldr	r3, [pc, #64]	; (80033dc <HAL_ADC_MspInit+0x114>)
 800339c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033a0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033a2:	4b0e      	ldr	r3, [pc, #56]	; (80033dc <HAL_ADC_MspInit+0x114>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80033a8:	480c      	ldr	r0, [pc, #48]	; (80033dc <HAL_ADC_MspInit+0x114>)
 80033aa:	f001 f841 	bl	8004430 <HAL_DMA_Init>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 80033b4:	f7ff ff5c 	bl	8003270 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a08      	ldr	r2, [pc, #32]	; (80033dc <HAL_ADC_MspInit+0x114>)
 80033bc:	639a      	str	r2, [r3, #56]	; 0x38
 80033be:	4a07      	ldr	r2, [pc, #28]	; (80033dc <HAL_ADC_MspInit+0x114>)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80033c4:	bf00      	nop
 80033c6:	3728      	adds	r7, #40	; 0x28
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40012000 	.word	0x40012000
 80033d0:	40023800 	.word	0x40023800
 80033d4:	40020000 	.word	0x40020000
 80033d8:	40020400 	.word	0x40020400
 80033dc:	2000509c 	.word	0x2000509c
 80033e0:	40026410 	.word	0x40026410

080033e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08a      	sub	sp, #40	; 0x28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ec:	f107 0314 	add.w	r3, r7, #20
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	605a      	str	r2, [r3, #4]
 80033f6:	609a      	str	r2, [r3, #8]
 80033f8:	60da      	str	r2, [r3, #12]
 80033fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a17      	ldr	r2, [pc, #92]	; (8003460 <HAL_SPI_MspInit+0x7c>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d128      	bne.n	8003458 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003406:	4b17      	ldr	r3, [pc, #92]	; (8003464 <HAL_SPI_MspInit+0x80>)
 8003408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340a:	4a16      	ldr	r2, [pc, #88]	; (8003464 <HAL_SPI_MspInit+0x80>)
 800340c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003410:	6453      	str	r3, [r2, #68]	; 0x44
 8003412:	4b14      	ldr	r3, [pc, #80]	; (8003464 <HAL_SPI_MspInit+0x80>)
 8003414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003416:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800341a:	613b      	str	r3, [r7, #16]
 800341c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800341e:	4b11      	ldr	r3, [pc, #68]	; (8003464 <HAL_SPI_MspInit+0x80>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003422:	4a10      	ldr	r2, [pc, #64]	; (8003464 <HAL_SPI_MspInit+0x80>)
 8003424:	f043 0320 	orr.w	r3, r3, #32
 8003428:	6313      	str	r3, [r2, #48]	; 0x30
 800342a:	4b0e      	ldr	r3, [pc, #56]	; (8003464 <HAL_SPI_MspInit+0x80>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342e:	f003 0320 	and.w	r3, r3, #32
 8003432:	60fb      	str	r3, [r7, #12]
 8003434:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF11     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 8003436:	f44f 6318 	mov.w	r3, #2432	; 0x980
 800343a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800343c:	2302      	movs	r3, #2
 800343e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003440:	2300      	movs	r3, #0
 8003442:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003444:	2303      	movs	r3, #3
 8003446:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003448:	2305      	movs	r3, #5
 800344a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800344c:	f107 0314 	add.w	r3, r7, #20
 8003450:	4619      	mov	r1, r3
 8003452:	4805      	ldr	r0, [pc, #20]	; (8003468 <HAL_SPI_MspInit+0x84>)
 8003454:	f001 fb62 	bl	8004b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8003458:	bf00      	nop
 800345a:	3728      	adds	r7, #40	; 0x28
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40015000 	.word	0x40015000
 8003464:	40023800 	.word	0x40023800
 8003468:	40021400 	.word	0x40021400

0800346c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a13      	ldr	r2, [pc, #76]	; (80034c8 <HAL_TIM_Base_MspInit+0x5c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d10c      	bne.n	8003498 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800347e:	4b13      	ldr	r3, [pc, #76]	; (80034cc <HAL_TIM_Base_MspInit+0x60>)
 8003480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003482:	4a12      	ldr	r2, [pc, #72]	; (80034cc <HAL_TIM_Base_MspInit+0x60>)
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	6453      	str	r3, [r2, #68]	; 0x44
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <HAL_TIM_Base_MspInit+0x60>)
 800348c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003496:	e010      	b.n	80034ba <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a0c      	ldr	r2, [pc, #48]	; (80034d0 <HAL_TIM_Base_MspInit+0x64>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d10b      	bne.n	80034ba <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034a2:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <HAL_TIM_Base_MspInit+0x60>)
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	4a09      	ldr	r2, [pc, #36]	; (80034cc <HAL_TIM_Base_MspInit+0x60>)
 80034a8:	f043 0304 	orr.w	r3, r3, #4
 80034ac:	6413      	str	r3, [r2, #64]	; 0x40
 80034ae:	4b07      	ldr	r3, [pc, #28]	; (80034cc <HAL_TIM_Base_MspInit+0x60>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	60bb      	str	r3, [r7, #8]
 80034b8:	68bb      	ldr	r3, [r7, #8]
}
 80034ba:	bf00      	nop
 80034bc:	3714      	adds	r7, #20
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40010000 	.word	0x40010000
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40000800 	.word	0x40000800

080034d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	; 0x28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034dc:	f107 0314 	add.w	r3, r7, #20
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	605a      	str	r2, [r3, #4]
 80034e6:	609a      	str	r2, [r3, #8]
 80034e8:	60da      	str	r2, [r3, #12]
 80034ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a20      	ldr	r2, [pc, #128]	; (8003574 <HAL_TIM_MspPostInit+0xa0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d139      	bne.n	800356a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f6:	4b20      	ldr	r3, [pc, #128]	; (8003578 <HAL_TIM_MspPostInit+0xa4>)
 80034f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fa:	4a1f      	ldr	r2, [pc, #124]	; (8003578 <HAL_TIM_MspPostInit+0xa4>)
 80034fc:	f043 0302 	orr.w	r3, r3, #2
 8003500:	6313      	str	r3, [r2, #48]	; 0x30
 8003502:	4b1d      	ldr	r3, [pc, #116]	; (8003578 <HAL_TIM_MspPostInit+0xa4>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	f003 0302 	and.w	r3, r3, #2
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800350e:	4b1a      	ldr	r3, [pc, #104]	; (8003578 <HAL_TIM_MspPostInit+0xa4>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	4a19      	ldr	r2, [pc, #100]	; (8003578 <HAL_TIM_MspPostInit+0xa4>)
 8003514:	f043 0301 	orr.w	r3, r3, #1
 8003518:	6313      	str	r3, [r2, #48]	; 0x30
 800351a:	4b17      	ldr	r3, [pc, #92]	; (8003578 <HAL_TIM_MspPostInit+0xa4>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = ENU_Pin|ENV_Pin|ENW_Pin;
 8003526:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800352a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352c:	2302      	movs	r3, #2
 800352e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003530:	2300      	movs	r3, #0
 8003532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003534:	2300      	movs	r3, #0
 8003536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003538:	2301      	movs	r3, #1
 800353a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800353c:	f107 0314 	add.w	r3, r7, #20
 8003540:	4619      	mov	r1, r3
 8003542:	480e      	ldr	r0, [pc, #56]	; (800357c <HAL_TIM_MspPostInit+0xa8>)
 8003544:	f001 faea 	bl	8004b1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INU_Pin|INV_Pin|INW_Pin;
 8003548:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800354c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354e:	2302      	movs	r3, #2
 8003550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003556:	2300      	movs	r3, #0
 8003558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800355a:	2301      	movs	r3, #1
 800355c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355e:	f107 0314 	add.w	r3, r7, #20
 8003562:	4619      	mov	r1, r3
 8003564:	4806      	ldr	r0, [pc, #24]	; (8003580 <HAL_TIM_MspPostInit+0xac>)
 8003566:	f001 fad9 	bl	8004b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800356a:	bf00      	nop
 800356c:	3728      	adds	r7, #40	; 0x28
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	40010000 	.word	0x40010000
 8003578:	40023800 	.word	0x40023800
 800357c:	40020400 	.word	0x40020400
 8003580:	40020000 	.word	0x40020000

08003584 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08a      	sub	sp, #40	; 0x28
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800358c:	f107 0314 	add.w	r3, r7, #20
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	605a      	str	r2, [r3, #4]
 8003596:	609a      	str	r2, [r3, #8]
 8003598:	60da      	str	r2, [r3, #12]
 800359a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a17      	ldr	r2, [pc, #92]	; (8003600 <HAL_UART_MspInit+0x7c>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d128      	bne.n	80035f8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80035a6:	4b17      	ldr	r3, [pc, #92]	; (8003604 <HAL_UART_MspInit+0x80>)
 80035a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035aa:	4a16      	ldr	r2, [pc, #88]	; (8003604 <HAL_UART_MspInit+0x80>)
 80035ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035b0:	6413      	str	r3, [r2, #64]	; 0x40
 80035b2:	4b14      	ldr	r3, [pc, #80]	; (8003604 <HAL_UART_MspInit+0x80>)
 80035b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ba:	613b      	str	r3, [r7, #16]
 80035bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035be:	4b11      	ldr	r3, [pc, #68]	; (8003604 <HAL_UART_MspInit+0x80>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	4a10      	ldr	r2, [pc, #64]	; (8003604 <HAL_UART_MspInit+0x80>)
 80035c4:	f043 0308 	orr.w	r3, r3, #8
 80035c8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ca:	4b0e      	ldr	r3, [pc, #56]	; (8003604 <HAL_UART_MspInit+0x80>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	60fb      	str	r3, [r7, #12]
 80035d4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80035d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035dc:	2302      	movs	r3, #2
 80035de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035e4:	2303      	movs	r3, #3
 80035e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80035e8:	2307      	movs	r3, #7
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035ec:	f107 0314 	add.w	r3, r7, #20
 80035f0:	4619      	mov	r1, r3
 80035f2:	4805      	ldr	r0, [pc, #20]	; (8003608 <HAL_UART_MspInit+0x84>)
 80035f4:	f001 fa92 	bl	8004b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80035f8:	bf00      	nop
 80035fa:	3728      	adds	r7, #40	; 0x28
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40004800 	.word	0x40004800
 8003604:	40023800 	.word	0x40023800
 8003608:	40020c00 	.word	0x40020c00

0800360c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08a      	sub	sp, #40	; 0x28
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003614:	f107 0314 	add.w	r3, r7, #20
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	609a      	str	r2, [r3, #8]
 8003620:	60da      	str	r2, [r3, #12]
 8003622:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800362c:	d134      	bne.n	8003698 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800362e:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	4a1b      	ldr	r2, [pc, #108]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	6313      	str	r3, [r2, #48]	; 0x30
 800363a:	4b19      	ldr	r3, [pc, #100]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	613b      	str	r3, [r7, #16]
 8003644:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8003646:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800364a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800364c:	2302      	movs	r3, #2
 800364e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003650:	2300      	movs	r3, #0
 8003652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003654:	2303      	movs	r3, #3
 8003656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003658:	230a      	movs	r3, #10
 800365a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800365c:	f107 0314 	add.w	r3, r7, #20
 8003660:	4619      	mov	r1, r3
 8003662:	4810      	ldr	r0, [pc, #64]	; (80036a4 <HAL_PCD_MspInit+0x98>)
 8003664:	f001 fa5a 	bl	8004b1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003668:	4b0d      	ldr	r3, [pc, #52]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 800366a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800366c:	4a0c      	ldr	r2, [pc, #48]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 800366e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003672:	6353      	str	r3, [r2, #52]	; 0x34
 8003674:	4b0a      	ldr	r3, [pc, #40]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 8003676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	4b07      	ldr	r3, [pc, #28]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 8003682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003684:	4a06      	ldr	r2, [pc, #24]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 8003686:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800368a:	6453      	str	r3, [r2, #68]	; 0x44
 800368c:	4b04      	ldr	r3, [pc, #16]	; (80036a0 <HAL_PCD_MspInit+0x94>)
 800368e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003690:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003698:	bf00      	nop
 800369a:	3728      	adds	r7, #40	; 0x28
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40023800 	.word	0x40023800
 80036a4:	40020000 	.word	0x40020000

080036a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08c      	sub	sp, #48	; 0x30
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80036b0:	2300      	movs	r3, #0
 80036b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80036b8:	2200      	movs	r2, #0
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	2036      	movs	r0, #54	; 0x36
 80036be:	f000 fe8d 	bl	80043dc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80036c2:	2036      	movs	r0, #54	; 0x36
 80036c4:	f000 fea6 	bl	8004414 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80036c8:	4b1f      	ldr	r3, [pc, #124]	; (8003748 <HAL_InitTick+0xa0>)
 80036ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036cc:	4a1e      	ldr	r2, [pc, #120]	; (8003748 <HAL_InitTick+0xa0>)
 80036ce:	f043 0310 	orr.w	r3, r3, #16
 80036d2:	6413      	str	r3, [r2, #64]	; 0x40
 80036d4:	4b1c      	ldr	r3, [pc, #112]	; (8003748 <HAL_InitTick+0xa0>)
 80036d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d8:	f003 0310 	and.w	r3, r3, #16
 80036dc:	60fb      	str	r3, [r7, #12]
 80036de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80036e0:	f107 0210 	add.w	r2, r7, #16
 80036e4:	f107 0314 	add.w	r3, r7, #20
 80036e8:	4611      	mov	r1, r2
 80036ea:	4618      	mov	r0, r3
 80036ec:	f002 fa28 	bl	8005b40 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80036f0:	f002 f9fe 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 80036f4:	4603      	mov	r3, r0
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80036fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036fc:	4a13      	ldr	r2, [pc, #76]	; (800374c <HAL_InitTick+0xa4>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	0c9b      	lsrs	r3, r3, #18
 8003704:	3b01      	subs	r3, #1
 8003706:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003708:	4b11      	ldr	r3, [pc, #68]	; (8003750 <HAL_InitTick+0xa8>)
 800370a:	4a12      	ldr	r2, [pc, #72]	; (8003754 <HAL_InitTick+0xac>)
 800370c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800370e:	4b10      	ldr	r3, [pc, #64]	; (8003750 <HAL_InitTick+0xa8>)
 8003710:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003714:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003716:	4a0e      	ldr	r2, [pc, #56]	; (8003750 <HAL_InitTick+0xa8>)
 8003718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <HAL_InitTick+0xa8>)
 800371e:	2200      	movs	r2, #0
 8003720:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003722:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <HAL_InitTick+0xa8>)
 8003724:	2200      	movs	r2, #0
 8003726:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003728:	4809      	ldr	r0, [pc, #36]	; (8003750 <HAL_InitTick+0xa8>)
 800372a:	f003 faab 	bl	8006c84 <HAL_TIM_Base_Init>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d104      	bne.n	800373e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003734:	4806      	ldr	r0, [pc, #24]	; (8003750 <HAL_InitTick+0xa8>)
 8003736:	f003 fad1 	bl	8006cdc <HAL_TIM_Base_Start_IT>
 800373a:	4603      	mov	r3, r0
 800373c:	e000      	b.n	8003740 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
}
 8003740:	4618      	mov	r0, r3
 8003742:	3730      	adds	r7, #48	; 0x30
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40023800 	.word	0x40023800
 800374c:	431bde83 	.word	0x431bde83
 8003750:	20005140 	.word	0x20005140
 8003754:	40001000 	.word	0x40001000

08003758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800375c:	e7fe      	b.n	800375c <NMI_Handler+0x4>

0800375e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800375e:	b480      	push	{r7}
 8003760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003762:	e7fe      	b.n	8003762 <HardFault_Handler+0x4>

08003764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003768:	e7fe      	b.n	8003768 <MemManage_Handler+0x4>

0800376a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800376a:	b480      	push	{r7}
 800376c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800376e:	e7fe      	b.n	800376e <BusFault_Handler+0x4>

08003770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003774:	e7fe      	b.n	8003774 <UsageFault_Handler+0x4>

08003776 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003776:	b480      	push	{r7}
 8003778:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800377a:	bf00      	nop
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003788:	4802      	ldr	r0, [pc, #8]	; (8003794 <TIM6_DAC_IRQHandler+0x10>)
 800378a:	f003 fb7f 	bl	8006e8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800378e:	bf00      	nop
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	20005140 	.word	0x20005140

08003798 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800379c:	4802      	ldr	r0, [pc, #8]	; (80037a8 <DMA2_Stream0_IRQHandler+0x10>)
 800379e:	f000 ff55 	bl	800464c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	2000509c 	.word	0x2000509c

080037ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
	return 1;
 80037b0:	2301      	movs	r3, #1
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <_kill>:

int _kill(int pid, int sig)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037c6:	f008 faf3 	bl	800bdb0 <__errno>
 80037ca:	4602      	mov	r2, r0
 80037cc:	2316      	movs	r3, #22
 80037ce:	6013      	str	r3, [r2, #0]
	return -1;
 80037d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <_exit>:

void _exit (int status)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80037e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f7ff ffe7 	bl	80037bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80037ee:	e7fe      	b.n	80037ee <_exit+0x12>

080037f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]
 8003800:	e00a      	b.n	8003818 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003802:	f3af 8000 	nop.w
 8003806:	4601      	mov	r1, r0
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	60ba      	str	r2, [r7, #8]
 800380e:	b2ca      	uxtb	r2, r1
 8003810:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	3301      	adds	r3, #1
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	697a      	ldr	r2, [r7, #20]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	429a      	cmp	r2, r3
 800381e:	dbf0      	blt.n	8003802 <_read+0x12>
	}

return len;
 8003820:	687b      	ldr	r3, [r7, #4]
}
 8003822:	4618      	mov	r0, r3
 8003824:	3718      	adds	r7, #24
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800382a:	b580      	push	{r7, lr}
 800382c:	b086      	sub	sp, #24
 800382e:	af00      	add	r7, sp, #0
 8003830:	60f8      	str	r0, [r7, #12]
 8003832:	60b9      	str	r1, [r7, #8]
 8003834:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]
 800383a:	e009      	b.n	8003850 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	1c5a      	adds	r2, r3, #1
 8003840:	60ba      	str	r2, [r7, #8]
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	4618      	mov	r0, r3
 8003846:	f7ff fcd3 	bl	80031f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	3301      	adds	r3, #1
 800384e:	617b      	str	r3, [r7, #20]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	429a      	cmp	r2, r3
 8003856:	dbf1      	blt.n	800383c <_write+0x12>
	}
	return len;
 8003858:	687b      	ldr	r3, [r7, #4]
}
 800385a:	4618      	mov	r0, r3
 800385c:	3718      	adds	r7, #24
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <_close>:

int _close(int file)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
	return -1;
 800386a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800386e:	4618      	mov	r0, r3
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
 8003882:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800388a:	605a      	str	r2, [r3, #4]
	return 0;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <_isatty>:

int _isatty(int file)
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
	return 1;
 80038a2:	2301      	movs	r3, #1
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
	return 0;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
	...

080038cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038d4:	4a14      	ldr	r2, [pc, #80]	; (8003928 <_sbrk+0x5c>)
 80038d6:	4b15      	ldr	r3, [pc, #84]	; (800392c <_sbrk+0x60>)
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038e0:	4b13      	ldr	r3, [pc, #76]	; (8003930 <_sbrk+0x64>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d102      	bne.n	80038ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038e8:	4b11      	ldr	r3, [pc, #68]	; (8003930 <_sbrk+0x64>)
 80038ea:	4a12      	ldr	r2, [pc, #72]	; (8003934 <_sbrk+0x68>)
 80038ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038ee:	4b10      	ldr	r3, [pc, #64]	; (8003930 <_sbrk+0x64>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4413      	add	r3, r2
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d207      	bcs.n	800390c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038fc:	f008 fa58 	bl	800bdb0 <__errno>
 8003900:	4602      	mov	r2, r0
 8003902:	230c      	movs	r3, #12
 8003904:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003906:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800390a:	e009      	b.n	8003920 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800390c:	4b08      	ldr	r3, [pc, #32]	; (8003930 <_sbrk+0x64>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003912:	4b07      	ldr	r3, [pc, #28]	; (8003930 <_sbrk+0x64>)
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4413      	add	r3, r2
 800391a:	4a05      	ldr	r2, [pc, #20]	; (8003930 <_sbrk+0x64>)
 800391c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800391e:	68fb      	ldr	r3, [r7, #12]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	20040000 	.word	0x20040000
 800392c:	00000400 	.word	0x00000400
 8003930:	2000020c 	.word	0x2000020c
 8003934:	200051c8 	.word	0x200051c8

08003938 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800393c:	4b08      	ldr	r3, [pc, #32]	; (8003960 <SystemInit+0x28>)
 800393e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003942:	4a07      	ldr	r2, [pc, #28]	; (8003960 <SystemInit+0x28>)
 8003944:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003948:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800394c:	4b04      	ldr	r3, [pc, #16]	; (8003960 <SystemInit+0x28>)
 800394e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003952:	609a      	str	r2, [r3, #8]
#endif
}
 8003954:	bf00      	nop
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	e000ed00 	.word	0xe000ed00

08003964 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003964:	f8df d034 	ldr.w	sp, [pc, #52]	; 800399c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003968:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800396a:	e003      	b.n	8003974 <LoopCopyDataInit>

0800396c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800396c:	4b0c      	ldr	r3, [pc, #48]	; (80039a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800396e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003970:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003972:	3104      	adds	r1, #4

08003974 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003974:	480b      	ldr	r0, [pc, #44]	; (80039a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003976:	4b0c      	ldr	r3, [pc, #48]	; (80039a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003978:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800397a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800397c:	d3f6      	bcc.n	800396c <CopyDataInit>
  ldr  r2, =_sbss
 800397e:	4a0b      	ldr	r2, [pc, #44]	; (80039ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003980:	e002      	b.n	8003988 <LoopFillZerobss>

08003982 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003982:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003984:	f842 3b04 	str.w	r3, [r2], #4

08003988 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003988:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800398a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800398c:	d3f9      	bcc.n	8003982 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800398e:	f7ff ffd3 	bl	8003938 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003992:	f008 fa13 	bl	800bdbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003996:	f7ff f819 	bl	80029cc <main>
  bx  lr    
 800399a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800399c:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 80039a0:	0800f700 	.word	0x0800f700
  ldr  r0, =_sdata
 80039a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80039a8:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 80039ac:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 80039b0:	200051c8 	.word	0x200051c8

080039b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80039b4:	e7fe      	b.n	80039b4 <ADC_IRQHandler>

080039b6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039ba:	2003      	movs	r0, #3
 80039bc:	f000 fd03 	bl	80043c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039c0:	2000      	movs	r0, #0
 80039c2:	f7ff fe71 	bl	80036a8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80039c6:	f7ff fc57 	bl	8003278 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039d4:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <HAL_IncTick+0x20>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	461a      	mov	r2, r3
 80039da:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <HAL_IncTick+0x24>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4413      	add	r3, r2
 80039e0:	4a04      	ldr	r2, [pc, #16]	; (80039f4 <HAL_IncTick+0x24>)
 80039e2:	6013      	str	r3, [r2, #0]
}
 80039e4:	bf00      	nop
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	20000008 	.word	0x20000008
 80039f4:	20005180 	.word	0x20005180

080039f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return uwTick;
 80039fc:	4b03      	ldr	r3, [pc, #12]	; (8003a0c <HAL_GetTick+0x14>)
 80039fe:	681b      	ldr	r3, [r3, #0]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	20005180 	.word	0x20005180

08003a10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a18:	f7ff ffee 	bl	80039f8 <HAL_GetTick>
 8003a1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a28:	d005      	beq.n	8003a36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a2a:	4b09      	ldr	r3, [pc, #36]	; (8003a50 <HAL_Delay+0x40>)
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4413      	add	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a36:	bf00      	nop
 8003a38:	f7ff ffde 	bl	80039f8 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d8f7      	bhi.n	8003a38 <HAL_Delay+0x28>
  {
  }
}
 8003a48:	bf00      	nop
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	20000008 	.word	0x20000008

08003a54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d101      	bne.n	8003a6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e031      	b.n	8003ace <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f7ff fc28 	bl	80032c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8a:	f003 0310 	and.w	r3, r3, #16
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d116      	bne.n	8003ac0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a96:	4b10      	ldr	r3, [pc, #64]	; (8003ad8 <HAL_ADC_Init+0x84>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	f043 0202 	orr.w	r2, r3, #2
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 fa66 	bl	8003f74 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f023 0303 	bic.w	r3, r3, #3
 8003ab6:	f043 0201 	orr.w	r2, r3, #1
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	641a      	str	r2, [r3, #64]	; 0x40
 8003abe:	e001      	b.n	8003ac4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	ffffeefd 	.word	0xffffeefd

08003adc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d101      	bne.n	8003afa <HAL_ADC_Start_DMA+0x1e>
 8003af6:	2302      	movs	r3, #2
 8003af8:	e0c7      	b.n	8003c8a <HAL_ADC_Start_DMA+0x1ae>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2201      	movs	r2, #1
 8003afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d018      	beq.n	8003b42 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 0201 	orr.w	r2, r2, #1
 8003b1e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003b20:	4b5c      	ldr	r3, [pc, #368]	; (8003c94 <HAL_ADC_Start_DMA+0x1b8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a5c      	ldr	r2, [pc, #368]	; (8003c98 <HAL_ADC_Start_DMA+0x1bc>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	0c9a      	lsrs	r2, r3, #18
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	4413      	add	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003b34:	e002      	b.n	8003b3c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1f9      	bne.n	8003b36 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	f040 809b 	bne.w	8003c88 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b56:	4b51      	ldr	r3, [pc, #324]	; (8003c9c <HAL_ADC_Start_DMA+0x1c0>)
 8003b58:	4013      	ands	r3, r2
 8003b5a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b78:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b8c:	d106      	bne.n	8003b9c <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b92:	f023 0206 	bic.w	r2, r3, #6
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	645a      	str	r2, [r3, #68]	; 0x44
 8003b9a:	e002      	b.n	8003ba2 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bae:	4a3c      	ldr	r2, [pc, #240]	; (8003ca0 <HAL_ADC_Start_DMA+0x1c4>)
 8003bb0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb6:	4a3b      	ldr	r2, [pc, #236]	; (8003ca4 <HAL_ADC_Start_DMA+0x1c8>)
 8003bb8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bbe:	4a3a      	ldr	r2, [pc, #232]	; (8003ca8 <HAL_ADC_Start_DMA+0x1cc>)
 8003bc0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003bca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003bda:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bea:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	334c      	adds	r3, #76	; 0x4c
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f000 fcc6 	bl	800458c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003c00:	4b2a      	ldr	r3, [pc, #168]	; (8003cac <HAL_ADC_Start_DMA+0x1d0>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f003 031f 	and.w	r3, r3, #31
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10f      	bne.n	8003c2c <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d136      	bne.n	8003c88 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c28:	609a      	str	r2, [r3, #8]
 8003c2a:	e02d      	b.n	8003c88 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a1f      	ldr	r2, [pc, #124]	; (8003cb0 <HAL_ADC_Start_DMA+0x1d4>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d10e      	bne.n	8003c54 <HAL_ADC_Start_DMA+0x178>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d107      	bne.n	8003c54 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c52:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003c54:	4b15      	ldr	r3, [pc, #84]	; (8003cac <HAL_ADC_Start_DMA+0x1d0>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d113      	bne.n	8003c88 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a13      	ldr	r2, [pc, #76]	; (8003cb4 <HAL_ADC_Start_DMA+0x1d8>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d10e      	bne.n	8003c88 <HAL_ADC_Start_DMA+0x1ac>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d107      	bne.n	8003c88 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c86:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3718      	adds	r7, #24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20000000 	.word	0x20000000
 8003c98:	431bde83 	.word	0x431bde83
 8003c9c:	fffff8fe 	.word	0xfffff8fe
 8003ca0:	08004169 	.word	0x08004169
 8003ca4:	08004223 	.word	0x08004223
 8003ca8:	0800423f 	.word	0x0800423f
 8003cac:	40012300 	.word	0x40012300
 8003cb0:	40012000 	.word	0x40012000
 8003cb4:	40012200 	.word	0x40012200

08003cb8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d101      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x1c>
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	e12a      	b.n	8003f52 <HAL_ADC_ConfigChannel+0x272>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2b09      	cmp	r3, #9
 8003d0a:	d93a      	bls.n	8003d82 <HAL_ADC_ConfigChannel+0xa2>
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d14:	d035      	beq.n	8003d82 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68d9      	ldr	r1, [r3, #12]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	461a      	mov	r2, r3
 8003d24:	4613      	mov	r3, r2
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	4413      	add	r3, r2
 8003d2a:	3b1e      	subs	r3, #30
 8003d2c:	2207      	movs	r2, #7
 8003d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d32:	43da      	mvns	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	400a      	ands	r2, r1
 8003d3a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a87      	ldr	r2, [pc, #540]	; (8003f60 <HAL_ADC_ConfigChannel+0x280>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d10a      	bne.n	8003d5c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68d9      	ldr	r1, [r3, #12]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	061a      	lsls	r2, r3, #24
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d5a:	e035      	b.n	8003dc8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68d9      	ldr	r1, [r3, #12]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	4603      	mov	r3, r0
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	4403      	add	r3, r0
 8003d74:	3b1e      	subs	r3, #30
 8003d76:	409a      	lsls	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d80:	e022      	b.n	8003dc8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6919      	ldr	r1, [r3, #16]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	461a      	mov	r2, r3
 8003d90:	4613      	mov	r3, r2
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	4413      	add	r3, r2
 8003d96:	2207      	movs	r2, #7
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43da      	mvns	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	400a      	ands	r2, r1
 8003da4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6919      	ldr	r1, [r3, #16]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	689a      	ldr	r2, [r3, #8]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	4618      	mov	r0, r3
 8003db8:	4603      	mov	r3, r0
 8003dba:	005b      	lsls	r3, r3, #1
 8003dbc:	4403      	add	r3, r0
 8003dbe:	409a      	lsls	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	2b06      	cmp	r3, #6
 8003dce:	d824      	bhi.n	8003e1a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4413      	add	r3, r2
 8003de0:	3b05      	subs	r3, #5
 8003de2:	221f      	movs	r2, #31
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43da      	mvns	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	400a      	ands	r2, r1
 8003df0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	4618      	mov	r0, r3
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	4613      	mov	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4413      	add	r3, r2
 8003e0a:	3b05      	subs	r3, #5
 8003e0c:	fa00 f203 	lsl.w	r2, r0, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	635a      	str	r2, [r3, #52]	; 0x34
 8003e18:	e04c      	b.n	8003eb4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b0c      	cmp	r3, #12
 8003e20:	d824      	bhi.n	8003e6c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4413      	add	r3, r2
 8003e32:	3b23      	subs	r3, #35	; 0x23
 8003e34:	221f      	movs	r2, #31
 8003e36:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3a:	43da      	mvns	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	400a      	ands	r2, r1
 8003e42:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	4618      	mov	r0, r3
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	4613      	mov	r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	4413      	add	r3, r2
 8003e5c:	3b23      	subs	r3, #35	; 0x23
 8003e5e:	fa00 f203 	lsl.w	r2, r0, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	631a      	str	r2, [r3, #48]	; 0x30
 8003e6a:	e023      	b.n	8003eb4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	3b41      	subs	r3, #65	; 0x41
 8003e7e:	221f      	movs	r2, #31
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	43da      	mvns	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	400a      	ands	r2, r1
 8003e8c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	3b41      	subs	r3, #65	; 0x41
 8003ea8:	fa00 f203 	lsl.w	r2, r0, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a2a      	ldr	r2, [pc, #168]	; (8003f64 <HAL_ADC_ConfigChannel+0x284>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d10a      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x1f4>
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ec6:	d105      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003ec8:	4b27      	ldr	r3, [pc, #156]	; (8003f68 <HAL_ADC_ConfigChannel+0x288>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a26      	ldr	r2, [pc, #152]	; (8003f68 <HAL_ADC_ConfigChannel+0x288>)
 8003ece:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003ed2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a22      	ldr	r2, [pc, #136]	; (8003f64 <HAL_ADC_ConfigChannel+0x284>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d109      	bne.n	8003ef2 <HAL_ADC_ConfigChannel+0x212>
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b12      	cmp	r3, #18
 8003ee4:	d105      	bne.n	8003ef2 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003ee6:	4b20      	ldr	r3, [pc, #128]	; (8003f68 <HAL_ADC_ConfigChannel+0x288>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	4a1f      	ldr	r2, [pc, #124]	; (8003f68 <HAL_ADC_ConfigChannel+0x288>)
 8003eec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ef0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a1b      	ldr	r2, [pc, #108]	; (8003f64 <HAL_ADC_ConfigChannel+0x284>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d125      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x268>
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a17      	ldr	r2, [pc, #92]	; (8003f60 <HAL_ADC_ConfigChannel+0x280>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d003      	beq.n	8003f0e <HAL_ADC_ConfigChannel+0x22e>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2b11      	cmp	r3, #17
 8003f0c:	d11c      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003f0e:	4b16      	ldr	r3, [pc, #88]	; (8003f68 <HAL_ADC_ConfigChannel+0x288>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	4a15      	ldr	r2, [pc, #84]	; (8003f68 <HAL_ADC_ConfigChannel+0x288>)
 8003f14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f18:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a10      	ldr	r2, [pc, #64]	; (8003f60 <HAL_ADC_ConfigChannel+0x280>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d111      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003f24:	4b11      	ldr	r3, [pc, #68]	; (8003f6c <HAL_ADC_ConfigChannel+0x28c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a11      	ldr	r2, [pc, #68]	; (8003f70 <HAL_ADC_ConfigChannel+0x290>)
 8003f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2e:	0c9a      	lsrs	r2, r3, #18
 8003f30:	4613      	mov	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4413      	add	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003f3a:	e002      	b.n	8003f42 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1f9      	bne.n	8003f3c <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	10000012 	.word	0x10000012
 8003f64:	40012000 	.word	0x40012000
 8003f68:	40012300 	.word	0x40012300
 8003f6c:	20000000 	.word	0x20000000
 8003f70:	431bde83 	.word	0x431bde83

08003f74 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003f7c:	4b78      	ldr	r3, [pc, #480]	; (8004160 <ADC_Init+0x1ec>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	4a77      	ldr	r2, [pc, #476]	; (8004160 <ADC_Init+0x1ec>)
 8003f82:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003f86:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003f88:	4b75      	ldr	r3, [pc, #468]	; (8004160 <ADC_Init+0x1ec>)
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	4973      	ldr	r1, [pc, #460]	; (8004160 <ADC_Init+0x1ec>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fa4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	6859      	ldr	r1, [r3, #4]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	021a      	lsls	r2, r3, #8
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003fc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6859      	ldr	r1, [r3, #4]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	689a      	ldr	r2, [r3, #8]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6899      	ldr	r1, [r3, #8]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68da      	ldr	r2, [r3, #12]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004002:	4a58      	ldr	r2, [pc, #352]	; (8004164 <ADC_Init+0x1f0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d022      	beq.n	800404e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689a      	ldr	r2, [r3, #8]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004016:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6899      	ldr	r1, [r3, #8]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	430a      	orrs	r2, r1
 8004028:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004038:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6899      	ldr	r1, [r3, #8]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	430a      	orrs	r2, r1
 800404a:	609a      	str	r2, [r3, #8]
 800404c:	e00f      	b.n	800406e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800405c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800406c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	689a      	ldr	r2, [r3, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0202 	bic.w	r2, r2, #2
 800407c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6899      	ldr	r1, [r3, #8]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	005a      	lsls	r2, r3, #1
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d01b      	beq.n	80040d4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80040ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6859      	ldr	r1, [r3, #4]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	3b01      	subs	r3, #1
 80040c8:	035a      	lsls	r2, r3, #13
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]
 80040d2:	e007      	b.n	80040e4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80040f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	3b01      	subs	r3, #1
 8004100:	051a      	lsls	r2, r3, #20
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004118:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	6899      	ldr	r1, [r3, #8]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004126:	025a      	lsls	r2, r3, #9
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	430a      	orrs	r2, r1
 800412e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689a      	ldr	r2, [r3, #8]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800413e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6899      	ldr	r1, [r3, #8]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	029a      	lsls	r2, r3, #10
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	430a      	orrs	r2, r1
 8004152:	609a      	str	r2, [r3, #8]
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	40012300 	.word	0x40012300
 8004164:	0f000001 	.word	0x0f000001

08004168 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004174:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800417e:	2b00      	cmp	r3, #0
 8004180:	d13c      	bne.n	80041fc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d12b      	bne.n	80041f4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d127      	bne.n	80041f4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d006      	beq.n	80041c0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d119      	bne.n	80041f4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0220 	bic.w	r2, r2, #32
 80041ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d105      	bne.n	80041f4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ec:	f043 0201 	orr.w	r2, r3, #1
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7ff f80f 	bl	8003218 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80041fa:	e00e      	b.n	800421a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f7ff fd5f 	bl	8003ccc <HAL_ADC_ErrorCallback>
}
 800420e:	e004      	b.n	800421a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	4798      	blx	r3
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f7ff fd41 	bl	8003cb8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004236:	bf00      	nop
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800423e:	b580      	push	{r7, lr}
 8004240:	b084      	sub	sp, #16
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2240      	movs	r2, #64	; 0x40
 8004250:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004256:	f043 0204 	orr.w	r2, r3, #4
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f7ff fd34 	bl	8003ccc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004264:	bf00      	nop
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800427c:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <__NVIC_SetPriorityGrouping+0x40>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004288:	4013      	ands	r3, r2
 800428a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <__NVIC_SetPriorityGrouping+0x44>)
 8004296:	4313      	orrs	r3, r2
 8004298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800429a:	4a04      	ldr	r2, [pc, #16]	; (80042ac <__NVIC_SetPriorityGrouping+0x40>)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	60d3      	str	r3, [r2, #12]
}
 80042a0:	bf00      	nop
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	e000ed00 	.word	0xe000ed00
 80042b0:	05fa0000 	.word	0x05fa0000

080042b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042b8:	4b04      	ldr	r3, [pc, #16]	; (80042cc <__NVIC_GetPriorityGrouping+0x18>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	0a1b      	lsrs	r3, r3, #8
 80042be:	f003 0307 	and.w	r3, r3, #7
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	e000ed00 	.word	0xe000ed00

080042d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	db0b      	blt.n	80042fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042e2:	79fb      	ldrb	r3, [r7, #7]
 80042e4:	f003 021f 	and.w	r2, r3, #31
 80042e8:	4907      	ldr	r1, [pc, #28]	; (8004308 <__NVIC_EnableIRQ+0x38>)
 80042ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ee:	095b      	lsrs	r3, r3, #5
 80042f0:	2001      	movs	r0, #1
 80042f2:	fa00 f202 	lsl.w	r2, r0, r2
 80042f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	e000e100 	.word	0xe000e100

0800430c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	6039      	str	r1, [r7, #0]
 8004316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431c:	2b00      	cmp	r3, #0
 800431e:	db0a      	blt.n	8004336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	b2da      	uxtb	r2, r3
 8004324:	490c      	ldr	r1, [pc, #48]	; (8004358 <__NVIC_SetPriority+0x4c>)
 8004326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800432a:	0112      	lsls	r2, r2, #4
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	440b      	add	r3, r1
 8004330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004334:	e00a      	b.n	800434c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	b2da      	uxtb	r2, r3
 800433a:	4908      	ldr	r1, [pc, #32]	; (800435c <__NVIC_SetPriority+0x50>)
 800433c:	79fb      	ldrb	r3, [r7, #7]
 800433e:	f003 030f 	and.w	r3, r3, #15
 8004342:	3b04      	subs	r3, #4
 8004344:	0112      	lsls	r2, r2, #4
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	440b      	add	r3, r1
 800434a:	761a      	strb	r2, [r3, #24]
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr
 8004358:	e000e100 	.word	0xe000e100
 800435c:	e000ed00 	.word	0xe000ed00

08004360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004360:	b480      	push	{r7}
 8004362:	b089      	sub	sp, #36	; 0x24
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f003 0307 	and.w	r3, r3, #7
 8004372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f1c3 0307 	rsb	r3, r3, #7
 800437a:	2b04      	cmp	r3, #4
 800437c:	bf28      	it	cs
 800437e:	2304      	movcs	r3, #4
 8004380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	3304      	adds	r3, #4
 8004386:	2b06      	cmp	r3, #6
 8004388:	d902      	bls.n	8004390 <NVIC_EncodePriority+0x30>
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	3b03      	subs	r3, #3
 800438e:	e000      	b.n	8004392 <NVIC_EncodePriority+0x32>
 8004390:	2300      	movs	r3, #0
 8004392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004394:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43da      	mvns	r2, r3
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	401a      	ands	r2, r3
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	fa01 f303 	lsl.w	r3, r1, r3
 80043b2:	43d9      	mvns	r1, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043b8:	4313      	orrs	r3, r2
         );
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3724      	adds	r7, #36	; 0x24
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f7ff ff4c 	bl	800426c <__NVIC_SetPriorityGrouping>
}
 80043d4:	bf00      	nop
 80043d6:	3708      	adds	r7, #8
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80043ea:	2300      	movs	r3, #0
 80043ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043ee:	f7ff ff61 	bl	80042b4 <__NVIC_GetPriorityGrouping>
 80043f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	68b9      	ldr	r1, [r7, #8]
 80043f8:	6978      	ldr	r0, [r7, #20]
 80043fa:	f7ff ffb1 	bl	8004360 <NVIC_EncodePriority>
 80043fe:	4602      	mov	r2, r0
 8004400:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004404:	4611      	mov	r1, r2
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff ff80 	bl	800430c <__NVIC_SetPriority>
}
 800440c:	bf00      	nop
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	4603      	mov	r3, r0
 800441c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800441e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004422:	4618      	mov	r0, r3
 8004424:	f7ff ff54 	bl	80042d0 <__NVIC_EnableIRQ>
}
 8004428:	bf00      	nop
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004438:	2300      	movs	r3, #0
 800443a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800443c:	f7ff fadc 	bl	80039f8 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e099      	b.n	8004580 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2202      	movs	r2, #2
 8004458:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0201 	bic.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800446c:	e00f      	b.n	800448e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800446e:	f7ff fac3 	bl	80039f8 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b05      	cmp	r3, #5
 800447a:	d908      	bls.n	800448e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2220      	movs	r2, #32
 8004480:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2203      	movs	r2, #3
 8004486:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e078      	b.n	8004580 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1e8      	bne.n	800446e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	4b38      	ldr	r3, [pc, #224]	; (8004588 <HAL_DMA_Init+0x158>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	699b      	ldr	r3, [r3, #24]
 80044cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	4313      	orrs	r3, r2
 80044de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	2b04      	cmp	r3, #4
 80044e6:	d107      	bne.n	80044f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f0:	4313      	orrs	r3, r2
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	f023 0307 	bic.w	r3, r3, #7
 800450e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	697a      	ldr	r2, [r7, #20]
 8004516:	4313      	orrs	r3, r2
 8004518:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	2b04      	cmp	r3, #4
 8004520:	d117      	bne.n	8004552 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004526:	697a      	ldr	r2, [r7, #20]
 8004528:	4313      	orrs	r3, r2
 800452a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00e      	beq.n	8004552 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 fa77 	bl	8004a28 <DMA_CheckFifoParam>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d008      	beq.n	8004552 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2240      	movs	r2, #64	; 0x40
 8004544:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800454e:	2301      	movs	r3, #1
 8004550:	e016      	b.n	8004580 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 fa2e 	bl	80049bc <DMA_CalcBaseAndBitshift>
 8004560:	4603      	mov	r3, r0
 8004562:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004568:	223f      	movs	r2, #63	; 0x3f
 800456a:	409a      	lsls	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3718      	adds	r7, #24
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	e010803f 	.word	0xe010803f

0800458c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d101      	bne.n	80045b2 <HAL_DMA_Start_IT+0x26>
 80045ae:	2302      	movs	r3, #2
 80045b0:	e048      	b.n	8004644 <HAL_DMA_Start_IT+0xb8>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d137      	bne.n	8004636 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2202      	movs	r2, #2
 80045ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	68b9      	ldr	r1, [r7, #8]
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 f9c0 	bl	8004960 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e4:	223f      	movs	r2, #63	; 0x3f
 80045e6:	409a      	lsls	r2, r3
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0216 	orr.w	r2, r2, #22
 80045fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	695a      	ldr	r2, [r3, #20]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800460a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0208 	orr.w	r2, r2, #8
 8004622:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	e005      	b.n	8004642 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800463e:	2302      	movs	r3, #2
 8004640:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004642:	7dfb      	ldrb	r3, [r7, #23]
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004654:	2300      	movs	r3, #0
 8004656:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004658:	4b92      	ldr	r3, [pc, #584]	; (80048a4 <HAL_DMA_IRQHandler+0x258>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a92      	ldr	r2, [pc, #584]	; (80048a8 <HAL_DMA_IRQHandler+0x25c>)
 800465e:	fba2 2303 	umull	r2, r3, r2, r3
 8004662:	0a9b      	lsrs	r3, r3, #10
 8004664:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800466a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004676:	2208      	movs	r2, #8
 8004678:	409a      	lsls	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	4013      	ands	r3, r2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d01a      	beq.n	80046b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	d013      	beq.n	80046b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 0204 	bic.w	r2, r2, #4
 800469e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a4:	2208      	movs	r2, #8
 80046a6:	409a      	lsls	r2, r3
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b0:	f043 0201 	orr.w	r2, r3, #1
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046bc:	2201      	movs	r2, #1
 80046be:	409a      	lsls	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	4013      	ands	r3, r2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d012      	beq.n	80046ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00b      	beq.n	80046ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046da:	2201      	movs	r2, #1
 80046dc:	409a      	lsls	r2, r3
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e6:	f043 0202 	orr.w	r2, r3, #2
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f2:	2204      	movs	r2, #4
 80046f4:	409a      	lsls	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	4013      	ands	r3, r2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d012      	beq.n	8004724 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00b      	beq.n	8004724 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004710:	2204      	movs	r2, #4
 8004712:	409a      	lsls	r2, r3
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800471c:	f043 0204 	orr.w	r2, r3, #4
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004728:	2210      	movs	r2, #16
 800472a:	409a      	lsls	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	4013      	ands	r3, r2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d043      	beq.n	80047bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0308 	and.w	r3, r3, #8
 800473e:	2b00      	cmp	r3, #0
 8004740:	d03c      	beq.n	80047bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004746:	2210      	movs	r2, #16
 8004748:	409a      	lsls	r2, r3
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d018      	beq.n	800478e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d108      	bne.n	800477c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	2b00      	cmp	r3, #0
 8004770:	d024      	beq.n	80047bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	4798      	blx	r3
 800477a:	e01f      	b.n	80047bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004780:	2b00      	cmp	r3, #0
 8004782:	d01b      	beq.n	80047bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	4798      	blx	r3
 800478c:	e016      	b.n	80047bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004798:	2b00      	cmp	r3, #0
 800479a:	d107      	bne.n	80047ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0208 	bic.w	r2, r2, #8
 80047aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c0:	2220      	movs	r2, #32
 80047c2:	409a      	lsls	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4013      	ands	r3, r2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 808e 	beq.w	80048ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0310 	and.w	r3, r3, #16
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f000 8086 	beq.w	80048ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047e2:	2220      	movs	r2, #32
 80047e4:	409a      	lsls	r2, r3
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b05      	cmp	r3, #5
 80047f4:	d136      	bne.n	8004864 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f022 0216 	bic.w	r2, r2, #22
 8004804:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	695a      	ldr	r2, [r3, #20]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004814:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	2b00      	cmp	r3, #0
 800481c:	d103      	bne.n	8004826 <HAL_DMA_IRQHandler+0x1da>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004822:	2b00      	cmp	r3, #0
 8004824:	d007      	beq.n	8004836 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f022 0208 	bic.w	r2, r2, #8
 8004834:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800483a:	223f      	movs	r2, #63	; 0x3f
 800483c:	409a      	lsls	r2, r3
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004856:	2b00      	cmp	r3, #0
 8004858:	d07d      	beq.n	8004956 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	4798      	blx	r3
        }
        return;
 8004862:	e078      	b.n	8004956 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d01c      	beq.n	80048ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d108      	bne.n	8004892 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004884:	2b00      	cmp	r3, #0
 8004886:	d030      	beq.n	80048ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	4798      	blx	r3
 8004890:	e02b      	b.n	80048ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004896:	2b00      	cmp	r3, #0
 8004898:	d027      	beq.n	80048ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	4798      	blx	r3
 80048a2:	e022      	b.n	80048ea <HAL_DMA_IRQHandler+0x29e>
 80048a4:	20000000 	.word	0x20000000
 80048a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10f      	bne.n	80048da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0210 	bic.w	r2, r2, #16
 80048c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d032      	beq.n	8004958 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d022      	beq.n	8004944 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2205      	movs	r2, #5
 8004902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0201 	bic.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	3301      	adds	r3, #1
 800491a:	60bb      	str	r3, [r7, #8]
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	429a      	cmp	r2, r3
 8004920:	d307      	bcc.n	8004932 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0301 	and.w	r3, r3, #1
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1f2      	bne.n	8004916 <HAL_DMA_IRQHandler+0x2ca>
 8004930:	e000      	b.n	8004934 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004932:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d005      	beq.n	8004958 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	4798      	blx	r3
 8004954:	e000      	b.n	8004958 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004956:	bf00      	nop
    }
  }
}
 8004958:	3718      	adds	r7, #24
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop

08004960 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
 800496c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800497c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	2b40      	cmp	r3, #64	; 0x40
 800498c:	d108      	bne.n	80049a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800499e:	e007      	b.n	80049b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	60da      	str	r2, [r3, #12]
}
 80049b0:	bf00      	nop
 80049b2:	3714      	adds	r7, #20
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	3b10      	subs	r3, #16
 80049cc:	4a13      	ldr	r2, [pc, #76]	; (8004a1c <DMA_CalcBaseAndBitshift+0x60>)
 80049ce:	fba2 2303 	umull	r2, r3, r2, r3
 80049d2:	091b      	lsrs	r3, r3, #4
 80049d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80049d6:	4a12      	ldr	r2, [pc, #72]	; (8004a20 <DMA_CalcBaseAndBitshift+0x64>)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	4413      	add	r3, r2
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	461a      	mov	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2b03      	cmp	r3, #3
 80049e8:	d908      	bls.n	80049fc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	461a      	mov	r2, r3
 80049f0:	4b0c      	ldr	r3, [pc, #48]	; (8004a24 <DMA_CalcBaseAndBitshift+0x68>)
 80049f2:	4013      	ands	r3, r2
 80049f4:	1d1a      	adds	r2, r3, #4
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	659a      	str	r2, [r3, #88]	; 0x58
 80049fa:	e006      	b.n	8004a0a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	461a      	mov	r2, r3
 8004a02:	4b08      	ldr	r3, [pc, #32]	; (8004a24 <DMA_CalcBaseAndBitshift+0x68>)
 8004a04:	4013      	ands	r3, r2
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	aaaaaaab 	.word	0xaaaaaaab
 8004a20:	0800f428 	.word	0x0800f428
 8004a24:	fffffc00 	.word	0xfffffc00

08004a28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a30:	2300      	movs	r3, #0
 8004a32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d11f      	bne.n	8004a82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d855      	bhi.n	8004af4 <DMA_CheckFifoParam+0xcc>
 8004a48:	a201      	add	r2, pc, #4	; (adr r2, 8004a50 <DMA_CheckFifoParam+0x28>)
 8004a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4e:	bf00      	nop
 8004a50:	08004a61 	.word	0x08004a61
 8004a54:	08004a73 	.word	0x08004a73
 8004a58:	08004a61 	.word	0x08004a61
 8004a5c:	08004af5 	.word	0x08004af5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d045      	beq.n	8004af8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a70:	e042      	b.n	8004af8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a76:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a7a:	d13f      	bne.n	8004afc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a80:	e03c      	b.n	8004afc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a8a:	d121      	bne.n	8004ad0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	2b03      	cmp	r3, #3
 8004a90:	d836      	bhi.n	8004b00 <DMA_CheckFifoParam+0xd8>
 8004a92:	a201      	add	r2, pc, #4	; (adr r2, 8004a98 <DMA_CheckFifoParam+0x70>)
 8004a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a98:	08004aa9 	.word	0x08004aa9
 8004a9c:	08004aaf 	.word	0x08004aaf
 8004aa0:	08004aa9 	.word	0x08004aa9
 8004aa4:	08004ac1 	.word	0x08004ac1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	73fb      	strb	r3, [r7, #15]
      break;
 8004aac:	e02f      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d024      	beq.n	8004b04 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004abe:	e021      	b.n	8004b04 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ac8:	d11e      	bne.n	8004b08 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004ace:	e01b      	b.n	8004b08 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d902      	bls.n	8004adc <DMA_CheckFifoParam+0xb4>
 8004ad6:	2b03      	cmp	r3, #3
 8004ad8:	d003      	beq.n	8004ae2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ada:	e018      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae0:	e015      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00e      	beq.n	8004b0c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	73fb      	strb	r3, [r7, #15]
      break;
 8004af2:	e00b      	b.n	8004b0c <DMA_CheckFifoParam+0xe4>
      break;
 8004af4:	bf00      	nop
 8004af6:	e00a      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      break;
 8004af8:	bf00      	nop
 8004afa:	e008      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      break;
 8004afc:	bf00      	nop
 8004afe:	e006      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      break;
 8004b00:	bf00      	nop
 8004b02:	e004      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      break;
 8004b04:	bf00      	nop
 8004b06:	e002      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      break;   
 8004b08:	bf00      	nop
 8004b0a:	e000      	b.n	8004b0e <DMA_CheckFifoParam+0xe6>
      break;
 8004b0c:	bf00      	nop
    }
  } 
  
  return status; 
 8004b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b089      	sub	sp, #36	; 0x24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004b26:	2300      	movs	r3, #0
 8004b28:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004b36:	2300      	movs	r3, #0
 8004b38:	61fb      	str	r3, [r7, #28]
 8004b3a:	e169      	b.n	8004e10 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	f040 8158 	bne.w	8004e0a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d00b      	beq.n	8004b7a <HAL_GPIO_Init+0x5e>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d007      	beq.n	8004b7a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b6e:	2b11      	cmp	r3, #17
 8004b70:	d003      	beq.n	8004b7a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2b12      	cmp	r3, #18
 8004b78:	d130      	bne.n	8004bdc <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	2203      	movs	r2, #3
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	69ba      	ldr	r2, [r7, #24]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	43db      	mvns	r3, r3
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	091b      	lsrs	r3, r3, #4
 8004bc6:	f003 0201 	and.w	r2, r3, #1
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	2203      	movs	r2, #3
 8004be8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bec:	43db      	mvns	r3, r3
 8004bee:	69ba      	ldr	r2, [r7, #24]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	689a      	ldr	r2, [r3, #8]
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	005b      	lsls	r3, r3, #1
 8004bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d003      	beq.n	8004c1c <HAL_GPIO_Init+0x100>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	2b12      	cmp	r3, #18
 8004c1a:	d123      	bne.n	8004c64 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	08da      	lsrs	r2, r3, #3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	3208      	adds	r2, #8
 8004c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	f003 0307 	and.w	r3, r3, #7
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	220f      	movs	r2, #15
 8004c34:	fa02 f303 	lsl.w	r3, r2, r3
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	69ba      	ldr	r2, [r7, #24]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	691a      	ldr	r2, [r3, #16]
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	f003 0307 	and.w	r3, r3, #7
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	08da      	lsrs	r2, r3, #3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	3208      	adds	r2, #8
 8004c5e:	69b9      	ldr	r1, [r7, #24]
 8004c60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	2203      	movs	r2, #3
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	43db      	mvns	r3, r3
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f003 0203 	and.w	r2, r3, #3
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	69ba      	ldr	r2, [r7, #24]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f000 80b2 	beq.w	8004e0a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ca6:	4b5f      	ldr	r3, [pc, #380]	; (8004e24 <HAL_GPIO_Init+0x308>)
 8004ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004caa:	4a5e      	ldr	r2, [pc, #376]	; (8004e24 <HAL_GPIO_Init+0x308>)
 8004cac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8004cb2:	4b5c      	ldr	r3, [pc, #368]	; (8004e24 <HAL_GPIO_Init+0x308>)
 8004cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004cbe:	4a5a      	ldr	r2, [pc, #360]	; (8004e28 <HAL_GPIO_Init+0x30c>)
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	089b      	lsrs	r3, r3, #2
 8004cc4:	3302      	adds	r3, #2
 8004cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	f003 0303 	and.w	r3, r3, #3
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	220f      	movs	r2, #15
 8004cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a51      	ldr	r2, [pc, #324]	; (8004e2c <HAL_GPIO_Init+0x310>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d02b      	beq.n	8004d42 <HAL_GPIO_Init+0x226>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a50      	ldr	r2, [pc, #320]	; (8004e30 <HAL_GPIO_Init+0x314>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d025      	beq.n	8004d3e <HAL_GPIO_Init+0x222>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a4f      	ldr	r2, [pc, #316]	; (8004e34 <HAL_GPIO_Init+0x318>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d01f      	beq.n	8004d3a <HAL_GPIO_Init+0x21e>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a4e      	ldr	r2, [pc, #312]	; (8004e38 <HAL_GPIO_Init+0x31c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d019      	beq.n	8004d36 <HAL_GPIO_Init+0x21a>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a4d      	ldr	r2, [pc, #308]	; (8004e3c <HAL_GPIO_Init+0x320>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d013      	beq.n	8004d32 <HAL_GPIO_Init+0x216>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a4c      	ldr	r2, [pc, #304]	; (8004e40 <HAL_GPIO_Init+0x324>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d00d      	beq.n	8004d2e <HAL_GPIO_Init+0x212>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a4b      	ldr	r2, [pc, #300]	; (8004e44 <HAL_GPIO_Init+0x328>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d007      	beq.n	8004d2a <HAL_GPIO_Init+0x20e>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a4a      	ldr	r2, [pc, #296]	; (8004e48 <HAL_GPIO_Init+0x32c>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d101      	bne.n	8004d26 <HAL_GPIO_Init+0x20a>
 8004d22:	2307      	movs	r3, #7
 8004d24:	e00e      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d26:	2308      	movs	r3, #8
 8004d28:	e00c      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d2a:	2306      	movs	r3, #6
 8004d2c:	e00a      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d2e:	2305      	movs	r3, #5
 8004d30:	e008      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d32:	2304      	movs	r3, #4
 8004d34:	e006      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d36:	2303      	movs	r3, #3
 8004d38:	e004      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d3a:	2302      	movs	r3, #2
 8004d3c:	e002      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e000      	b.n	8004d44 <HAL_GPIO_Init+0x228>
 8004d42:	2300      	movs	r3, #0
 8004d44:	69fa      	ldr	r2, [r7, #28]
 8004d46:	f002 0203 	and.w	r2, r2, #3
 8004d4a:	0092      	lsls	r2, r2, #2
 8004d4c:	4093      	lsls	r3, r2
 8004d4e:	69ba      	ldr	r2, [r7, #24]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004d54:	4934      	ldr	r1, [pc, #208]	; (8004e28 <HAL_GPIO_Init+0x30c>)
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	089b      	lsrs	r3, r3, #2
 8004d5a:	3302      	adds	r3, #2
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d62:	4b3a      	ldr	r3, [pc, #232]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004d7e:	69ba      	ldr	r2, [r7, #24]
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d86:	4a31      	ldr	r2, [pc, #196]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d8c:	4b2f      	ldr	r3, [pc, #188]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	43db      	mvns	r3, r3
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d003      	beq.n	8004db0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004db0:	4a26      	ldr	r2, [pc, #152]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004db6:	4b25      	ldr	r3, [pc, #148]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	43db      	mvns	r3, r3
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004dd2:	69ba      	ldr	r2, [r7, #24]
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004dda:	4a1c      	ldr	r2, [pc, #112]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004de0:	4b1a      	ldr	r3, [pc, #104]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	43db      	mvns	r3, r3
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	4013      	ands	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d003      	beq.n	8004e04 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004e04:	4a11      	ldr	r2, [pc, #68]	; (8004e4c <HAL_GPIO_Init+0x330>)
 8004e06:	69bb      	ldr	r3, [r7, #24]
 8004e08:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	61fb      	str	r3, [r7, #28]
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	2b0f      	cmp	r3, #15
 8004e14:	f67f ae92 	bls.w	8004b3c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004e18:	bf00      	nop
 8004e1a:	3724      	adds	r7, #36	; 0x24
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	40023800 	.word	0x40023800
 8004e28:	40013800 	.word	0x40013800
 8004e2c:	40020000 	.word	0x40020000
 8004e30:	40020400 	.word	0x40020400
 8004e34:	40020800 	.word	0x40020800
 8004e38:	40020c00 	.word	0x40020c00
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	40021400 	.word	0x40021400
 8004e44:	40021800 	.word	0x40021800
 8004e48:	40021c00 	.word	0x40021c00
 8004e4c:	40013c00 	.word	0x40013c00

08004e50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	807b      	strh	r3, [r7, #2]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e60:	787b      	ldrb	r3, [r7, #1]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e66:	887a      	ldrh	r2, [r7, #2]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004e6c:	e003      	b.n	8004e76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004e6e:	887b      	ldrh	r3, [r7, #2]
 8004e70:	041a      	lsls	r2, r3, #16
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	619a      	str	r2, [r3, #24]
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr

08004e82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e82:	b480      	push	{r7}
 8004e84:	b083      	sub	sp, #12
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	6078      	str	r0, [r7, #4]
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	695a      	ldr	r2, [r3, #20]
 8004e92:	887b      	ldrh	r3, [r7, #2]
 8004e94:	4013      	ands	r3, r2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d004      	beq.n	8004ea4 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004e9a:	887b      	ldrh	r3, [r7, #2]
 8004e9c:	041a      	lsls	r2, r3, #16
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004ea2:	e002      	b.n	8004eaa <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ea4:	887a      	ldrh	r2, [r7, #2]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	619a      	str	r2, [r3, #24]
}
 8004eaa:	bf00      	nop
 8004eac:	370c      	adds	r7, #12
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004eb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eb8:	b08f      	sub	sp, #60	; 0x3c
 8004eba:	af0a      	add	r7, sp, #40	; 0x28
 8004ebc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e116      	b.n	80050f6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7fe fb92 	bl	800360c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2203      	movs	r2, #3
 8004eec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d102      	bne.n	8004f02 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4618      	mov	r0, r3
 8004f08:	f003 fdc8 	bl	8008a9c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	603b      	str	r3, [r7, #0]
 8004f12:	687e      	ldr	r6, [r7, #4]
 8004f14:	466d      	mov	r5, sp
 8004f16:	f106 0410 	add.w	r4, r6, #16
 8004f1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f22:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004f26:	e885 0003 	stmia.w	r5, {r0, r1}
 8004f2a:	1d33      	adds	r3, r6, #4
 8004f2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f2e:	6838      	ldr	r0, [r7, #0]
 8004f30:	f003 fd56 	bl	80089e0 <USB_CoreInit>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d005      	beq.n	8004f46 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2202      	movs	r2, #2
 8004f3e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e0d7      	b.n	80050f6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2100      	movs	r1, #0
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f003 fdb6 	bl	8008abe <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f52:	2300      	movs	r3, #0
 8004f54:	73fb      	strb	r3, [r7, #15]
 8004f56:	e04a      	b.n	8004fee <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004f58:	7bfa      	ldrb	r2, [r7, #15]
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	1a9b      	subs	r3, r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	440b      	add	r3, r1
 8004f66:	333d      	adds	r3, #61	; 0x3d
 8004f68:	2201      	movs	r2, #1
 8004f6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004f6c:	7bfa      	ldrb	r2, [r7, #15]
 8004f6e:	6879      	ldr	r1, [r7, #4]
 8004f70:	4613      	mov	r3, r2
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	1a9b      	subs	r3, r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	440b      	add	r3, r1
 8004f7a:	333c      	adds	r3, #60	; 0x3c
 8004f7c:	7bfa      	ldrb	r2, [r7, #15]
 8004f7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004f80:	7bfa      	ldrb	r2, [r7, #15]
 8004f82:	7bfb      	ldrb	r3, [r7, #15]
 8004f84:	b298      	uxth	r0, r3
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	1a9b      	subs	r3, r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	440b      	add	r3, r1
 8004f92:	3342      	adds	r3, #66	; 0x42
 8004f94:	4602      	mov	r2, r0
 8004f96:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004f98:	7bfa      	ldrb	r2, [r7, #15]
 8004f9a:	6879      	ldr	r1, [r7, #4]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	1a9b      	subs	r3, r3, r2
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	333f      	adds	r3, #63	; 0x3f
 8004fa8:	2200      	movs	r2, #0
 8004faa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004fac:	7bfa      	ldrb	r2, [r7, #15]
 8004fae:	6879      	ldr	r1, [r7, #4]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	1a9b      	subs	r3, r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	440b      	add	r3, r1
 8004fba:	3344      	adds	r3, #68	; 0x44
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004fc0:	7bfa      	ldrb	r2, [r7, #15]
 8004fc2:	6879      	ldr	r1, [r7, #4]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	00db      	lsls	r3, r3, #3
 8004fc8:	1a9b      	subs	r3, r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	440b      	add	r3, r1
 8004fce:	3348      	adds	r3, #72	; 0x48
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004fd4:	7bfa      	ldrb	r2, [r7, #15]
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	4613      	mov	r3, r2
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	1a9b      	subs	r3, r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	3350      	adds	r3, #80	; 0x50
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	3301      	adds	r3, #1
 8004fec:	73fb      	strb	r3, [r7, #15]
 8004fee:	7bfa      	ldrb	r2, [r7, #15]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d3af      	bcc.n	8004f58 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	73fb      	strb	r3, [r7, #15]
 8004ffc:	e044      	b.n	8005088 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004ffe:	7bfa      	ldrb	r2, [r7, #15]
 8005000:	6879      	ldr	r1, [r7, #4]
 8005002:	4613      	mov	r3, r2
 8005004:	00db      	lsls	r3, r3, #3
 8005006:	1a9b      	subs	r3, r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	440b      	add	r3, r1
 800500c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005010:	2200      	movs	r2, #0
 8005012:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005014:	7bfa      	ldrb	r2, [r7, #15]
 8005016:	6879      	ldr	r1, [r7, #4]
 8005018:	4613      	mov	r3, r2
 800501a:	00db      	lsls	r3, r3, #3
 800501c:	1a9b      	subs	r3, r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	440b      	add	r3, r1
 8005022:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005026:	7bfa      	ldrb	r2, [r7, #15]
 8005028:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800502a:	7bfa      	ldrb	r2, [r7, #15]
 800502c:	6879      	ldr	r1, [r7, #4]
 800502e:	4613      	mov	r3, r2
 8005030:	00db      	lsls	r3, r3, #3
 8005032:	1a9b      	subs	r3, r3, r2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	440b      	add	r3, r1
 8005038:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800503c:	2200      	movs	r2, #0
 800503e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005040:	7bfa      	ldrb	r2, [r7, #15]
 8005042:	6879      	ldr	r1, [r7, #4]
 8005044:	4613      	mov	r3, r2
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	1a9b      	subs	r3, r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	440b      	add	r3, r1
 800504e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005052:	2200      	movs	r2, #0
 8005054:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005056:	7bfa      	ldrb	r2, [r7, #15]
 8005058:	6879      	ldr	r1, [r7, #4]
 800505a:	4613      	mov	r3, r2
 800505c:	00db      	lsls	r3, r3, #3
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	440b      	add	r3, r1
 8005064:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800506c:	7bfa      	ldrb	r2, [r7, #15]
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	440b      	add	r3, r1
 800507a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005082:	7bfb      	ldrb	r3, [r7, #15]
 8005084:	3301      	adds	r3, #1
 8005086:	73fb      	strb	r3, [r7, #15]
 8005088:	7bfa      	ldrb	r2, [r7, #15]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	429a      	cmp	r2, r3
 8005090:	d3b5      	bcc.n	8004ffe <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	603b      	str	r3, [r7, #0]
 8005098:	687e      	ldr	r6, [r7, #4]
 800509a:	466d      	mov	r5, sp
 800509c:	f106 0410 	add.w	r4, r6, #16
 80050a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80050a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80050a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80050a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80050a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80050ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80050b0:	1d33      	adds	r3, r6, #4
 80050b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80050b4:	6838      	ldr	r0, [r7, #0]
 80050b6:	f003 fd2d 	bl	8008b14 <USB_DevInit>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d005      	beq.n	80050cc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2202      	movs	r2, #2
 80050c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e014      	b.n	80050f6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d102      	bne.n	80050ea <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 f80b 	bl	8005100 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f003 fedf 	bl	8008eb2 <USB_DevDisconnect>

  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005100 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2201      	movs	r2, #1
 8005112:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800512e:	4b05      	ldr	r3, [pc, #20]	; (8005144 <HAL_PCDEx_ActivateLPM+0x44>)
 8005130:	4313      	orrs	r3, r2
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3714      	adds	r7, #20
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	10000003 	.word	0x10000003

08005148 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005148:	b480      	push	{r7}
 800514a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800514c:	4b05      	ldr	r3, [pc, #20]	; (8005164 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a04      	ldr	r2, [pc, #16]	; (8005164 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005156:	6013      	str	r3, [r2, #0]
}
 8005158:	bf00      	nop
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	40007000 	.word	0x40007000

08005168 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800516e:	2300      	movs	r3, #0
 8005170:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005172:	4b23      	ldr	r3, [pc, #140]	; (8005200 <HAL_PWREx_EnableOverDrive+0x98>)
 8005174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005176:	4a22      	ldr	r2, [pc, #136]	; (8005200 <HAL_PWREx_EnableOverDrive+0x98>)
 8005178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800517c:	6413      	str	r3, [r2, #64]	; 0x40
 800517e:	4b20      	ldr	r3, [pc, #128]	; (8005200 <HAL_PWREx_EnableOverDrive+0x98>)
 8005180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005186:	603b      	str	r3, [r7, #0]
 8005188:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800518a:	4b1e      	ldr	r3, [pc, #120]	; (8005204 <HAL_PWREx_EnableOverDrive+0x9c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005194:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005196:	f7fe fc2f 	bl	80039f8 <HAL_GetTick>
 800519a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800519c:	e009      	b.n	80051b2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800519e:	f7fe fc2b 	bl	80039f8 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051ac:	d901      	bls.n	80051b2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e022      	b.n	80051f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80051b2:	4b14      	ldr	r3, [pc, #80]	; (8005204 <HAL_PWREx_EnableOverDrive+0x9c>)
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051be:	d1ee      	bne.n	800519e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80051c0:	4b10      	ldr	r3, [pc, #64]	; (8005204 <HAL_PWREx_EnableOverDrive+0x9c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a0f      	ldr	r2, [pc, #60]	; (8005204 <HAL_PWREx_EnableOverDrive+0x9c>)
 80051c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051ca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051cc:	f7fe fc14 	bl	80039f8 <HAL_GetTick>
 80051d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80051d2:	e009      	b.n	80051e8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80051d4:	f7fe fc10 	bl	80039f8 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051e2:	d901      	bls.n	80051e8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e007      	b.n	80051f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80051e8:	4b06      	ldr	r3, [pc, #24]	; (8005204 <HAL_PWREx_EnableOverDrive+0x9c>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051f4:	d1ee      	bne.n	80051d4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3708      	adds	r7, #8
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	40023800 	.word	0x40023800
 8005204:	40007000 	.word	0x40007000

08005208 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005210:	2300      	movs	r3, #0
 8005212:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e291      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 8087 	beq.w	800533a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800522c:	4b96      	ldr	r3, [pc, #600]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f003 030c 	and.w	r3, r3, #12
 8005234:	2b04      	cmp	r3, #4
 8005236:	d00c      	beq.n	8005252 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005238:	4b93      	ldr	r3, [pc, #588]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 030c 	and.w	r3, r3, #12
 8005240:	2b08      	cmp	r3, #8
 8005242:	d112      	bne.n	800526a <HAL_RCC_OscConfig+0x62>
 8005244:	4b90      	ldr	r3, [pc, #576]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800524c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005250:	d10b      	bne.n	800526a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005252:	4b8d      	ldr	r3, [pc, #564]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d06c      	beq.n	8005338 <HAL_RCC_OscConfig+0x130>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d168      	bne.n	8005338 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e26b      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005272:	d106      	bne.n	8005282 <HAL_RCC_OscConfig+0x7a>
 8005274:	4b84      	ldr	r3, [pc, #528]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a83      	ldr	r2, [pc, #524]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 800527a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800527e:	6013      	str	r3, [r2, #0]
 8005280:	e02e      	b.n	80052e0 <HAL_RCC_OscConfig+0xd8>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10c      	bne.n	80052a4 <HAL_RCC_OscConfig+0x9c>
 800528a:	4b7f      	ldr	r3, [pc, #508]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a7e      	ldr	r2, [pc, #504]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005290:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005294:	6013      	str	r3, [r2, #0]
 8005296:	4b7c      	ldr	r3, [pc, #496]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a7b      	ldr	r2, [pc, #492]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 800529c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	e01d      	b.n	80052e0 <HAL_RCC_OscConfig+0xd8>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052ac:	d10c      	bne.n	80052c8 <HAL_RCC_OscConfig+0xc0>
 80052ae:	4b76      	ldr	r3, [pc, #472]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a75      	ldr	r2, [pc, #468]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052b8:	6013      	str	r3, [r2, #0]
 80052ba:	4b73      	ldr	r3, [pc, #460]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a72      	ldr	r2, [pc, #456]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052c4:	6013      	str	r3, [r2, #0]
 80052c6:	e00b      	b.n	80052e0 <HAL_RCC_OscConfig+0xd8>
 80052c8:	4b6f      	ldr	r3, [pc, #444]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a6e      	ldr	r2, [pc, #440]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052d2:	6013      	str	r3, [r2, #0]
 80052d4:	4b6c      	ldr	r3, [pc, #432]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a6b      	ldr	r2, [pc, #428]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80052da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d013      	beq.n	8005310 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e8:	f7fe fb86 	bl	80039f8 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052f0:	f7fe fb82 	bl	80039f8 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b64      	cmp	r3, #100	; 0x64
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e21f      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005302:	4b61      	ldr	r3, [pc, #388]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d0f0      	beq.n	80052f0 <HAL_RCC_OscConfig+0xe8>
 800530e:	e014      	b.n	800533a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005310:	f7fe fb72 	bl	80039f8 <HAL_GetTick>
 8005314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005316:	e008      	b.n	800532a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005318:	f7fe fb6e 	bl	80039f8 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b64      	cmp	r3, #100	; 0x64
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e20b      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800532a:	4b57      	ldr	r3, [pc, #348]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1f0      	bne.n	8005318 <HAL_RCC_OscConfig+0x110>
 8005336:	e000      	b.n	800533a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d069      	beq.n	800541a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005346:	4b50      	ldr	r3, [pc, #320]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f003 030c 	and.w	r3, r3, #12
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00b      	beq.n	800536a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005352:	4b4d      	ldr	r3, [pc, #308]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f003 030c 	and.w	r3, r3, #12
 800535a:	2b08      	cmp	r3, #8
 800535c:	d11c      	bne.n	8005398 <HAL_RCC_OscConfig+0x190>
 800535e:	4b4a      	ldr	r3, [pc, #296]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d116      	bne.n	8005398 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800536a:	4b47      	ldr	r3, [pc, #284]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0302 	and.w	r3, r3, #2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d005      	beq.n	8005382 <HAL_RCC_OscConfig+0x17a>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d001      	beq.n	8005382 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e1df      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005382:	4b41      	ldr	r3, [pc, #260]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	493d      	ldr	r1, [pc, #244]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005392:	4313      	orrs	r3, r2
 8005394:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005396:	e040      	b.n	800541a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d023      	beq.n	80053e8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053a0:	4b39      	ldr	r3, [pc, #228]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a38      	ldr	r2, [pc, #224]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80053a6:	f043 0301 	orr.w	r3, r3, #1
 80053aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ac:	f7fe fb24 	bl	80039f8 <HAL_GetTick>
 80053b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053b4:	f7fe fb20 	bl	80039f8 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e1bd      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053c6:	4b30      	ldr	r3, [pc, #192]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0f0      	beq.n	80053b4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d2:	4b2d      	ldr	r3, [pc, #180]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	4929      	ldr	r1, [pc, #164]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	600b      	str	r3, [r1, #0]
 80053e6:	e018      	b.n	800541a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053e8:	4b27      	ldr	r3, [pc, #156]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a26      	ldr	r2, [pc, #152]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 80053ee:	f023 0301 	bic.w	r3, r3, #1
 80053f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f4:	f7fe fb00 	bl	80039f8 <HAL_GetTick>
 80053f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053fa:	e008      	b.n	800540e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053fc:	f7fe fafc 	bl	80039f8 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b02      	cmp	r3, #2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e199      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800540e:	4b1e      	ldr	r3, [pc, #120]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1f0      	bne.n	80053fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0308 	and.w	r3, r3, #8
 8005422:	2b00      	cmp	r3, #0
 8005424:	d038      	beq.n	8005498 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d019      	beq.n	8005462 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800542e:	4b16      	ldr	r3, [pc, #88]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005430:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005432:	4a15      	ldr	r2, [pc, #84]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005434:	f043 0301 	orr.w	r3, r3, #1
 8005438:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800543a:	f7fe fadd 	bl	80039f8 <HAL_GetTick>
 800543e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005440:	e008      	b.n	8005454 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005442:	f7fe fad9 	bl	80039f8 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d901      	bls.n	8005454 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e176      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005454:	4b0c      	ldr	r3, [pc, #48]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005456:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0f0      	beq.n	8005442 <HAL_RCC_OscConfig+0x23a>
 8005460:	e01a      	b.n	8005498 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005462:	4b09      	ldr	r3, [pc, #36]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005466:	4a08      	ldr	r2, [pc, #32]	; (8005488 <HAL_RCC_OscConfig+0x280>)
 8005468:	f023 0301 	bic.w	r3, r3, #1
 800546c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800546e:	f7fe fac3 	bl	80039f8 <HAL_GetTick>
 8005472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005474:	e00a      	b.n	800548c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005476:	f7fe fabf 	bl	80039f8 <HAL_GetTick>
 800547a:	4602      	mov	r2, r0
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	1ad3      	subs	r3, r2, r3
 8005480:	2b02      	cmp	r3, #2
 8005482:	d903      	bls.n	800548c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005484:	2303      	movs	r3, #3
 8005486:	e15c      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
 8005488:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800548c:	4b91      	ldr	r3, [pc, #580]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800548e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1ee      	bne.n	8005476 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f000 80a4 	beq.w	80055ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054a6:	4b8b      	ldr	r3, [pc, #556]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80054a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10d      	bne.n	80054ce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80054b2:	4b88      	ldr	r3, [pc, #544]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80054b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b6:	4a87      	ldr	r2, [pc, #540]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80054b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054bc:	6413      	str	r3, [r2, #64]	; 0x40
 80054be:	4b85      	ldr	r3, [pc, #532]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054c6:	60bb      	str	r3, [r7, #8]
 80054c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054ca:	2301      	movs	r3, #1
 80054cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054ce:	4b82      	ldr	r3, [pc, #520]	; (80056d8 <HAL_RCC_OscConfig+0x4d0>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d118      	bne.n	800550c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80054da:	4b7f      	ldr	r3, [pc, #508]	; (80056d8 <HAL_RCC_OscConfig+0x4d0>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a7e      	ldr	r2, [pc, #504]	; (80056d8 <HAL_RCC_OscConfig+0x4d0>)
 80054e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054e6:	f7fe fa87 	bl	80039f8 <HAL_GetTick>
 80054ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054ec:	e008      	b.n	8005500 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054ee:	f7fe fa83 	bl	80039f8 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b64      	cmp	r3, #100	; 0x64
 80054fa:	d901      	bls.n	8005500 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e120      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005500:	4b75      	ldr	r3, [pc, #468]	; (80056d8 <HAL_RCC_OscConfig+0x4d0>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0f0      	beq.n	80054ee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	2b01      	cmp	r3, #1
 8005512:	d106      	bne.n	8005522 <HAL_RCC_OscConfig+0x31a>
 8005514:	4b6f      	ldr	r3, [pc, #444]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005518:	4a6e      	ldr	r2, [pc, #440]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800551a:	f043 0301 	orr.w	r3, r3, #1
 800551e:	6713      	str	r3, [r2, #112]	; 0x70
 8005520:	e02d      	b.n	800557e <HAL_RCC_OscConfig+0x376>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10c      	bne.n	8005544 <HAL_RCC_OscConfig+0x33c>
 800552a:	4b6a      	ldr	r3, [pc, #424]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800552c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800552e:	4a69      	ldr	r2, [pc, #420]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005530:	f023 0301 	bic.w	r3, r3, #1
 8005534:	6713      	str	r3, [r2, #112]	; 0x70
 8005536:	4b67      	ldr	r3, [pc, #412]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800553a:	4a66      	ldr	r2, [pc, #408]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800553c:	f023 0304 	bic.w	r3, r3, #4
 8005540:	6713      	str	r3, [r2, #112]	; 0x70
 8005542:	e01c      	b.n	800557e <HAL_RCC_OscConfig+0x376>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	2b05      	cmp	r3, #5
 800554a:	d10c      	bne.n	8005566 <HAL_RCC_OscConfig+0x35e>
 800554c:	4b61      	ldr	r3, [pc, #388]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800554e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005550:	4a60      	ldr	r2, [pc, #384]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005552:	f043 0304 	orr.w	r3, r3, #4
 8005556:	6713      	str	r3, [r2, #112]	; 0x70
 8005558:	4b5e      	ldr	r3, [pc, #376]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800555a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800555c:	4a5d      	ldr	r2, [pc, #372]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800555e:	f043 0301 	orr.w	r3, r3, #1
 8005562:	6713      	str	r3, [r2, #112]	; 0x70
 8005564:	e00b      	b.n	800557e <HAL_RCC_OscConfig+0x376>
 8005566:	4b5b      	ldr	r3, [pc, #364]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556a:	4a5a      	ldr	r2, [pc, #360]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800556c:	f023 0301 	bic.w	r3, r3, #1
 8005570:	6713      	str	r3, [r2, #112]	; 0x70
 8005572:	4b58      	ldr	r3, [pc, #352]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005576:	4a57      	ldr	r2, [pc, #348]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005578:	f023 0304 	bic.w	r3, r3, #4
 800557c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d015      	beq.n	80055b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005586:	f7fe fa37 	bl	80039f8 <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800558c:	e00a      	b.n	80055a4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800558e:	f7fe fa33 	bl	80039f8 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	f241 3288 	movw	r2, #5000	; 0x1388
 800559c:	4293      	cmp	r3, r2
 800559e:	d901      	bls.n	80055a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e0ce      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055a4:	4b4b      	ldr	r3, [pc, #300]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80055a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d0ee      	beq.n	800558e <HAL_RCC_OscConfig+0x386>
 80055b0:	e014      	b.n	80055dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b2:	f7fe fa21 	bl	80039f8 <HAL_GetTick>
 80055b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055b8:	e00a      	b.n	80055d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ba:	f7fe fa1d 	bl	80039f8 <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d901      	bls.n	80055d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e0b8      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055d0:	4b40      	ldr	r3, [pc, #256]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80055d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1ee      	bne.n	80055ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055dc:	7dfb      	ldrb	r3, [r7, #23]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d105      	bne.n	80055ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055e2:	4b3c      	ldr	r3, [pc, #240]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80055e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e6:	4a3b      	ldr	r2, [pc, #236]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80055e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f000 80a4 	beq.w	8005740 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055f8:	4b36      	ldr	r3, [pc, #216]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f003 030c 	and.w	r3, r3, #12
 8005600:	2b08      	cmp	r3, #8
 8005602:	d06b      	beq.n	80056dc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	2b02      	cmp	r3, #2
 800560a:	d149      	bne.n	80056a0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800560c:	4b31      	ldr	r3, [pc, #196]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a30      	ldr	r2, [pc, #192]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005612:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005616:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005618:	f7fe f9ee 	bl	80039f8 <HAL_GetTick>
 800561c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800561e:	e008      	b.n	8005632 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005620:	f7fe f9ea 	bl	80039f8 <HAL_GetTick>
 8005624:	4602      	mov	r2, r0
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e087      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005632:	4b28      	ldr	r3, [pc, #160]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1f0      	bne.n	8005620 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	69da      	ldr	r2, [r3, #28]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a1b      	ldr	r3, [r3, #32]
 8005646:	431a      	orrs	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	019b      	lsls	r3, r3, #6
 800564e:	431a      	orrs	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005654:	085b      	lsrs	r3, r3, #1
 8005656:	3b01      	subs	r3, #1
 8005658:	041b      	lsls	r3, r3, #16
 800565a:	431a      	orrs	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005660:	061b      	lsls	r3, r3, #24
 8005662:	4313      	orrs	r3, r2
 8005664:	4a1b      	ldr	r2, [pc, #108]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005666:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800566a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800566c:	4b19      	ldr	r3, [pc, #100]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a18      	ldr	r2, [pc, #96]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005676:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005678:	f7fe f9be 	bl	80039f8 <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005680:	f7fe f9ba 	bl	80039f8 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b02      	cmp	r3, #2
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e057      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005692:	4b10      	ldr	r3, [pc, #64]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d0f0      	beq.n	8005680 <HAL_RCC_OscConfig+0x478>
 800569e:	e04f      	b.n	8005740 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056a0:	4b0c      	ldr	r3, [pc, #48]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a0b      	ldr	r2, [pc, #44]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80056a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ac:	f7fe f9a4 	bl	80039f8 <HAL_GetTick>
 80056b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056b2:	e008      	b.n	80056c6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056b4:	f7fe f9a0 	bl	80039f8 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d901      	bls.n	80056c6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e03d      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056c6:	4b03      	ldr	r3, [pc, #12]	; (80056d4 <HAL_RCC_OscConfig+0x4cc>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1f0      	bne.n	80056b4 <HAL_RCC_OscConfig+0x4ac>
 80056d2:	e035      	b.n	8005740 <HAL_RCC_OscConfig+0x538>
 80056d4:	40023800 	.word	0x40023800
 80056d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80056dc:	4b1b      	ldr	r3, [pc, #108]	; (800574c <HAL_RCC_OscConfig+0x544>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d028      	beq.n	800573c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d121      	bne.n	800573c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005702:	429a      	cmp	r2, r3
 8005704:	d11a      	bne.n	800573c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005706:	68fa      	ldr	r2, [r7, #12]
 8005708:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800570c:	4013      	ands	r3, r2
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005712:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005714:	4293      	cmp	r3, r2
 8005716:	d111      	bne.n	800573c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005722:	085b      	lsrs	r3, r3, #1
 8005724:	3b01      	subs	r3, #1
 8005726:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005728:	429a      	cmp	r2, r3
 800572a:	d107      	bne.n	800573c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005736:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005738:	429a      	cmp	r2, r3
 800573a:	d001      	beq.n	8005740 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e000      	b.n	8005742 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3718      	adds	r7, #24
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	40023800 	.word	0x40023800

08005750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800575a:	2300      	movs	r3, #0
 800575c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e0d0      	b.n	800590a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005768:	4b6a      	ldr	r3, [pc, #424]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	683a      	ldr	r2, [r7, #0]
 8005772:	429a      	cmp	r2, r3
 8005774:	d910      	bls.n	8005798 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005776:	4b67      	ldr	r3, [pc, #412]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f023 020f 	bic.w	r2, r3, #15
 800577e:	4965      	ldr	r1, [pc, #404]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	4313      	orrs	r3, r2
 8005784:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005786:	4b63      	ldr	r3, [pc, #396]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 030f 	and.w	r3, r3, #15
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	429a      	cmp	r2, r3
 8005792:	d001      	beq.n	8005798 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e0b8      	b.n	800590a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0302 	and.w	r3, r3, #2
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d020      	beq.n	80057e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d005      	beq.n	80057bc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057b0:	4b59      	ldr	r3, [pc, #356]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	4a58      	ldr	r2, [pc, #352]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80057b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0308 	and.w	r3, r3, #8
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d005      	beq.n	80057d4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057c8:	4b53      	ldr	r3, [pc, #332]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	4a52      	ldr	r2, [pc, #328]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80057ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057d4:	4b50      	ldr	r3, [pc, #320]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	494d      	ldr	r1, [pc, #308]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d040      	beq.n	8005874 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d107      	bne.n	800580a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057fa:	4b47      	ldr	r3, [pc, #284]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d115      	bne.n	8005832 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e07f      	b.n	800590a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	2b02      	cmp	r3, #2
 8005810:	d107      	bne.n	8005822 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005812:	4b41      	ldr	r3, [pc, #260]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d109      	bne.n	8005832 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e073      	b.n	800590a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005822:	4b3d      	ldr	r3, [pc, #244]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e06b      	b.n	800590a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005832:	4b39      	ldr	r3, [pc, #228]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f023 0203 	bic.w	r2, r3, #3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	4936      	ldr	r1, [pc, #216]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 8005840:	4313      	orrs	r3, r2
 8005842:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005844:	f7fe f8d8 	bl	80039f8 <HAL_GetTick>
 8005848:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584a:	e00a      	b.n	8005862 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800584c:	f7fe f8d4 	bl	80039f8 <HAL_GetTick>
 8005850:	4602      	mov	r2, r0
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	f241 3288 	movw	r2, #5000	; 0x1388
 800585a:	4293      	cmp	r3, r2
 800585c:	d901      	bls.n	8005862 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e053      	b.n	800590a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005862:	4b2d      	ldr	r3, [pc, #180]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 020c 	and.w	r2, r3, #12
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	429a      	cmp	r2, r3
 8005872:	d1eb      	bne.n	800584c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005874:	4b27      	ldr	r3, [pc, #156]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 030f 	and.w	r3, r3, #15
 800587c:	683a      	ldr	r2, [r7, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d210      	bcs.n	80058a4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005882:	4b24      	ldr	r3, [pc, #144]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f023 020f 	bic.w	r2, r3, #15
 800588a:	4922      	ldr	r1, [pc, #136]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	4313      	orrs	r3, r2
 8005890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005892:	4b20      	ldr	r3, [pc, #128]	; (8005914 <HAL_RCC_ClockConfig+0x1c4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	429a      	cmp	r2, r3
 800589e:	d001      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e032      	b.n	800590a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0304 	and.w	r3, r3, #4
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d008      	beq.n	80058c2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058b0:	4b19      	ldr	r3, [pc, #100]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	4916      	ldr	r1, [pc, #88]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80058be:	4313      	orrs	r3, r2
 80058c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0308 	and.w	r3, r3, #8
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d009      	beq.n	80058e2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80058ce:	4b12      	ldr	r3, [pc, #72]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	490e      	ldr	r1, [pc, #56]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058e2:	f000 f821 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 80058e6:	4601      	mov	r1, r0
 80058e8:	4b0b      	ldr	r3, [pc, #44]	; (8005918 <HAL_RCC_ClockConfig+0x1c8>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	091b      	lsrs	r3, r3, #4
 80058ee:	f003 030f 	and.w	r3, r3, #15
 80058f2:	4a0a      	ldr	r2, [pc, #40]	; (800591c <HAL_RCC_ClockConfig+0x1cc>)
 80058f4:	5cd3      	ldrb	r3, [r2, r3]
 80058f6:	fa21 f303 	lsr.w	r3, r1, r3
 80058fa:	4a09      	ldr	r2, [pc, #36]	; (8005920 <HAL_RCC_ClockConfig+0x1d0>)
 80058fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058fe:	4b09      	ldr	r3, [pc, #36]	; (8005924 <HAL_RCC_ClockConfig+0x1d4>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4618      	mov	r0, r3
 8005904:	f7fd fed0 	bl	80036a8 <HAL_InitTick>

  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	40023c00 	.word	0x40023c00
 8005918:	40023800 	.word	0x40023800
 800591c:	0800f410 	.word	0x0800f410
 8005920:	20000000 	.word	0x20000000
 8005924:	20000004 	.word	0x20000004

08005928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	607b      	str	r3, [r7, #4]
 8005932:	2300      	movs	r3, #0
 8005934:	60fb      	str	r3, [r7, #12]
 8005936:	2300      	movs	r3, #0
 8005938:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800593a:	2300      	movs	r3, #0
 800593c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800593e:	4b63      	ldr	r3, [pc, #396]	; (8005acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f003 030c 	and.w	r3, r3, #12
 8005946:	2b04      	cmp	r3, #4
 8005948:	d007      	beq.n	800595a <HAL_RCC_GetSysClockFreq+0x32>
 800594a:	2b08      	cmp	r3, #8
 800594c:	d008      	beq.n	8005960 <HAL_RCC_GetSysClockFreq+0x38>
 800594e:	2b00      	cmp	r3, #0
 8005950:	f040 80b4 	bne.w	8005abc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005954:	4b5e      	ldr	r3, [pc, #376]	; (8005ad0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005956:	60bb      	str	r3, [r7, #8]
      break;
 8005958:	e0b3      	b.n	8005ac2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800595a:	4b5e      	ldr	r3, [pc, #376]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800595c:	60bb      	str	r3, [r7, #8]
      break;
 800595e:	e0b0      	b.n	8005ac2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005960:	4b5a      	ldr	r3, [pc, #360]	; (8005acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005968:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800596a:	4b58      	ldr	r3, [pc, #352]	; (8005acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d04a      	beq.n	8005a0c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005976:	4b55      	ldr	r3, [pc, #340]	; (8005acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	099b      	lsrs	r3, r3, #6
 800597c:	f04f 0400 	mov.w	r4, #0
 8005980:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005984:	f04f 0200 	mov.w	r2, #0
 8005988:	ea03 0501 	and.w	r5, r3, r1
 800598c:	ea04 0602 	and.w	r6, r4, r2
 8005990:	4629      	mov	r1, r5
 8005992:	4632      	mov	r2, r6
 8005994:	f04f 0300 	mov.w	r3, #0
 8005998:	f04f 0400 	mov.w	r4, #0
 800599c:	0154      	lsls	r4, r2, #5
 800599e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80059a2:	014b      	lsls	r3, r1, #5
 80059a4:	4619      	mov	r1, r3
 80059a6:	4622      	mov	r2, r4
 80059a8:	1b49      	subs	r1, r1, r5
 80059aa:	eb62 0206 	sbc.w	r2, r2, r6
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	f04f 0400 	mov.w	r4, #0
 80059b6:	0194      	lsls	r4, r2, #6
 80059b8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80059bc:	018b      	lsls	r3, r1, #6
 80059be:	1a5b      	subs	r3, r3, r1
 80059c0:	eb64 0402 	sbc.w	r4, r4, r2
 80059c4:	f04f 0100 	mov.w	r1, #0
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	00e2      	lsls	r2, r4, #3
 80059ce:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80059d2:	00d9      	lsls	r1, r3, #3
 80059d4:	460b      	mov	r3, r1
 80059d6:	4614      	mov	r4, r2
 80059d8:	195b      	adds	r3, r3, r5
 80059da:	eb44 0406 	adc.w	r4, r4, r6
 80059de:	f04f 0100 	mov.w	r1, #0
 80059e2:	f04f 0200 	mov.w	r2, #0
 80059e6:	0262      	lsls	r2, r4, #9
 80059e8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80059ec:	0259      	lsls	r1, r3, #9
 80059ee:	460b      	mov	r3, r1
 80059f0:	4614      	mov	r4, r2
 80059f2:	4618      	mov	r0, r3
 80059f4:	4621      	mov	r1, r4
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f04f 0400 	mov.w	r4, #0
 80059fc:	461a      	mov	r2, r3
 80059fe:	4623      	mov	r3, r4
 8005a00:	f7fb f96a 	bl	8000cd8 <__aeabi_uldivmod>
 8005a04:	4603      	mov	r3, r0
 8005a06:	460c      	mov	r4, r1
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	e049      	b.n	8005aa0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a0c:	4b2f      	ldr	r3, [pc, #188]	; (8005acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	099b      	lsrs	r3, r3, #6
 8005a12:	f04f 0400 	mov.w	r4, #0
 8005a16:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005a1a:	f04f 0200 	mov.w	r2, #0
 8005a1e:	ea03 0501 	and.w	r5, r3, r1
 8005a22:	ea04 0602 	and.w	r6, r4, r2
 8005a26:	4629      	mov	r1, r5
 8005a28:	4632      	mov	r2, r6
 8005a2a:	f04f 0300 	mov.w	r3, #0
 8005a2e:	f04f 0400 	mov.w	r4, #0
 8005a32:	0154      	lsls	r4, r2, #5
 8005a34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005a38:	014b      	lsls	r3, r1, #5
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	1b49      	subs	r1, r1, r5
 8005a40:	eb62 0206 	sbc.w	r2, r2, r6
 8005a44:	f04f 0300 	mov.w	r3, #0
 8005a48:	f04f 0400 	mov.w	r4, #0
 8005a4c:	0194      	lsls	r4, r2, #6
 8005a4e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005a52:	018b      	lsls	r3, r1, #6
 8005a54:	1a5b      	subs	r3, r3, r1
 8005a56:	eb64 0402 	sbc.w	r4, r4, r2
 8005a5a:	f04f 0100 	mov.w	r1, #0
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	00e2      	lsls	r2, r4, #3
 8005a64:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005a68:	00d9      	lsls	r1, r3, #3
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	4614      	mov	r4, r2
 8005a6e:	195b      	adds	r3, r3, r5
 8005a70:	eb44 0406 	adc.w	r4, r4, r6
 8005a74:	f04f 0100 	mov.w	r1, #0
 8005a78:	f04f 0200 	mov.w	r2, #0
 8005a7c:	02a2      	lsls	r2, r4, #10
 8005a7e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005a82:	0299      	lsls	r1, r3, #10
 8005a84:	460b      	mov	r3, r1
 8005a86:	4614      	mov	r4, r2
 8005a88:	4618      	mov	r0, r3
 8005a8a:	4621      	mov	r1, r4
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f04f 0400 	mov.w	r4, #0
 8005a92:	461a      	mov	r2, r3
 8005a94:	4623      	mov	r3, r4
 8005a96:	f7fb f91f 	bl	8000cd8 <__aeabi_uldivmod>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005aa0:	4b0a      	ldr	r3, [pc, #40]	; (8005acc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	0c1b      	lsrs	r3, r3, #16
 8005aa6:	f003 0303 	and.w	r3, r3, #3
 8005aaa:	3301      	adds	r3, #1
 8005aac:	005b      	lsls	r3, r3, #1
 8005aae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab8:	60bb      	str	r3, [r7, #8]
      break;
 8005aba:	e002      	b.n	8005ac2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005abc:	4b04      	ldr	r3, [pc, #16]	; (8005ad0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005abe:	60bb      	str	r3, [r7, #8]
      break;
 8005ac0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ac2:	68bb      	ldr	r3, [r7, #8]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3714      	adds	r7, #20
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005acc:	40023800 	.word	0x40023800
 8005ad0:	00f42400 	.word	0x00f42400
 8005ad4:	007a1200 	.word	0x007a1200

08005ad8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005adc:	4b03      	ldr	r3, [pc, #12]	; (8005aec <HAL_RCC_GetHCLKFreq+0x14>)
 8005ade:	681b      	ldr	r3, [r3, #0]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20000000 	.word	0x20000000

08005af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005af4:	f7ff fff0 	bl	8005ad8 <HAL_RCC_GetHCLKFreq>
 8005af8:	4601      	mov	r1, r0
 8005afa:	4b05      	ldr	r3, [pc, #20]	; (8005b10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	0a9b      	lsrs	r3, r3, #10
 8005b00:	f003 0307 	and.w	r3, r3, #7
 8005b04:	4a03      	ldr	r2, [pc, #12]	; (8005b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b06:	5cd3      	ldrb	r3, [r2, r3]
 8005b08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	40023800 	.word	0x40023800
 8005b14:	0800f420 	.word	0x0800f420

08005b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005b1c:	f7ff ffdc 	bl	8005ad8 <HAL_RCC_GetHCLKFreq>
 8005b20:	4601      	mov	r1, r0
 8005b22:	4b05      	ldr	r3, [pc, #20]	; (8005b38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	0b5b      	lsrs	r3, r3, #13
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	4a03      	ldr	r2, [pc, #12]	; (8005b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b2e:	5cd3      	ldrb	r3, [r2, r3]
 8005b30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	40023800 	.word	0x40023800
 8005b3c:	0800f420 	.word	0x0800f420

08005b40 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	220f      	movs	r2, #15
 8005b4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b50:	4b12      	ldr	r3, [pc, #72]	; (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f003 0203 	and.w	r2, r3, #3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005b5c:	4b0f      	ldr	r3, [pc, #60]	; (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005b68:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005b74:	4b09      	ldr	r3, [pc, #36]	; (8005b9c <HAL_RCC_GetClockConfig+0x5c>)
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	08db      	lsrs	r3, r3, #3
 8005b7a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b82:	4b07      	ldr	r3, [pc, #28]	; (8005ba0 <HAL_RCC_GetClockConfig+0x60>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 020f 	and.w	r2, r3, #15
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	601a      	str	r2, [r3, #0]
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	40023800 	.word	0x40023800
 8005ba0:	40023c00 	.word	0x40023c00

08005ba4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b088      	sub	sp, #32
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005bac:	2300      	movs	r3, #0
 8005bae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d012      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005bc8:	4b65      	ldr	r3, [pc, #404]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	4a64      	ldr	r2, [pc, #400]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005bd2:	6093      	str	r3, [r2, #8]
 8005bd4:	4b62      	ldr	r3, [pc, #392]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bd6:	689a      	ldr	r2, [r3, #8]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bdc:	4960      	ldr	r1, [pc, #384]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8005bea:	2301      	movs	r3, #1
 8005bec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d017      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bfa:	4b59      	ldr	r3, [pc, #356]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c08:	4955      	ldr	r1, [pc, #340]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c18:	d101      	bne.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8005c26:	2301      	movs	r3, #1
 8005c28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d017      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005c36:	4b4a      	ldr	r3, [pc, #296]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c3c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c44:	4946      	ldr	r1, [pc, #280]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c54:	d101      	bne.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8005c56:	2301      	movs	r3, #1
 8005c58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8005c62:	2301      	movs	r3, #1
 8005c64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 0320 	and.w	r3, r3, #32
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f000 808b 	beq.w	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c74:	4b3a      	ldr	r3, [pc, #232]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c78:	4a39      	ldr	r2, [pc, #228]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c7e:	6413      	str	r3, [r2, #64]	; 0x40
 8005c80:	4b37      	ldr	r3, [pc, #220]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005c8c:	4b35      	ldr	r3, [pc, #212]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a34      	ldr	r2, [pc, #208]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c98:	f7fd feae 	bl	80039f8 <HAL_GetTick>
 8005c9c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ca0:	f7fd feaa 	bl	80039f8 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b64      	cmp	r3, #100	; 0x64
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e2ba      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005cb2:	4b2c      	ldr	r3, [pc, #176]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0f0      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005cbe:	4b28      	ldr	r3, [pc, #160]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cc6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d035      	beq.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d02e      	beq.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005cdc:	4b20      	ldr	r3, [pc, #128]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ce4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ce6:	4b1e      	ldr	r3, [pc, #120]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cea:	4a1d      	ldr	r2, [pc, #116]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cf0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005cf2:	4b1b      	ldr	r3, [pc, #108]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf6:	4a1a      	ldr	r2, [pc, #104]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005cf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cfc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005cfe:	4a18      	ldr	r2, [pc, #96]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005d04:	4b16      	ldr	r3, [pc, #88]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d114      	bne.n	8005d3a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d10:	f7fd fe72 	bl	80039f8 <HAL_GetTick>
 8005d14:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d16:	e00a      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d18:	f7fd fe6e 	bl	80039f8 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d901      	bls.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e27c      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x684>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d2e:	4b0c      	ldr	r3, [pc, #48]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d0ee      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d46:	d111      	bne.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8005d48:	4b05      	ldr	r3, [pc, #20]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005d54:	4b04      	ldr	r3, [pc, #16]	; (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005d56:	400b      	ands	r3, r1
 8005d58:	4901      	ldr	r1, [pc, #4]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	608b      	str	r3, [r1, #8]
 8005d5e:	e00b      	b.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8005d60:	40023800 	.word	0x40023800
 8005d64:	40007000 	.word	0x40007000
 8005d68:	0ffffcff 	.word	0x0ffffcff
 8005d6c:	4ba3      	ldr	r3, [pc, #652]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	4aa2      	ldr	r2, [pc, #648]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005d72:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005d76:	6093      	str	r3, [r2, #8]
 8005d78:	4ba0      	ldr	r3, [pc, #640]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005d7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d84:	499d      	ldr	r1, [pc, #628]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005d86:	4313      	orrs	r3, r2
 8005d88:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0310 	and.w	r3, r3, #16
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d010      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d96:	4b99      	ldr	r3, [pc, #612]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d9c:	4a97      	ldr	r2, [pc, #604]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005d9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005da2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005da6:	4b95      	ldr	r3, [pc, #596]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005da8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db0:	4992      	ldr	r1, [pc, #584]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00a      	beq.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005dc4:	4b8d      	ldr	r3, [pc, #564]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dd2:	498a      	ldr	r1, [pc, #552]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00a      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005de6:	4b85      	ldr	r3, [pc, #532]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005df4:	4981      	ldr	r1, [pc, #516]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00a      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e08:	4b7c      	ldr	r3, [pc, #496]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e16:	4979      	ldr	r1, [pc, #484]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00a      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e2a:	4b74      	ldr	r3, [pc, #464]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e30:	f023 0203 	bic.w	r2, r3, #3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e38:	4970      	ldr	r1, [pc, #448]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e4c:	4b6b      	ldr	r3, [pc, #428]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e52:	f023 020c 	bic.w	r2, r3, #12
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5a:	4968      	ldr	r1, [pc, #416]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00a      	beq.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e6e:	4b63      	ldr	r3, [pc, #396]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e74:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e7c:	495f      	ldr	r1, [pc, #380]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00a      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005e90:	4b5a      	ldr	r3, [pc, #360]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e96:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e9e:	4957      	ldr	r1, [pc, #348]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00a      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005eb2:	4b52      	ldr	r3, [pc, #328]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ec0:	494e      	ldr	r1, [pc, #312]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d00a      	beq.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005ed4:	4b49      	ldr	r3, [pc, #292]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eda:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ee2:	4946      	ldr	r1, [pc, #280]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00a      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005ef6:	4b41      	ldr	r3, [pc, #260]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005efc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f04:	493d      	ldr	r1, [pc, #244]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d00a      	beq.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005f18:	4b38      	ldr	r3, [pc, #224]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f1e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f26:	4935      	ldr	r1, [pc, #212]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d011      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005f3a:	4b30      	ldr	r3, [pc, #192]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f40:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f48:	492c      	ldr	r1, [pc, #176]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f58:	d101      	bne.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00a      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f6a:	4b24      	ldr	r3, [pc, #144]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f70:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f78:	4920      	ldr	r1, [pc, #128]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00a      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005f8c:	4b1b      	ldr	r3, [pc, #108]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f92:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f9a:	4918      	ldr	r1, [pc, #96]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00a      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005fae:	4b13      	ldr	r3, [pc, #76]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fbc:	490f      	ldr	r1, [pc, #60]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d005      	beq.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005fd2:	f040 809c 	bne.w	800610e <HAL_RCCEx_PeriphCLKConfig+0x56a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005fd6:	4b09      	ldr	r3, [pc, #36]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a08      	ldr	r2, [pc, #32]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005fdc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005fe0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fe2:	f7fd fd09 	bl	80039f8 <HAL_GetTick>
 8005fe6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fe8:	e00a      	b.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005fea:	f7fd fd05 	bl	80039f8 <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	2b64      	cmp	r3, #100	; 0x64
 8005ff6:	d903      	bls.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e115      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8005ffc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006000:	4b8b      	ldr	r3, [pc, #556]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1ee      	bne.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x446>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	d017      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800601c:	2b00      	cmp	r3, #0
 800601e:	d113      	bne.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006020:	4b83      	ldr	r3, [pc, #524]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006022:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006026:	0e1b      	lsrs	r3, r3, #24
 8006028:	f003 030f 	and.w	r3, r3, #15
 800602c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	019a      	lsls	r2, r3, #6
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	061b      	lsls	r3, r3, #24
 8006038:	431a      	orrs	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	071b      	lsls	r3, r3, #28
 8006040:	497b      	ldr	r1, [pc, #492]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006042:	4313      	orrs	r3, r2
 8006044:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d004      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006058:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800605c:	d00a      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006066:	2b00      	cmp	r3, #0
 8006068:	d024      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x510>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006072:	d11f      	bne.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x510>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006074:	4b6e      	ldr	r3, [pc, #440]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006076:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800607a:	0f1b      	lsrs	r3, r3, #28
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	019a      	lsls	r2, r3, #6
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	061b      	lsls	r3, r3, #24
 800608e:	431a      	orrs	r2, r3
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	071b      	lsls	r3, r3, #28
 8006094:	4966      	ldr	r1, [pc, #408]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006096:	4313      	orrs	r3, r2
 8006098:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800609c:	4b64      	ldr	r3, [pc, #400]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800609e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060a2:	f023 021f 	bic.w	r2, r3, #31
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	3b01      	subs	r3, #1
 80060ac:	4960      	ldr	r1, [pc, #384]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00d      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x538>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	019a      	lsls	r2, r3, #6
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	061b      	lsls	r3, r3, #24
 80060cc:	431a      	orrs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	071b      	lsls	r3, r3, #28
 80060d4:	4956      	ldr	r1, [pc, #344]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80060dc:	4b54      	ldr	r3, [pc, #336]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a53      	ldr	r2, [pc, #332]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80060e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80060e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060e8:	f7fd fc86 	bl	80039f8 <HAL_GetTick>
 80060ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80060ee:	e008      	b.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80060f0:	f7fd fc82 	bl	80039f8 <HAL_GetTick>
 80060f4:	4602      	mov	r2, r0
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	2b64      	cmp	r3, #100	; 0x64
 80060fc:	d901      	bls.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0x55e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e092      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006102:	4b4b      	ldr	r3, [pc, #300]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d0f0      	beq.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	2b01      	cmp	r3, #1
 8006112:	f040 8088 	bne.w	8006226 <HAL_RCCEx_PeriphCLKConfig+0x682>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006116:	4b46      	ldr	r3, [pc, #280]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a45      	ldr	r2, [pc, #276]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800611c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006120:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006122:	f7fd fc69 	bl	80039f8 <HAL_GetTick>
 8006126:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006128:	e008      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x598>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800612a:	f7fd fc65 	bl	80039f8 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b64      	cmp	r3, #100	; 0x64
 8006136:	d901      	bls.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x598>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e075      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800613c:	4b3c      	ldr	r3, [pc, #240]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006144:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006148:	d0ef      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x586>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d003      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800615a:	2b00      	cmp	r3, #0
 800615c:	d009      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006166:	2b00      	cmp	r3, #0
 8006168:	d024      	beq.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616e:	2b00      	cmp	r3, #0
 8006170:	d120      	bne.n	80061b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006172:	4b2f      	ldr	r3, [pc, #188]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006178:	0c1b      	lsrs	r3, r3, #16
 800617a:	f003 0303 	and.w	r3, r3, #3
 800617e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	019a      	lsls	r2, r3, #6
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	041b      	lsls	r3, r3, #16
 800618a:	431a      	orrs	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	695b      	ldr	r3, [r3, #20]
 8006190:	061b      	lsls	r3, r3, #24
 8006192:	4927      	ldr	r1, [pc, #156]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 8006194:	4313      	orrs	r3, r2
 8006196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800619a:	4b25      	ldr	r3, [pc, #148]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800619c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061a0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	3b01      	subs	r3, #1
 80061aa:	021b      	lsls	r3, r3, #8
 80061ac:	4920      	ldr	r1, [pc, #128]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80061ae:	4313      	orrs	r3, r2
 80061b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d018      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061c8:	d113      	bne.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80061ca:	4b19      	ldr	r3, [pc, #100]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80061cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061d0:	0e1b      	lsrs	r3, r3, #24
 80061d2:	f003 030f 	and.w	r3, r3, #15
 80061d6:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	019a      	lsls	r2, r3, #6
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	699b      	ldr	r3, [r3, #24]
 80061e2:	041b      	lsls	r3, r3, #16
 80061e4:	431a      	orrs	r2, r3
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	061b      	lsls	r3, r3, #24
 80061ea:	4911      	ldr	r1, [pc, #68]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80061f2:	4b0f      	ldr	r3, [pc, #60]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a0e      	ldr	r2, [pc, #56]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 80061f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061fe:	f7fd fbfb 	bl	80039f8 <HAL_GetTick>
 8006202:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006204:	e008      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x674>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006206:	f7fd fbf7 	bl	80039f8 <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	2b64      	cmp	r3, #100	; 0x64
 8006212:	d901      	bls.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x674>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e007      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x684>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006218:	4b05      	ldr	r3, [pc, #20]	; (8006230 <HAL_RCCEx_PeriphCLKConfig+0x68c>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006220:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006224:	d1ef      	bne.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x662>
      }
    }
  }
  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3720      	adds	r7, #32
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	40023800 	.word	0x40023800

08006234 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e084      	b.n	8006350 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006252:	b2db      	uxtb	r3, r3
 8006254:	2b00      	cmp	r3, #0
 8006256:	d106      	bne.n	8006266 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f7fd f8bf 	bl	80033e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2202      	movs	r2, #2
 800626a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800627c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006286:	d902      	bls.n	800628e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006288:	2300      	movs	r3, #0
 800628a:	60fb      	str	r3, [r7, #12]
 800628c:	e002      	b.n	8006294 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800628e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006292:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800629c:	d007      	beq.n	80062ae <HAL_SPI_Init+0x7a>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062a6:	d002      	beq.n	80062ae <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10b      	bne.n	80062ce <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062be:	d903      	bls.n	80062c8 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2202      	movs	r2, #2
 80062c4:	631a      	str	r2, [r3, #48]	; 0x30
 80062c6:	e002      	b.n	80062ce <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	431a      	orrs	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	431a      	orrs	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	431a      	orrs	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062ec:	431a      	orrs	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	69db      	ldr	r3, [r3, #28]
 80062f2:	431a      	orrs	r2, r3
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	ea42 0103 	orr.w	r1, r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	430a      	orrs	r2, r1
 8006306:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	699b      	ldr	r3, [r3, #24]
 800630c:	0c1b      	lsrs	r3, r3, #16
 800630e:	f003 0204 	and.w	r2, r3, #4
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006316:	431a      	orrs	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800631c:	431a      	orrs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	ea42 0103 	orr.w	r1, r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	430a      	orrs	r2, r1
 800632e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	69da      	ldr	r2, [r3, #28]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800633e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3710      	adds	r7, #16
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b088      	sub	sp, #32
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	603b      	str	r3, [r7, #0]
 8006364:	4613      	mov	r3, r2
 8006366:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006368:	2300      	movs	r3, #0
 800636a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006372:	2b01      	cmp	r3, #1
 8006374:	d101      	bne.n	800637a <HAL_SPI_Transmit+0x22>
 8006376:	2302      	movs	r3, #2
 8006378:	e150      	b.n	800661c <HAL_SPI_Transmit+0x2c4>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006382:	f7fd fb39 	bl	80039f8 <HAL_GetTick>
 8006386:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006388:	88fb      	ldrh	r3, [r7, #6]
 800638a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006392:	b2db      	uxtb	r3, r3
 8006394:	2b01      	cmp	r3, #1
 8006396:	d002      	beq.n	800639e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006398:	2302      	movs	r3, #2
 800639a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800639c:	e135      	b.n	800660a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d002      	beq.n	80063aa <HAL_SPI_Transmit+0x52>
 80063a4:	88fb      	ldrh	r3, [r7, #6]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d102      	bne.n	80063b0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063ae:	e12c      	b.n	800660a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2203      	movs	r2, #3
 80063b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	88fa      	ldrh	r2, [r7, #6]
 80063c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	88fa      	ldrh	r2, [r7, #6]
 80063ce:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063fa:	d107      	bne.n	800640c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800640a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006416:	2b40      	cmp	r3, #64	; 0x40
 8006418:	d007      	beq.n	800642a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006428:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006432:	d94b      	bls.n	80064cc <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <HAL_SPI_Transmit+0xea>
 800643c:	8afb      	ldrh	r3, [r7, #22]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d13e      	bne.n	80064c0 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006446:	881a      	ldrh	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006452:	1c9a      	adds	r2, r3, #2
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800645c:	b29b      	uxth	r3, r3
 800645e:	3b01      	subs	r3, #1
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006466:	e02b      	b.n	80064c0 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b02      	cmp	r3, #2
 8006474:	d112      	bne.n	800649c <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647a:	881a      	ldrh	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006486:	1c9a      	adds	r2, r3, #2
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006490:	b29b      	uxth	r3, r3
 8006492:	3b01      	subs	r3, #1
 8006494:	b29a      	uxth	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	87da      	strh	r2, [r3, #62]	; 0x3e
 800649a:	e011      	b.n	80064c0 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800649c:	f7fd faac 	bl	80039f8 <HAL_GetTick>
 80064a0:	4602      	mov	r2, r0
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	1ad3      	subs	r3, r2, r3
 80064a6:	683a      	ldr	r2, [r7, #0]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d803      	bhi.n	80064b4 <HAL_SPI_Transmit+0x15c>
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064b2:	d102      	bne.n	80064ba <HAL_SPI_Transmit+0x162>
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d102      	bne.n	80064c0 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064be:	e0a4      	b.n	800660a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1ce      	bne.n	8006468 <HAL_SPI_Transmit+0x110>
 80064ca:	e07c      	b.n	80065c6 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d002      	beq.n	80064da <HAL_SPI_Transmit+0x182>
 80064d4:	8afb      	ldrh	r3, [r7, #22]
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d170      	bne.n	80065bc <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d912      	bls.n	800650a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e8:	881a      	ldrh	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f4:	1c9a      	adds	r2, r3, #2
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064fe:	b29b      	uxth	r3, r3
 8006500:	3b02      	subs	r3, #2
 8006502:	b29a      	uxth	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006508:	e058      	b.n	80065bc <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	330c      	adds	r3, #12
 8006514:	7812      	ldrb	r2, [r2, #0]
 8006516:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651c:	1c5a      	adds	r2, r3, #1
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006526:	b29b      	uxth	r3, r3
 8006528:	3b01      	subs	r3, #1
 800652a:	b29a      	uxth	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006530:	e044      	b.n	80065bc <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f003 0302 	and.w	r3, r3, #2
 800653c:	2b02      	cmp	r3, #2
 800653e:	d12b      	bne.n	8006598 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006544:	b29b      	uxth	r3, r3
 8006546:	2b01      	cmp	r3, #1
 8006548:	d912      	bls.n	8006570 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800654e:	881a      	ldrh	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800655a:	1c9a      	adds	r2, r3, #2
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006564:	b29b      	uxth	r3, r3
 8006566:	3b02      	subs	r3, #2
 8006568:	b29a      	uxth	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800656e:	e025      	b.n	80065bc <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	330c      	adds	r3, #12
 800657a:	7812      	ldrb	r2, [r2, #0]
 800657c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006582:	1c5a      	adds	r2, r3, #1
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800658c:	b29b      	uxth	r3, r3
 800658e:	3b01      	subs	r3, #1
 8006590:	b29a      	uxth	r2, r3
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006596:	e011      	b.n	80065bc <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006598:	f7fd fa2e 	bl	80039f8 <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	683a      	ldr	r2, [r7, #0]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d803      	bhi.n	80065b0 <HAL_SPI_Transmit+0x258>
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065ae:	d102      	bne.n	80065b6 <HAL_SPI_Transmit+0x25e>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d102      	bne.n	80065bc <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80065ba:	e026      	b.n	800660a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1b5      	bne.n	8006532 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 fb14 	bl	8006bf8 <SPI_EndRxTxTransaction>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d002      	beq.n	80065dc <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2220      	movs	r2, #32
 80065da:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d10a      	bne.n	80065fa <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065e4:	2300      	movs	r3, #0
 80065e6:	613b      	str	r3, [r7, #16]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	613b      	str	r3, [r7, #16]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	613b      	str	r3, [r7, #16]
 80065f8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d002      	beq.n	8006608 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	77fb      	strb	r3, [r7, #31]
 8006606:	e000      	b.n	800660a <HAL_SPI_Transmit+0x2b2>
  }

error:
 8006608:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800661a:	7ffb      	ldrb	r3, [r7, #31]
}
 800661c:	4618      	mov	r0, r3
 800661e:	3720      	adds	r7, #32
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b08a      	sub	sp, #40	; 0x28
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
 8006630:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006632:	2301      	movs	r3, #1
 8006634:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006636:	2300      	movs	r3, #0
 8006638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006642:	2b01      	cmp	r3, #1
 8006644:	d101      	bne.n	800664a <HAL_SPI_TransmitReceive+0x26>
 8006646:	2302      	movs	r3, #2
 8006648:	e1fb      	b.n	8006a42 <HAL_SPI_TransmitReceive+0x41e>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006652:	f7fd f9d1 	bl	80039f8 <HAL_GetTick>
 8006656:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800665e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006666:	887b      	ldrh	r3, [r7, #2]
 8006668:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800666a:	887b      	ldrh	r3, [r7, #2]
 800666c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800666e:	7efb      	ldrb	r3, [r7, #27]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d00e      	beq.n	8006692 <HAL_SPI_TransmitReceive+0x6e>
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800667a:	d106      	bne.n	800668a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d102      	bne.n	800668a <HAL_SPI_TransmitReceive+0x66>
 8006684:	7efb      	ldrb	r3, [r7, #27]
 8006686:	2b04      	cmp	r3, #4
 8006688:	d003      	beq.n	8006692 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800668a:	2302      	movs	r3, #2
 800668c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006690:	e1cd      	b.n	8006a2e <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d005      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x80>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d002      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x80>
 800669e:	887b      	ldrh	r3, [r7, #2]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d103      	bne.n	80066ac <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80066aa:	e1c0      	b.n	8006a2e <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b04      	cmp	r3, #4
 80066b6:	d003      	beq.n	80066c0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2205      	movs	r2, #5
 80066bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	887a      	ldrh	r2, [r7, #2]
 80066d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	887a      	ldrh	r2, [r7, #2]
 80066d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	887a      	ldrh	r2, [r7, #2]
 80066e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	887a      	ldrh	r2, [r7, #2]
 80066ec:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006702:	d802      	bhi.n	800670a <HAL_SPI_TransmitReceive+0xe6>
 8006704:	8a3b      	ldrh	r3, [r7, #16]
 8006706:	2b01      	cmp	r3, #1
 8006708:	d908      	bls.n	800671c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	685a      	ldr	r2, [r3, #4]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006718:	605a      	str	r2, [r3, #4]
 800671a:	e007      	b.n	800672c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800672a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006736:	2b40      	cmp	r3, #64	; 0x40
 8006738:	d007      	beq.n	800674a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006748:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006752:	d97c      	bls.n	800684e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <HAL_SPI_TransmitReceive+0x13e>
 800675c:	8a7b      	ldrh	r3, [r7, #18]
 800675e:	2b01      	cmp	r3, #1
 8006760:	d169      	bne.n	8006836 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006766:	881a      	ldrh	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006772:	1c9a      	adds	r2, r3, #2
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800677c:	b29b      	uxth	r3, r3
 800677e:	3b01      	subs	r3, #1
 8006780:	b29a      	uxth	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006786:	e056      	b.n	8006836 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f003 0302 	and.w	r3, r3, #2
 8006792:	2b02      	cmp	r3, #2
 8006794:	d11b      	bne.n	80067ce <HAL_SPI_TransmitReceive+0x1aa>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800679a:	b29b      	uxth	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d016      	beq.n	80067ce <HAL_SPI_TransmitReceive+0x1aa>
 80067a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d113      	bne.n	80067ce <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067aa:	881a      	ldrh	r2, [r3, #0]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b6:	1c9a      	adds	r2, r3, #2
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	3b01      	subs	r3, #1
 80067c4:	b29a      	uxth	r2, r3
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067ca:	2300      	movs	r3, #0
 80067cc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	f003 0301 	and.w	r3, r3, #1
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d11c      	bne.n	8006816 <HAL_SPI_TransmitReceive+0x1f2>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d016      	beq.n	8006816 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68da      	ldr	r2, [r3, #12]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f2:	b292      	uxth	r2, r2
 80067f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fa:	1c9a      	adds	r2, r3, #2
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006812:	2301      	movs	r3, #1
 8006814:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006816:	f7fd f8ef 	bl	80039f8 <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006822:	429a      	cmp	r2, r3
 8006824:	d807      	bhi.n	8006836 <HAL_SPI_TransmitReceive+0x212>
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006828:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800682c:	d003      	beq.n	8006836 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006834:	e0fb      	b.n	8006a2e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800683a:	b29b      	uxth	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1a3      	bne.n	8006788 <HAL_SPI_TransmitReceive+0x164>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006846:	b29b      	uxth	r3, r3
 8006848:	2b00      	cmp	r3, #0
 800684a:	d19d      	bne.n	8006788 <HAL_SPI_TransmitReceive+0x164>
 800684c:	e0df      	b.n	8006a0e <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d003      	beq.n	800685e <HAL_SPI_TransmitReceive+0x23a>
 8006856:	8a7b      	ldrh	r3, [r7, #18]
 8006858:	2b01      	cmp	r3, #1
 800685a:	f040 80cb 	bne.w	80069f4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006862:	b29b      	uxth	r3, r3
 8006864:	2b01      	cmp	r3, #1
 8006866:	d912      	bls.n	800688e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686c:	881a      	ldrh	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	1c9a      	adds	r2, r3, #2
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006882:	b29b      	uxth	r3, r3
 8006884:	3b02      	subs	r3, #2
 8006886:	b29a      	uxth	r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800688c:	e0b2      	b.n	80069f4 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	330c      	adds	r3, #12
 8006898:	7812      	ldrb	r2, [r2, #0]
 800689a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068a0:	1c5a      	adds	r2, r3, #1
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	3b01      	subs	r3, #1
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068b4:	e09e      	b.n	80069f4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f003 0302 	and.w	r3, r3, #2
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d134      	bne.n	800692e <HAL_SPI_TransmitReceive+0x30a>
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d02f      	beq.n	800692e <HAL_SPI_TransmitReceive+0x30a>
 80068ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d12c      	bne.n	800692e <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d8:	b29b      	uxth	r3, r3
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d912      	bls.n	8006904 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e2:	881a      	ldrh	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ee:	1c9a      	adds	r2, r3, #2
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	3b02      	subs	r3, #2
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006902:	e012      	b.n	800692a <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	330c      	adds	r3, #12
 800690e:	7812      	ldrb	r2, [r2, #0]
 8006910:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006916:	1c5a      	adds	r2, r3, #1
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006920:	b29b      	uxth	r3, r3
 8006922:	3b01      	subs	r3, #1
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800692a:	2300      	movs	r3, #0
 800692c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f003 0301 	and.w	r3, r3, #1
 8006938:	2b01      	cmp	r3, #1
 800693a:	d148      	bne.n	80069ce <HAL_SPI_TransmitReceive+0x3aa>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006942:	b29b      	uxth	r3, r3
 8006944:	2b00      	cmp	r3, #0
 8006946:	d042      	beq.n	80069ce <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800694e:	b29b      	uxth	r3, r3
 8006950:	2b01      	cmp	r3, #1
 8006952:	d923      	bls.n	800699c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68da      	ldr	r2, [r3, #12]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695e:	b292      	uxth	r2, r2
 8006960:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006966:	1c9a      	adds	r2, r3, #2
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006972:	b29b      	uxth	r3, r3
 8006974:	3b02      	subs	r3, #2
 8006976:	b29a      	uxth	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006984:	b29b      	uxth	r3, r3
 8006986:	2b01      	cmp	r3, #1
 8006988:	d81f      	bhi.n	80069ca <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	685a      	ldr	r2, [r3, #4]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006998:	605a      	str	r2, [r3, #4]
 800699a:	e016      	b.n	80069ca <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f103 020c 	add.w	r2, r3, #12
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a8:	7812      	ldrb	r2, [r2, #0]
 80069aa:	b2d2      	uxtb	r2, r2
 80069ac:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069be:	b29b      	uxth	r3, r3
 80069c0:	3b01      	subs	r3, #1
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069ca:	2301      	movs	r3, #1
 80069cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80069ce:	f7fd f813 	bl	80039f8 <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069da:	429a      	cmp	r2, r3
 80069dc:	d803      	bhi.n	80069e6 <HAL_SPI_TransmitReceive+0x3c2>
 80069de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069e4:	d102      	bne.n	80069ec <HAL_SPI_TransmitReceive+0x3c8>
 80069e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d103      	bne.n	80069f4 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80069f2:	e01c      	b.n	8006a2e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f47f af5b 	bne.w	80068b6 <HAL_SPI_TransmitReceive+0x292>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f47f af54 	bne.w	80068b6 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a0e:	69fa      	ldr	r2, [r7, #28]
 8006a10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f000 f8f0 	bl	8006bf8 <SPI_EndRxTxTransaction>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d006      	beq.n	8006a2c <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2220      	movs	r2, #32
 8006a28:	661a      	str	r2, [r3, #96]	; 0x60
 8006a2a:	e000      	b.n	8006a2e <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006a2c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006a3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3728      	adds	r7, #40	; 0x28
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b084      	sub	sp, #16
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	60f8      	str	r0, [r7, #12]
 8006a52:	60b9      	str	r1, [r7, #8]
 8006a54:	603b      	str	r3, [r7, #0]
 8006a56:	4613      	mov	r3, r2
 8006a58:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a5a:	e04c      	b.n	8006af6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a62:	d048      	beq.n	8006af6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006a64:	f7fc ffc8 	bl	80039f8 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	683a      	ldr	r2, [r7, #0]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d902      	bls.n	8006a7a <SPI_WaitFlagStateUntilTimeout+0x30>
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d13d      	bne.n	8006af6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	685a      	ldr	r2, [r3, #4]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006a88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a92:	d111      	bne.n	8006ab8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a9c:	d004      	beq.n	8006aa8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aa6:	d107      	bne.n	8006ab8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006abc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac0:	d10f      	bne.n	8006ae2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ae0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e00f      	b.n	8006b16 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	689a      	ldr	r2, [r3, #8]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	4013      	ands	r3, r2
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	bf0c      	ite	eq
 8006b06:	2301      	moveq	r3, #1
 8006b08:	2300      	movne	r3, #0
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	79fb      	ldrb	r3, [r7, #7]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d1a3      	bne.n	8006a5c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b084      	sub	sp, #16
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	60f8      	str	r0, [r7, #12]
 8006b26:	60b9      	str	r1, [r7, #8]
 8006b28:	607a      	str	r2, [r7, #4]
 8006b2a:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8006b2c:	e057      	b.n	8006bde <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006b34:	d106      	bne.n	8006b44 <SPI_WaitFifoStateUntilTimeout+0x26>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d103      	bne.n	8006b44 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	330c      	adds	r3, #12
 8006b42:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b4a:	d048      	beq.n	8006bde <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006b4c:	f7fc ff54 	bl	80039f8 <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	683a      	ldr	r2, [r7, #0]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d902      	bls.n	8006b62 <SPI_WaitFifoStateUntilTimeout+0x44>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d13d      	bne.n	8006bde <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006b70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b7a:	d111      	bne.n	8006ba0 <SPI_WaitFifoStateUntilTimeout+0x82>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b84:	d004      	beq.n	8006b90 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b8e:	d107      	bne.n	8006ba0 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ba8:	d10f      	bne.n	8006bca <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bb8:	601a      	str	r2, [r3, #0]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	e008      	b.n	8006bf0 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	4013      	ands	r3, r2
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d19f      	bne.n	8006b2e <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b086      	sub	sp, #24
 8006bfc:	af02      	add	r7, sp, #8
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006c10:	68f8      	ldr	r0, [r7, #12]
 8006c12:	f7ff ff84 	bl	8006b1e <SPI_WaitFifoStateUntilTimeout>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d007      	beq.n	8006c2c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c20:	f043 0220 	orr.w	r2, r3, #32
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e027      	b.n	8006c7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	2200      	movs	r2, #0
 8006c34:	2180      	movs	r1, #128	; 0x80
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f7ff ff07 	bl	8006a4a <SPI_WaitFlagStateUntilTimeout>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d007      	beq.n	8006c52 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c46:	f043 0220 	orr.w	r2, r3, #32
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e014      	b.n	8006c7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f7ff ff5d 	bl	8006b1e <SPI_WaitFifoStateUntilTimeout>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d007      	beq.n	8006c7a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c6e:	f043 0220 	orr.w	r2, r3, #32
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006c76:	2303      	movs	r3, #3
 8006c78:	e000      	b.n	8006c7c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e01d      	b.n	8006cd2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d106      	bne.n	8006cb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7fc fbde 	bl	800346c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	3304      	adds	r3, #4
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4610      	mov	r0, r2
 8006cc4:	f000 fc7a 	bl	80075bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cd0:	2300      	movs	r3, #0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
	...

08006cdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f042 0201 	orr.w	r2, r2, #1
 8006cf2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	689a      	ldr	r2, [r3, #8]
 8006cfa:	4b0c      	ldr	r3, [pc, #48]	; (8006d2c <HAL_TIM_Base_Start_IT+0x50>)
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2b06      	cmp	r3, #6
 8006d04:	d00b      	beq.n	8006d1e <HAL_TIM_Base_Start_IT+0x42>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d0c:	d007      	beq.n	8006d1e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f042 0201 	orr.w	r2, r2, #1
 8006d1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	00010007 	.word	0x00010007

08006d30 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d101      	bne.n	8006d42 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e01d      	b.n	8006d7e <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d106      	bne.n	8006d5c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f815 	bl	8006d86 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2202      	movs	r2, #2
 8006d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4610      	mov	r0, r2
 8006d70:	f000 fc24 	bl	80075bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3708      	adds	r7, #8
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006d86:	b480      	push	{r7}
 8006d88:	b083      	sub	sp, #12
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006d8e:	bf00      	nop
 8006d90:	370c      	adds	r7, #12
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr

08006d9a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b082      	sub	sp, #8
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d101      	bne.n	8006dac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e01d      	b.n	8006de8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d106      	bne.n	8006dc6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 f815 	bl	8006df0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2202      	movs	r2, #2
 8006dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	3304      	adds	r3, #4
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	4610      	mov	r0, r2
 8006dda:	f000 fbef 	bl	80075bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3708      	adds	r7, #8
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2201      	movs	r2, #1
 8006e14:	6839      	ldr	r1, [r7, #0]
 8006e16:	4618      	mov	r0, r3
 8006e18:	f000 ff68 	bl	8007cec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a17      	ldr	r2, [pc, #92]	; (8006e80 <HAL_TIM_PWM_Start+0x7c>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d004      	beq.n	8006e30 <HAL_TIM_PWM_Start+0x2c>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a16      	ldr	r2, [pc, #88]	; (8006e84 <HAL_TIM_PWM_Start+0x80>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d101      	bne.n	8006e34 <HAL_TIM_PWM_Start+0x30>
 8006e30:	2301      	movs	r3, #1
 8006e32:	e000      	b.n	8006e36 <HAL_TIM_PWM_Start+0x32>
 8006e34:	2300      	movs	r3, #0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d007      	beq.n	8006e4a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e48:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	689a      	ldr	r2, [r3, #8]
 8006e50:	4b0d      	ldr	r3, [pc, #52]	; (8006e88 <HAL_TIM_PWM_Start+0x84>)
 8006e52:	4013      	ands	r3, r2
 8006e54:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2b06      	cmp	r3, #6
 8006e5a:	d00b      	beq.n	8006e74 <HAL_TIM_PWM_Start+0x70>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e62:	d007      	beq.n	8006e74 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 0201 	orr.w	r2, r2, #1
 8006e72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3710      	adds	r7, #16
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	40010000 	.word	0x40010000
 8006e84:	40010400 	.word	0x40010400
 8006e88:	00010007 	.word	0x00010007

08006e8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d122      	bne.n	8006ee8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f003 0302 	and.w	r3, r3, #2
 8006eac:	2b02      	cmp	r3, #2
 8006eae:	d11b      	bne.n	8006ee8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f06f 0202 	mvn.w	r2, #2
 8006eb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	f003 0303 	and.w	r3, r3, #3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 fb56 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 8006ed4:	e005      	b.n	8006ee2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 fb48 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 fb59 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	f003 0304 	and.w	r3, r3, #4
 8006ef2:	2b04      	cmp	r3, #4
 8006ef4:	d122      	bne.n	8006f3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	f003 0304 	and.w	r3, r3, #4
 8006f00:	2b04      	cmp	r3, #4
 8006f02:	d11b      	bne.n	8006f3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f06f 0204 	mvn.w	r2, #4
 8006f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2202      	movs	r2, #2
 8006f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	699b      	ldr	r3, [r3, #24]
 8006f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 fb2c 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 8006f28:	e005      	b.n	8006f36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 fb1e 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 fb2f 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	f003 0308 	and.w	r3, r3, #8
 8006f46:	2b08      	cmp	r3, #8
 8006f48:	d122      	bne.n	8006f90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	f003 0308 	and.w	r3, r3, #8
 8006f54:	2b08      	cmp	r3, #8
 8006f56:	d11b      	bne.n	8006f90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f06f 0208 	mvn.w	r2, #8
 8006f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2204      	movs	r2, #4
 8006f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	69db      	ldr	r3, [r3, #28]
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 fb02 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 8006f7c:	e005      	b.n	8006f8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 faf4 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 fb05 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	f003 0310 	and.w	r3, r3, #16
 8006f9a:	2b10      	cmp	r3, #16
 8006f9c:	d122      	bne.n	8006fe4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	f003 0310 	and.w	r3, r3, #16
 8006fa8:	2b10      	cmp	r3, #16
 8006faa:	d11b      	bne.n	8006fe4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f06f 0210 	mvn.w	r2, #16
 8006fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2208      	movs	r2, #8
 8006fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d003      	beq.n	8006fd2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 fad8 	bl	8007580 <HAL_TIM_IC_CaptureCallback>
 8006fd0:	e005      	b.n	8006fde <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 faca 	bl	800756c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 fadb 	bl	8007594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	691b      	ldr	r3, [r3, #16]
 8006fea:	f003 0301 	and.w	r3, r3, #1
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d10e      	bne.n	8007010 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d107      	bne.n	8007010 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f06f 0201 	mvn.w	r2, #1
 8007008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7fc f91e 	bl	800324c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800701a:	2b80      	cmp	r3, #128	; 0x80
 800701c:	d10e      	bne.n	800703c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007028:	2b80      	cmp	r3, #128	; 0x80
 800702a:	d107      	bne.n	800703c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 ffc4 	bl	8007fc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007046:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800704a:	d10e      	bne.n	800706a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007056:	2b80      	cmp	r3, #128	; 0x80
 8007058:	d107      	bne.n	800706a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 ffb7 	bl	8007fd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007074:	2b40      	cmp	r3, #64	; 0x40
 8007076:	d10e      	bne.n	8007096 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007082:	2b40      	cmp	r3, #64	; 0x40
 8007084:	d107      	bne.n	8007096 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800708e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 fa89 	bl	80075a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	691b      	ldr	r3, [r3, #16]
 800709c:	f003 0320 	and.w	r3, r3, #32
 80070a0:	2b20      	cmp	r3, #32
 80070a2:	d10e      	bne.n	80070c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	f003 0320 	and.w	r3, r3, #32
 80070ae:	2b20      	cmp	r3, #32
 80070b0:	d107      	bne.n	80070c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f06f 0220 	mvn.w	r2, #32
 80070ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 ff77 	bl	8007fb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070c2:	bf00      	nop
 80070c4:	3708      	adds	r7, #8
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
	...

080070cc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d101      	bne.n	80070e6 <HAL_TIM_OC_ConfigChannel+0x1a>
 80070e2:	2302      	movs	r3, #2
 80070e4:	e06c      	b.n	80071c0 <HAL_TIM_OC_ConfigChannel+0xf4>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2202      	movs	r2, #2
 80070f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2b14      	cmp	r3, #20
 80070fa:	d857      	bhi.n	80071ac <HAL_TIM_OC_ConfigChannel+0xe0>
 80070fc:	a201      	add	r2, pc, #4	; (adr r2, 8007104 <HAL_TIM_OC_ConfigChannel+0x38>)
 80070fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007102:	bf00      	nop
 8007104:	08007159 	.word	0x08007159
 8007108:	080071ad 	.word	0x080071ad
 800710c:	080071ad 	.word	0x080071ad
 8007110:	080071ad 	.word	0x080071ad
 8007114:	08007167 	.word	0x08007167
 8007118:	080071ad 	.word	0x080071ad
 800711c:	080071ad 	.word	0x080071ad
 8007120:	080071ad 	.word	0x080071ad
 8007124:	08007175 	.word	0x08007175
 8007128:	080071ad 	.word	0x080071ad
 800712c:	080071ad 	.word	0x080071ad
 8007130:	080071ad 	.word	0x080071ad
 8007134:	08007183 	.word	0x08007183
 8007138:	080071ad 	.word	0x080071ad
 800713c:	080071ad 	.word	0x080071ad
 8007140:	080071ad 	.word	0x080071ad
 8007144:	08007191 	.word	0x08007191
 8007148:	080071ad 	.word	0x080071ad
 800714c:	080071ad 	.word	0x080071ad
 8007150:	080071ad 	.word	0x080071ad
 8007154:	0800719f 	.word	0x0800719f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	68b9      	ldr	r1, [r7, #8]
 800715e:	4618      	mov	r0, r3
 8007160:	f000 facc 	bl	80076fc <TIM_OC1_SetConfig>
      break;
 8007164:	e023      	b.n	80071ae <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68b9      	ldr	r1, [r7, #8]
 800716c:	4618      	mov	r0, r3
 800716e:	f000 fb37 	bl	80077e0 <TIM_OC2_SetConfig>
      break;
 8007172:	e01c      	b.n	80071ae <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68b9      	ldr	r1, [r7, #8]
 800717a:	4618      	mov	r0, r3
 800717c:	f000 fba8 	bl	80078d0 <TIM_OC3_SetConfig>
      break;
 8007180:	e015      	b.n	80071ae <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68b9      	ldr	r1, [r7, #8]
 8007188:	4618      	mov	r0, r3
 800718a:	f000 fc17 	bl	80079bc <TIM_OC4_SetConfig>
      break;
 800718e:	e00e      	b.n	80071ae <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68b9      	ldr	r1, [r7, #8]
 8007196:	4618      	mov	r0, r3
 8007198:	f000 fc68 	bl	8007a6c <TIM_OC5_SetConfig>
      break;
 800719c:	e007      	b.n	80071ae <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68b9      	ldr	r1, [r7, #8]
 80071a4:	4618      	mov	r0, r3
 80071a6:	f000 fcb3 	bl	8007b10 <TIM_OC6_SetConfig>
      break;
 80071aa:	e000      	b.n	80071ae <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80071ac:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d101      	bne.n	80071e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80071de:	2302      	movs	r3, #2
 80071e0:	e105      	b.n	80073ee <HAL_TIM_PWM_ConfigChannel+0x226>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2202      	movs	r2, #2
 80071ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b14      	cmp	r3, #20
 80071f6:	f200 80f0 	bhi.w	80073da <HAL_TIM_PWM_ConfigChannel+0x212>
 80071fa:	a201      	add	r2, pc, #4	; (adr r2, 8007200 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80071fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007200:	08007255 	.word	0x08007255
 8007204:	080073db 	.word	0x080073db
 8007208:	080073db 	.word	0x080073db
 800720c:	080073db 	.word	0x080073db
 8007210:	08007295 	.word	0x08007295
 8007214:	080073db 	.word	0x080073db
 8007218:	080073db 	.word	0x080073db
 800721c:	080073db 	.word	0x080073db
 8007220:	080072d7 	.word	0x080072d7
 8007224:	080073db 	.word	0x080073db
 8007228:	080073db 	.word	0x080073db
 800722c:	080073db 	.word	0x080073db
 8007230:	08007317 	.word	0x08007317
 8007234:	080073db 	.word	0x080073db
 8007238:	080073db 	.word	0x080073db
 800723c:	080073db 	.word	0x080073db
 8007240:	08007359 	.word	0x08007359
 8007244:	080073db 	.word	0x080073db
 8007248:	080073db 	.word	0x080073db
 800724c:	080073db 	.word	0x080073db
 8007250:	08007399 	.word	0x08007399
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68b9      	ldr	r1, [r7, #8]
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fa4e 	bl	80076fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	699a      	ldr	r2, [r3, #24]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f042 0208 	orr.w	r2, r2, #8
 800726e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	699a      	ldr	r2, [r3, #24]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f022 0204 	bic.w	r2, r2, #4
 800727e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	6999      	ldr	r1, [r3, #24]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	691a      	ldr	r2, [r3, #16]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	619a      	str	r2, [r3, #24]
      break;
 8007292:	e0a3      	b.n	80073dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68b9      	ldr	r1, [r7, #8]
 800729a:	4618      	mov	r0, r3
 800729c:	f000 faa0 	bl	80077e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	699a      	ldr	r2, [r3, #24]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	699a      	ldr	r2, [r3, #24]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	6999      	ldr	r1, [r3, #24]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	021a      	lsls	r2, r3, #8
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	430a      	orrs	r2, r1
 80072d2:	619a      	str	r2, [r3, #24]
      break;
 80072d4:	e082      	b.n	80073dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68b9      	ldr	r1, [r7, #8]
 80072dc:	4618      	mov	r0, r3
 80072de:	f000 faf7 	bl	80078d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	69da      	ldr	r2, [r3, #28]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f042 0208 	orr.w	r2, r2, #8
 80072f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	69da      	ldr	r2, [r3, #28]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0204 	bic.w	r2, r2, #4
 8007300:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	69d9      	ldr	r1, [r3, #28]
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	691a      	ldr	r2, [r3, #16]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	430a      	orrs	r2, r1
 8007312:	61da      	str	r2, [r3, #28]
      break;
 8007314:	e062      	b.n	80073dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68b9      	ldr	r1, [r7, #8]
 800731c:	4618      	mov	r0, r3
 800731e:	f000 fb4d 	bl	80079bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	69da      	ldr	r2, [r3, #28]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007330:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	69da      	ldr	r2, [r3, #28]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007340:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	69d9      	ldr	r1, [r3, #28]
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	691b      	ldr	r3, [r3, #16]
 800734c:	021a      	lsls	r2, r3, #8
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	430a      	orrs	r2, r1
 8007354:	61da      	str	r2, [r3, #28]
      break;
 8007356:	e041      	b.n	80073dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	68b9      	ldr	r1, [r7, #8]
 800735e:	4618      	mov	r0, r3
 8007360:	f000 fb84 	bl	8007a6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f042 0208 	orr.w	r2, r2, #8
 8007372:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0204 	bic.w	r2, r2, #4
 8007382:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	691a      	ldr	r2, [r3, #16]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	430a      	orrs	r2, r1
 8007394:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007396:	e021      	b.n	80073dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68b9      	ldr	r1, [r7, #8]
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 fbb6 	bl	8007b10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	021a      	lsls	r2, r3, #8
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80073d8:	e000      	b.n	80073dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80073da:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3710      	adds	r7, #16
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop

080073f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b084      	sub	sp, #16
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007408:	2b01      	cmp	r3, #1
 800740a:	d101      	bne.n	8007410 <HAL_TIM_ConfigClockSource+0x18>
 800740c:	2302      	movs	r3, #2
 800740e:	e0a6      	b.n	800755e <HAL_TIM_ConfigClockSource+0x166>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2202      	movs	r2, #2
 800741c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	4b4f      	ldr	r3, [pc, #316]	; (8007568 <HAL_TIM_ConfigClockSource+0x170>)
 800742c:	4013      	ands	r3, r2
 800742e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007436:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68fa      	ldr	r2, [r7, #12]
 800743e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2b40      	cmp	r3, #64	; 0x40
 8007446:	d067      	beq.n	8007518 <HAL_TIM_ConfigClockSource+0x120>
 8007448:	2b40      	cmp	r3, #64	; 0x40
 800744a:	d80b      	bhi.n	8007464 <HAL_TIM_ConfigClockSource+0x6c>
 800744c:	2b10      	cmp	r3, #16
 800744e:	d073      	beq.n	8007538 <HAL_TIM_ConfigClockSource+0x140>
 8007450:	2b10      	cmp	r3, #16
 8007452:	d802      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x62>
 8007454:	2b00      	cmp	r3, #0
 8007456:	d06f      	beq.n	8007538 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007458:	e078      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800745a:	2b20      	cmp	r3, #32
 800745c:	d06c      	beq.n	8007538 <HAL_TIM_ConfigClockSource+0x140>
 800745e:	2b30      	cmp	r3, #48	; 0x30
 8007460:	d06a      	beq.n	8007538 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007462:	e073      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007464:	2b70      	cmp	r3, #112	; 0x70
 8007466:	d00d      	beq.n	8007484 <HAL_TIM_ConfigClockSource+0x8c>
 8007468:	2b70      	cmp	r3, #112	; 0x70
 800746a:	d804      	bhi.n	8007476 <HAL_TIM_ConfigClockSource+0x7e>
 800746c:	2b50      	cmp	r3, #80	; 0x50
 800746e:	d033      	beq.n	80074d8 <HAL_TIM_ConfigClockSource+0xe0>
 8007470:	2b60      	cmp	r3, #96	; 0x60
 8007472:	d041      	beq.n	80074f8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007474:	e06a      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800747a:	d066      	beq.n	800754a <HAL_TIM_ConfigClockSource+0x152>
 800747c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007480:	d017      	beq.n	80074b2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007482:	e063      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6818      	ldr	r0, [r3, #0]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	6899      	ldr	r1, [r3, #8]
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	f000 fc0a 	bl	8007cac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80074a6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	609a      	str	r2, [r3, #8]
      break;
 80074b0:	e04c      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6818      	ldr	r0, [r3, #0]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	6899      	ldr	r1, [r3, #8]
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	685a      	ldr	r2, [r3, #4]
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	f000 fbf3 	bl	8007cac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	689a      	ldr	r2, [r3, #8]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074d4:	609a      	str	r2, [r3, #8]
      break;
 80074d6:	e039      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6818      	ldr	r0, [r3, #0]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	6859      	ldr	r1, [r3, #4]
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	461a      	mov	r2, r3
 80074e6:	f000 fb67 	bl	8007bb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2150      	movs	r1, #80	; 0x50
 80074f0:	4618      	mov	r0, r3
 80074f2:	f000 fbc0 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 80074f6:	e029      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6818      	ldr	r0, [r3, #0]
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	6859      	ldr	r1, [r3, #4]
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	461a      	mov	r2, r3
 8007506:	f000 fb86 	bl	8007c16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2160      	movs	r1, #96	; 0x60
 8007510:	4618      	mov	r0, r3
 8007512:	f000 fbb0 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 8007516:	e019      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6818      	ldr	r0, [r3, #0]
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	6859      	ldr	r1, [r3, #4]
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	461a      	mov	r2, r3
 8007526:	f000 fb47 	bl	8007bb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2140      	movs	r1, #64	; 0x40
 8007530:	4618      	mov	r0, r3
 8007532:	f000 fba0 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 8007536:	e009      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681a      	ldr	r2, [r3, #0]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4619      	mov	r1, r3
 8007542:	4610      	mov	r0, r2
 8007544:	f000 fb97 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 8007548:	e000      	b.n	800754c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800754a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3710      	adds	r7, #16
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop
 8007568:	fffeff88 	.word	0xfffeff88

0800756c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a40      	ldr	r2, [pc, #256]	; (80076d0 <TIM_Base_SetConfig+0x114>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d013      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075da:	d00f      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a3d      	ldr	r2, [pc, #244]	; (80076d4 <TIM_Base_SetConfig+0x118>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00b      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a3c      	ldr	r2, [pc, #240]	; (80076d8 <TIM_Base_SetConfig+0x11c>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d007      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a3b      	ldr	r2, [pc, #236]	; (80076dc <TIM_Base_SetConfig+0x120>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d003      	beq.n	80075fc <TIM_Base_SetConfig+0x40>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a3a      	ldr	r2, [pc, #232]	; (80076e0 <TIM_Base_SetConfig+0x124>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d108      	bne.n	800760e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007602:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	4313      	orrs	r3, r2
 800760c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a2f      	ldr	r2, [pc, #188]	; (80076d0 <TIM_Base_SetConfig+0x114>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d02b      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800761c:	d027      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a2c      	ldr	r2, [pc, #176]	; (80076d4 <TIM_Base_SetConfig+0x118>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d023      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a2b      	ldr	r2, [pc, #172]	; (80076d8 <TIM_Base_SetConfig+0x11c>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d01f      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a2a      	ldr	r2, [pc, #168]	; (80076dc <TIM_Base_SetConfig+0x120>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d01b      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a29      	ldr	r2, [pc, #164]	; (80076e0 <TIM_Base_SetConfig+0x124>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d017      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a28      	ldr	r2, [pc, #160]	; (80076e4 <TIM_Base_SetConfig+0x128>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d013      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a27      	ldr	r2, [pc, #156]	; (80076e8 <TIM_Base_SetConfig+0x12c>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d00f      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a26      	ldr	r2, [pc, #152]	; (80076ec <TIM_Base_SetConfig+0x130>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d00b      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a25      	ldr	r2, [pc, #148]	; (80076f0 <TIM_Base_SetConfig+0x134>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d007      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a24      	ldr	r2, [pc, #144]	; (80076f4 <TIM_Base_SetConfig+0x138>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d003      	beq.n	800766e <TIM_Base_SetConfig+0xb2>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a23      	ldr	r2, [pc, #140]	; (80076f8 <TIM_Base_SetConfig+0x13c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d108      	bne.n	8007680 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007674:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	4313      	orrs	r3, r2
 800767e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	4313      	orrs	r3, r2
 800768c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	689a      	ldr	r2, [r3, #8]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a0a      	ldr	r2, [pc, #40]	; (80076d0 <TIM_Base_SetConfig+0x114>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d003      	beq.n	80076b4 <TIM_Base_SetConfig+0xf8>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a0c      	ldr	r2, [pc, #48]	; (80076e0 <TIM_Base_SetConfig+0x124>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d103      	bne.n	80076bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	691a      	ldr	r2, [r3, #16]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	615a      	str	r2, [r3, #20]
}
 80076c2:	bf00      	nop
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	40010000 	.word	0x40010000
 80076d4:	40000400 	.word	0x40000400
 80076d8:	40000800 	.word	0x40000800
 80076dc:	40000c00 	.word	0x40000c00
 80076e0:	40010400 	.word	0x40010400
 80076e4:	40014000 	.word	0x40014000
 80076e8:	40014400 	.word	0x40014400
 80076ec:	40014800 	.word	0x40014800
 80076f0:	40001800 	.word	0x40001800
 80076f4:	40001c00 	.word	0x40001c00
 80076f8:	40002000 	.word	0x40002000

080076fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b087      	sub	sp, #28
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	f023 0201 	bic.w	r2, r3, #1
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a1b      	ldr	r3, [r3, #32]
 8007716:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	4b2b      	ldr	r3, [pc, #172]	; (80077d4 <TIM_OC1_SetConfig+0xd8>)
 8007728:	4013      	ands	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0303 	bic.w	r3, r3, #3
 8007732:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	4313      	orrs	r3, r2
 800773c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f023 0302 	bic.w	r3, r3, #2
 8007744:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	4313      	orrs	r3, r2
 800774e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a21      	ldr	r2, [pc, #132]	; (80077d8 <TIM_OC1_SetConfig+0xdc>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d003      	beq.n	8007760 <TIM_OC1_SetConfig+0x64>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a20      	ldr	r2, [pc, #128]	; (80077dc <TIM_OC1_SetConfig+0xe0>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d10c      	bne.n	800777a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	f023 0308 	bic.w	r3, r3, #8
 8007766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	697a      	ldr	r2, [r7, #20]
 800776e:	4313      	orrs	r3, r2
 8007770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	f023 0304 	bic.w	r3, r3, #4
 8007778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a16      	ldr	r2, [pc, #88]	; (80077d8 <TIM_OC1_SetConfig+0xdc>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d003      	beq.n	800778a <TIM_OC1_SetConfig+0x8e>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a15      	ldr	r2, [pc, #84]	; (80077dc <TIM_OC1_SetConfig+0xe0>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d111      	bne.n	80077ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007790:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007798:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	693a      	ldr	r2, [r7, #16]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	693a      	ldr	r2, [r7, #16]
 80077b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	685a      	ldr	r2, [r3, #4]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	697a      	ldr	r2, [r7, #20]
 80077c6:	621a      	str	r2, [r3, #32]
}
 80077c8:	bf00      	nop
 80077ca:	371c      	adds	r7, #28
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr
 80077d4:	fffeff8f 	.word	0xfffeff8f
 80077d8:	40010000 	.word	0x40010000
 80077dc:	40010400 	.word	0x40010400

080077e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	f023 0210 	bic.w	r2, r3, #16
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	4b2e      	ldr	r3, [pc, #184]	; (80078c4 <TIM_OC2_SetConfig+0xe4>)
 800780c:	4013      	ands	r3, r2
 800780e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	021b      	lsls	r3, r3, #8
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	4313      	orrs	r3, r2
 8007822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f023 0320 	bic.w	r3, r3, #32
 800782a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	011b      	lsls	r3, r3, #4
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	4313      	orrs	r3, r2
 8007836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4a23      	ldr	r2, [pc, #140]	; (80078c8 <TIM_OC2_SetConfig+0xe8>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d003      	beq.n	8007848 <TIM_OC2_SetConfig+0x68>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	4a22      	ldr	r2, [pc, #136]	; (80078cc <TIM_OC2_SetConfig+0xec>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d10d      	bne.n	8007864 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800784e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	011b      	lsls	r3, r3, #4
 8007856:	697a      	ldr	r2, [r7, #20]
 8007858:	4313      	orrs	r3, r2
 800785a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007862:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a18      	ldr	r2, [pc, #96]	; (80078c8 <TIM_OC2_SetConfig+0xe8>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d003      	beq.n	8007874 <TIM_OC2_SetConfig+0x94>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a17      	ldr	r2, [pc, #92]	; (80078cc <TIM_OC2_SetConfig+0xec>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d113      	bne.n	800789c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800787a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	695b      	ldr	r3, [r3, #20]
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	693a      	ldr	r2, [r7, #16]
 800788c:	4313      	orrs	r3, r2
 800788e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	4313      	orrs	r3, r2
 800789a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	621a      	str	r2, [r3, #32]
}
 80078b6:	bf00      	nop
 80078b8:	371c      	adds	r7, #28
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	feff8fff 	.word	0xfeff8fff
 80078c8:	40010000 	.word	0x40010000
 80078cc:	40010400 	.word	0x40010400

080078d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a1b      	ldr	r3, [r3, #32]
 80078ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	69db      	ldr	r3, [r3, #28]
 80078f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	4b2d      	ldr	r3, [pc, #180]	; (80079b0 <TIM_OC3_SetConfig+0xe0>)
 80078fc:	4013      	ands	r3, r2
 80078fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f023 0303 	bic.w	r3, r3, #3
 8007906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	4313      	orrs	r3, r2
 8007910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	021b      	lsls	r3, r3, #8
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	4313      	orrs	r3, r2
 8007924:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a22      	ldr	r2, [pc, #136]	; (80079b4 <TIM_OC3_SetConfig+0xe4>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d003      	beq.n	8007936 <TIM_OC3_SetConfig+0x66>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a21      	ldr	r2, [pc, #132]	; (80079b8 <TIM_OC3_SetConfig+0xe8>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d10d      	bne.n	8007952 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800793c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	021b      	lsls	r3, r3, #8
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	4313      	orrs	r3, r2
 8007948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a17      	ldr	r2, [pc, #92]	; (80079b4 <TIM_OC3_SetConfig+0xe4>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d003      	beq.n	8007962 <TIM_OC3_SetConfig+0x92>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a16      	ldr	r2, [pc, #88]	; (80079b8 <TIM_OC3_SetConfig+0xe8>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d113      	bne.n	800798a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	011b      	lsls	r3, r3, #4
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	4313      	orrs	r3, r2
 800797c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	011b      	lsls	r3, r3, #4
 8007984:	693a      	ldr	r2, [r7, #16]
 8007986:	4313      	orrs	r3, r2
 8007988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	693a      	ldr	r2, [r7, #16]
 800798e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	685a      	ldr	r2, [r3, #4]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	697a      	ldr	r2, [r7, #20]
 80079a2:	621a      	str	r2, [r3, #32]
}
 80079a4:	bf00      	nop
 80079a6:	371c      	adds	r7, #28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr
 80079b0:	fffeff8f 	.word	0xfffeff8f
 80079b4:	40010000 	.word	0x40010000
 80079b8:	40010400 	.word	0x40010400

080079bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079bc:	b480      	push	{r7}
 80079be:	b087      	sub	sp, #28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a1b      	ldr	r3, [r3, #32]
 80079d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	4b1e      	ldr	r3, [pc, #120]	; (8007a60 <TIM_OC4_SetConfig+0xa4>)
 80079e8:	4013      	ands	r3, r2
 80079ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	021b      	lsls	r3, r3, #8
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	031b      	lsls	r3, r3, #12
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a13      	ldr	r2, [pc, #76]	; (8007a64 <TIM_OC4_SetConfig+0xa8>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d003      	beq.n	8007a24 <TIM_OC4_SetConfig+0x68>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a12      	ldr	r2, [pc, #72]	; (8007a68 <TIM_OC4_SetConfig+0xac>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d109      	bne.n	8007a38 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	695b      	ldr	r3, [r3, #20]
 8007a30:	019b      	lsls	r3, r3, #6
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	693a      	ldr	r2, [r7, #16]
 8007a50:	621a      	str	r2, [r3, #32]
}
 8007a52:	bf00      	nop
 8007a54:	371c      	adds	r7, #28
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr
 8007a5e:	bf00      	nop
 8007a60:	feff8fff 	.word	0xfeff8fff
 8007a64:	40010000 	.word	0x40010000
 8007a68:	40010400 	.word	0x40010400

08007a6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b087      	sub	sp, #28
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6a1b      	ldr	r3, [r3, #32]
 8007a7a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a1b      	ldr	r3, [r3, #32]
 8007a86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	4b1b      	ldr	r3, [pc, #108]	; (8007b04 <TIM_OC5_SetConfig+0x98>)
 8007a98:	4013      	ands	r3, r2
 8007a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007aac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	041b      	lsls	r3, r3, #16
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a12      	ldr	r2, [pc, #72]	; (8007b08 <TIM_OC5_SetConfig+0x9c>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d003      	beq.n	8007aca <TIM_OC5_SetConfig+0x5e>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a11      	ldr	r2, [pc, #68]	; (8007b0c <TIM_OC5_SetConfig+0xa0>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d109      	bne.n	8007ade <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	021b      	lsls	r3, r3, #8
 8007ad8:	697a      	ldr	r2, [r7, #20]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685a      	ldr	r2, [r3, #4]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	621a      	str	r2, [r3, #32]
}
 8007af8:	bf00      	nop
 8007afa:	371c      	adds	r7, #28
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	fffeff8f 	.word	0xfffeff8f
 8007b08:	40010000 	.word	0x40010000
 8007b0c:	40010400 	.word	0x40010400

08007b10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	4b1c      	ldr	r3, [pc, #112]	; (8007bac <TIM_OC6_SetConfig+0x9c>)
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	021b      	lsls	r3, r3, #8
 8007b46:	68fa      	ldr	r2, [r7, #12]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	051b      	lsls	r3, r3, #20
 8007b5a:	693a      	ldr	r2, [r7, #16]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a13      	ldr	r2, [pc, #76]	; (8007bb0 <TIM_OC6_SetConfig+0xa0>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d003      	beq.n	8007b70 <TIM_OC6_SetConfig+0x60>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a12      	ldr	r2, [pc, #72]	; (8007bb4 <TIM_OC6_SetConfig+0xa4>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d109      	bne.n	8007b84 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b76:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	695b      	ldr	r3, [r3, #20]
 8007b7c:	029b      	lsls	r3, r3, #10
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	685a      	ldr	r2, [r3, #4]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	621a      	str	r2, [r3, #32]
}
 8007b9e:	bf00      	nop
 8007ba0:	371c      	adds	r7, #28
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	feff8fff 	.word	0xfeff8fff
 8007bb0:	40010000 	.word	0x40010000
 8007bb4:	40010400 	.word	0x40010400

08007bb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b087      	sub	sp, #28
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6a1b      	ldr	r3, [r3, #32]
 8007bc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	f023 0201 	bic.w	r2, r3, #1
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	699b      	ldr	r3, [r3, #24]
 8007bda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007be2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	011b      	lsls	r3, r3, #4
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f023 030a 	bic.w	r3, r3, #10
 8007bf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	621a      	str	r2, [r3, #32]
}
 8007c0a:	bf00      	nop
 8007c0c:	371c      	adds	r7, #28
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b087      	sub	sp, #28
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	60f8      	str	r0, [r7, #12]
 8007c1e:	60b9      	str	r1, [r7, #8]
 8007c20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
 8007c26:	f023 0210 	bic.w	r2, r3, #16
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	031b      	lsls	r3, r3, #12
 8007c46:	697a      	ldr	r2, [r7, #20]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	011b      	lsls	r3, r3, #4
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	621a      	str	r2, [r3, #32]
}
 8007c6a:	bf00      	nop
 8007c6c:	371c      	adds	r7, #28
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr

08007c76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c76:	b480      	push	{r7}
 8007c78:	b085      	sub	sp, #20
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
 8007c7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c8e:	683a      	ldr	r2, [r7, #0]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	f043 0307 	orr.w	r3, r3, #7
 8007c98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	609a      	str	r2, [r3, #8]
}
 8007ca0:	bf00      	nop
 8007ca2:	3714      	adds	r7, #20
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b087      	sub	sp, #28
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	60f8      	str	r0, [r7, #12]
 8007cb4:	60b9      	str	r1, [r7, #8]
 8007cb6:	607a      	str	r2, [r7, #4]
 8007cb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	021a      	lsls	r2, r3, #8
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	431a      	orrs	r2, r3
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	609a      	str	r2, [r3, #8]
}
 8007ce0:	bf00      	nop
 8007ce2:	371c      	adds	r7, #28
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b087      	sub	sp, #28
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	f003 031f 	and.w	r3, r3, #31
 8007cfe:	2201      	movs	r2, #1
 8007d00:	fa02 f303 	lsl.w	r3, r2, r3
 8007d04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6a1a      	ldr	r2, [r3, #32]
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	43db      	mvns	r3, r3
 8007d0e:	401a      	ands	r2, r3
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a1a      	ldr	r2, [r3, #32]
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	f003 031f 	and.w	r3, r3, #31
 8007d1e:	6879      	ldr	r1, [r7, #4]
 8007d20:	fa01 f303 	lsl.w	r3, r1, r3
 8007d24:	431a      	orrs	r2, r3
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	621a      	str	r2, [r3, #32]
}
 8007d2a:	bf00      	nop
 8007d2c:	371c      	adds	r7, #28
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
	...

08007d38 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2204      	movs	r2, #4
 8007d48:	6839      	ldr	r1, [r7, #0]
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f000 f94e 	bl	8007fec <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d5e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	689a      	ldr	r2, [r3, #8]
 8007d66:	4b0b      	ldr	r3, [pc, #44]	; (8007d94 <HAL_TIMEx_PWMN_Start+0x5c>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2b06      	cmp	r3, #6
 8007d70:	d00b      	beq.n	8007d8a <HAL_TIMEx_PWMN_Start+0x52>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d78:	d007      	beq.n	8007d8a <HAL_TIMEx_PWMN_Start+0x52>
  {
    __HAL_TIM_ENABLE(htim);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f042 0201 	orr.w	r2, r2, #1
 8007d88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3710      	adds	r7, #16
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	00010007 	.word	0x00010007

08007d98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b085      	sub	sp, #20
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d101      	bne.n	8007db0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007dac:	2302      	movs	r3, #2
 8007dae:	e06d      	b.n	8007e8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2202      	movs	r2, #2
 8007dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a30      	ldr	r2, [pc, #192]	; (8007e98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d004      	beq.n	8007de4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a2f      	ldr	r2, [pc, #188]	; (8007e9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d108      	bne.n	8007df6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007dea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	68fa      	ldr	r2, [r7, #12]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dfc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a20      	ldr	r2, [pc, #128]	; (8007e98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d022      	beq.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e22:	d01d      	beq.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a1d      	ldr	r2, [pc, #116]	; (8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d018      	beq.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a1c      	ldr	r2, [pc, #112]	; (8007ea4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d013      	beq.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a1a      	ldr	r2, [pc, #104]	; (8007ea8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d00e      	beq.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a15      	ldr	r2, [pc, #84]	; (8007e9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d009      	beq.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a16      	ldr	r2, [pc, #88]	; (8007eac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d004      	beq.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a15      	ldr	r2, [pc, #84]	; (8007eb0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d10c      	bne.n	8007e7a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	68ba      	ldr	r2, [r7, #8]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68ba      	ldr	r2, [r7, #8]
 8007e78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	40010000 	.word	0x40010000
 8007e9c:	40010400 	.word	0x40010400
 8007ea0:	40000400 	.word	0x40000400
 8007ea4:	40000800 	.word	0x40000800
 8007ea8:	40000c00 	.word	0x40000c00
 8007eac:	40014000 	.word	0x40014000
 8007eb0:	40001800 	.word	0x40001800

08007eb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d101      	bne.n	8007ed0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ecc:	2302      	movs	r3, #2
 8007ece:	e065      	b.n	8007f9c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	695b      	ldr	r3, [r3, #20]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f36:	4313      	orrs	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	699b      	ldr	r3, [r3, #24]
 8007f44:	041b      	lsls	r3, r3, #16
 8007f46:	4313      	orrs	r3, r2
 8007f48:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a16      	ldr	r2, [pc, #88]	; (8007fa8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d004      	beq.n	8007f5e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a14      	ldr	r2, [pc, #80]	; (8007fac <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d115      	bne.n	8007f8a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f68:	051b      	lsls	r3, r3, #20
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	69db      	ldr	r3, [r3, #28]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	6a1b      	ldr	r3, [r3, #32]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3714      	adds	r7, #20
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr
 8007fa8:	40010000 	.word	0x40010000
 8007fac:	40010400 	.word	0x40010400

08007fb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b087      	sub	sp, #28
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	f003 031f 	and.w	r3, r3, #31
 8007ffe:	2204      	movs	r2, #4
 8008000:	fa02 f303 	lsl.w	r3, r2, r3
 8008004:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6a1a      	ldr	r2, [r3, #32]
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	43db      	mvns	r3, r3
 800800e:	401a      	ands	r2, r3
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6a1a      	ldr	r2, [r3, #32]
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	f003 031f 	and.w	r3, r3, #31
 800801e:	6879      	ldr	r1, [r7, #4]
 8008020:	fa01 f303 	lsl.w	r3, r1, r3
 8008024:	431a      	orrs	r2, r3
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	621a      	str	r2, [r3, #32]
}
 800802a:	bf00      	nop
 800802c:	371c      	adds	r7, #28
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr

08008036 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b082      	sub	sp, #8
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d101      	bne.n	8008048 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	e040      	b.n	80080ca <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800804c:	2b00      	cmp	r3, #0
 800804e:	d106      	bne.n	800805e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f7fb fa93 	bl	8003584 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2224      	movs	r2, #36	; 0x24
 8008062:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f022 0201 	bic.w	r2, r2, #1
 8008072:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f000 f8bd 	bl	80081f4 <UART_SetConfig>
 800807a:	4603      	mov	r3, r0
 800807c:	2b01      	cmp	r3, #1
 800807e:	d101      	bne.n	8008084 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	e022      	b.n	80080ca <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008088:	2b00      	cmp	r3, #0
 800808a:	d002      	beq.n	8008092 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 fb5b 	bl	8008748 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	685a      	ldr	r2, [r3, #4]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80080a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	689a      	ldr	r2, [r3, #8]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80080b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f042 0201 	orr.w	r2, r2, #1
 80080c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 fbe2 	bl	800888c <UART_CheckIdleState>
 80080c8:	4603      	mov	r3, r0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}

080080d2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080d2:	b580      	push	{r7, lr}
 80080d4:	b08a      	sub	sp, #40	; 0x28
 80080d6:	af02      	add	r7, sp, #8
 80080d8:	60f8      	str	r0, [r7, #12]
 80080da:	60b9      	str	r1, [r7, #8]
 80080dc:	603b      	str	r3, [r7, #0]
 80080de:	4613      	mov	r3, r2
 80080e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080e6:	2b20      	cmp	r3, #32
 80080e8:	d17f      	bne.n	80081ea <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d002      	beq.n	80080f6 <HAL_UART_Transmit+0x24>
 80080f0:	88fb      	ldrh	r3, [r7, #6]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e078      	b.n	80081ec <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008100:	2b01      	cmp	r3, #1
 8008102:	d101      	bne.n	8008108 <HAL_UART_Transmit+0x36>
 8008104:	2302      	movs	r3, #2
 8008106:	e071      	b.n	80081ec <HAL_UART_Transmit+0x11a>
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2221      	movs	r2, #33	; 0x21
 800811a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800811c:	f7fb fc6c 	bl	80039f8 <HAL_GetTick>
 8008120:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	88fa      	ldrh	r2, [r7, #6]
 8008126:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	88fa      	ldrh	r2, [r7, #6]
 800812e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800813a:	d108      	bne.n	800814e <HAL_UART_Transmit+0x7c>
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d104      	bne.n	800814e <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8008144:	2300      	movs	r3, #0
 8008146:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	61bb      	str	r3, [r7, #24]
 800814c:	e003      	b.n	8008156 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008152:	2300      	movs	r3, #0
 8008154:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2200      	movs	r2, #0
 800815a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800815e:	e02c      	b.n	80081ba <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	9300      	str	r3, [sp, #0]
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	2200      	movs	r2, #0
 8008168:	2180      	movs	r1, #128	; 0x80
 800816a:	68f8      	ldr	r0, [r7, #12]
 800816c:	f000 fbbd 	bl	80088ea <UART_WaitOnFlagUntilTimeout>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d001      	beq.n	800817a <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8008176:	2303      	movs	r3, #3
 8008178:	e038      	b.n	80081ec <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d10b      	bne.n	8008198 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	881b      	ldrh	r3, [r3, #0]
 8008184:	461a      	mov	r2, r3
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800818e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008190:	69bb      	ldr	r3, [r7, #24]
 8008192:	3302      	adds	r3, #2
 8008194:	61bb      	str	r3, [r7, #24]
 8008196:	e007      	b.n	80081a8 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008198:	69fb      	ldr	r3, [r7, #28]
 800819a:	781a      	ldrb	r2, [r3, #0]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	3301      	adds	r3, #1
 80081a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	3b01      	subs	r3, #1
 80081b2:	b29a      	uxth	r2, r3
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1cc      	bne.n	8008160 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	2200      	movs	r2, #0
 80081ce:	2140      	movs	r1, #64	; 0x40
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	f000 fb8a 	bl	80088ea <UART_WaitOnFlagUntilTimeout>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d001      	beq.n	80081e0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e005      	b.n	80081ec <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2220      	movs	r2, #32
 80081e4:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80081e6:	2300      	movs	r3, #0
 80081e8:	e000      	b.n	80081ec <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80081ea:	2302      	movs	r3, #2
  }
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3720      	adds	r7, #32
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b088      	sub	sp, #32
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80081fc:	2300      	movs	r3, #0
 80081fe:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008200:	2300      	movs	r3, #0
 8008202:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	689a      	ldr	r2, [r3, #8]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	431a      	orrs	r2, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	695b      	ldr	r3, [r3, #20]
 8008212:	431a      	orrs	r2, r3
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	69db      	ldr	r3, [r3, #28]
 8008218:	4313      	orrs	r3, r2
 800821a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	4bb1      	ldr	r3, [pc, #708]	; (80084e8 <UART_SetConfig+0x2f4>)
 8008224:	4013      	ands	r3, r2
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	6812      	ldr	r2, [r2, #0]
 800822a:	6939      	ldr	r1, [r7, #16]
 800822c:	430b      	orrs	r3, r1
 800822e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	68da      	ldr	r2, [r3, #12]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	430a      	orrs	r2, r1
 8008244:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	699b      	ldr	r3, [r3, #24]
 800824a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a1b      	ldr	r3, [r3, #32]
 8008250:	693a      	ldr	r2, [r7, #16]
 8008252:	4313      	orrs	r3, r2
 8008254:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	693a      	ldr	r2, [r7, #16]
 8008266:	430a      	orrs	r2, r1
 8008268:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a9f      	ldr	r2, [pc, #636]	; (80084ec <UART_SetConfig+0x2f8>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d121      	bne.n	80082b8 <UART_SetConfig+0xc4>
 8008274:	4b9e      	ldr	r3, [pc, #632]	; (80084f0 <UART_SetConfig+0x2fc>)
 8008276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800827a:	f003 0303 	and.w	r3, r3, #3
 800827e:	2b03      	cmp	r3, #3
 8008280:	d816      	bhi.n	80082b0 <UART_SetConfig+0xbc>
 8008282:	a201      	add	r2, pc, #4	; (adr r2, 8008288 <UART_SetConfig+0x94>)
 8008284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008288:	08008299 	.word	0x08008299
 800828c:	080082a5 	.word	0x080082a5
 8008290:	0800829f 	.word	0x0800829f
 8008294:	080082ab 	.word	0x080082ab
 8008298:	2301      	movs	r3, #1
 800829a:	77fb      	strb	r3, [r7, #31]
 800829c:	e151      	b.n	8008542 <UART_SetConfig+0x34e>
 800829e:	2302      	movs	r3, #2
 80082a0:	77fb      	strb	r3, [r7, #31]
 80082a2:	e14e      	b.n	8008542 <UART_SetConfig+0x34e>
 80082a4:	2304      	movs	r3, #4
 80082a6:	77fb      	strb	r3, [r7, #31]
 80082a8:	e14b      	b.n	8008542 <UART_SetConfig+0x34e>
 80082aa:	2308      	movs	r3, #8
 80082ac:	77fb      	strb	r3, [r7, #31]
 80082ae:	e148      	b.n	8008542 <UART_SetConfig+0x34e>
 80082b0:	2310      	movs	r3, #16
 80082b2:	77fb      	strb	r3, [r7, #31]
 80082b4:	bf00      	nop
 80082b6:	e144      	b.n	8008542 <UART_SetConfig+0x34e>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a8d      	ldr	r2, [pc, #564]	; (80084f4 <UART_SetConfig+0x300>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d134      	bne.n	800832c <UART_SetConfig+0x138>
 80082c2:	4b8b      	ldr	r3, [pc, #556]	; (80084f0 <UART_SetConfig+0x2fc>)
 80082c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082c8:	f003 030c 	and.w	r3, r3, #12
 80082cc:	2b0c      	cmp	r3, #12
 80082ce:	d829      	bhi.n	8008324 <UART_SetConfig+0x130>
 80082d0:	a201      	add	r2, pc, #4	; (adr r2, 80082d8 <UART_SetConfig+0xe4>)
 80082d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082d6:	bf00      	nop
 80082d8:	0800830d 	.word	0x0800830d
 80082dc:	08008325 	.word	0x08008325
 80082e0:	08008325 	.word	0x08008325
 80082e4:	08008325 	.word	0x08008325
 80082e8:	08008319 	.word	0x08008319
 80082ec:	08008325 	.word	0x08008325
 80082f0:	08008325 	.word	0x08008325
 80082f4:	08008325 	.word	0x08008325
 80082f8:	08008313 	.word	0x08008313
 80082fc:	08008325 	.word	0x08008325
 8008300:	08008325 	.word	0x08008325
 8008304:	08008325 	.word	0x08008325
 8008308:	0800831f 	.word	0x0800831f
 800830c:	2300      	movs	r3, #0
 800830e:	77fb      	strb	r3, [r7, #31]
 8008310:	e117      	b.n	8008542 <UART_SetConfig+0x34e>
 8008312:	2302      	movs	r3, #2
 8008314:	77fb      	strb	r3, [r7, #31]
 8008316:	e114      	b.n	8008542 <UART_SetConfig+0x34e>
 8008318:	2304      	movs	r3, #4
 800831a:	77fb      	strb	r3, [r7, #31]
 800831c:	e111      	b.n	8008542 <UART_SetConfig+0x34e>
 800831e:	2308      	movs	r3, #8
 8008320:	77fb      	strb	r3, [r7, #31]
 8008322:	e10e      	b.n	8008542 <UART_SetConfig+0x34e>
 8008324:	2310      	movs	r3, #16
 8008326:	77fb      	strb	r3, [r7, #31]
 8008328:	bf00      	nop
 800832a:	e10a      	b.n	8008542 <UART_SetConfig+0x34e>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a71      	ldr	r2, [pc, #452]	; (80084f8 <UART_SetConfig+0x304>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d120      	bne.n	8008378 <UART_SetConfig+0x184>
 8008336:	4b6e      	ldr	r3, [pc, #440]	; (80084f0 <UART_SetConfig+0x2fc>)
 8008338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800833c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008340:	2b10      	cmp	r3, #16
 8008342:	d00f      	beq.n	8008364 <UART_SetConfig+0x170>
 8008344:	2b10      	cmp	r3, #16
 8008346:	d802      	bhi.n	800834e <UART_SetConfig+0x15a>
 8008348:	2b00      	cmp	r3, #0
 800834a:	d005      	beq.n	8008358 <UART_SetConfig+0x164>
 800834c:	e010      	b.n	8008370 <UART_SetConfig+0x17c>
 800834e:	2b20      	cmp	r3, #32
 8008350:	d005      	beq.n	800835e <UART_SetConfig+0x16a>
 8008352:	2b30      	cmp	r3, #48	; 0x30
 8008354:	d009      	beq.n	800836a <UART_SetConfig+0x176>
 8008356:	e00b      	b.n	8008370 <UART_SetConfig+0x17c>
 8008358:	2300      	movs	r3, #0
 800835a:	77fb      	strb	r3, [r7, #31]
 800835c:	e0f1      	b.n	8008542 <UART_SetConfig+0x34e>
 800835e:	2302      	movs	r3, #2
 8008360:	77fb      	strb	r3, [r7, #31]
 8008362:	e0ee      	b.n	8008542 <UART_SetConfig+0x34e>
 8008364:	2304      	movs	r3, #4
 8008366:	77fb      	strb	r3, [r7, #31]
 8008368:	e0eb      	b.n	8008542 <UART_SetConfig+0x34e>
 800836a:	2308      	movs	r3, #8
 800836c:	77fb      	strb	r3, [r7, #31]
 800836e:	e0e8      	b.n	8008542 <UART_SetConfig+0x34e>
 8008370:	2310      	movs	r3, #16
 8008372:	77fb      	strb	r3, [r7, #31]
 8008374:	bf00      	nop
 8008376:	e0e4      	b.n	8008542 <UART_SetConfig+0x34e>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a5f      	ldr	r2, [pc, #380]	; (80084fc <UART_SetConfig+0x308>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d120      	bne.n	80083c4 <UART_SetConfig+0x1d0>
 8008382:	4b5b      	ldr	r3, [pc, #364]	; (80084f0 <UART_SetConfig+0x2fc>)
 8008384:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008388:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800838c:	2b40      	cmp	r3, #64	; 0x40
 800838e:	d00f      	beq.n	80083b0 <UART_SetConfig+0x1bc>
 8008390:	2b40      	cmp	r3, #64	; 0x40
 8008392:	d802      	bhi.n	800839a <UART_SetConfig+0x1a6>
 8008394:	2b00      	cmp	r3, #0
 8008396:	d005      	beq.n	80083a4 <UART_SetConfig+0x1b0>
 8008398:	e010      	b.n	80083bc <UART_SetConfig+0x1c8>
 800839a:	2b80      	cmp	r3, #128	; 0x80
 800839c:	d005      	beq.n	80083aa <UART_SetConfig+0x1b6>
 800839e:	2bc0      	cmp	r3, #192	; 0xc0
 80083a0:	d009      	beq.n	80083b6 <UART_SetConfig+0x1c2>
 80083a2:	e00b      	b.n	80083bc <UART_SetConfig+0x1c8>
 80083a4:	2300      	movs	r3, #0
 80083a6:	77fb      	strb	r3, [r7, #31]
 80083a8:	e0cb      	b.n	8008542 <UART_SetConfig+0x34e>
 80083aa:	2302      	movs	r3, #2
 80083ac:	77fb      	strb	r3, [r7, #31]
 80083ae:	e0c8      	b.n	8008542 <UART_SetConfig+0x34e>
 80083b0:	2304      	movs	r3, #4
 80083b2:	77fb      	strb	r3, [r7, #31]
 80083b4:	e0c5      	b.n	8008542 <UART_SetConfig+0x34e>
 80083b6:	2308      	movs	r3, #8
 80083b8:	77fb      	strb	r3, [r7, #31]
 80083ba:	e0c2      	b.n	8008542 <UART_SetConfig+0x34e>
 80083bc:	2310      	movs	r3, #16
 80083be:	77fb      	strb	r3, [r7, #31]
 80083c0:	bf00      	nop
 80083c2:	e0be      	b.n	8008542 <UART_SetConfig+0x34e>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a4d      	ldr	r2, [pc, #308]	; (8008500 <UART_SetConfig+0x30c>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d124      	bne.n	8008418 <UART_SetConfig+0x224>
 80083ce:	4b48      	ldr	r3, [pc, #288]	; (80084f0 <UART_SetConfig+0x2fc>)
 80083d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083dc:	d012      	beq.n	8008404 <UART_SetConfig+0x210>
 80083de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083e2:	d802      	bhi.n	80083ea <UART_SetConfig+0x1f6>
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d007      	beq.n	80083f8 <UART_SetConfig+0x204>
 80083e8:	e012      	b.n	8008410 <UART_SetConfig+0x21c>
 80083ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083ee:	d006      	beq.n	80083fe <UART_SetConfig+0x20a>
 80083f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80083f4:	d009      	beq.n	800840a <UART_SetConfig+0x216>
 80083f6:	e00b      	b.n	8008410 <UART_SetConfig+0x21c>
 80083f8:	2300      	movs	r3, #0
 80083fa:	77fb      	strb	r3, [r7, #31]
 80083fc:	e0a1      	b.n	8008542 <UART_SetConfig+0x34e>
 80083fe:	2302      	movs	r3, #2
 8008400:	77fb      	strb	r3, [r7, #31]
 8008402:	e09e      	b.n	8008542 <UART_SetConfig+0x34e>
 8008404:	2304      	movs	r3, #4
 8008406:	77fb      	strb	r3, [r7, #31]
 8008408:	e09b      	b.n	8008542 <UART_SetConfig+0x34e>
 800840a:	2308      	movs	r3, #8
 800840c:	77fb      	strb	r3, [r7, #31]
 800840e:	e098      	b.n	8008542 <UART_SetConfig+0x34e>
 8008410:	2310      	movs	r3, #16
 8008412:	77fb      	strb	r3, [r7, #31]
 8008414:	bf00      	nop
 8008416:	e094      	b.n	8008542 <UART_SetConfig+0x34e>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a39      	ldr	r2, [pc, #228]	; (8008504 <UART_SetConfig+0x310>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d124      	bne.n	800846c <UART_SetConfig+0x278>
 8008422:	4b33      	ldr	r3, [pc, #204]	; (80084f0 <UART_SetConfig+0x2fc>)
 8008424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008428:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800842c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008430:	d012      	beq.n	8008458 <UART_SetConfig+0x264>
 8008432:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008436:	d802      	bhi.n	800843e <UART_SetConfig+0x24a>
 8008438:	2b00      	cmp	r3, #0
 800843a:	d007      	beq.n	800844c <UART_SetConfig+0x258>
 800843c:	e012      	b.n	8008464 <UART_SetConfig+0x270>
 800843e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008442:	d006      	beq.n	8008452 <UART_SetConfig+0x25e>
 8008444:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008448:	d009      	beq.n	800845e <UART_SetConfig+0x26a>
 800844a:	e00b      	b.n	8008464 <UART_SetConfig+0x270>
 800844c:	2301      	movs	r3, #1
 800844e:	77fb      	strb	r3, [r7, #31]
 8008450:	e077      	b.n	8008542 <UART_SetConfig+0x34e>
 8008452:	2302      	movs	r3, #2
 8008454:	77fb      	strb	r3, [r7, #31]
 8008456:	e074      	b.n	8008542 <UART_SetConfig+0x34e>
 8008458:	2304      	movs	r3, #4
 800845a:	77fb      	strb	r3, [r7, #31]
 800845c:	e071      	b.n	8008542 <UART_SetConfig+0x34e>
 800845e:	2308      	movs	r3, #8
 8008460:	77fb      	strb	r3, [r7, #31]
 8008462:	e06e      	b.n	8008542 <UART_SetConfig+0x34e>
 8008464:	2310      	movs	r3, #16
 8008466:	77fb      	strb	r3, [r7, #31]
 8008468:	bf00      	nop
 800846a:	e06a      	b.n	8008542 <UART_SetConfig+0x34e>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a25      	ldr	r2, [pc, #148]	; (8008508 <UART_SetConfig+0x314>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d124      	bne.n	80084c0 <UART_SetConfig+0x2cc>
 8008476:	4b1e      	ldr	r3, [pc, #120]	; (80084f0 <UART_SetConfig+0x2fc>)
 8008478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800847c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008484:	d012      	beq.n	80084ac <UART_SetConfig+0x2b8>
 8008486:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800848a:	d802      	bhi.n	8008492 <UART_SetConfig+0x29e>
 800848c:	2b00      	cmp	r3, #0
 800848e:	d007      	beq.n	80084a0 <UART_SetConfig+0x2ac>
 8008490:	e012      	b.n	80084b8 <UART_SetConfig+0x2c4>
 8008492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008496:	d006      	beq.n	80084a6 <UART_SetConfig+0x2b2>
 8008498:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800849c:	d009      	beq.n	80084b2 <UART_SetConfig+0x2be>
 800849e:	e00b      	b.n	80084b8 <UART_SetConfig+0x2c4>
 80084a0:	2300      	movs	r3, #0
 80084a2:	77fb      	strb	r3, [r7, #31]
 80084a4:	e04d      	b.n	8008542 <UART_SetConfig+0x34e>
 80084a6:	2302      	movs	r3, #2
 80084a8:	77fb      	strb	r3, [r7, #31]
 80084aa:	e04a      	b.n	8008542 <UART_SetConfig+0x34e>
 80084ac:	2304      	movs	r3, #4
 80084ae:	77fb      	strb	r3, [r7, #31]
 80084b0:	e047      	b.n	8008542 <UART_SetConfig+0x34e>
 80084b2:	2308      	movs	r3, #8
 80084b4:	77fb      	strb	r3, [r7, #31]
 80084b6:	e044      	b.n	8008542 <UART_SetConfig+0x34e>
 80084b8:	2310      	movs	r3, #16
 80084ba:	77fb      	strb	r3, [r7, #31]
 80084bc:	bf00      	nop
 80084be:	e040      	b.n	8008542 <UART_SetConfig+0x34e>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a11      	ldr	r2, [pc, #68]	; (800850c <UART_SetConfig+0x318>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d139      	bne.n	800853e <UART_SetConfig+0x34a>
 80084ca:	4b09      	ldr	r3, [pc, #36]	; (80084f0 <UART_SetConfig+0x2fc>)
 80084cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80084d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084d8:	d027      	beq.n	800852a <UART_SetConfig+0x336>
 80084da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084de:	d817      	bhi.n	8008510 <UART_SetConfig+0x31c>
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d01c      	beq.n	800851e <UART_SetConfig+0x32a>
 80084e4:	e027      	b.n	8008536 <UART_SetConfig+0x342>
 80084e6:	bf00      	nop
 80084e8:	efff69f3 	.word	0xefff69f3
 80084ec:	40011000 	.word	0x40011000
 80084f0:	40023800 	.word	0x40023800
 80084f4:	40004400 	.word	0x40004400
 80084f8:	40004800 	.word	0x40004800
 80084fc:	40004c00 	.word	0x40004c00
 8008500:	40005000 	.word	0x40005000
 8008504:	40011400 	.word	0x40011400
 8008508:	40007800 	.word	0x40007800
 800850c:	40007c00 	.word	0x40007c00
 8008510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008514:	d006      	beq.n	8008524 <UART_SetConfig+0x330>
 8008516:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800851a:	d009      	beq.n	8008530 <UART_SetConfig+0x33c>
 800851c:	e00b      	b.n	8008536 <UART_SetConfig+0x342>
 800851e:	2300      	movs	r3, #0
 8008520:	77fb      	strb	r3, [r7, #31]
 8008522:	e00e      	b.n	8008542 <UART_SetConfig+0x34e>
 8008524:	2302      	movs	r3, #2
 8008526:	77fb      	strb	r3, [r7, #31]
 8008528:	e00b      	b.n	8008542 <UART_SetConfig+0x34e>
 800852a:	2304      	movs	r3, #4
 800852c:	77fb      	strb	r3, [r7, #31]
 800852e:	e008      	b.n	8008542 <UART_SetConfig+0x34e>
 8008530:	2308      	movs	r3, #8
 8008532:	77fb      	strb	r3, [r7, #31]
 8008534:	e005      	b.n	8008542 <UART_SetConfig+0x34e>
 8008536:	2310      	movs	r3, #16
 8008538:	77fb      	strb	r3, [r7, #31]
 800853a:	bf00      	nop
 800853c:	e001      	b.n	8008542 <UART_SetConfig+0x34e>
 800853e:	2310      	movs	r3, #16
 8008540:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	69db      	ldr	r3, [r3, #28]
 8008546:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800854a:	d17f      	bne.n	800864c <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800854c:	7ffb      	ldrb	r3, [r7, #31]
 800854e:	2b08      	cmp	r3, #8
 8008550:	d85c      	bhi.n	800860c <UART_SetConfig+0x418>
 8008552:	a201      	add	r2, pc, #4	; (adr r2, 8008558 <UART_SetConfig+0x364>)
 8008554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008558:	0800857d 	.word	0x0800857d
 800855c:	0800859d 	.word	0x0800859d
 8008560:	080085bd 	.word	0x080085bd
 8008564:	0800860d 	.word	0x0800860d
 8008568:	080085d5 	.word	0x080085d5
 800856c:	0800860d 	.word	0x0800860d
 8008570:	0800860d 	.word	0x0800860d
 8008574:	0800860d 	.word	0x0800860d
 8008578:	080085f5 	.word	0x080085f5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800857c:	f7fd fab8 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 8008580:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	005a      	lsls	r2, r3, #1
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	085b      	lsrs	r3, r3, #1
 800858c:	441a      	add	r2, r3
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	fbb2 f3f3 	udiv	r3, r2, r3
 8008596:	b29b      	uxth	r3, r3
 8008598:	61bb      	str	r3, [r7, #24]
        break;
 800859a:	e03a      	b.n	8008612 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800859c:	f7fd fabc 	bl	8005b18 <HAL_RCC_GetPCLK2Freq>
 80085a0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	005a      	lsls	r2, r3, #1
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	085b      	lsrs	r3, r3, #1
 80085ac:	441a      	add	r2, r3
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	61bb      	str	r3, [r7, #24]
        break;
 80085ba:	e02a      	b.n	8008612 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	085a      	lsrs	r2, r3, #1
 80085c2:	4b5f      	ldr	r3, [pc, #380]	; (8008740 <UART_SetConfig+0x54c>)
 80085c4:	4413      	add	r3, r2
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	6852      	ldr	r2, [r2, #4]
 80085ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	61bb      	str	r3, [r7, #24]
        break;
 80085d2:	e01e      	b.n	8008612 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085d4:	f7fd f9a8 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 80085d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	005a      	lsls	r2, r3, #1
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	085b      	lsrs	r3, r3, #1
 80085e4:	441a      	add	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	61bb      	str	r3, [r7, #24]
        break;
 80085f2:	e00e      	b.n	8008612 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	085b      	lsrs	r3, r3, #1
 80085fa:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	fbb2 f3f3 	udiv	r3, r2, r3
 8008606:	b29b      	uxth	r3, r3
 8008608:	61bb      	str	r3, [r7, #24]
        break;
 800860a:	e002      	b.n	8008612 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	75fb      	strb	r3, [r7, #23]
        break;
 8008610:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008612:	69bb      	ldr	r3, [r7, #24]
 8008614:	2b0f      	cmp	r3, #15
 8008616:	d916      	bls.n	8008646 <UART_SetConfig+0x452>
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800861e:	d212      	bcs.n	8008646 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008620:	69bb      	ldr	r3, [r7, #24]
 8008622:	b29b      	uxth	r3, r3
 8008624:	f023 030f 	bic.w	r3, r3, #15
 8008628:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800862a:	69bb      	ldr	r3, [r7, #24]
 800862c:	085b      	lsrs	r3, r3, #1
 800862e:	b29b      	uxth	r3, r3
 8008630:	f003 0307 	and.w	r3, r3, #7
 8008634:	b29a      	uxth	r2, r3
 8008636:	897b      	ldrh	r3, [r7, #10]
 8008638:	4313      	orrs	r3, r2
 800863a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	897a      	ldrh	r2, [r7, #10]
 8008642:	60da      	str	r2, [r3, #12]
 8008644:	e070      	b.n	8008728 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	75fb      	strb	r3, [r7, #23]
 800864a:	e06d      	b.n	8008728 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800864c:	7ffb      	ldrb	r3, [r7, #31]
 800864e:	2b08      	cmp	r3, #8
 8008650:	d859      	bhi.n	8008706 <UART_SetConfig+0x512>
 8008652:	a201      	add	r2, pc, #4	; (adr r2, 8008658 <UART_SetConfig+0x464>)
 8008654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008658:	0800867d 	.word	0x0800867d
 800865c:	0800869b 	.word	0x0800869b
 8008660:	080086b9 	.word	0x080086b9
 8008664:	08008707 	.word	0x08008707
 8008668:	080086d1 	.word	0x080086d1
 800866c:	08008707 	.word	0x08008707
 8008670:	08008707 	.word	0x08008707
 8008674:	08008707 	.word	0x08008707
 8008678:	080086ef 	.word	0x080086ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800867c:	f7fd fa38 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 8008680:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	085a      	lsrs	r2, r3, #1
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	441a      	add	r2, r3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	fbb2 f3f3 	udiv	r3, r2, r3
 8008694:	b29b      	uxth	r3, r3
 8008696:	61bb      	str	r3, [r7, #24]
        break;
 8008698:	e038      	b.n	800870c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800869a:	f7fd fa3d 	bl	8005b18 <HAL_RCC_GetPCLK2Freq>
 800869e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	085a      	lsrs	r2, r3, #1
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	441a      	add	r2, r3
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	61bb      	str	r3, [r7, #24]
        break;
 80086b6:	e029      	b.n	800870c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	085a      	lsrs	r2, r3, #1
 80086be:	4b21      	ldr	r3, [pc, #132]	; (8008744 <UART_SetConfig+0x550>)
 80086c0:	4413      	add	r3, r2
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	6852      	ldr	r2, [r2, #4]
 80086c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80086ca:	b29b      	uxth	r3, r3
 80086cc:	61bb      	str	r3, [r7, #24]
        break;
 80086ce:	e01d      	b.n	800870c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086d0:	f7fd f92a 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 80086d4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	085a      	lsrs	r2, r3, #1
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	441a      	add	r2, r3
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	61bb      	str	r3, [r7, #24]
        break;
 80086ec:	e00e      	b.n	800870c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	085b      	lsrs	r3, r3, #1
 80086f4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008700:	b29b      	uxth	r3, r3
 8008702:	61bb      	str	r3, [r7, #24]
        break;
 8008704:	e002      	b.n	800870c <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8008706:	2301      	movs	r3, #1
 8008708:	75fb      	strb	r3, [r7, #23]
        break;
 800870a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	2b0f      	cmp	r3, #15
 8008710:	d908      	bls.n	8008724 <UART_SetConfig+0x530>
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008718:	d204      	bcs.n	8008724 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	69ba      	ldr	r2, [r7, #24]
 8008720:	60da      	str	r2, [r3, #12]
 8008722:	e001      	b.n	8008728 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2200      	movs	r2, #0
 800872c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008734:	7dfb      	ldrb	r3, [r7, #23]
}
 8008736:	4618      	mov	r0, r3
 8008738:	3720      	adds	r7, #32
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	01e84800 	.word	0x01e84800
 8008744:	00f42400 	.word	0x00f42400

08008748 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008754:	f003 0301 	and.w	r3, r3, #1
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00a      	beq.n	8008772 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	430a      	orrs	r2, r1
 8008770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008776:	f003 0302 	and.w	r3, r3, #2
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00a      	beq.n	8008794 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	430a      	orrs	r2, r1
 8008792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008798:	f003 0304 	and.w	r3, r3, #4
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00a      	beq.n	80087b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	430a      	orrs	r2, r1
 80087b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ba:	f003 0308 	and.w	r3, r3, #8
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00a      	beq.n	80087d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	430a      	orrs	r2, r1
 80087d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087dc:	f003 0310 	and.w	r3, r3, #16
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d00a      	beq.n	80087fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	430a      	orrs	r2, r1
 80087f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087fe:	f003 0320 	and.w	r3, r3, #32
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00a      	beq.n	800881c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	430a      	orrs	r2, r1
 800881a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008820:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008824:	2b00      	cmp	r3, #0
 8008826:	d01a      	beq.n	800885e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	430a      	orrs	r2, r1
 800883c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008842:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008846:	d10a      	bne.n	800885e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008866:	2b00      	cmp	r3, #0
 8008868:	d00a      	beq.n	8008880 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	430a      	orrs	r2, r1
 800887e:	605a      	str	r2, [r3, #4]
  }
}
 8008880:	bf00      	nop
 8008882:	370c      	adds	r7, #12
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b086      	sub	sp, #24
 8008890:	af02      	add	r7, sp, #8
 8008892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800889a:	f7fb f8ad 	bl	80039f8 <HAL_GetTick>
 800889e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0308 	and.w	r3, r3, #8
 80088aa:	2b08      	cmp	r3, #8
 80088ac:	d10e      	bne.n	80088cc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 f814 	bl	80088ea <UART_WaitOnFlagUntilTimeout>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d001      	beq.n	80088cc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088c8:	2303      	movs	r3, #3
 80088ca:	e00a      	b.n	80088e2 <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2220      	movs	r2, #32
 80088d0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2220      	movs	r2, #32
 80088d6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3710      	adds	r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b084      	sub	sp, #16
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	60f8      	str	r0, [r7, #12]
 80088f2:	60b9      	str	r1, [r7, #8]
 80088f4:	603b      	str	r3, [r7, #0]
 80088f6:	4613      	mov	r3, r2
 80088f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088fa:	e05d      	b.n	80089b8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008902:	d059      	beq.n	80089b8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008904:	f7fb f878 	bl	80039f8 <HAL_GetTick>
 8008908:	4602      	mov	r2, r0
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	1ad3      	subs	r3, r2, r3
 800890e:	69ba      	ldr	r2, [r7, #24]
 8008910:	429a      	cmp	r2, r3
 8008912:	d302      	bcc.n	800891a <UART_WaitOnFlagUntilTimeout+0x30>
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d11b      	bne.n	8008952 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008928:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	689a      	ldr	r2, [r3, #8]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f022 0201 	bic.w	r2, r2, #1
 8008938:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2220      	movs	r2, #32
 800893e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2220      	movs	r2, #32
 8008944:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800894e:	2303      	movs	r3, #3
 8008950:	e042      	b.n	80089d8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 0304 	and.w	r3, r3, #4
 800895c:	2b00      	cmp	r3, #0
 800895e:	d02b      	beq.n	80089b8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	69db      	ldr	r3, [r3, #28]
 8008966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800896a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800896e:	d123      	bne.n	80089b8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008978:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008988:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	689a      	ldr	r2, [r3, #8]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f022 0201 	bic.w	r2, r2, #1
 8008998:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2220      	movs	r2, #32
 800899e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2220      	movs	r2, #32
 80089a4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2220      	movs	r2, #32
 80089aa:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80089b4:	2303      	movs	r3, #3
 80089b6:	e00f      	b.n	80089d8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	69da      	ldr	r2, [r3, #28]
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	4013      	ands	r3, r2
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	bf0c      	ite	eq
 80089c8:	2301      	moveq	r3, #1
 80089ca:	2300      	movne	r3, #0
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	461a      	mov	r2, r3
 80089d0:	79fb      	ldrb	r3, [r7, #7]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d092      	beq.n	80088fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089d6:	2300      	movs	r3, #0
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3710      	adds	r7, #16
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}

080089e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80089e0:	b084      	sub	sp, #16
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b084      	sub	sp, #16
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	f107 001c 	add.w	r0, r7, #28
 80089ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80089f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d126      	bne.n	8008a46 <USB_CoreInit+0x66>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	68da      	ldr	r2, [r3, #12]
 8008a08:	4b23      	ldr	r3, [pc, #140]	; (8008a98 <USB_CoreInit+0xb8>)
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	f043 0210 	orr.w	r2, r3, #16
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	68db      	ldr	r3, [r3, #12]
 8008a20:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d105      	bne.n	8008a3a <USB_CoreInit+0x5a>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	68db      	ldr	r3, [r3, #12]
 8008a32:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 fa52 	bl	8008ee4 <USB_CoreReset>
 8008a40:	4603      	mov	r3, r0
 8008a42:	73fb      	strb	r3, [r7, #15]
 8008a44:	e010      	b.n	8008a68 <USB_CoreInit+0x88>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fa46 	bl	8008ee4 <USB_CoreReset>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a60:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d10b      	bne.n	8008a86 <USB_CoreInit+0xa6>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	f043 0206 	orr.w	r2, r3, #6
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	f043 0220 	orr.w	r2, r3, #32
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3710      	adds	r7, #16
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a92:	b004      	add	sp, #16
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	ffbdffbf 	.word	0xffbdffbf

08008a9c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	f023 0201 	bic.w	r2, r3, #1
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ab0:	2300      	movs	r3, #0
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	370c      	adds	r7, #12
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr

08008abe <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008abe:	b580      	push	{r7, lr}
 8008ac0:	b082      	sub	sp, #8
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008ad6:	78fb      	ldrb	r3, [r7, #3]
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	d106      	bne.n	8008aea <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	60da      	str	r2, [r3, #12]
 8008ae8:	e00b      	b.n	8008b02 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008aea:	78fb      	ldrb	r3, [r7, #3]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d106      	bne.n	8008afe <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	60da      	str	r2, [r3, #12]
 8008afc:	e001      	b.n	8008b02 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e003      	b.n	8008b0a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008b02:	2032      	movs	r0, #50	; 0x32
 8008b04:	f7fa ff84 	bl	8003a10 <HAL_Delay>

  return HAL_OK;
 8008b08:	2300      	movs	r3, #0
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3708      	adds	r7, #8
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}
	...

08008b14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b14:	b084      	sub	sp, #16
 8008b16:	b580      	push	{r7, lr}
 8008b18:	b086      	sub	sp, #24
 8008b1a:	af00      	add	r7, sp, #0
 8008b1c:	6078      	str	r0, [r7, #4]
 8008b1e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008b22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008b26:	2300      	movs	r3, #0
 8008b28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008b2e:	2300      	movs	r3, #0
 8008b30:	613b      	str	r3, [r7, #16]
 8008b32:	e009      	b.n	8008b48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	3340      	adds	r3, #64	; 0x40
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	4413      	add	r3, r2
 8008b3e:	2200      	movs	r2, #0
 8008b40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	3301      	adds	r3, #1
 8008b46:	613b      	str	r3, [r7, #16]
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	2b0e      	cmp	r3, #14
 8008b4c:	d9f2      	bls.n	8008b34 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008b4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d11c      	bne.n	8008b8e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b62:	f043 0302 	orr.w	r3, r3, #2
 8008b66:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b6c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	601a      	str	r2, [r3, #0]
 8008b8c:	e005      	b.n	8008b9a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bac:	4619      	mov	r1, r3
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	680b      	ldr	r3, [r1, #0]
 8008bb8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d10c      	bne.n	8008bda <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d104      	bne.n	8008bd0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008bc6:	2100      	movs	r1, #0
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f000 f959 	bl	8008e80 <USB_SetDevSpeed>
 8008bce:	e018      	b.n	8008c02 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008bd0:	2101      	movs	r1, #1
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f954 	bl	8008e80 <USB_SetDevSpeed>
 8008bd8:	e013      	b.n	8008c02 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8008bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bdc:	2b03      	cmp	r3, #3
 8008bde:	d10c      	bne.n	8008bfa <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d104      	bne.n	8008bf0 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008be6:	2100      	movs	r1, #0
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f949 	bl	8008e80 <USB_SetDevSpeed>
 8008bee:	e008      	b.n	8008c02 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008bf0:	2101      	movs	r1, #1
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f944 	bl	8008e80 <USB_SetDevSpeed>
 8008bf8:	e003      	b.n	8008c02 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008bfa:	2103      	movs	r1, #3
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 f93f 	bl	8008e80 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c02:	2110      	movs	r1, #16
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f000 f8f3 	bl	8008df0 <USB_FlushTxFifo>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d001      	beq.n	8008c14 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8008c10:	2301      	movs	r3, #1
 8008c12:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 f911 	bl	8008e3c <USB_FlushRxFifo>
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d001      	beq.n	8008c24 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c36:	461a      	mov	r2, r3
 8008c38:	2300      	movs	r3, #0
 8008c3a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c42:	461a      	mov	r2, r3
 8008c44:	2300      	movs	r3, #0
 8008c46:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c48:	2300      	movs	r3, #0
 8008c4a:	613b      	str	r3, [r7, #16]
 8008c4c:	e043      	b.n	8008cd6 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	4413      	add	r3, r2
 8008c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c64:	d118      	bne.n	8008c98 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d10a      	bne.n	8008c82 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	015a      	lsls	r2, r3, #5
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4413      	add	r3, r2
 8008c74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c78:	461a      	mov	r2, r3
 8008c7a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c7e:	6013      	str	r3, [r2, #0]
 8008c80:	e013      	b.n	8008caa <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	015a      	lsls	r2, r3, #5
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c8e:	461a      	mov	r2, r3
 8008c90:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008c94:	6013      	str	r3, [r2, #0]
 8008c96:	e008      	b.n	8008caa <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	015a      	lsls	r2, r3, #5
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	4413      	add	r3, r2
 8008ca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	015a      	lsls	r2, r3, #5
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	2300      	movs	r3, #0
 8008cba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	015a      	lsls	r2, r3, #5
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cc8:	461a      	mov	r2, r3
 8008cca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008cce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	613b      	str	r3, [r7, #16]
 8008cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d3b7      	bcc.n	8008c4e <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cde:	2300      	movs	r3, #0
 8008ce0:	613b      	str	r3, [r7, #16]
 8008ce2:	e043      	b.n	8008d6c <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cfa:	d118      	bne.n	8008d2e <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d10a      	bne.n	8008d18 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	015a      	lsls	r2, r3, #5
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	4413      	add	r3, r2
 8008d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d0e:	461a      	mov	r2, r3
 8008d10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d14:	6013      	str	r3, [r2, #0]
 8008d16:	e013      	b.n	8008d40 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	015a      	lsls	r2, r3, #5
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	4413      	add	r3, r2
 8008d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d24:	461a      	mov	r2, r3
 8008d26:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008d2a:	6013      	str	r3, [r2, #0]
 8008d2c:	e008      	b.n	8008d40 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	015a      	lsls	r2, r3, #5
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	4413      	add	r3, r2
 8008d36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	015a      	lsls	r2, r3, #5
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	4413      	add	r3, r2
 8008d48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	2300      	movs	r3, #0
 8008d50:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	015a      	lsls	r2, r3, #5
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	4413      	add	r3, r2
 8008d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d5e:	461a      	mov	r2, r3
 8008d60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008d64:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	3301      	adds	r3, #1
 8008d6a:	613b      	str	r3, [r7, #16]
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6e:	693a      	ldr	r2, [r7, #16]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d3b7      	bcc.n	8008ce4 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d86:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008d94:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d105      	bne.n	8008da8 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	699b      	ldr	r3, [r3, #24]
 8008da0:	f043 0210 	orr.w	r2, r3, #16
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	699a      	ldr	r2, [r3, #24]
 8008dac:	4b0e      	ldr	r3, [pc, #56]	; (8008de8 <USB_DevInit+0x2d4>)
 8008dae:	4313      	orrs	r3, r2
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008db4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d005      	beq.n	8008dc6 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	699b      	ldr	r3, [r3, #24]
 8008dbe:	f043 0208 	orr.w	r2, r3, #8
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008dc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d105      	bne.n	8008dd8 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	699a      	ldr	r2, [r3, #24]
 8008dd0:	4b06      	ldr	r3, [pc, #24]	; (8008dec <USB_DevInit+0x2d8>)
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3718      	adds	r7, #24
 8008dde:	46bd      	mov	sp, r7
 8008de0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008de4:	b004      	add	sp, #16
 8008de6:	4770      	bx	lr
 8008de8:	803c3800 	.word	0x803c3800
 8008dec:	40000004 	.word	0x40000004

08008df0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b085      	sub	sp, #20
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	019b      	lsls	r3, r3, #6
 8008e02:	f043 0220 	orr.w	r2, r3, #32
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	60fb      	str	r3, [r7, #12]
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4a09      	ldr	r2, [pc, #36]	; (8008e38 <USB_FlushTxFifo+0x48>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d901      	bls.n	8008e1c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e006      	b.n	8008e2a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	691b      	ldr	r3, [r3, #16]
 8008e20:	f003 0320 	and.w	r3, r3, #32
 8008e24:	2b20      	cmp	r3, #32
 8008e26:	d0f0      	beq.n	8008e0a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008e28:	2300      	movs	r3, #0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3714      	adds	r7, #20
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	00030d40 	.word	0x00030d40

08008e3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008e44:	2300      	movs	r3, #0
 8008e46:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2210      	movs	r2, #16
 8008e4c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3301      	adds	r3, #1
 8008e52:	60fb      	str	r3, [r7, #12]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	4a09      	ldr	r2, [pc, #36]	; (8008e7c <USB_FlushRxFifo+0x40>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d901      	bls.n	8008e60 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008e5c:	2303      	movs	r3, #3
 8008e5e:	e006      	b.n	8008e6e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	691b      	ldr	r3, [r3, #16]
 8008e64:	f003 0310 	and.w	r3, r3, #16
 8008e68:	2b10      	cmp	r3, #16
 8008e6a:	d0f0      	beq.n	8008e4e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008e6c:	2300      	movs	r3, #0
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3714      	adds	r7, #20
 8008e72:	46bd      	mov	sp, r7
 8008e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e78:	4770      	bx	lr
 8008e7a:	bf00      	nop
 8008e7c:	00030d40 	.word	0x00030d40

08008e80 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b085      	sub	sp, #20
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	460b      	mov	r3, r1
 8008e8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	78fb      	ldrb	r3, [r7, #3]
 8008e9a:	68f9      	ldr	r1, [r7, #12]
 8008e9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3714      	adds	r7, #20
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr

08008eb2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b084      	sub	sp, #16
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ecc:	f043 0302 	orr.w	r3, r3, #2
 8008ed0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008ed2:	2003      	movs	r0, #3
 8008ed4:	f7fa fd9c 	bl	8003a10 <HAL_Delay>

  return HAL_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
	...

08008ee4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008eec:	2300      	movs	r3, #0
 8008eee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	60fb      	str	r3, [r7, #12]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	4a13      	ldr	r2, [pc, #76]	; (8008f48 <USB_CoreReset+0x64>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d901      	bls.n	8008f02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008efe:	2303      	movs	r3, #3
 8008f00:	e01b      	b.n	8008f3a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	daf2      	bge.n	8008ef0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	f043 0201 	orr.w	r2, r3, #1
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	60fb      	str	r3, [r7, #12]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	4a09      	ldr	r2, [pc, #36]	; (8008f48 <USB_CoreReset+0x64>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d901      	bls.n	8008f2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008f28:	2303      	movs	r3, #3
 8008f2a:	e006      	b.n	8008f3a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	691b      	ldr	r3, [r3, #16]
 8008f30:	f003 0301 	and.w	r3, r3, #1
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d0f0      	beq.n	8008f1a <USB_CoreReset+0x36>

  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3714      	adds	r7, #20
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	00030d40 	.word	0x00030d40

08008f4c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008f4c:	b480      	push	{r7}
 8008f4e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8008f50:	bf00      	nop
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr
	...

08008f5c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f62:	f3ef 8305 	mrs	r3, IPSR
 8008f66:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f68:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10f      	bne.n	8008f8e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8008f72:	607b      	str	r3, [r7, #4]
  return(result);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d105      	bne.n	8008f86 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008f7a:	f3ef 8311 	mrs	r3, BASEPRI
 8008f7e:	603b      	str	r3, [r7, #0]
  return(result);
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d007      	beq.n	8008f96 <osKernelInitialize+0x3a>
 8008f86:	4b0e      	ldr	r3, [pc, #56]	; (8008fc0 <osKernelInitialize+0x64>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2b02      	cmp	r3, #2
 8008f8c:	d103      	bne.n	8008f96 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8008f8e:	f06f 0305 	mvn.w	r3, #5
 8008f92:	60fb      	str	r3, [r7, #12]
 8008f94:	e00c      	b.n	8008fb0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008f96:	4b0a      	ldr	r3, [pc, #40]	; (8008fc0 <osKernelInitialize+0x64>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d105      	bne.n	8008faa <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008f9e:	4b08      	ldr	r3, [pc, #32]	; (8008fc0 <osKernelInitialize+0x64>)
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	60fb      	str	r3, [r7, #12]
 8008fa8:	e002      	b.n	8008fb0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8008faa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008fae:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3714      	adds	r7, #20
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	20000210 	.word	0x20000210

08008fc4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b084      	sub	sp, #16
 8008fc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fca:	f3ef 8305 	mrs	r3, IPSR
 8008fce:	60bb      	str	r3, [r7, #8]
  return(result);
 8008fd0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10f      	bne.n	8008ff6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8008fda:	607b      	str	r3, [r7, #4]
  return(result);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d105      	bne.n	8008fee <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008fe2:	f3ef 8311 	mrs	r3, BASEPRI
 8008fe6:	603b      	str	r3, [r7, #0]
  return(result);
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d007      	beq.n	8008ffe <osKernelStart+0x3a>
 8008fee:	4b0f      	ldr	r3, [pc, #60]	; (800902c <osKernelStart+0x68>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	2b02      	cmp	r3, #2
 8008ff4:	d103      	bne.n	8008ffe <osKernelStart+0x3a>
    stat = osErrorISR;
 8008ff6:	f06f 0305 	mvn.w	r3, #5
 8008ffa:	60fb      	str	r3, [r7, #12]
 8008ffc:	e010      	b.n	8009020 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008ffe:	4b0b      	ldr	r3, [pc, #44]	; (800902c <osKernelStart+0x68>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b01      	cmp	r3, #1
 8009004:	d109      	bne.n	800901a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009006:	f7ff ffa1 	bl	8008f4c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800900a:	4b08      	ldr	r3, [pc, #32]	; (800902c <osKernelStart+0x68>)
 800900c:	2202      	movs	r2, #2
 800900e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009010:	f001 f98e 	bl	800a330 <vTaskStartScheduler>
      stat = osOK;
 8009014:	2300      	movs	r3, #0
 8009016:	60fb      	str	r3, [r7, #12]
 8009018:	e002      	b.n	8009020 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800901a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800901e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8009020:	68fb      	ldr	r3, [r7, #12]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3710      	adds	r7, #16
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	20000210 	.word	0x20000210

08009030 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009036:	f3ef 8305 	mrs	r3, IPSR
 800903a:	60bb      	str	r3, [r7, #8]
  return(result);
 800903c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800903e:	2b00      	cmp	r3, #0
 8009040:	d10f      	bne.n	8009062 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009042:	f3ef 8310 	mrs	r3, PRIMASK
 8009046:	607b      	str	r3, [r7, #4]
  return(result);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d105      	bne.n	800905a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800904e:	f3ef 8311 	mrs	r3, BASEPRI
 8009052:	603b      	str	r3, [r7, #0]
  return(result);
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d007      	beq.n	800906a <osKernelGetTickCount+0x3a>
 800905a:	4b08      	ldr	r3, [pc, #32]	; (800907c <osKernelGetTickCount+0x4c>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b02      	cmp	r3, #2
 8009060:	d103      	bne.n	800906a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8009062:	f001 fa89 	bl	800a578 <xTaskGetTickCountFromISR>
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	e002      	b.n	8009070 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800906a:	f001 fa75 	bl	800a558 <xTaskGetTickCount>
 800906e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8009070:	68fb      	ldr	r3, [r7, #12]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	20000210 	.word	0x20000210

08009080 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 8009080:	b480      	push	{r7}
 8009082:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 8009084:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 8009088:	4618      	mov	r0, r3
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr
	...

08009094 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009094:	b580      	push	{r7, lr}
 8009096:	b090      	sub	sp, #64	; 0x40
 8009098:	af04      	add	r7, sp, #16
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80090a0:	2300      	movs	r3, #0
 80090a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090a4:	f3ef 8305 	mrs	r3, IPSR
 80090a8:	61fb      	str	r3, [r7, #28]
  return(result);
 80090aa:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f040 808f 	bne.w	80091d0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090b2:	f3ef 8310 	mrs	r3, PRIMASK
 80090b6:	61bb      	str	r3, [r7, #24]
  return(result);
 80090b8:	69bb      	ldr	r3, [r7, #24]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d105      	bne.n	80090ca <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80090be:	f3ef 8311 	mrs	r3, BASEPRI
 80090c2:	617b      	str	r3, [r7, #20]
  return(result);
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d003      	beq.n	80090d2 <osThreadNew+0x3e>
 80090ca:	4b44      	ldr	r3, [pc, #272]	; (80091dc <osThreadNew+0x148>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	2b02      	cmp	r3, #2
 80090d0:	d07e      	beq.n	80091d0 <osThreadNew+0x13c>
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d07b      	beq.n	80091d0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80090d8:	2380      	movs	r3, #128	; 0x80
 80090da:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80090dc:	2318      	movs	r3, #24
 80090de:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80090e0:	2300      	movs	r3, #0
 80090e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80090e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80090e8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d045      	beq.n	800917c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d002      	beq.n	80090fe <osThreadNew+0x6a>
        name = attr->name;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	699b      	ldr	r3, [r3, #24]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d002      	beq.n	800910c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	699b      	ldr	r3, [r3, #24]
 800910a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800910c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800910e:	2b00      	cmp	r3, #0
 8009110:	d008      	beq.n	8009124 <osThreadNew+0x90>
 8009112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009114:	2b38      	cmp	r3, #56	; 0x38
 8009116:	d805      	bhi.n	8009124 <osThreadNew+0x90>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	f003 0301 	and.w	r3, r3, #1
 8009120:	2b00      	cmp	r3, #0
 8009122:	d001      	beq.n	8009128 <osThreadNew+0x94>
        return (NULL);
 8009124:	2300      	movs	r3, #0
 8009126:	e054      	b.n	80091d2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	695b      	ldr	r3, [r3, #20]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d003      	beq.n	8009138 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	695b      	ldr	r3, [r3, #20]
 8009134:	089b      	lsrs	r3, r3, #2
 8009136:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00e      	beq.n	800915e <osThreadNew+0xca>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	68db      	ldr	r3, [r3, #12]
 8009144:	2b5b      	cmp	r3, #91	; 0x5b
 8009146:	d90a      	bls.n	800915e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800914c:	2b00      	cmp	r3, #0
 800914e:	d006      	beq.n	800915e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	695b      	ldr	r3, [r3, #20]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d002      	beq.n	800915e <osThreadNew+0xca>
        mem = 1;
 8009158:	2301      	movs	r3, #1
 800915a:	623b      	str	r3, [r7, #32]
 800915c:	e010      	b.n	8009180 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d10c      	bne.n	8009180 <osThreadNew+0xec>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d108      	bne.n	8009180 <osThreadNew+0xec>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d104      	bne.n	8009180 <osThreadNew+0xec>
          mem = 0;
 8009176:	2300      	movs	r3, #0
 8009178:	623b      	str	r3, [r7, #32]
 800917a:	e001      	b.n	8009180 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800917c:	2300      	movs	r3, #0
 800917e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8009180:	6a3b      	ldr	r3, [r7, #32]
 8009182:	2b01      	cmp	r3, #1
 8009184:	d110      	bne.n	80091a8 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800918e:	9202      	str	r2, [sp, #8]
 8009190:	9301      	str	r3, [sp, #4]
 8009192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800919a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f000 fe6b 	bl	8009e78 <xTaskCreateStatic>
 80091a2:	4603      	mov	r3, r0
 80091a4:	613b      	str	r3, [r7, #16]
 80091a6:	e013      	b.n	80091d0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d110      	bne.n	80091d0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80091ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091b0:	b29a      	uxth	r2, r3
 80091b2:	f107 0310 	add.w	r3, r7, #16
 80091b6:	9301      	str	r3, [sp, #4]
 80091b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091c0:	68f8      	ldr	r0, [r7, #12]
 80091c2:	f000 feb9 	bl	8009f38 <xTaskCreate>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b01      	cmp	r3, #1
 80091ca:	d001      	beq.n	80091d0 <osThreadNew+0x13c>
          hTask = NULL;
 80091cc:	2300      	movs	r3, #0
 80091ce:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80091d0:	693b      	ldr	r3, [r7, #16]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3730      	adds	r7, #48	; 0x30
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	20000210 	.word	0x20000210

080091e0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091e8:	f3ef 8305 	mrs	r3, IPSR
 80091ec:	613b      	str	r3, [r7, #16]
  return(result);
 80091ee:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d10f      	bne.n	8009214 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091f4:	f3ef 8310 	mrs	r3, PRIMASK
 80091f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d105      	bne.n	800920c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009200:	f3ef 8311 	mrs	r3, BASEPRI
 8009204:	60bb      	str	r3, [r7, #8]
  return(result);
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d007      	beq.n	800921c <osDelay+0x3c>
 800920c:	4b0a      	ldr	r3, [pc, #40]	; (8009238 <osDelay+0x58>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2b02      	cmp	r3, #2
 8009212:	d103      	bne.n	800921c <osDelay+0x3c>
    stat = osErrorISR;
 8009214:	f06f 0305 	mvn.w	r3, #5
 8009218:	617b      	str	r3, [r7, #20]
 800921a:	e007      	b.n	800922c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800921c:	2300      	movs	r3, #0
 800921e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d002      	beq.n	800922c <osDelay+0x4c>
      vTaskDelay(ticks);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f001 f84c 	bl	800a2c4 <vTaskDelay>
    }
  }

  return (stat);
 800922c:	697b      	ldr	r3, [r7, #20]
}
 800922e:	4618      	mov	r0, r3
 8009230:	3718      	adds	r7, #24
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	20000210 	.word	0x20000210

0800923c <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800923c:	b580      	push	{r7, lr}
 800923e:	b088      	sub	sp, #32
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009244:	f3ef 8305 	mrs	r3, IPSR
 8009248:	617b      	str	r3, [r7, #20]
  return(result);
 800924a:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800924c:	2b00      	cmp	r3, #0
 800924e:	d10f      	bne.n	8009270 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009250:	f3ef 8310 	mrs	r3, PRIMASK
 8009254:	613b      	str	r3, [r7, #16]
  return(result);
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d105      	bne.n	8009268 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800925c:	f3ef 8311 	mrs	r3, BASEPRI
 8009260:	60fb      	str	r3, [r7, #12]
  return(result);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d007      	beq.n	8009278 <osDelayUntil+0x3c>
 8009268:	4b13      	ldr	r3, [pc, #76]	; (80092b8 <osDelayUntil+0x7c>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2b02      	cmp	r3, #2
 800926e:	d103      	bne.n	8009278 <osDelayUntil+0x3c>
    stat = osErrorISR;
 8009270:	f06f 0305 	mvn.w	r3, #5
 8009274:	61fb      	str	r3, [r7, #28]
 8009276:	e019      	b.n	80092ac <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 8009278:	2300      	movs	r3, #0
 800927a:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 800927c:	f001 f96c 	bl	800a558 <xTaskGetTickCount>
 8009280:	4603      	mov	r3, r0
 8009282:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	1ad3      	subs	r3, r2, r3
 800928a:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800928c:	69bb      	ldr	r3, [r7, #24]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d009      	beq.n	80092a6 <osDelayUntil+0x6a>
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	2b00      	cmp	r3, #0
 8009296:	db06      	blt.n	80092a6 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 8009298:	f107 0308 	add.w	r3, r7, #8
 800929c:	69b9      	ldr	r1, [r7, #24]
 800929e:	4618      	mov	r0, r3
 80092a0:	f000 ff90 	bl	800a1c4 <vTaskDelayUntil>
 80092a4:	e002      	b.n	80092ac <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80092a6:	f06f 0303 	mvn.w	r3, #3
 80092aa:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 80092ac:	69fb      	ldr	r3, [r7, #28]
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3720      	adds	r7, #32
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}
 80092b6:	bf00      	nop
 80092b8:	20000210 	.word	0x20000210

080092bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80092bc:	b480      	push	{r7}
 80092be:	b085      	sub	sp, #20
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	60f8      	str	r0, [r7, #12]
 80092c4:	60b9      	str	r1, [r7, #8]
 80092c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	4a07      	ldr	r2, [pc, #28]	; (80092e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80092cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	4a06      	ldr	r2, [pc, #24]	; (80092ec <vApplicationGetIdleTaskMemory+0x30>)
 80092d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2280      	movs	r2, #128	; 0x80
 80092d8:	601a      	str	r2, [r3, #0]
}
 80092da:	bf00      	nop
 80092dc:	3714      	adds	r7, #20
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
 80092e6:	bf00      	nop
 80092e8:	20000214 	.word	0x20000214
 80092ec:	20000270 	.word	0x20000270

080092f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80092f0:	b480      	push	{r7}
 80092f2:	b085      	sub	sp, #20
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	60f8      	str	r0, [r7, #12]
 80092f8:	60b9      	str	r1, [r7, #8]
 80092fa:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	4a07      	ldr	r2, [pc, #28]	; (800931c <vApplicationGetTimerTaskMemory+0x2c>)
 8009300:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	4a06      	ldr	r2, [pc, #24]	; (8009320 <vApplicationGetTimerTaskMemory+0x30>)
 8009306:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800930e:	601a      	str	r2, [r3, #0]
}
 8009310:	bf00      	nop
 8009312:	3714      	adds	r7, #20
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr
 800931c:	20000470 	.word	0x20000470
 8009320:	200004cc 	.word	0x200004cc

08009324 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009324:	b480      	push	{r7}
 8009326:	b083      	sub	sp, #12
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f103 0208 	add.w	r2, r3, #8
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800933c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f103 0208 	add.w	r2, r3, #8
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f103 0208 	add.w	r2, r3, #8
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009358:	bf00      	nop
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009364:	b480      	push	{r7}
 8009366:	b083      	sub	sp, #12
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009372:	bf00      	nop
 8009374:	370c      	adds	r7, #12
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr

0800937e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800937e:	b480      	push	{r7}
 8009380:	b085      	sub	sp, #20
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
 8009386:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	68fa      	ldr	r2, [r7, #12]
 8009392:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	689a      	ldr	r2, [r3, #8]
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	683a      	ldr	r2, [r7, #0]
 80093a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	1c5a      	adds	r2, r3, #1
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	601a      	str	r2, [r3, #0]
}
 80093ba:	bf00      	nop
 80093bc:	3714      	adds	r7, #20
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr

080093c6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80093c6:	b480      	push	{r7}
 80093c8:	b085      	sub	sp, #20
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	6078      	str	r0, [r7, #4]
 80093ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093dc:	d103      	bne.n	80093e6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	691b      	ldr	r3, [r3, #16]
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	e00c      	b.n	8009400 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	3308      	adds	r3, #8
 80093ea:	60fb      	str	r3, [r7, #12]
 80093ec:	e002      	b.n	80093f4 <vListInsert+0x2e>
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	60fb      	str	r3, [r7, #12]
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68ba      	ldr	r2, [r7, #8]
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d2f6      	bcs.n	80093ee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	685a      	ldr	r2, [r3, #4]
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	683a      	ldr	r2, [r7, #0]
 800940e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	683a      	ldr	r2, [r7, #0]
 800941a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	1c5a      	adds	r2, r3, #1
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	601a      	str	r2, [r3, #0]
}
 800942c:	bf00      	nop
 800942e:	3714      	adds	r7, #20
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	6892      	ldr	r2, [r2, #8]
 800944e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	6852      	ldr	r2, [r2, #4]
 8009458:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	429a      	cmp	r2, r3
 8009462:	d103      	bne.n	800946c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	689a      	ldr	r2, [r3, #8]
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	1e5a      	subs	r2, r3, #1
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
}
 8009480:	4618      	mov	r0, r3
 8009482:	3714      	adds	r7, #20
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b084      	sub	sp, #16
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d10b      	bne.n	80094b8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80094a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a4:	b672      	cpsid	i
 80094a6:	f383 8811 	msr	BASEPRI, r3
 80094aa:	f3bf 8f6f 	isb	sy
 80094ae:	f3bf 8f4f 	dsb	sy
 80094b2:	b662      	cpsie	i
 80094b4:	60bb      	str	r3, [r7, #8]
 80094b6:	e7fe      	b.n	80094b6 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 80094b8:	f002 f8d6 	bl	800b668 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094c4:	68f9      	ldr	r1, [r7, #12]
 80094c6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80094c8:	fb01 f303 	mul.w	r3, r1, r3
 80094cc:	441a      	add	r2, r3
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2200      	movs	r2, #0
 80094d6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681a      	ldr	r2, [r3, #0]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094e8:	3b01      	subs	r3, #1
 80094ea:	68f9      	ldr	r1, [r7, #12]
 80094ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80094ee:	fb01 f303 	mul.w	r3, r1, r3
 80094f2:	441a      	add	r2, r3
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	22ff      	movs	r2, #255	; 0xff
 80094fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	22ff      	movs	r2, #255	; 0xff
 8009504:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d114      	bne.n	8009538 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	691b      	ldr	r3, [r3, #16]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d01a      	beq.n	800954c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	3310      	adds	r3, #16
 800951a:	4618      	mov	r0, r3
 800951c:	f001 f9a8 	bl	800a870 <xTaskRemoveFromEventList>
 8009520:	4603      	mov	r3, r0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d012      	beq.n	800954c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009526:	4b0d      	ldr	r3, [pc, #52]	; (800955c <xQueueGenericReset+0xd0>)
 8009528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800952c:	601a      	str	r2, [r3, #0]
 800952e:	f3bf 8f4f 	dsb	sy
 8009532:	f3bf 8f6f 	isb	sy
 8009536:	e009      	b.n	800954c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	3310      	adds	r3, #16
 800953c:	4618      	mov	r0, r3
 800953e:	f7ff fef1 	bl	8009324 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3324      	adds	r3, #36	; 0x24
 8009546:	4618      	mov	r0, r3
 8009548:	f7ff feec 	bl	8009324 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800954c:	f002 f8be 	bl	800b6cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009550:	2301      	movs	r3, #1
}
 8009552:	4618      	mov	r0, r3
 8009554:	3710      	adds	r7, #16
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	e000ed04 	.word	0xe000ed04

08009560 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08e      	sub	sp, #56	; 0x38
 8009564:	af02      	add	r7, sp, #8
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	607a      	str	r2, [r7, #4]
 800956c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d10b      	bne.n	800958c <xQueueGenericCreateStatic+0x2c>
 8009574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009578:	b672      	cpsid	i
 800957a:	f383 8811 	msr	BASEPRI, r3
 800957e:	f3bf 8f6f 	isb	sy
 8009582:	f3bf 8f4f 	dsb	sy
 8009586:	b662      	cpsie	i
 8009588:	62bb      	str	r3, [r7, #40]	; 0x28
 800958a:	e7fe      	b.n	800958a <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d10b      	bne.n	80095aa <xQueueGenericCreateStatic+0x4a>
 8009592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009596:	b672      	cpsid	i
 8009598:	f383 8811 	msr	BASEPRI, r3
 800959c:	f3bf 8f6f 	isb	sy
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	b662      	cpsie	i
 80095a6:	627b      	str	r3, [r7, #36]	; 0x24
 80095a8:	e7fe      	b.n	80095a8 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d002      	beq.n	80095b6 <xQueueGenericCreateStatic+0x56>
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d001      	beq.n	80095ba <xQueueGenericCreateStatic+0x5a>
 80095b6:	2301      	movs	r3, #1
 80095b8:	e000      	b.n	80095bc <xQueueGenericCreateStatic+0x5c>
 80095ba:	2300      	movs	r3, #0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10b      	bne.n	80095d8 <xQueueGenericCreateStatic+0x78>
 80095c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c4:	b672      	cpsid	i
 80095c6:	f383 8811 	msr	BASEPRI, r3
 80095ca:	f3bf 8f6f 	isb	sy
 80095ce:	f3bf 8f4f 	dsb	sy
 80095d2:	b662      	cpsie	i
 80095d4:	623b      	str	r3, [r7, #32]
 80095d6:	e7fe      	b.n	80095d6 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d102      	bne.n	80095e4 <xQueueGenericCreateStatic+0x84>
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d101      	bne.n	80095e8 <xQueueGenericCreateStatic+0x88>
 80095e4:	2301      	movs	r3, #1
 80095e6:	e000      	b.n	80095ea <xQueueGenericCreateStatic+0x8a>
 80095e8:	2300      	movs	r3, #0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d10b      	bne.n	8009606 <xQueueGenericCreateStatic+0xa6>
 80095ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f2:	b672      	cpsid	i
 80095f4:	f383 8811 	msr	BASEPRI, r3
 80095f8:	f3bf 8f6f 	isb	sy
 80095fc:	f3bf 8f4f 	dsb	sy
 8009600:	b662      	cpsie	i
 8009602:	61fb      	str	r3, [r7, #28]
 8009604:	e7fe      	b.n	8009604 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009606:	2350      	movs	r3, #80	; 0x50
 8009608:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	2b50      	cmp	r3, #80	; 0x50
 800960e:	d00b      	beq.n	8009628 <xQueueGenericCreateStatic+0xc8>
 8009610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009614:	b672      	cpsid	i
 8009616:	f383 8811 	msr	BASEPRI, r3
 800961a:	f3bf 8f6f 	isb	sy
 800961e:	f3bf 8f4f 	dsb	sy
 8009622:	b662      	cpsie	i
 8009624:	61bb      	str	r3, [r7, #24]
 8009626:	e7fe      	b.n	8009626 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009628:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800962e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009630:	2b00      	cmp	r3, #0
 8009632:	d00d      	beq.n	8009650 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009636:	2201      	movs	r2, #1
 8009638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800963c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	4613      	mov	r3, r2
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	68b9      	ldr	r1, [r7, #8]
 800964a:	68f8      	ldr	r0, [r7, #12]
 800964c:	f000 f805 	bl	800965a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009652:	4618      	mov	r0, r3
 8009654:	3730      	adds	r7, #48	; 0x30
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}

0800965a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800965a:	b580      	push	{r7, lr}
 800965c:	b084      	sub	sp, #16
 800965e:	af00      	add	r7, sp, #0
 8009660:	60f8      	str	r0, [r7, #12]
 8009662:	60b9      	str	r1, [r7, #8]
 8009664:	607a      	str	r2, [r7, #4]
 8009666:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d103      	bne.n	8009676 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800966e:	69bb      	ldr	r3, [r7, #24]
 8009670:	69ba      	ldr	r2, [r7, #24]
 8009672:	601a      	str	r2, [r3, #0]
 8009674:	e002      	b.n	800967c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009676:	69bb      	ldr	r3, [r7, #24]
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	68fa      	ldr	r2, [r7, #12]
 8009680:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	68ba      	ldr	r2, [r7, #8]
 8009686:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009688:	2101      	movs	r1, #1
 800968a:	69b8      	ldr	r0, [r7, #24]
 800968c:	f7ff fefe 	bl	800948c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	78fa      	ldrb	r2, [r7, #3]
 8009694:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009698:	bf00      	nop
 800969a:	3710      	adds	r7, #16
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b08e      	sub	sp, #56	; 0x38
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	60f8      	str	r0, [r7, #12]
 80096a8:	60b9      	str	r1, [r7, #8]
 80096aa:	607a      	str	r2, [r7, #4]
 80096ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80096ae:	2300      	movs	r3, #0
 80096b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80096b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d10b      	bne.n	80096d4 <xQueueGenericSend+0x34>
 80096bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096c0:	b672      	cpsid	i
 80096c2:	f383 8811 	msr	BASEPRI, r3
 80096c6:	f3bf 8f6f 	isb	sy
 80096ca:	f3bf 8f4f 	dsb	sy
 80096ce:	b662      	cpsie	i
 80096d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80096d2:	e7fe      	b.n	80096d2 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d103      	bne.n	80096e2 <xQueueGenericSend+0x42>
 80096da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d101      	bne.n	80096e6 <xQueueGenericSend+0x46>
 80096e2:	2301      	movs	r3, #1
 80096e4:	e000      	b.n	80096e8 <xQueueGenericSend+0x48>
 80096e6:	2300      	movs	r3, #0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10b      	bne.n	8009704 <xQueueGenericSend+0x64>
 80096ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f0:	b672      	cpsid	i
 80096f2:	f383 8811 	msr	BASEPRI, r3
 80096f6:	f3bf 8f6f 	isb	sy
 80096fa:	f3bf 8f4f 	dsb	sy
 80096fe:	b662      	cpsie	i
 8009700:	627b      	str	r3, [r7, #36]	; 0x24
 8009702:	e7fe      	b.n	8009702 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	2b02      	cmp	r3, #2
 8009708:	d103      	bne.n	8009712 <xQueueGenericSend+0x72>
 800970a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800970c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800970e:	2b01      	cmp	r3, #1
 8009710:	d101      	bne.n	8009716 <xQueueGenericSend+0x76>
 8009712:	2301      	movs	r3, #1
 8009714:	e000      	b.n	8009718 <xQueueGenericSend+0x78>
 8009716:	2300      	movs	r3, #0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d10b      	bne.n	8009734 <xQueueGenericSend+0x94>
 800971c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009720:	b672      	cpsid	i
 8009722:	f383 8811 	msr	BASEPRI, r3
 8009726:	f3bf 8f6f 	isb	sy
 800972a:	f3bf 8f4f 	dsb	sy
 800972e:	b662      	cpsie	i
 8009730:	623b      	str	r3, [r7, #32]
 8009732:	e7fe      	b.n	8009732 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009734:	f001 fa5a 	bl	800abec <xTaskGetSchedulerState>
 8009738:	4603      	mov	r3, r0
 800973a:	2b00      	cmp	r3, #0
 800973c:	d102      	bne.n	8009744 <xQueueGenericSend+0xa4>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d101      	bne.n	8009748 <xQueueGenericSend+0xa8>
 8009744:	2301      	movs	r3, #1
 8009746:	e000      	b.n	800974a <xQueueGenericSend+0xaa>
 8009748:	2300      	movs	r3, #0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d10b      	bne.n	8009766 <xQueueGenericSend+0xc6>
 800974e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009752:	b672      	cpsid	i
 8009754:	f383 8811 	msr	BASEPRI, r3
 8009758:	f3bf 8f6f 	isb	sy
 800975c:	f3bf 8f4f 	dsb	sy
 8009760:	b662      	cpsie	i
 8009762:	61fb      	str	r3, [r7, #28]
 8009764:	e7fe      	b.n	8009764 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009766:	f001 ff7f 	bl	800b668 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800976a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800976c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800976e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009772:	429a      	cmp	r2, r3
 8009774:	d302      	bcc.n	800977c <xQueueGenericSend+0xdc>
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	2b02      	cmp	r3, #2
 800977a:	d129      	bne.n	80097d0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800977c:	683a      	ldr	r2, [r7, #0]
 800977e:	68b9      	ldr	r1, [r7, #8]
 8009780:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009782:	f000 fa0d 	bl	8009ba0 <prvCopyDataToQueue>
 8009786:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800978a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800978c:	2b00      	cmp	r3, #0
 800978e:	d010      	beq.n	80097b2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009792:	3324      	adds	r3, #36	; 0x24
 8009794:	4618      	mov	r0, r3
 8009796:	f001 f86b 	bl	800a870 <xTaskRemoveFromEventList>
 800979a:	4603      	mov	r3, r0
 800979c:	2b00      	cmp	r3, #0
 800979e:	d013      	beq.n	80097c8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80097a0:	4b3f      	ldr	r3, [pc, #252]	; (80098a0 <xQueueGenericSend+0x200>)
 80097a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097a6:	601a      	str	r2, [r3, #0]
 80097a8:	f3bf 8f4f 	dsb	sy
 80097ac:	f3bf 8f6f 	isb	sy
 80097b0:	e00a      	b.n	80097c8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80097b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d007      	beq.n	80097c8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80097b8:	4b39      	ldr	r3, [pc, #228]	; (80098a0 <xQueueGenericSend+0x200>)
 80097ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097be:	601a      	str	r2, [r3, #0]
 80097c0:	f3bf 8f4f 	dsb	sy
 80097c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80097c8:	f001 ff80 	bl	800b6cc <vPortExitCritical>
				return pdPASS;
 80097cc:	2301      	movs	r3, #1
 80097ce:	e063      	b.n	8009898 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d103      	bne.n	80097de <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80097d6:	f001 ff79 	bl	800b6cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80097da:	2300      	movs	r3, #0
 80097dc:	e05c      	b.n	8009898 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80097de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d106      	bne.n	80097f2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80097e4:	f107 0314 	add.w	r3, r7, #20
 80097e8:	4618      	mov	r0, r3
 80097ea:	f001 f8a5 	bl	800a938 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80097ee:	2301      	movs	r3, #1
 80097f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80097f2:	f001 ff6b 	bl	800b6cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80097f6:	f000 fe03 	bl	800a400 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80097fa:	f001 ff35 	bl	800b668 <vPortEnterCritical>
 80097fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009800:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009804:	b25b      	sxtb	r3, r3
 8009806:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800980a:	d103      	bne.n	8009814 <xQueueGenericSend+0x174>
 800980c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800980e:	2200      	movs	r2, #0
 8009810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009816:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800981a:	b25b      	sxtb	r3, r3
 800981c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009820:	d103      	bne.n	800982a <xQueueGenericSend+0x18a>
 8009822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009824:	2200      	movs	r2, #0
 8009826:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800982a:	f001 ff4f 	bl	800b6cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800982e:	1d3a      	adds	r2, r7, #4
 8009830:	f107 0314 	add.w	r3, r7, #20
 8009834:	4611      	mov	r1, r2
 8009836:	4618      	mov	r0, r3
 8009838:	f001 f894 	bl	800a964 <xTaskCheckForTimeOut>
 800983c:	4603      	mov	r3, r0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d124      	bne.n	800988c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009842:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009844:	f000 faa4 	bl	8009d90 <prvIsQueueFull>
 8009848:	4603      	mov	r3, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d018      	beq.n	8009880 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800984e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009850:	3310      	adds	r3, #16
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	4611      	mov	r1, r2
 8009856:	4618      	mov	r0, r3
 8009858:	f000 ffb8 	bl	800a7cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800985c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800985e:	f000 fa2f 	bl	8009cc0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009862:	f000 fddb 	bl	800a41c <xTaskResumeAll>
 8009866:	4603      	mov	r3, r0
 8009868:	2b00      	cmp	r3, #0
 800986a:	f47f af7c 	bne.w	8009766 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800986e:	4b0c      	ldr	r3, [pc, #48]	; (80098a0 <xQueueGenericSend+0x200>)
 8009870:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009874:	601a      	str	r2, [r3, #0]
 8009876:	f3bf 8f4f 	dsb	sy
 800987a:	f3bf 8f6f 	isb	sy
 800987e:	e772      	b.n	8009766 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009880:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009882:	f000 fa1d 	bl	8009cc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009886:	f000 fdc9 	bl	800a41c <xTaskResumeAll>
 800988a:	e76c      	b.n	8009766 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800988c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800988e:	f000 fa17 	bl	8009cc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009892:	f000 fdc3 	bl	800a41c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009896:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009898:	4618      	mov	r0, r3
 800989a:	3738      	adds	r7, #56	; 0x38
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	e000ed04 	.word	0xe000ed04

080098a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b08e      	sub	sp, #56	; 0x38
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	60f8      	str	r0, [r7, #12]
 80098ac:	60b9      	str	r1, [r7, #8]
 80098ae:	607a      	str	r2, [r7, #4]
 80098b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80098b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10b      	bne.n	80098d4 <xQueueGenericSendFromISR+0x30>
 80098bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c0:	b672      	cpsid	i
 80098c2:	f383 8811 	msr	BASEPRI, r3
 80098c6:	f3bf 8f6f 	isb	sy
 80098ca:	f3bf 8f4f 	dsb	sy
 80098ce:	b662      	cpsie	i
 80098d0:	627b      	str	r3, [r7, #36]	; 0x24
 80098d2:	e7fe      	b.n	80098d2 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d103      	bne.n	80098e2 <xQueueGenericSendFromISR+0x3e>
 80098da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <xQueueGenericSendFromISR+0x42>
 80098e2:	2301      	movs	r3, #1
 80098e4:	e000      	b.n	80098e8 <xQueueGenericSendFromISR+0x44>
 80098e6:	2300      	movs	r3, #0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10b      	bne.n	8009904 <xQueueGenericSendFromISR+0x60>
 80098ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f0:	b672      	cpsid	i
 80098f2:	f383 8811 	msr	BASEPRI, r3
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	f3bf 8f4f 	dsb	sy
 80098fe:	b662      	cpsie	i
 8009900:	623b      	str	r3, [r7, #32]
 8009902:	e7fe      	b.n	8009902 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	2b02      	cmp	r3, #2
 8009908:	d103      	bne.n	8009912 <xQueueGenericSendFromISR+0x6e>
 800990a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800990e:	2b01      	cmp	r3, #1
 8009910:	d101      	bne.n	8009916 <xQueueGenericSendFromISR+0x72>
 8009912:	2301      	movs	r3, #1
 8009914:	e000      	b.n	8009918 <xQueueGenericSendFromISR+0x74>
 8009916:	2300      	movs	r3, #0
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10b      	bne.n	8009934 <xQueueGenericSendFromISR+0x90>
 800991c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009920:	b672      	cpsid	i
 8009922:	f383 8811 	msr	BASEPRI, r3
 8009926:	f3bf 8f6f 	isb	sy
 800992a:	f3bf 8f4f 	dsb	sy
 800992e:	b662      	cpsie	i
 8009930:	61fb      	str	r3, [r7, #28]
 8009932:	e7fe      	b.n	8009932 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009934:	f001 ff78 	bl	800b828 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009938:	f3ef 8211 	mrs	r2, BASEPRI
 800993c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009940:	b672      	cpsid	i
 8009942:	f383 8811 	msr	BASEPRI, r3
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	f3bf 8f4f 	dsb	sy
 800994e:	b662      	cpsie	i
 8009950:	61ba      	str	r2, [r7, #24]
 8009952:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009954:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009956:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800995c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009960:	429a      	cmp	r2, r3
 8009962:	d302      	bcc.n	800996a <xQueueGenericSendFromISR+0xc6>
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	2b02      	cmp	r3, #2
 8009968:	d12c      	bne.n	80099c4 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800996a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800996c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009970:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009974:	683a      	ldr	r2, [r7, #0]
 8009976:	68b9      	ldr	r1, [r7, #8]
 8009978:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800997a:	f000 f911 	bl	8009ba0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800997e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8009982:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009986:	d112      	bne.n	80099ae <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800998a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800998c:	2b00      	cmp	r3, #0
 800998e:	d016      	beq.n	80099be <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009992:	3324      	adds	r3, #36	; 0x24
 8009994:	4618      	mov	r0, r3
 8009996:	f000 ff6b 	bl	800a870 <xTaskRemoveFromEventList>
 800999a:	4603      	mov	r3, r0
 800999c:	2b00      	cmp	r3, #0
 800999e:	d00e      	beq.n	80099be <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00b      	beq.n	80099be <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2201      	movs	r2, #1
 80099aa:	601a      	str	r2, [r3, #0]
 80099ac:	e007      	b.n	80099be <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80099ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80099b2:	3301      	adds	r3, #1
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	b25a      	sxtb	r2, r3
 80099b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80099be:	2301      	movs	r3, #1
 80099c0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80099c2:	e001      	b.n	80099c8 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80099c4:	2300      	movs	r3, #0
 80099c6:	637b      	str	r3, [r7, #52]	; 0x34
 80099c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ca:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80099d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3738      	adds	r7, #56	; 0x38
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b08c      	sub	sp, #48	; 0x30
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80099e8:	2300      	movs	r3, #0
 80099ea:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80099f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10b      	bne.n	8009a0e <xQueueReceive+0x32>
	__asm volatile
 80099f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099fa:	b672      	cpsid	i
 80099fc:	f383 8811 	msr	BASEPRI, r3
 8009a00:	f3bf 8f6f 	isb	sy
 8009a04:	f3bf 8f4f 	dsb	sy
 8009a08:	b662      	cpsie	i
 8009a0a:	623b      	str	r3, [r7, #32]
 8009a0c:	e7fe      	b.n	8009a0c <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d103      	bne.n	8009a1c <xQueueReceive+0x40>
 8009a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d101      	bne.n	8009a20 <xQueueReceive+0x44>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e000      	b.n	8009a22 <xQueueReceive+0x46>
 8009a20:	2300      	movs	r3, #0
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d10b      	bne.n	8009a3e <xQueueReceive+0x62>
 8009a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a2a:	b672      	cpsid	i
 8009a2c:	f383 8811 	msr	BASEPRI, r3
 8009a30:	f3bf 8f6f 	isb	sy
 8009a34:	f3bf 8f4f 	dsb	sy
 8009a38:	b662      	cpsie	i
 8009a3a:	61fb      	str	r3, [r7, #28]
 8009a3c:	e7fe      	b.n	8009a3c <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a3e:	f001 f8d5 	bl	800abec <xTaskGetSchedulerState>
 8009a42:	4603      	mov	r3, r0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d102      	bne.n	8009a4e <xQueueReceive+0x72>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d101      	bne.n	8009a52 <xQueueReceive+0x76>
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e000      	b.n	8009a54 <xQueueReceive+0x78>
 8009a52:	2300      	movs	r3, #0
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d10b      	bne.n	8009a70 <xQueueReceive+0x94>
 8009a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5c:	b672      	cpsid	i
 8009a5e:	f383 8811 	msr	BASEPRI, r3
 8009a62:	f3bf 8f6f 	isb	sy
 8009a66:	f3bf 8f4f 	dsb	sy
 8009a6a:	b662      	cpsie	i
 8009a6c:	61bb      	str	r3, [r7, #24]
 8009a6e:	e7fe      	b.n	8009a6e <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a70:	f001 fdfa 	bl	800b668 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a78:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d01f      	beq.n	8009ac0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a80:	68b9      	ldr	r1, [r7, #8]
 8009a82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a84:	f000 f8f6 	bl	8009c74 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8a:	1e5a      	subs	r2, r3, #1
 8009a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a8e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a92:	691b      	ldr	r3, [r3, #16]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d00f      	beq.n	8009ab8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9a:	3310      	adds	r3, #16
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f000 fee7 	bl	800a870 <xTaskRemoveFromEventList>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d007      	beq.n	8009ab8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009aa8:	4b3c      	ldr	r3, [pc, #240]	; (8009b9c <xQueueReceive+0x1c0>)
 8009aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aae:	601a      	str	r2, [r3, #0]
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ab8:	f001 fe08 	bl	800b6cc <vPortExitCritical>
				return pdPASS;
 8009abc:	2301      	movs	r3, #1
 8009abe:	e069      	b.n	8009b94 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d103      	bne.n	8009ace <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ac6:	f001 fe01 	bl	800b6cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009aca:	2300      	movs	r3, #0
 8009acc:	e062      	b.n	8009b94 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d106      	bne.n	8009ae2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ad4:	f107 0310 	add.w	r3, r7, #16
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f000 ff2d 	bl	800a938 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ae2:	f001 fdf3 	bl	800b6cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ae6:	f000 fc8b 	bl	800a400 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009aea:	f001 fdbd 	bl	800b668 <vPortEnterCritical>
 8009aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009af0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009af4:	b25b      	sxtb	r3, r3
 8009af6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009afa:	d103      	bne.n	8009b04 <xQueueReceive+0x128>
 8009afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afe:	2200      	movs	r2, #0
 8009b00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b0a:	b25b      	sxtb	r3, r3
 8009b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b10:	d103      	bne.n	8009b1a <xQueueReceive+0x13e>
 8009b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b1a:	f001 fdd7 	bl	800b6cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b1e:	1d3a      	adds	r2, r7, #4
 8009b20:	f107 0310 	add.w	r3, r7, #16
 8009b24:	4611      	mov	r1, r2
 8009b26:	4618      	mov	r0, r3
 8009b28:	f000 ff1c 	bl	800a964 <xTaskCheckForTimeOut>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d123      	bne.n	8009b7a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b34:	f000 f916 	bl	8009d64 <prvIsQueueEmpty>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d017      	beq.n	8009b6e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b40:	3324      	adds	r3, #36	; 0x24
 8009b42:	687a      	ldr	r2, [r7, #4]
 8009b44:	4611      	mov	r1, r2
 8009b46:	4618      	mov	r0, r3
 8009b48:	f000 fe40 	bl	800a7cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b4e:	f000 f8b7 	bl	8009cc0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b52:	f000 fc63 	bl	800a41c <xTaskResumeAll>
 8009b56:	4603      	mov	r3, r0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d189      	bne.n	8009a70 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009b5c:	4b0f      	ldr	r3, [pc, #60]	; (8009b9c <xQueueReceive+0x1c0>)
 8009b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b62:	601a      	str	r2, [r3, #0]
 8009b64:	f3bf 8f4f 	dsb	sy
 8009b68:	f3bf 8f6f 	isb	sy
 8009b6c:	e780      	b.n	8009a70 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b70:	f000 f8a6 	bl	8009cc0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b74:	f000 fc52 	bl	800a41c <xTaskResumeAll>
 8009b78:	e77a      	b.n	8009a70 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b7c:	f000 f8a0 	bl	8009cc0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b80:	f000 fc4c 	bl	800a41c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b86:	f000 f8ed 	bl	8009d64 <prvIsQueueEmpty>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	f43f af6f 	beq.w	8009a70 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b92:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3730      	adds	r7, #48	; 0x30
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	e000ed04 	.word	0xe000ed04

08009ba0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b086      	sub	sp, #24
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009bac:	2300      	movs	r3, #0
 8009bae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bb4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d10d      	bne.n	8009bda <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d14d      	bne.n	8009c62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	689b      	ldr	r3, [r3, #8]
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f001 f82c 	bl	800ac28 <xTaskPriorityDisinherit>
 8009bd0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	609a      	str	r2, [r3, #8]
 8009bd8:	e043      	b.n	8009c62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d119      	bne.n	8009c14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6858      	ldr	r0, [r3, #4]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be8:	461a      	mov	r2, r3
 8009bea:	68b9      	ldr	r1, [r7, #8]
 8009bec:	f002 f90a 	bl	800be04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	685a      	ldr	r2, [r3, #4]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf8:	441a      	add	r2, r3
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	685a      	ldr	r2, [r3, #4]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d32b      	bcc.n	8009c62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	605a      	str	r2, [r3, #4]
 8009c12:	e026      	b.n	8009c62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	68d8      	ldr	r0, [r3, #12]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	68b9      	ldr	r1, [r7, #8]
 8009c20:	f002 f8f0 	bl	800be04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	68da      	ldr	r2, [r3, #12]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c2c:	425b      	negs	r3, r3
 8009c2e:	441a      	add	r2, r3
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	68da      	ldr	r2, [r3, #12]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d207      	bcs.n	8009c50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	689a      	ldr	r2, [r3, #8]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c48:	425b      	negs	r3, r3
 8009c4a:	441a      	add	r2, r3
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2b02      	cmp	r3, #2
 8009c54:	d105      	bne.n	8009c62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d002      	beq.n	8009c62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	1c5a      	adds	r2, r3, #1
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009c6a:	697b      	ldr	r3, [r7, #20]
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3718      	adds	r7, #24
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
 8009c7c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d018      	beq.n	8009cb8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	68da      	ldr	r2, [r3, #12]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c8e:	441a      	add	r2, r3
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	68da      	ldr	r2, [r3, #12]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d303      	bcc.n	8009ca8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	68d9      	ldr	r1, [r3, #12]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	6838      	ldr	r0, [r7, #0]
 8009cb4:	f002 f8a6 	bl	800be04 <memcpy>
	}
}
 8009cb8:	bf00      	nop
 8009cba:	3708      	adds	r7, #8
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009cc8:	f001 fcce 	bl	800b668 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cd2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cd4:	e011      	b.n	8009cfa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d012      	beq.n	8009d04 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	3324      	adds	r3, #36	; 0x24
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f000 fdc4 	bl	800a870 <xTaskRemoveFromEventList>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d001      	beq.n	8009cf2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009cee:	f000 fe9d 	bl	800aa2c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009cf2:	7bfb      	ldrb	r3, [r7, #15]
 8009cf4:	3b01      	subs	r3, #1
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	dce9      	bgt.n	8009cd6 <prvUnlockQueue+0x16>
 8009d02:	e000      	b.n	8009d06 <prvUnlockQueue+0x46>
					break;
 8009d04:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	22ff      	movs	r2, #255	; 0xff
 8009d0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009d0e:	f001 fcdd 	bl	800b6cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009d12:	f001 fca9 	bl	800b668 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d1c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d1e:	e011      	b.n	8009d44 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	691b      	ldr	r3, [r3, #16]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d012      	beq.n	8009d4e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	3310      	adds	r3, #16
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f000 fd9f 	bl	800a870 <xTaskRemoveFromEventList>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d001      	beq.n	8009d3c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009d38:	f000 fe78 	bl	800aa2c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d3c:	7bbb      	ldrb	r3, [r7, #14]
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	dce9      	bgt.n	8009d20 <prvUnlockQueue+0x60>
 8009d4c:	e000      	b.n	8009d50 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009d4e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	22ff      	movs	r2, #255	; 0xff
 8009d54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009d58:	f001 fcb8 	bl	800b6cc <vPortExitCritical>
}
 8009d5c:	bf00      	nop
 8009d5e:	3710      	adds	r7, #16
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d6c:	f001 fc7c 	bl	800b668 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d102      	bne.n	8009d7e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	60fb      	str	r3, [r7, #12]
 8009d7c:	e001      	b.n	8009d82 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d82:	f001 fca3 	bl	800b6cc <vPortExitCritical>

	return xReturn;
 8009d86:	68fb      	ldr	r3, [r7, #12]
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3710      	adds	r7, #16
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b084      	sub	sp, #16
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d98:	f001 fc66 	bl	800b668 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d102      	bne.n	8009dae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009da8:	2301      	movs	r3, #1
 8009daa:	60fb      	str	r3, [r7, #12]
 8009dac:	e001      	b.n	8009db2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009dae:	2300      	movs	r3, #0
 8009db0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009db2:	f001 fc8b 	bl	800b6cc <vPortExitCritical>

	return xReturn;
 8009db6:	68fb      	ldr	r3, [r7, #12]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3710      	adds	r7, #16
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b085      	sub	sp, #20
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009dca:	2300      	movs	r3, #0
 8009dcc:	60fb      	str	r3, [r7, #12]
 8009dce:	e014      	b.n	8009dfa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009dd0:	4a0e      	ldr	r2, [pc, #56]	; (8009e0c <vQueueAddToRegistry+0x4c>)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d10b      	bne.n	8009df4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009ddc:	490b      	ldr	r1, [pc, #44]	; (8009e0c <vQueueAddToRegistry+0x4c>)
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	683a      	ldr	r2, [r7, #0]
 8009de2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009de6:	4a09      	ldr	r2, [pc, #36]	; (8009e0c <vQueueAddToRegistry+0x4c>)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	00db      	lsls	r3, r3, #3
 8009dec:	4413      	add	r3, r2
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009df2:	e005      	b.n	8009e00 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	3301      	adds	r3, #1
 8009df8:	60fb      	str	r3, [r7, #12]
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2b07      	cmp	r3, #7
 8009dfe:	d9e7      	bls.n	8009dd0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009e00:	bf00      	nop
 8009e02:	3714      	adds	r7, #20
 8009e04:	46bd      	mov	sp, r7
 8009e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0a:	4770      	bx	lr
 8009e0c:	20005184 	.word	0x20005184

08009e10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b086      	sub	sp, #24
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	60b9      	str	r1, [r7, #8]
 8009e1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009e20:	f001 fc22 	bl	800b668 <vPortEnterCritical>
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e2a:	b25b      	sxtb	r3, r3
 8009e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e30:	d103      	bne.n	8009e3a <vQueueWaitForMessageRestricted+0x2a>
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	2200      	movs	r2, #0
 8009e36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e40:	b25b      	sxtb	r3, r3
 8009e42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e46:	d103      	bne.n	8009e50 <vQueueWaitForMessageRestricted+0x40>
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e50:	f001 fc3c 	bl	800b6cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d106      	bne.n	8009e6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	3324      	adds	r3, #36	; 0x24
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	68b9      	ldr	r1, [r7, #8]
 8009e64:	4618      	mov	r0, r3
 8009e66:	f000 fcd7 	bl	800a818 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009e6a:	6978      	ldr	r0, [r7, #20]
 8009e6c:	f7ff ff28 	bl	8009cc0 <prvUnlockQueue>
	}
 8009e70:	bf00      	nop
 8009e72:	3718      	adds	r7, #24
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b08e      	sub	sp, #56	; 0x38
 8009e7c:	af04      	add	r7, sp, #16
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	60b9      	str	r1, [r7, #8]
 8009e82:	607a      	str	r2, [r7, #4]
 8009e84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d10b      	bne.n	8009ea4 <xTaskCreateStatic+0x2c>
 8009e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e90:	b672      	cpsid	i
 8009e92:	f383 8811 	msr	BASEPRI, r3
 8009e96:	f3bf 8f6f 	isb	sy
 8009e9a:	f3bf 8f4f 	dsb	sy
 8009e9e:	b662      	cpsie	i
 8009ea0:	623b      	str	r3, [r7, #32]
 8009ea2:	e7fe      	b.n	8009ea2 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d10b      	bne.n	8009ec2 <xTaskCreateStatic+0x4a>
 8009eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eae:	b672      	cpsid	i
 8009eb0:	f383 8811 	msr	BASEPRI, r3
 8009eb4:	f3bf 8f6f 	isb	sy
 8009eb8:	f3bf 8f4f 	dsb	sy
 8009ebc:	b662      	cpsie	i
 8009ebe:	61fb      	str	r3, [r7, #28]
 8009ec0:	e7fe      	b.n	8009ec0 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009ec2:	235c      	movs	r3, #92	; 0x5c
 8009ec4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	2b5c      	cmp	r3, #92	; 0x5c
 8009eca:	d00b      	beq.n	8009ee4 <xTaskCreateStatic+0x6c>
 8009ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed0:	b672      	cpsid	i
 8009ed2:	f383 8811 	msr	BASEPRI, r3
 8009ed6:	f3bf 8f6f 	isb	sy
 8009eda:	f3bf 8f4f 	dsb	sy
 8009ede:	b662      	cpsie	i
 8009ee0:	61bb      	str	r3, [r7, #24]
 8009ee2:	e7fe      	b.n	8009ee2 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ee4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d01e      	beq.n	8009f2a <xTaskCreateStatic+0xb2>
 8009eec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d01b      	beq.n	8009f2a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009efa:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efe:	2202      	movs	r2, #2
 8009f00:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009f04:	2300      	movs	r3, #0
 8009f06:	9303      	str	r3, [sp, #12]
 8009f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0a:	9302      	str	r3, [sp, #8]
 8009f0c:	f107 0314 	add.w	r3, r7, #20
 8009f10:	9301      	str	r3, [sp, #4]
 8009f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f14:	9300      	str	r3, [sp, #0]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	687a      	ldr	r2, [r7, #4]
 8009f1a:	68b9      	ldr	r1, [r7, #8]
 8009f1c:	68f8      	ldr	r0, [r7, #12]
 8009f1e:	f000 f850 	bl	8009fc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f24:	f000 f8de 	bl	800a0e4 <prvAddNewTaskToReadyList>
 8009f28:	e001      	b.n	8009f2e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009f2e:	697b      	ldr	r3, [r7, #20]
	}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3728      	adds	r7, #40	; 0x28
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b08c      	sub	sp, #48	; 0x30
 8009f3c:	af04      	add	r7, sp, #16
 8009f3e:	60f8      	str	r0, [r7, #12]
 8009f40:	60b9      	str	r1, [r7, #8]
 8009f42:	603b      	str	r3, [r7, #0]
 8009f44:	4613      	mov	r3, r2
 8009f46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009f48:	88fb      	ldrh	r3, [r7, #6]
 8009f4a:	009b      	lsls	r3, r3, #2
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f001 fcad 	bl	800b8ac <pvPortMalloc>
 8009f52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d00e      	beq.n	8009f78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009f5a:	205c      	movs	r0, #92	; 0x5c
 8009f5c:	f001 fca6 	bl	800b8ac <pvPortMalloc>
 8009f60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009f62:	69fb      	ldr	r3, [r7, #28]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d003      	beq.n	8009f70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	697a      	ldr	r2, [r7, #20]
 8009f6c:	631a      	str	r2, [r3, #48]	; 0x30
 8009f6e:	e005      	b.n	8009f7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009f70:	6978      	ldr	r0, [r7, #20]
 8009f72:	f001 fd63 	bl	800ba3c <vPortFree>
 8009f76:	e001      	b.n	8009f7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009f7c:	69fb      	ldr	r3, [r7, #28]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d017      	beq.n	8009fb2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009f82:	69fb      	ldr	r3, [r7, #28]
 8009f84:	2200      	movs	r2, #0
 8009f86:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009f8a:	88fa      	ldrh	r2, [r7, #6]
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	9303      	str	r3, [sp, #12]
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	9302      	str	r3, [sp, #8]
 8009f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f96:	9301      	str	r3, [sp, #4]
 8009f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f9a:	9300      	str	r3, [sp, #0]
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	68b9      	ldr	r1, [r7, #8]
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f000 f80e 	bl	8009fc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009fa6:	69f8      	ldr	r0, [r7, #28]
 8009fa8:	f000 f89c 	bl	800a0e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009fac:	2301      	movs	r3, #1
 8009fae:	61bb      	str	r3, [r7, #24]
 8009fb0:	e002      	b.n	8009fb8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009fb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009fb6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009fb8:	69bb      	ldr	r3, [r7, #24]
	}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3720      	adds	r7, #32
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}

08009fc2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009fc2:	b580      	push	{r7, lr}
 8009fc4:	b088      	sub	sp, #32
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	60f8      	str	r0, [r7, #12]
 8009fca:	60b9      	str	r1, [r7, #8]
 8009fcc:	607a      	str	r2, [r7, #4]
 8009fce:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fd2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	009b      	lsls	r3, r3, #2
 8009fd8:	461a      	mov	r2, r3
 8009fda:	21a5      	movs	r1, #165	; 0xa5
 8009fdc:	f001 ff1d 	bl	800be1a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fe4:	6879      	ldr	r1, [r7, #4]
 8009fe6:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009fea:	440b      	add	r3, r1
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	4413      	add	r3, r2
 8009ff0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009ff2:	69bb      	ldr	r3, [r7, #24]
 8009ff4:	f023 0307 	bic.w	r3, r3, #7
 8009ff8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	f003 0307 	and.w	r3, r3, #7
 800a000:	2b00      	cmp	r3, #0
 800a002:	d00b      	beq.n	800a01c <prvInitialiseNewTask+0x5a>
 800a004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a008:	b672      	cpsid	i
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	b662      	cpsie	i
 800a018:	617b      	str	r3, [r7, #20]
 800a01a:	e7fe      	b.n	800a01a <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d01f      	beq.n	800a062 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a022:	2300      	movs	r3, #0
 800a024:	61fb      	str	r3, [r7, #28]
 800a026:	e012      	b.n	800a04e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a028:	68ba      	ldr	r2, [r7, #8]
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	4413      	add	r3, r2
 800a02e:	7819      	ldrb	r1, [r3, #0]
 800a030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a032:	69fb      	ldr	r3, [r7, #28]
 800a034:	4413      	add	r3, r2
 800a036:	3334      	adds	r3, #52	; 0x34
 800a038:	460a      	mov	r2, r1
 800a03a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a03c:	68ba      	ldr	r2, [r7, #8]
 800a03e:	69fb      	ldr	r3, [r7, #28]
 800a040:	4413      	add	r3, r2
 800a042:	781b      	ldrb	r3, [r3, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d006      	beq.n	800a056 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a048:	69fb      	ldr	r3, [r7, #28]
 800a04a:	3301      	adds	r3, #1
 800a04c:	61fb      	str	r3, [r7, #28]
 800a04e:	69fb      	ldr	r3, [r7, #28]
 800a050:	2b0f      	cmp	r3, #15
 800a052:	d9e9      	bls.n	800a028 <prvInitialiseNewTask+0x66>
 800a054:	e000      	b.n	800a058 <prvInitialiseNewTask+0x96>
			{
				break;
 800a056:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a05a:	2200      	movs	r2, #0
 800a05c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a060:	e003      	b.n	800a06a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a064:	2200      	movs	r2, #0
 800a066:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a06a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a06c:	2b37      	cmp	r3, #55	; 0x37
 800a06e:	d901      	bls.n	800a074 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a070:	2337      	movs	r3, #55	; 0x37
 800a072:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a078:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a07c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a07e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a082:	2200      	movs	r2, #0
 800a084:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a088:	3304      	adds	r3, #4
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7ff f96a 	bl	8009364 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a092:	3318      	adds	r3, #24
 800a094:	4618      	mov	r0, r3
 800a096:	f7ff f965 	bl	8009364 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a09a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a09c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a09e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a0aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a0b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a0be:	683a      	ldr	r2, [r7, #0]
 800a0c0:	68f9      	ldr	r1, [r7, #12]
 800a0c2:	69b8      	ldr	r0, [r7, #24]
 800a0c4:	f001 f9c8 	bl	800b458 <pxPortInitialiseStack>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a0ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d002      	beq.n	800a0da <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0da:	bf00      	nop
 800a0dc:	3720      	adds	r7, #32
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
	...

0800a0e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b082      	sub	sp, #8
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a0ec:	f001 fabc 	bl	800b668 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a0f0:	4b2d      	ldr	r3, [pc, #180]	; (800a1a8 <prvAddNewTaskToReadyList+0xc4>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	4a2c      	ldr	r2, [pc, #176]	; (800a1a8 <prvAddNewTaskToReadyList+0xc4>)
 800a0f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a0fa:	4b2c      	ldr	r3, [pc, #176]	; (800a1ac <prvAddNewTaskToReadyList+0xc8>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d109      	bne.n	800a116 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a102:	4a2a      	ldr	r2, [pc, #168]	; (800a1ac <prvAddNewTaskToReadyList+0xc8>)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a108:	4b27      	ldr	r3, [pc, #156]	; (800a1a8 <prvAddNewTaskToReadyList+0xc4>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d110      	bne.n	800a132 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a110:	f000 fcb0 	bl	800aa74 <prvInitialiseTaskLists>
 800a114:	e00d      	b.n	800a132 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a116:	4b26      	ldr	r3, [pc, #152]	; (800a1b0 <prvAddNewTaskToReadyList+0xcc>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d109      	bne.n	800a132 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a11e:	4b23      	ldr	r3, [pc, #140]	; (800a1ac <prvAddNewTaskToReadyList+0xc8>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a128:	429a      	cmp	r2, r3
 800a12a:	d802      	bhi.n	800a132 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a12c:	4a1f      	ldr	r2, [pc, #124]	; (800a1ac <prvAddNewTaskToReadyList+0xc8>)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a132:	4b20      	ldr	r3, [pc, #128]	; (800a1b4 <prvAddNewTaskToReadyList+0xd0>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	3301      	adds	r3, #1
 800a138:	4a1e      	ldr	r2, [pc, #120]	; (800a1b4 <prvAddNewTaskToReadyList+0xd0>)
 800a13a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a13c:	4b1d      	ldr	r3, [pc, #116]	; (800a1b4 <prvAddNewTaskToReadyList+0xd0>)
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a148:	4b1b      	ldr	r3, [pc, #108]	; (800a1b8 <prvAddNewTaskToReadyList+0xd4>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d903      	bls.n	800a158 <prvAddNewTaskToReadyList+0x74>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a154:	4a18      	ldr	r2, [pc, #96]	; (800a1b8 <prvAddNewTaskToReadyList+0xd4>)
 800a156:	6013      	str	r3, [r2, #0]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a15c:	4613      	mov	r3, r2
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	4413      	add	r3, r2
 800a162:	009b      	lsls	r3, r3, #2
 800a164:	4a15      	ldr	r2, [pc, #84]	; (800a1bc <prvAddNewTaskToReadyList+0xd8>)
 800a166:	441a      	add	r2, r3
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	3304      	adds	r3, #4
 800a16c:	4619      	mov	r1, r3
 800a16e:	4610      	mov	r0, r2
 800a170:	f7ff f905 	bl	800937e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a174:	f001 faaa 	bl	800b6cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a178:	4b0d      	ldr	r3, [pc, #52]	; (800a1b0 <prvAddNewTaskToReadyList+0xcc>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d00e      	beq.n	800a19e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a180:	4b0a      	ldr	r3, [pc, #40]	; (800a1ac <prvAddNewTaskToReadyList+0xc8>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d207      	bcs.n	800a19e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a18e:	4b0c      	ldr	r3, [pc, #48]	; (800a1c0 <prvAddNewTaskToReadyList+0xdc>)
 800a190:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a194:	601a      	str	r2, [r3, #0]
 800a196:	f3bf 8f4f 	dsb	sy
 800a19a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a19e:	bf00      	nop
 800a1a0:	3708      	adds	r7, #8
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop
 800a1a8:	20000da0 	.word	0x20000da0
 800a1ac:	200008cc 	.word	0x200008cc
 800a1b0:	20000dac 	.word	0x20000dac
 800a1b4:	20000dbc 	.word	0x20000dbc
 800a1b8:	20000da8 	.word	0x20000da8
 800a1bc:	200008d0 	.word	0x200008d0
 800a1c0:	e000ed04 	.word	0xe000ed04

0800a1c4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b08a      	sub	sp, #40	; 0x28
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d10b      	bne.n	800a1f0 <vTaskDelayUntil+0x2c>
 800a1d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1dc:	b672      	cpsid	i
 800a1de:	f383 8811 	msr	BASEPRI, r3
 800a1e2:	f3bf 8f6f 	isb	sy
 800a1e6:	f3bf 8f4f 	dsb	sy
 800a1ea:	b662      	cpsie	i
 800a1ec:	617b      	str	r3, [r7, #20]
 800a1ee:	e7fe      	b.n	800a1ee <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d10b      	bne.n	800a20e <vTaskDelayUntil+0x4a>
 800a1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fa:	b672      	cpsid	i
 800a1fc:	f383 8811 	msr	BASEPRI, r3
 800a200:	f3bf 8f6f 	isb	sy
 800a204:	f3bf 8f4f 	dsb	sy
 800a208:	b662      	cpsie	i
 800a20a:	613b      	str	r3, [r7, #16]
 800a20c:	e7fe      	b.n	800a20c <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 800a20e:	4b2a      	ldr	r3, [pc, #168]	; (800a2b8 <vTaskDelayUntil+0xf4>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d00b      	beq.n	800a22e <vTaskDelayUntil+0x6a>
 800a216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21a:	b672      	cpsid	i
 800a21c:	f383 8811 	msr	BASEPRI, r3
 800a220:	f3bf 8f6f 	isb	sy
 800a224:	f3bf 8f4f 	dsb	sy
 800a228:	b662      	cpsie	i
 800a22a:	60fb      	str	r3, [r7, #12]
 800a22c:	e7fe      	b.n	800a22c <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 800a22e:	f000 f8e7 	bl	800a400 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a232:	4b22      	ldr	r3, [pc, #136]	; (800a2bc <vTaskDelayUntil+0xf8>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	4413      	add	r3, r2
 800a240:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	6a3a      	ldr	r2, [r7, #32]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d20b      	bcs.n	800a264 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	69fa      	ldr	r2, [r7, #28]
 800a252:	429a      	cmp	r2, r3
 800a254:	d211      	bcs.n	800a27a <vTaskDelayUntil+0xb6>
 800a256:	69fa      	ldr	r2, [r7, #28]
 800a258:	6a3b      	ldr	r3, [r7, #32]
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d90d      	bls.n	800a27a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a25e:	2301      	movs	r3, #1
 800a260:	627b      	str	r3, [r7, #36]	; 0x24
 800a262:	e00a      	b.n	800a27a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	69fa      	ldr	r2, [r7, #28]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d303      	bcc.n	800a276 <vTaskDelayUntil+0xb2>
 800a26e:	69fa      	ldr	r2, [r7, #28]
 800a270:	6a3b      	ldr	r3, [r7, #32]
 800a272:	429a      	cmp	r2, r3
 800a274:	d901      	bls.n	800a27a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a276:	2301      	movs	r3, #1
 800a278:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	69fa      	ldr	r2, [r7, #28]
 800a27e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a282:	2b00      	cmp	r3, #0
 800a284:	d006      	beq.n	800a294 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a286:	69fa      	ldr	r2, [r7, #28]
 800a288:	6a3b      	ldr	r3, [r7, #32]
 800a28a:	1ad3      	subs	r3, r2, r3
 800a28c:	2100      	movs	r1, #0
 800a28e:	4618      	mov	r0, r3
 800a290:	f000 fd3a 	bl	800ad08 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a294:	f000 f8c2 	bl	800a41c <xTaskResumeAll>
 800a298:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d107      	bne.n	800a2b0 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800a2a0:	4b07      	ldr	r3, [pc, #28]	; (800a2c0 <vTaskDelayUntil+0xfc>)
 800a2a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2a6:	601a      	str	r2, [r3, #0]
 800a2a8:	f3bf 8f4f 	dsb	sy
 800a2ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a2b0:	bf00      	nop
 800a2b2:	3728      	adds	r7, #40	; 0x28
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}
 800a2b8:	20000dc8 	.word	0x20000dc8
 800a2bc:	20000da4 	.word	0x20000da4
 800a2c0:	e000ed04 	.word	0xe000ed04

0800a2c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d018      	beq.n	800a308 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a2d6:	4b14      	ldr	r3, [pc, #80]	; (800a328 <vTaskDelay+0x64>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00b      	beq.n	800a2f6 <vTaskDelay+0x32>
 800a2de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e2:	b672      	cpsid	i
 800a2e4:	f383 8811 	msr	BASEPRI, r3
 800a2e8:	f3bf 8f6f 	isb	sy
 800a2ec:	f3bf 8f4f 	dsb	sy
 800a2f0:	b662      	cpsie	i
 800a2f2:	60bb      	str	r3, [r7, #8]
 800a2f4:	e7fe      	b.n	800a2f4 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800a2f6:	f000 f883 	bl	800a400 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a2fa:	2100      	movs	r1, #0
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fd03 	bl	800ad08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a302:	f000 f88b 	bl	800a41c <xTaskResumeAll>
 800a306:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d107      	bne.n	800a31e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a30e:	4b07      	ldr	r3, [pc, #28]	; (800a32c <vTaskDelay+0x68>)
 800a310:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	f3bf 8f4f 	dsb	sy
 800a31a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a31e:	bf00      	nop
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
 800a326:	bf00      	nop
 800a328:	20000dc8 	.word	0x20000dc8
 800a32c:	e000ed04 	.word	0xe000ed04

0800a330 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b08a      	sub	sp, #40	; 0x28
 800a334:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a336:	2300      	movs	r3, #0
 800a338:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a33a:	2300      	movs	r3, #0
 800a33c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a33e:	463a      	mov	r2, r7
 800a340:	1d39      	adds	r1, r7, #4
 800a342:	f107 0308 	add.w	r3, r7, #8
 800a346:	4618      	mov	r0, r3
 800a348:	f7fe ffb8 	bl	80092bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a34c:	6839      	ldr	r1, [r7, #0]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	9202      	str	r2, [sp, #8]
 800a354:	9301      	str	r3, [sp, #4]
 800a356:	2300      	movs	r3, #0
 800a358:	9300      	str	r3, [sp, #0]
 800a35a:	2300      	movs	r3, #0
 800a35c:	460a      	mov	r2, r1
 800a35e:	4922      	ldr	r1, [pc, #136]	; (800a3e8 <vTaskStartScheduler+0xb8>)
 800a360:	4822      	ldr	r0, [pc, #136]	; (800a3ec <vTaskStartScheduler+0xbc>)
 800a362:	f7ff fd89 	bl	8009e78 <xTaskCreateStatic>
 800a366:	4602      	mov	r2, r0
 800a368:	4b21      	ldr	r3, [pc, #132]	; (800a3f0 <vTaskStartScheduler+0xc0>)
 800a36a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a36c:	4b20      	ldr	r3, [pc, #128]	; (800a3f0 <vTaskStartScheduler+0xc0>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d002      	beq.n	800a37a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a374:	2301      	movs	r3, #1
 800a376:	617b      	str	r3, [r7, #20]
 800a378:	e001      	b.n	800a37e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a37a:	2300      	movs	r3, #0
 800a37c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	2b01      	cmp	r3, #1
 800a382:	d102      	bne.n	800a38a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a384:	f000 fd14 	bl	800adb0 <xTimerCreateTimerTask>
 800a388:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	2b01      	cmp	r3, #1
 800a38e:	d117      	bne.n	800a3c0 <vTaskStartScheduler+0x90>
 800a390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a394:	b672      	cpsid	i
 800a396:	f383 8811 	msr	BASEPRI, r3
 800a39a:	f3bf 8f6f 	isb	sy
 800a39e:	f3bf 8f4f 	dsb	sy
 800a3a2:	b662      	cpsie	i
 800a3a4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a3a6:	4b13      	ldr	r3, [pc, #76]	; (800a3f4 <vTaskStartScheduler+0xc4>)
 800a3a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a3ac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a3ae:	4b12      	ldr	r3, [pc, #72]	; (800a3f8 <vTaskStartScheduler+0xc8>)
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a3b4:	4b11      	ldr	r3, [pc, #68]	; (800a3fc <vTaskStartScheduler+0xcc>)
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a3ba:	f001 f8d9 	bl	800b570 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a3be:	e00f      	b.n	800a3e0 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3c6:	d10b      	bne.n	800a3e0 <vTaskStartScheduler+0xb0>
 800a3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3cc:	b672      	cpsid	i
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	b662      	cpsie	i
 800a3dc:	60fb      	str	r3, [r7, #12]
 800a3de:	e7fe      	b.n	800a3de <vTaskStartScheduler+0xae>
}
 800a3e0:	bf00      	nop
 800a3e2:	3718      	adds	r7, #24
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}
 800a3e8:	0800f370 	.word	0x0800f370
 800a3ec:	0800aa45 	.word	0x0800aa45
 800a3f0:	20000dc4 	.word	0x20000dc4
 800a3f4:	20000dc0 	.word	0x20000dc0
 800a3f8:	20000dac 	.word	0x20000dac
 800a3fc:	20000da4 	.word	0x20000da4

0800a400 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a400:	b480      	push	{r7}
 800a402:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a404:	4b04      	ldr	r3, [pc, #16]	; (800a418 <vTaskSuspendAll+0x18>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	3301      	adds	r3, #1
 800a40a:	4a03      	ldr	r2, [pc, #12]	; (800a418 <vTaskSuspendAll+0x18>)
 800a40c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800a40e:	bf00      	nop
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr
 800a418:	20000dc8 	.word	0x20000dc8

0800a41c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b084      	sub	sp, #16
 800a420:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a422:	2300      	movs	r3, #0
 800a424:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a426:	2300      	movs	r3, #0
 800a428:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a42a:	4b42      	ldr	r3, [pc, #264]	; (800a534 <xTaskResumeAll+0x118>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d10b      	bne.n	800a44a <xTaskResumeAll+0x2e>
 800a432:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a436:	b672      	cpsid	i
 800a438:	f383 8811 	msr	BASEPRI, r3
 800a43c:	f3bf 8f6f 	isb	sy
 800a440:	f3bf 8f4f 	dsb	sy
 800a444:	b662      	cpsie	i
 800a446:	603b      	str	r3, [r7, #0]
 800a448:	e7fe      	b.n	800a448 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a44a:	f001 f90d 	bl	800b668 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a44e:	4b39      	ldr	r3, [pc, #228]	; (800a534 <xTaskResumeAll+0x118>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	3b01      	subs	r3, #1
 800a454:	4a37      	ldr	r2, [pc, #220]	; (800a534 <xTaskResumeAll+0x118>)
 800a456:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a458:	4b36      	ldr	r3, [pc, #216]	; (800a534 <xTaskResumeAll+0x118>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d162      	bne.n	800a526 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a460:	4b35      	ldr	r3, [pc, #212]	; (800a538 <xTaskResumeAll+0x11c>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d05e      	beq.n	800a526 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a468:	e02f      	b.n	800a4ca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a46a:	4b34      	ldr	r3, [pc, #208]	; (800a53c <xTaskResumeAll+0x120>)
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	68db      	ldr	r3, [r3, #12]
 800a470:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	3318      	adds	r3, #24
 800a476:	4618      	mov	r0, r3
 800a478:	f7fe ffde 	bl	8009438 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	3304      	adds	r3, #4
 800a480:	4618      	mov	r0, r3
 800a482:	f7fe ffd9 	bl	8009438 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a48a:	4b2d      	ldr	r3, [pc, #180]	; (800a540 <xTaskResumeAll+0x124>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	429a      	cmp	r2, r3
 800a490:	d903      	bls.n	800a49a <xTaskResumeAll+0x7e>
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a496:	4a2a      	ldr	r2, [pc, #168]	; (800a540 <xTaskResumeAll+0x124>)
 800a498:	6013      	str	r3, [r2, #0]
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a49e:	4613      	mov	r3, r2
 800a4a0:	009b      	lsls	r3, r3, #2
 800a4a2:	4413      	add	r3, r2
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	4a27      	ldr	r2, [pc, #156]	; (800a544 <xTaskResumeAll+0x128>)
 800a4a8:	441a      	add	r2, r3
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	3304      	adds	r3, #4
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	4610      	mov	r0, r2
 800a4b2:	f7fe ff64 	bl	800937e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ba:	4b23      	ldr	r3, [pc, #140]	; (800a548 <xTaskResumeAll+0x12c>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	d302      	bcc.n	800a4ca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a4c4:	4b21      	ldr	r3, [pc, #132]	; (800a54c <xTaskResumeAll+0x130>)
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a4ca:	4b1c      	ldr	r3, [pc, #112]	; (800a53c <xTaskResumeAll+0x120>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d1cb      	bne.n	800a46a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d001      	beq.n	800a4dc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a4d8:	f000 fb68 	bl	800abac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a4dc:	4b1c      	ldr	r3, [pc, #112]	; (800a550 <xTaskResumeAll+0x134>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d010      	beq.n	800a50a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a4e8:	f000 f858 	bl	800a59c <xTaskIncrementTick>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d002      	beq.n	800a4f8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a4f2:	4b16      	ldr	r3, [pc, #88]	; (800a54c <xTaskResumeAll+0x130>)
 800a4f4:	2201      	movs	r2, #1
 800a4f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d1f1      	bne.n	800a4e8 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800a504:	4b12      	ldr	r3, [pc, #72]	; (800a550 <xTaskResumeAll+0x134>)
 800a506:	2200      	movs	r2, #0
 800a508:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a50a:	4b10      	ldr	r3, [pc, #64]	; (800a54c <xTaskResumeAll+0x130>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d009      	beq.n	800a526 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a512:	2301      	movs	r3, #1
 800a514:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a516:	4b0f      	ldr	r3, [pc, #60]	; (800a554 <xTaskResumeAll+0x138>)
 800a518:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a51c:	601a      	str	r2, [r3, #0]
 800a51e:	f3bf 8f4f 	dsb	sy
 800a522:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a526:	f001 f8d1 	bl	800b6cc <vPortExitCritical>

	return xAlreadyYielded;
 800a52a:	68bb      	ldr	r3, [r7, #8]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3710      	adds	r7, #16
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	20000dc8 	.word	0x20000dc8
 800a538:	20000da0 	.word	0x20000da0
 800a53c:	20000d60 	.word	0x20000d60
 800a540:	20000da8 	.word	0x20000da8
 800a544:	200008d0 	.word	0x200008d0
 800a548:	200008cc 	.word	0x200008cc
 800a54c:	20000db4 	.word	0x20000db4
 800a550:	20000db0 	.word	0x20000db0
 800a554:	e000ed04 	.word	0xe000ed04

0800a558 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a558:	b480      	push	{r7}
 800a55a:	b083      	sub	sp, #12
 800a55c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a55e:	4b05      	ldr	r3, [pc, #20]	; (800a574 <xTaskGetTickCount+0x1c>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a564:	687b      	ldr	r3, [r7, #4]
}
 800a566:	4618      	mov	r0, r3
 800a568:	370c      	adds	r7, #12
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	20000da4 	.word	0x20000da4

0800a578 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a57e:	f001 f953 	bl	800b828 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a582:	2300      	movs	r3, #0
 800a584:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a586:	4b04      	ldr	r3, [pc, #16]	; (800a598 <xTaskGetTickCountFromISR+0x20>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a58c:	683b      	ldr	r3, [r7, #0]
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3708      	adds	r7, #8
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	20000da4 	.word	0x20000da4

0800a59c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b086      	sub	sp, #24
 800a5a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5a6:	4b4f      	ldr	r3, [pc, #316]	; (800a6e4 <xTaskIncrementTick+0x148>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f040 808a 	bne.w	800a6c4 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a5b0:	4b4d      	ldr	r3, [pc, #308]	; (800a6e8 <xTaskIncrementTick+0x14c>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a5b8:	4a4b      	ldr	r2, [pc, #300]	; (800a6e8 <xTaskIncrementTick+0x14c>)
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d121      	bne.n	800a608 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a5c4:	4b49      	ldr	r3, [pc, #292]	; (800a6ec <xTaskIncrementTick+0x150>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00b      	beq.n	800a5e6 <xTaskIncrementTick+0x4a>
 800a5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d2:	b672      	cpsid	i
 800a5d4:	f383 8811 	msr	BASEPRI, r3
 800a5d8:	f3bf 8f6f 	isb	sy
 800a5dc:	f3bf 8f4f 	dsb	sy
 800a5e0:	b662      	cpsie	i
 800a5e2:	603b      	str	r3, [r7, #0]
 800a5e4:	e7fe      	b.n	800a5e4 <xTaskIncrementTick+0x48>
 800a5e6:	4b41      	ldr	r3, [pc, #260]	; (800a6ec <xTaskIncrementTick+0x150>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	60fb      	str	r3, [r7, #12]
 800a5ec:	4b40      	ldr	r3, [pc, #256]	; (800a6f0 <xTaskIncrementTick+0x154>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a3e      	ldr	r2, [pc, #248]	; (800a6ec <xTaskIncrementTick+0x150>)
 800a5f2:	6013      	str	r3, [r2, #0]
 800a5f4:	4a3e      	ldr	r2, [pc, #248]	; (800a6f0 <xTaskIncrementTick+0x154>)
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	6013      	str	r3, [r2, #0]
 800a5fa:	4b3e      	ldr	r3, [pc, #248]	; (800a6f4 <xTaskIncrementTick+0x158>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	3301      	adds	r3, #1
 800a600:	4a3c      	ldr	r2, [pc, #240]	; (800a6f4 <xTaskIncrementTick+0x158>)
 800a602:	6013      	str	r3, [r2, #0]
 800a604:	f000 fad2 	bl	800abac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a608:	4b3b      	ldr	r3, [pc, #236]	; (800a6f8 <xTaskIncrementTick+0x15c>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	693a      	ldr	r2, [r7, #16]
 800a60e:	429a      	cmp	r2, r3
 800a610:	d349      	bcc.n	800a6a6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a612:	4b36      	ldr	r3, [pc, #216]	; (800a6ec <xTaskIncrementTick+0x150>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d104      	bne.n	800a626 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a61c:	4b36      	ldr	r3, [pc, #216]	; (800a6f8 <xTaskIncrementTick+0x15c>)
 800a61e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a622:	601a      	str	r2, [r3, #0]
					break;
 800a624:	e03f      	b.n	800a6a6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a626:	4b31      	ldr	r3, [pc, #196]	; (800a6ec <xTaskIncrementTick+0x150>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	68db      	ldr	r3, [r3, #12]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a636:	693a      	ldr	r2, [r7, #16]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d203      	bcs.n	800a646 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a63e:	4a2e      	ldr	r2, [pc, #184]	; (800a6f8 <xTaskIncrementTick+0x15c>)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a644:	e02f      	b.n	800a6a6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	3304      	adds	r3, #4
 800a64a:	4618      	mov	r0, r3
 800a64c:	f7fe fef4 	bl	8009438 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a654:	2b00      	cmp	r3, #0
 800a656:	d004      	beq.n	800a662 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	3318      	adds	r3, #24
 800a65c:	4618      	mov	r0, r3
 800a65e:	f7fe feeb 	bl	8009438 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a666:	4b25      	ldr	r3, [pc, #148]	; (800a6fc <xTaskIncrementTick+0x160>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	429a      	cmp	r2, r3
 800a66c:	d903      	bls.n	800a676 <xTaskIncrementTick+0xda>
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a672:	4a22      	ldr	r2, [pc, #136]	; (800a6fc <xTaskIncrementTick+0x160>)
 800a674:	6013      	str	r3, [r2, #0]
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a67a:	4613      	mov	r3, r2
 800a67c:	009b      	lsls	r3, r3, #2
 800a67e:	4413      	add	r3, r2
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	4a1f      	ldr	r2, [pc, #124]	; (800a700 <xTaskIncrementTick+0x164>)
 800a684:	441a      	add	r2, r3
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	3304      	adds	r3, #4
 800a68a:	4619      	mov	r1, r3
 800a68c:	4610      	mov	r0, r2
 800a68e:	f7fe fe76 	bl	800937e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a696:	4b1b      	ldr	r3, [pc, #108]	; (800a704 <xTaskIncrementTick+0x168>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d3b8      	bcc.n	800a612 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6a4:	e7b5      	b.n	800a612 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a6a6:	4b17      	ldr	r3, [pc, #92]	; (800a704 <xTaskIncrementTick+0x168>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6ac:	4914      	ldr	r1, [pc, #80]	; (800a700 <xTaskIncrementTick+0x164>)
 800a6ae:	4613      	mov	r3, r2
 800a6b0:	009b      	lsls	r3, r3, #2
 800a6b2:	4413      	add	r3, r2
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	440b      	add	r3, r1
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d907      	bls.n	800a6ce <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800a6be:	2301      	movs	r3, #1
 800a6c0:	617b      	str	r3, [r7, #20]
 800a6c2:	e004      	b.n	800a6ce <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a6c4:	4b10      	ldr	r3, [pc, #64]	; (800a708 <xTaskIncrementTick+0x16c>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	3301      	adds	r3, #1
 800a6ca:	4a0f      	ldr	r2, [pc, #60]	; (800a708 <xTaskIncrementTick+0x16c>)
 800a6cc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a6ce:	4b0f      	ldr	r3, [pc, #60]	; (800a70c <xTaskIncrementTick+0x170>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d001      	beq.n	800a6da <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a6da:	697b      	ldr	r3, [r7, #20]
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3718      	adds	r7, #24
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}
 800a6e4:	20000dc8 	.word	0x20000dc8
 800a6e8:	20000da4 	.word	0x20000da4
 800a6ec:	20000d58 	.word	0x20000d58
 800a6f0:	20000d5c 	.word	0x20000d5c
 800a6f4:	20000db8 	.word	0x20000db8
 800a6f8:	20000dc0 	.word	0x20000dc0
 800a6fc:	20000da8 	.word	0x20000da8
 800a700:	200008d0 	.word	0x200008d0
 800a704:	200008cc 	.word	0x200008cc
 800a708:	20000db0 	.word	0x20000db0
 800a70c:	20000db4 	.word	0x20000db4

0800a710 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a716:	4b28      	ldr	r3, [pc, #160]	; (800a7b8 <vTaskSwitchContext+0xa8>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d003      	beq.n	800a726 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a71e:	4b27      	ldr	r3, [pc, #156]	; (800a7bc <vTaskSwitchContext+0xac>)
 800a720:	2201      	movs	r2, #1
 800a722:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a724:	e042      	b.n	800a7ac <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a726:	4b25      	ldr	r3, [pc, #148]	; (800a7bc <vTaskSwitchContext+0xac>)
 800a728:	2200      	movs	r2, #0
 800a72a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a72c:	4b24      	ldr	r3, [pc, #144]	; (800a7c0 <vTaskSwitchContext+0xb0>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	60fb      	str	r3, [r7, #12]
 800a732:	e011      	b.n	800a758 <vTaskSwitchContext+0x48>
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d10b      	bne.n	800a752 <vTaskSwitchContext+0x42>
 800a73a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a73e:	b672      	cpsid	i
 800a740:	f383 8811 	msr	BASEPRI, r3
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	f3bf 8f4f 	dsb	sy
 800a74c:	b662      	cpsie	i
 800a74e:	607b      	str	r3, [r7, #4]
 800a750:	e7fe      	b.n	800a750 <vTaskSwitchContext+0x40>
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	3b01      	subs	r3, #1
 800a756:	60fb      	str	r3, [r7, #12]
 800a758:	491a      	ldr	r1, [pc, #104]	; (800a7c4 <vTaskSwitchContext+0xb4>)
 800a75a:	68fa      	ldr	r2, [r7, #12]
 800a75c:	4613      	mov	r3, r2
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	4413      	add	r3, r2
 800a762:	009b      	lsls	r3, r3, #2
 800a764:	440b      	add	r3, r1
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d0e3      	beq.n	800a734 <vTaskSwitchContext+0x24>
 800a76c:	68fa      	ldr	r2, [r7, #12]
 800a76e:	4613      	mov	r3, r2
 800a770:	009b      	lsls	r3, r3, #2
 800a772:	4413      	add	r3, r2
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	4a13      	ldr	r2, [pc, #76]	; (800a7c4 <vTaskSwitchContext+0xb4>)
 800a778:	4413      	add	r3, r2
 800a77a:	60bb      	str	r3, [r7, #8]
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	685b      	ldr	r3, [r3, #4]
 800a780:	685a      	ldr	r2, [r3, #4]
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	605a      	str	r2, [r3, #4]
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	685a      	ldr	r2, [r3, #4]
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	3308      	adds	r3, #8
 800a78e:	429a      	cmp	r2, r3
 800a790:	d104      	bne.n	800a79c <vTaskSwitchContext+0x8c>
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	685b      	ldr	r3, [r3, #4]
 800a796:	685a      	ldr	r2, [r3, #4]
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	605a      	str	r2, [r3, #4]
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	4a09      	ldr	r2, [pc, #36]	; (800a7c8 <vTaskSwitchContext+0xb8>)
 800a7a4:	6013      	str	r3, [r2, #0]
 800a7a6:	4a06      	ldr	r2, [pc, #24]	; (800a7c0 <vTaskSwitchContext+0xb0>)
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	6013      	str	r3, [r2, #0]
}
 800a7ac:	bf00      	nop
 800a7ae:	3714      	adds	r7, #20
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr
 800a7b8:	20000dc8 	.word	0x20000dc8
 800a7bc:	20000db4 	.word	0x20000db4
 800a7c0:	20000da8 	.word	0x20000da8
 800a7c4:	200008d0 	.word	0x200008d0
 800a7c8:	200008cc 	.word	0x200008cc

0800a7cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d10b      	bne.n	800a7f4 <vTaskPlaceOnEventList+0x28>
 800a7dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e0:	b672      	cpsid	i
 800a7e2:	f383 8811 	msr	BASEPRI, r3
 800a7e6:	f3bf 8f6f 	isb	sy
 800a7ea:	f3bf 8f4f 	dsb	sy
 800a7ee:	b662      	cpsie	i
 800a7f0:	60fb      	str	r3, [r7, #12]
 800a7f2:	e7fe      	b.n	800a7f2 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a7f4:	4b07      	ldr	r3, [pc, #28]	; (800a814 <vTaskPlaceOnEventList+0x48>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	3318      	adds	r3, #24
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f7fe fde2 	bl	80093c6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a802:	2101      	movs	r1, #1
 800a804:	6838      	ldr	r0, [r7, #0]
 800a806:	f000 fa7f 	bl	800ad08 <prvAddCurrentTaskToDelayedList>
}
 800a80a:	bf00      	nop
 800a80c:	3710      	adds	r7, #16
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
 800a812:	bf00      	nop
 800a814:	200008cc 	.word	0x200008cc

0800a818 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b086      	sub	sp, #24
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	60b9      	str	r1, [r7, #8]
 800a822:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d10b      	bne.n	800a842 <vTaskPlaceOnEventListRestricted+0x2a>
 800a82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a82e:	b672      	cpsid	i
 800a830:	f383 8811 	msr	BASEPRI, r3
 800a834:	f3bf 8f6f 	isb	sy
 800a838:	f3bf 8f4f 	dsb	sy
 800a83c:	b662      	cpsie	i
 800a83e:	617b      	str	r3, [r7, #20]
 800a840:	e7fe      	b.n	800a840 <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a842:	4b0a      	ldr	r3, [pc, #40]	; (800a86c <vTaskPlaceOnEventListRestricted+0x54>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	3318      	adds	r3, #24
 800a848:	4619      	mov	r1, r3
 800a84a:	68f8      	ldr	r0, [r7, #12]
 800a84c:	f7fe fd97 	bl	800937e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d002      	beq.n	800a85c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a856:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a85a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a85c:	6879      	ldr	r1, [r7, #4]
 800a85e:	68b8      	ldr	r0, [r7, #8]
 800a860:	f000 fa52 	bl	800ad08 <prvAddCurrentTaskToDelayedList>
	}
 800a864:	bf00      	nop
 800a866:	3718      	adds	r7, #24
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	200008cc 	.word	0x200008cc

0800a870 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b086      	sub	sp, #24
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	68db      	ldr	r3, [r3, #12]
 800a87c:	68db      	ldr	r3, [r3, #12]
 800a87e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10b      	bne.n	800a89e <xTaskRemoveFromEventList+0x2e>
 800a886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a88a:	b672      	cpsid	i
 800a88c:	f383 8811 	msr	BASEPRI, r3
 800a890:	f3bf 8f6f 	isb	sy
 800a894:	f3bf 8f4f 	dsb	sy
 800a898:	b662      	cpsie	i
 800a89a:	60fb      	str	r3, [r7, #12]
 800a89c:	e7fe      	b.n	800a89c <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	3318      	adds	r3, #24
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f7fe fdc8 	bl	8009438 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8a8:	4b1d      	ldr	r3, [pc, #116]	; (800a920 <xTaskRemoveFromEventList+0xb0>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d11d      	bne.n	800a8ec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	3304      	adds	r3, #4
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7fe fdbf 	bl	8009438 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8be:	4b19      	ldr	r3, [pc, #100]	; (800a924 <xTaskRemoveFromEventList+0xb4>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	429a      	cmp	r2, r3
 800a8c4:	d903      	bls.n	800a8ce <xTaskRemoveFromEventList+0x5e>
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ca:	4a16      	ldr	r2, [pc, #88]	; (800a924 <xTaskRemoveFromEventList+0xb4>)
 800a8cc:	6013      	str	r3, [r2, #0]
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	4413      	add	r3, r2
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	4a13      	ldr	r2, [pc, #76]	; (800a928 <xTaskRemoveFromEventList+0xb8>)
 800a8dc:	441a      	add	r2, r3
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	4619      	mov	r1, r3
 800a8e4:	4610      	mov	r0, r2
 800a8e6:	f7fe fd4a 	bl	800937e <vListInsertEnd>
 800a8ea:	e005      	b.n	800a8f8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	3318      	adds	r3, #24
 800a8f0:	4619      	mov	r1, r3
 800a8f2:	480e      	ldr	r0, [pc, #56]	; (800a92c <xTaskRemoveFromEventList+0xbc>)
 800a8f4:	f7fe fd43 	bl	800937e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8fc:	4b0c      	ldr	r3, [pc, #48]	; (800a930 <xTaskRemoveFromEventList+0xc0>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a902:	429a      	cmp	r2, r3
 800a904:	d905      	bls.n	800a912 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a906:	2301      	movs	r3, #1
 800a908:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a90a:	4b0a      	ldr	r3, [pc, #40]	; (800a934 <xTaskRemoveFromEventList+0xc4>)
 800a90c:	2201      	movs	r2, #1
 800a90e:	601a      	str	r2, [r3, #0]
 800a910:	e001      	b.n	800a916 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a912:	2300      	movs	r3, #0
 800a914:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a916:	697b      	ldr	r3, [r7, #20]
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3718      	adds	r7, #24
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	20000dc8 	.word	0x20000dc8
 800a924:	20000da8 	.word	0x20000da8
 800a928:	200008d0 	.word	0x200008d0
 800a92c:	20000d60 	.word	0x20000d60
 800a930:	200008cc 	.word	0x200008cc
 800a934:	20000db4 	.word	0x20000db4

0800a938 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a938:	b480      	push	{r7}
 800a93a:	b083      	sub	sp, #12
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a940:	4b06      	ldr	r3, [pc, #24]	; (800a95c <vTaskInternalSetTimeOutState+0x24>)
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a948:	4b05      	ldr	r3, [pc, #20]	; (800a960 <vTaskInternalSetTimeOutState+0x28>)
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	605a      	str	r2, [r3, #4]
}
 800a950:	bf00      	nop
 800a952:	370c      	adds	r7, #12
 800a954:	46bd      	mov	sp, r7
 800a956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95a:	4770      	bx	lr
 800a95c:	20000db8 	.word	0x20000db8
 800a960:	20000da4 	.word	0x20000da4

0800a964 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b088      	sub	sp, #32
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d10b      	bne.n	800a98c <xTaskCheckForTimeOut+0x28>
 800a974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a978:	b672      	cpsid	i
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	b662      	cpsie	i
 800a988:	613b      	str	r3, [r7, #16]
 800a98a:	e7fe      	b.n	800a98a <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d10b      	bne.n	800a9aa <xTaskCheckForTimeOut+0x46>
 800a992:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a996:	b672      	cpsid	i
 800a998:	f383 8811 	msr	BASEPRI, r3
 800a99c:	f3bf 8f6f 	isb	sy
 800a9a0:	f3bf 8f4f 	dsb	sy
 800a9a4:	b662      	cpsie	i
 800a9a6:	60fb      	str	r3, [r7, #12]
 800a9a8:	e7fe      	b.n	800a9a8 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800a9aa:	f000 fe5d 	bl	800b668 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a9ae:	4b1d      	ldr	r3, [pc, #116]	; (800aa24 <xTaskCheckForTimeOut+0xc0>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	69ba      	ldr	r2, [r7, #24]
 800a9ba:	1ad3      	subs	r3, r2, r3
 800a9bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a9c6:	d102      	bne.n	800a9ce <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	61fb      	str	r3, [r7, #28]
 800a9cc:	e023      	b.n	800aa16 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	4b15      	ldr	r3, [pc, #84]	; (800aa28 <xTaskCheckForTimeOut+0xc4>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d007      	beq.n	800a9ea <xTaskCheckForTimeOut+0x86>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	685b      	ldr	r3, [r3, #4]
 800a9de:	69ba      	ldr	r2, [r7, #24]
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d302      	bcc.n	800a9ea <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	61fb      	str	r3, [r7, #28]
 800a9e8:	e015      	b.n	800aa16 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	697a      	ldr	r2, [r7, #20]
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	d20b      	bcs.n	800aa0c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	1ad2      	subs	r2, r2, r3
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f7ff ff99 	bl	800a938 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aa06:	2300      	movs	r3, #0
 800aa08:	61fb      	str	r3, [r7, #28]
 800aa0a:	e004      	b.n	800aa16 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aa12:	2301      	movs	r3, #1
 800aa14:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aa16:	f000 fe59 	bl	800b6cc <vPortExitCritical>

	return xReturn;
 800aa1a:	69fb      	ldr	r3, [r7, #28]
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3720      	adds	r7, #32
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	20000da4 	.word	0x20000da4
 800aa28:	20000db8 	.word	0x20000db8

0800aa2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aa30:	4b03      	ldr	r3, [pc, #12]	; (800aa40 <vTaskMissedYield+0x14>)
 800aa32:	2201      	movs	r2, #1
 800aa34:	601a      	str	r2, [r3, #0]
}
 800aa36:	bf00      	nop
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr
 800aa40:	20000db4 	.word	0x20000db4

0800aa44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aa4c:	f000 f852 	bl	800aaf4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aa50:	4b06      	ldr	r3, [pc, #24]	; (800aa6c <prvIdleTask+0x28>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	d9f9      	bls.n	800aa4c <prvIdleTask+0x8>
			{
				taskYIELD();
 800aa58:	4b05      	ldr	r3, [pc, #20]	; (800aa70 <prvIdleTask+0x2c>)
 800aa5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa5e:	601a      	str	r2, [r3, #0]
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aa68:	e7f0      	b.n	800aa4c <prvIdleTask+0x8>
 800aa6a:	bf00      	nop
 800aa6c:	200008d0 	.word	0x200008d0
 800aa70:	e000ed04 	.word	0xe000ed04

0800aa74 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b082      	sub	sp, #8
 800aa78:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	607b      	str	r3, [r7, #4]
 800aa7e:	e00c      	b.n	800aa9a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	4613      	mov	r3, r2
 800aa84:	009b      	lsls	r3, r3, #2
 800aa86:	4413      	add	r3, r2
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	4a12      	ldr	r2, [pc, #72]	; (800aad4 <prvInitialiseTaskLists+0x60>)
 800aa8c:	4413      	add	r3, r2
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7fe fc48 	bl	8009324 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	3301      	adds	r3, #1
 800aa98:	607b      	str	r3, [r7, #4]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2b37      	cmp	r3, #55	; 0x37
 800aa9e:	d9ef      	bls.n	800aa80 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aaa0:	480d      	ldr	r0, [pc, #52]	; (800aad8 <prvInitialiseTaskLists+0x64>)
 800aaa2:	f7fe fc3f 	bl	8009324 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aaa6:	480d      	ldr	r0, [pc, #52]	; (800aadc <prvInitialiseTaskLists+0x68>)
 800aaa8:	f7fe fc3c 	bl	8009324 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aaac:	480c      	ldr	r0, [pc, #48]	; (800aae0 <prvInitialiseTaskLists+0x6c>)
 800aaae:	f7fe fc39 	bl	8009324 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aab2:	480c      	ldr	r0, [pc, #48]	; (800aae4 <prvInitialiseTaskLists+0x70>)
 800aab4:	f7fe fc36 	bl	8009324 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aab8:	480b      	ldr	r0, [pc, #44]	; (800aae8 <prvInitialiseTaskLists+0x74>)
 800aaba:	f7fe fc33 	bl	8009324 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aabe:	4b0b      	ldr	r3, [pc, #44]	; (800aaec <prvInitialiseTaskLists+0x78>)
 800aac0:	4a05      	ldr	r2, [pc, #20]	; (800aad8 <prvInitialiseTaskLists+0x64>)
 800aac2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aac4:	4b0a      	ldr	r3, [pc, #40]	; (800aaf0 <prvInitialiseTaskLists+0x7c>)
 800aac6:	4a05      	ldr	r2, [pc, #20]	; (800aadc <prvInitialiseTaskLists+0x68>)
 800aac8:	601a      	str	r2, [r3, #0]
}
 800aaca:	bf00      	nop
 800aacc:	3708      	adds	r7, #8
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}
 800aad2:	bf00      	nop
 800aad4:	200008d0 	.word	0x200008d0
 800aad8:	20000d30 	.word	0x20000d30
 800aadc:	20000d44 	.word	0x20000d44
 800aae0:	20000d60 	.word	0x20000d60
 800aae4:	20000d74 	.word	0x20000d74
 800aae8:	20000d8c 	.word	0x20000d8c
 800aaec:	20000d58 	.word	0x20000d58
 800aaf0:	20000d5c 	.word	0x20000d5c

0800aaf4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b082      	sub	sp, #8
 800aaf8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aafa:	e019      	b.n	800ab30 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aafc:	f000 fdb4 	bl	800b668 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab00:	4b0f      	ldr	r3, [pc, #60]	; (800ab40 <prvCheckTasksWaitingTermination+0x4c>)
 800ab02:	68db      	ldr	r3, [r3, #12]
 800ab04:	68db      	ldr	r3, [r3, #12]
 800ab06:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	3304      	adds	r3, #4
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f7fe fc93 	bl	8009438 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ab12:	4b0c      	ldr	r3, [pc, #48]	; (800ab44 <prvCheckTasksWaitingTermination+0x50>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	3b01      	subs	r3, #1
 800ab18:	4a0a      	ldr	r2, [pc, #40]	; (800ab44 <prvCheckTasksWaitingTermination+0x50>)
 800ab1a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ab1c:	4b0a      	ldr	r3, [pc, #40]	; (800ab48 <prvCheckTasksWaitingTermination+0x54>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	3b01      	subs	r3, #1
 800ab22:	4a09      	ldr	r2, [pc, #36]	; (800ab48 <prvCheckTasksWaitingTermination+0x54>)
 800ab24:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ab26:	f000 fdd1 	bl	800b6cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f000 f80e 	bl	800ab4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab30:	4b05      	ldr	r3, [pc, #20]	; (800ab48 <prvCheckTasksWaitingTermination+0x54>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e1      	bne.n	800aafc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ab38:	bf00      	nop
 800ab3a:	3708      	adds	r7, #8
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}
 800ab40:	20000d74 	.word	0x20000d74
 800ab44:	20000da0 	.word	0x20000da0
 800ab48:	20000d88 	.word	0x20000d88

0800ab4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b084      	sub	sp, #16
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d108      	bne.n	800ab70 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab62:	4618      	mov	r0, r3
 800ab64:	f000 ff6a 	bl	800ba3c <vPortFree>
				vPortFree( pxTCB );
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f000 ff67 	bl	800ba3c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ab6e:	e019      	b.n	800aba4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ab76:	2b01      	cmp	r3, #1
 800ab78:	d103      	bne.n	800ab82 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 ff5e 	bl	800ba3c <vPortFree>
	}
 800ab80:	e010      	b.n	800aba4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ab88:	2b02      	cmp	r3, #2
 800ab8a:	d00b      	beq.n	800aba4 <prvDeleteTCB+0x58>
 800ab8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab90:	b672      	cpsid	i
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	b662      	cpsie	i
 800aba0:	60fb      	str	r3, [r7, #12]
 800aba2:	e7fe      	b.n	800aba2 <prvDeleteTCB+0x56>
	}
 800aba4:	bf00      	nop
 800aba6:	3710      	adds	r7, #16
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abb2:	4b0c      	ldr	r3, [pc, #48]	; (800abe4 <prvResetNextTaskUnblockTime+0x38>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d104      	bne.n	800abc6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800abbc:	4b0a      	ldr	r3, [pc, #40]	; (800abe8 <prvResetNextTaskUnblockTime+0x3c>)
 800abbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abc2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800abc4:	e008      	b.n	800abd8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abc6:	4b07      	ldr	r3, [pc, #28]	; (800abe4 <prvResetNextTaskUnblockTime+0x38>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	68db      	ldr	r3, [r3, #12]
 800abcc:	68db      	ldr	r3, [r3, #12]
 800abce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	685b      	ldr	r3, [r3, #4]
 800abd4:	4a04      	ldr	r2, [pc, #16]	; (800abe8 <prvResetNextTaskUnblockTime+0x3c>)
 800abd6:	6013      	str	r3, [r2, #0]
}
 800abd8:	bf00      	nop
 800abda:	370c      	adds	r7, #12
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr
 800abe4:	20000d58 	.word	0x20000d58
 800abe8:	20000dc0 	.word	0x20000dc0

0800abec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800abf2:	4b0b      	ldr	r3, [pc, #44]	; (800ac20 <xTaskGetSchedulerState+0x34>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d102      	bne.n	800ac00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800abfa:	2301      	movs	r3, #1
 800abfc:	607b      	str	r3, [r7, #4]
 800abfe:	e008      	b.n	800ac12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac00:	4b08      	ldr	r3, [pc, #32]	; (800ac24 <xTaskGetSchedulerState+0x38>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d102      	bne.n	800ac0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ac08:	2302      	movs	r3, #2
 800ac0a:	607b      	str	r3, [r7, #4]
 800ac0c:	e001      	b.n	800ac12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ac12:	687b      	ldr	r3, [r7, #4]
	}
 800ac14:	4618      	mov	r0, r3
 800ac16:	370c      	adds	r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr
 800ac20:	20000dac 	.word	0x20000dac
 800ac24:	20000dc8 	.word	0x20000dc8

0800ac28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b086      	sub	sp, #24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ac34:	2300      	movs	r3, #0
 800ac36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d058      	beq.n	800acf0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ac3e:	4b2f      	ldr	r3, [pc, #188]	; (800acfc <xTaskPriorityDisinherit+0xd4>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	693a      	ldr	r2, [r7, #16]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d00b      	beq.n	800ac60 <xTaskPriorityDisinherit+0x38>
 800ac48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac4c:	b672      	cpsid	i
 800ac4e:	f383 8811 	msr	BASEPRI, r3
 800ac52:	f3bf 8f6f 	isb	sy
 800ac56:	f3bf 8f4f 	dsb	sy
 800ac5a:	b662      	cpsie	i
 800ac5c:	60fb      	str	r3, [r7, #12]
 800ac5e:	e7fe      	b.n	800ac5e <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800ac60:	693b      	ldr	r3, [r7, #16]
 800ac62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d10b      	bne.n	800ac80 <xTaskPriorityDisinherit+0x58>
 800ac68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac6c:	b672      	cpsid	i
 800ac6e:	f383 8811 	msr	BASEPRI, r3
 800ac72:	f3bf 8f6f 	isb	sy
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	b662      	cpsie	i
 800ac7c:	60bb      	str	r3, [r7, #8]
 800ac7e:	e7fe      	b.n	800ac7e <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac84:	1e5a      	subs	r2, r3, #1
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ac8a:	693b      	ldr	r3, [r7, #16]
 800ac8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d02c      	beq.n	800acf0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d128      	bne.n	800acf0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	3304      	adds	r3, #4
 800aca2:	4618      	mov	r0, r3
 800aca4:	f7fe fbc8 	bl	8009438 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acc0:	4b0f      	ldr	r3, [pc, #60]	; (800ad00 <xTaskPriorityDisinherit+0xd8>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d903      	bls.n	800acd0 <xTaskPriorityDisinherit+0xa8>
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800accc:	4a0c      	ldr	r2, [pc, #48]	; (800ad00 <xTaskPriorityDisinherit+0xd8>)
 800acce:	6013      	str	r3, [r2, #0]
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acd4:	4613      	mov	r3, r2
 800acd6:	009b      	lsls	r3, r3, #2
 800acd8:	4413      	add	r3, r2
 800acda:	009b      	lsls	r3, r3, #2
 800acdc:	4a09      	ldr	r2, [pc, #36]	; (800ad04 <xTaskPriorityDisinherit+0xdc>)
 800acde:	441a      	add	r2, r3
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	3304      	adds	r3, #4
 800ace4:	4619      	mov	r1, r3
 800ace6:	4610      	mov	r0, r2
 800ace8:	f7fe fb49 	bl	800937e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800acec:	2301      	movs	r3, #1
 800acee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800acf0:	697b      	ldr	r3, [r7, #20]
	}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3718      	adds	r7, #24
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	200008cc 	.word	0x200008cc
 800ad00:	20000da8 	.word	0x20000da8
 800ad04:	200008d0 	.word	0x200008d0

0800ad08 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ad12:	4b21      	ldr	r3, [pc, #132]	; (800ad98 <prvAddCurrentTaskToDelayedList+0x90>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad18:	4b20      	ldr	r3, [pc, #128]	; (800ad9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	3304      	adds	r3, #4
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f7fe fb8a 	bl	8009438 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad2a:	d10a      	bne.n	800ad42 <prvAddCurrentTaskToDelayedList+0x3a>
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d007      	beq.n	800ad42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad32:	4b1a      	ldr	r3, [pc, #104]	; (800ad9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	3304      	adds	r3, #4
 800ad38:	4619      	mov	r1, r3
 800ad3a:	4819      	ldr	r0, [pc, #100]	; (800ada0 <prvAddCurrentTaskToDelayedList+0x98>)
 800ad3c:	f7fe fb1f 	bl	800937e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ad40:	e026      	b.n	800ad90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ad42:	68fa      	ldr	r2, [r7, #12]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	4413      	add	r3, r2
 800ad48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ad4a:	4b14      	ldr	r3, [pc, #80]	; (800ad9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	68ba      	ldr	r2, [r7, #8]
 800ad50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ad52:	68ba      	ldr	r2, [r7, #8]
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d209      	bcs.n	800ad6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad5a:	4b12      	ldr	r3, [pc, #72]	; (800ada4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	4b0f      	ldr	r3, [pc, #60]	; (800ad9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	3304      	adds	r3, #4
 800ad64:	4619      	mov	r1, r3
 800ad66:	4610      	mov	r0, r2
 800ad68:	f7fe fb2d 	bl	80093c6 <vListInsert>
}
 800ad6c:	e010      	b.n	800ad90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ad6e:	4b0e      	ldr	r3, [pc, #56]	; (800ada8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ad70:	681a      	ldr	r2, [r3, #0]
 800ad72:	4b0a      	ldr	r3, [pc, #40]	; (800ad9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	3304      	adds	r3, #4
 800ad78:	4619      	mov	r1, r3
 800ad7a:	4610      	mov	r0, r2
 800ad7c:	f7fe fb23 	bl	80093c6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ad80:	4b0a      	ldr	r3, [pc, #40]	; (800adac <prvAddCurrentTaskToDelayedList+0xa4>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	68ba      	ldr	r2, [r7, #8]
 800ad86:	429a      	cmp	r2, r3
 800ad88:	d202      	bcs.n	800ad90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ad8a:	4a08      	ldr	r2, [pc, #32]	; (800adac <prvAddCurrentTaskToDelayedList+0xa4>)
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	6013      	str	r3, [r2, #0]
}
 800ad90:	bf00      	nop
 800ad92:	3710      	adds	r7, #16
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}
 800ad98:	20000da4 	.word	0x20000da4
 800ad9c:	200008cc 	.word	0x200008cc
 800ada0:	20000d8c 	.word	0x20000d8c
 800ada4:	20000d5c 	.word	0x20000d5c
 800ada8:	20000d58 	.word	0x20000d58
 800adac:	20000dc0 	.word	0x20000dc0

0800adb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b08a      	sub	sp, #40	; 0x28
 800adb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800adb6:	2300      	movs	r3, #0
 800adb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800adba:	f000 fb0d 	bl	800b3d8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800adbe:	4b1d      	ldr	r3, [pc, #116]	; (800ae34 <xTimerCreateTimerTask+0x84>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d021      	beq.n	800ae0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800adc6:	2300      	movs	r3, #0
 800adc8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800adca:	2300      	movs	r3, #0
 800adcc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800adce:	1d3a      	adds	r2, r7, #4
 800add0:	f107 0108 	add.w	r1, r7, #8
 800add4:	f107 030c 	add.w	r3, r7, #12
 800add8:	4618      	mov	r0, r3
 800adda:	f7fe fa89 	bl	80092f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800adde:	6879      	ldr	r1, [r7, #4]
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	9202      	str	r2, [sp, #8]
 800ade6:	9301      	str	r3, [sp, #4]
 800ade8:	2302      	movs	r3, #2
 800adea:	9300      	str	r3, [sp, #0]
 800adec:	2300      	movs	r3, #0
 800adee:	460a      	mov	r2, r1
 800adf0:	4911      	ldr	r1, [pc, #68]	; (800ae38 <xTimerCreateTimerTask+0x88>)
 800adf2:	4812      	ldr	r0, [pc, #72]	; (800ae3c <xTimerCreateTimerTask+0x8c>)
 800adf4:	f7ff f840 	bl	8009e78 <xTaskCreateStatic>
 800adf8:	4602      	mov	r2, r0
 800adfa:	4b11      	ldr	r3, [pc, #68]	; (800ae40 <xTimerCreateTimerTask+0x90>)
 800adfc:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800adfe:	4b10      	ldr	r3, [pc, #64]	; (800ae40 <xTimerCreateTimerTask+0x90>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d001      	beq.n	800ae0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ae06:	2301      	movs	r3, #1
 800ae08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d10b      	bne.n	800ae28 <xTimerCreateTimerTask+0x78>
 800ae10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae14:	b672      	cpsid	i
 800ae16:	f383 8811 	msr	BASEPRI, r3
 800ae1a:	f3bf 8f6f 	isb	sy
 800ae1e:	f3bf 8f4f 	dsb	sy
 800ae22:	b662      	cpsie	i
 800ae24:	613b      	str	r3, [r7, #16]
 800ae26:	e7fe      	b.n	800ae26 <xTimerCreateTimerTask+0x76>
	return xReturn;
 800ae28:	697b      	ldr	r3, [r7, #20]
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3718      	adds	r7, #24
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
 800ae32:	bf00      	nop
 800ae34:	20000dfc 	.word	0x20000dfc
 800ae38:	0800f378 	.word	0x0800f378
 800ae3c:	0800af7d 	.word	0x0800af7d
 800ae40:	20000e00 	.word	0x20000e00

0800ae44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b08a      	sub	sp, #40	; 0x28
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	60f8      	str	r0, [r7, #12]
 800ae4c:	60b9      	str	r1, [r7, #8]
 800ae4e:	607a      	str	r2, [r7, #4]
 800ae50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ae52:	2300      	movs	r3, #0
 800ae54:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d10b      	bne.n	800ae74 <xTimerGenericCommand+0x30>
 800ae5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae60:	b672      	cpsid	i
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	b662      	cpsie	i
 800ae70:	623b      	str	r3, [r7, #32]
 800ae72:	e7fe      	b.n	800ae72 <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ae74:	4b19      	ldr	r3, [pc, #100]	; (800aedc <xTimerGenericCommand+0x98>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d02a      	beq.n	800aed2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	2b05      	cmp	r3, #5
 800ae8c:	dc18      	bgt.n	800aec0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ae8e:	f7ff fead 	bl	800abec <xTaskGetSchedulerState>
 800ae92:	4603      	mov	r3, r0
 800ae94:	2b02      	cmp	r3, #2
 800ae96:	d109      	bne.n	800aeac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ae98:	4b10      	ldr	r3, [pc, #64]	; (800aedc <xTimerGenericCommand+0x98>)
 800ae9a:	6818      	ldr	r0, [r3, #0]
 800ae9c:	f107 0110 	add.w	r1, r7, #16
 800aea0:	2300      	movs	r3, #0
 800aea2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aea4:	f7fe fbfc 	bl	80096a0 <xQueueGenericSend>
 800aea8:	6278      	str	r0, [r7, #36]	; 0x24
 800aeaa:	e012      	b.n	800aed2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aeac:	4b0b      	ldr	r3, [pc, #44]	; (800aedc <xTimerGenericCommand+0x98>)
 800aeae:	6818      	ldr	r0, [r3, #0]
 800aeb0:	f107 0110 	add.w	r1, r7, #16
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	f7fe fbf2 	bl	80096a0 <xQueueGenericSend>
 800aebc:	6278      	str	r0, [r7, #36]	; 0x24
 800aebe:	e008      	b.n	800aed2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aec0:	4b06      	ldr	r3, [pc, #24]	; (800aedc <xTimerGenericCommand+0x98>)
 800aec2:	6818      	ldr	r0, [r3, #0]
 800aec4:	f107 0110 	add.w	r1, r7, #16
 800aec8:	2300      	movs	r3, #0
 800aeca:	683a      	ldr	r2, [r7, #0]
 800aecc:	f7fe fcea 	bl	80098a4 <xQueueGenericSendFromISR>
 800aed0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3728      	adds	r7, #40	; 0x28
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}
 800aedc:	20000dfc 	.word	0x20000dfc

0800aee0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b088      	sub	sp, #32
 800aee4:	af02      	add	r7, sp, #8
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aeea:	4b23      	ldr	r3, [pc, #140]	; (800af78 <prvProcessExpiredTimer+0x98>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	68db      	ldr	r3, [r3, #12]
 800aef2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aef4:	697b      	ldr	r3, [r7, #20]
 800aef6:	3304      	adds	r3, #4
 800aef8:	4618      	mov	r0, r3
 800aefa:	f7fe fa9d 	bl	8009438 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af04:	f003 0304 	and.w	r3, r3, #4
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d023      	beq.n	800af54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800af0c:	697b      	ldr	r3, [r7, #20]
 800af0e:	699a      	ldr	r2, [r3, #24]
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	18d1      	adds	r1, r2, r3
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	683a      	ldr	r2, [r7, #0]
 800af18:	6978      	ldr	r0, [r7, #20]
 800af1a:	f000 f8d3 	bl	800b0c4 <prvInsertTimerInActiveList>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d020      	beq.n	800af66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800af24:	2300      	movs	r3, #0
 800af26:	9300      	str	r3, [sp, #0]
 800af28:	2300      	movs	r3, #0
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	2100      	movs	r1, #0
 800af2e:	6978      	ldr	r0, [r7, #20]
 800af30:	f7ff ff88 	bl	800ae44 <xTimerGenericCommand>
 800af34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d114      	bne.n	800af66 <prvProcessExpiredTimer+0x86>
 800af3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af40:	b672      	cpsid	i
 800af42:	f383 8811 	msr	BASEPRI, r3
 800af46:	f3bf 8f6f 	isb	sy
 800af4a:	f3bf 8f4f 	dsb	sy
 800af4e:	b662      	cpsie	i
 800af50:	60fb      	str	r3, [r7, #12]
 800af52:	e7fe      	b.n	800af52 <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af5a:	f023 0301 	bic.w	r3, r3, #1
 800af5e:	b2da      	uxtb	r2, r3
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	6a1b      	ldr	r3, [r3, #32]
 800af6a:	6978      	ldr	r0, [r7, #20]
 800af6c:	4798      	blx	r3
}
 800af6e:	bf00      	nop
 800af70:	3718      	adds	r7, #24
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
 800af76:	bf00      	nop
 800af78:	20000df4 	.word	0x20000df4

0800af7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b084      	sub	sp, #16
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800af84:	f107 0308 	add.w	r3, r7, #8
 800af88:	4618      	mov	r0, r3
 800af8a:	f000 f857 	bl	800b03c <prvGetNextExpireTime>
 800af8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	4619      	mov	r1, r3
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f000 f803 	bl	800afa0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800af9a:	f000 f8d5 	bl	800b148 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800af9e:	e7f1      	b.n	800af84 <prvTimerTask+0x8>

0800afa0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800afaa:	f7ff fa29 	bl	800a400 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800afae:	f107 0308 	add.w	r3, r7, #8
 800afb2:	4618      	mov	r0, r3
 800afb4:	f000 f866 	bl	800b084 <prvSampleTimeNow>
 800afb8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d130      	bne.n	800b022 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d10a      	bne.n	800afdc <prvProcessTimerOrBlockTask+0x3c>
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	429a      	cmp	r2, r3
 800afcc:	d806      	bhi.n	800afdc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800afce:	f7ff fa25 	bl	800a41c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800afd2:	68f9      	ldr	r1, [r7, #12]
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f7ff ff83 	bl	800aee0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800afda:	e024      	b.n	800b026 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d008      	beq.n	800aff4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800afe2:	4b13      	ldr	r3, [pc, #76]	; (800b030 <prvProcessTimerOrBlockTask+0x90>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d101      	bne.n	800aff0 <prvProcessTimerOrBlockTask+0x50>
 800afec:	2301      	movs	r3, #1
 800afee:	e000      	b.n	800aff2 <prvProcessTimerOrBlockTask+0x52>
 800aff0:	2300      	movs	r3, #0
 800aff2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aff4:	4b0f      	ldr	r3, [pc, #60]	; (800b034 <prvProcessTimerOrBlockTask+0x94>)
 800aff6:	6818      	ldr	r0, [r3, #0]
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	1ad3      	subs	r3, r2, r3
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	4619      	mov	r1, r3
 800b002:	f7fe ff05 	bl	8009e10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b006:	f7ff fa09 	bl	800a41c <xTaskResumeAll>
 800b00a:	4603      	mov	r3, r0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d10a      	bne.n	800b026 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b010:	4b09      	ldr	r3, [pc, #36]	; (800b038 <prvProcessTimerOrBlockTask+0x98>)
 800b012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b016:	601a      	str	r2, [r3, #0]
 800b018:	f3bf 8f4f 	dsb	sy
 800b01c:	f3bf 8f6f 	isb	sy
}
 800b020:	e001      	b.n	800b026 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b022:	f7ff f9fb 	bl	800a41c <xTaskResumeAll>
}
 800b026:	bf00      	nop
 800b028:	3710      	adds	r7, #16
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	20000df8 	.word	0x20000df8
 800b034:	20000dfc 	.word	0x20000dfc
 800b038:	e000ed04 	.word	0xe000ed04

0800b03c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b03c:	b480      	push	{r7}
 800b03e:	b085      	sub	sp, #20
 800b040:	af00      	add	r7, sp, #0
 800b042:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b044:	4b0e      	ldr	r3, [pc, #56]	; (800b080 <prvGetNextExpireTime+0x44>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d101      	bne.n	800b052 <prvGetNextExpireTime+0x16>
 800b04e:	2201      	movs	r2, #1
 800b050:	e000      	b.n	800b054 <prvGetNextExpireTime+0x18>
 800b052:	2200      	movs	r2, #0
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d105      	bne.n	800b06c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b060:	4b07      	ldr	r3, [pc, #28]	; (800b080 <prvGetNextExpireTime+0x44>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	60fb      	str	r3, [r7, #12]
 800b06a:	e001      	b.n	800b070 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b06c:	2300      	movs	r3, #0
 800b06e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b070:	68fb      	ldr	r3, [r7, #12]
}
 800b072:	4618      	mov	r0, r3
 800b074:	3714      	adds	r7, #20
 800b076:	46bd      	mov	sp, r7
 800b078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07c:	4770      	bx	lr
 800b07e:	bf00      	nop
 800b080:	20000df4 	.word	0x20000df4

0800b084 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b084      	sub	sp, #16
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b08c:	f7ff fa64 	bl	800a558 <xTaskGetTickCount>
 800b090:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b092:	4b0b      	ldr	r3, [pc, #44]	; (800b0c0 <prvSampleTimeNow+0x3c>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	68fa      	ldr	r2, [r7, #12]
 800b098:	429a      	cmp	r2, r3
 800b09a:	d205      	bcs.n	800b0a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b09c:	f000 f936 	bl	800b30c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	601a      	str	r2, [r3, #0]
 800b0a6:	e002      	b.n	800b0ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b0ae:	4a04      	ldr	r2, [pc, #16]	; (800b0c0 <prvSampleTimeNow+0x3c>)
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3710      	adds	r7, #16
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	20000e04 	.word	0x20000e04

0800b0c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b086      	sub	sp, #24
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	60f8      	str	r0, [r7, #12]
 800b0cc:	60b9      	str	r1, [r7, #8]
 800b0ce:	607a      	str	r2, [r7, #4]
 800b0d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	68ba      	ldr	r2, [r7, #8]
 800b0da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	68fa      	ldr	r2, [r7, #12]
 800b0e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b0e2:	68ba      	ldr	r2, [r7, #8]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	d812      	bhi.n	800b110 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0ea:	687a      	ldr	r2, [r7, #4]
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	1ad2      	subs	r2, r2, r3
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	699b      	ldr	r3, [r3, #24]
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d302      	bcc.n	800b0fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	617b      	str	r3, [r7, #20]
 800b0fc:	e01b      	b.n	800b136 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b0fe:	4b10      	ldr	r3, [pc, #64]	; (800b140 <prvInsertTimerInActiveList+0x7c>)
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	3304      	adds	r3, #4
 800b106:	4619      	mov	r1, r3
 800b108:	4610      	mov	r0, r2
 800b10a:	f7fe f95c 	bl	80093c6 <vListInsert>
 800b10e:	e012      	b.n	800b136 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b110:	687a      	ldr	r2, [r7, #4]
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	429a      	cmp	r2, r3
 800b116:	d206      	bcs.n	800b126 <prvInsertTimerInActiveList+0x62>
 800b118:	68ba      	ldr	r2, [r7, #8]
 800b11a:	683b      	ldr	r3, [r7, #0]
 800b11c:	429a      	cmp	r2, r3
 800b11e:	d302      	bcc.n	800b126 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b120:	2301      	movs	r3, #1
 800b122:	617b      	str	r3, [r7, #20]
 800b124:	e007      	b.n	800b136 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b126:	4b07      	ldr	r3, [pc, #28]	; (800b144 <prvInsertTimerInActiveList+0x80>)
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	3304      	adds	r3, #4
 800b12e:	4619      	mov	r1, r3
 800b130:	4610      	mov	r0, r2
 800b132:	f7fe f948 	bl	80093c6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b136:	697b      	ldr	r3, [r7, #20]
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3718      	adds	r7, #24
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}
 800b140:	20000df8 	.word	0x20000df8
 800b144:	20000df4 	.word	0x20000df4

0800b148 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b08e      	sub	sp, #56	; 0x38
 800b14c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b14e:	e0cc      	b.n	800b2ea <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2b00      	cmp	r3, #0
 800b154:	da19      	bge.n	800b18a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b156:	1d3b      	adds	r3, r7, #4
 800b158:	3304      	adds	r3, #4
 800b15a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b15c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d10b      	bne.n	800b17a <prvProcessReceivedCommands+0x32>
 800b162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b166:	b672      	cpsid	i
 800b168:	f383 8811 	msr	BASEPRI, r3
 800b16c:	f3bf 8f6f 	isb	sy
 800b170:	f3bf 8f4f 	dsb	sy
 800b174:	b662      	cpsie	i
 800b176:	61fb      	str	r3, [r7, #28]
 800b178:	e7fe      	b.n	800b178 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b17a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b180:	6850      	ldr	r0, [r2, #4]
 800b182:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b184:	6892      	ldr	r2, [r2, #8]
 800b186:	4611      	mov	r1, r2
 800b188:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	f2c0 80ab 	blt.w	800b2e8 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b198:	695b      	ldr	r3, [r3, #20]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d004      	beq.n	800b1a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b19e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a0:	3304      	adds	r3, #4
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fe f948 	bl	8009438 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b1a8:	463b      	mov	r3, r7
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	f7ff ff6a 	bl	800b084 <prvSampleTimeNow>
 800b1b0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2b09      	cmp	r3, #9
 800b1b6:	f200 8098 	bhi.w	800b2ea <prvProcessReceivedCommands+0x1a2>
 800b1ba:	a201      	add	r2, pc, #4	; (adr r2, 800b1c0 <prvProcessReceivedCommands+0x78>)
 800b1bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1c0:	0800b1e9 	.word	0x0800b1e9
 800b1c4:	0800b1e9 	.word	0x0800b1e9
 800b1c8:	0800b1e9 	.word	0x0800b1e9
 800b1cc:	0800b25f 	.word	0x0800b25f
 800b1d0:	0800b273 	.word	0x0800b273
 800b1d4:	0800b2bf 	.word	0x0800b2bf
 800b1d8:	0800b1e9 	.word	0x0800b1e9
 800b1dc:	0800b1e9 	.word	0x0800b1e9
 800b1e0:	0800b25f 	.word	0x0800b25f
 800b1e4:	0800b273 	.word	0x0800b273
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b1ee:	f043 0301 	orr.w	r3, r3, #1
 800b1f2:	b2da      	uxtb	r2, r3
 800b1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1fe:	699b      	ldr	r3, [r3, #24]
 800b200:	18d1      	adds	r1, r2, r3
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b206:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b208:	f7ff ff5c 	bl	800b0c4 <prvInsertTimerInActiveList>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d06b      	beq.n	800b2ea <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b214:	6a1b      	ldr	r3, [r3, #32]
 800b216:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b218:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b21c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b220:	f003 0304 	and.w	r3, r3, #4
 800b224:	2b00      	cmp	r3, #0
 800b226:	d060      	beq.n	800b2ea <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b228:	68ba      	ldr	r2, [r7, #8]
 800b22a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b22c:	699b      	ldr	r3, [r3, #24]
 800b22e:	441a      	add	r2, r3
 800b230:	2300      	movs	r3, #0
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	2300      	movs	r3, #0
 800b236:	2100      	movs	r1, #0
 800b238:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b23a:	f7ff fe03 	bl	800ae44 <xTimerGenericCommand>
 800b23e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b240:	6a3b      	ldr	r3, [r7, #32]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d151      	bne.n	800b2ea <prvProcessReceivedCommands+0x1a2>
 800b246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24a:	b672      	cpsid	i
 800b24c:	f383 8811 	msr	BASEPRI, r3
 800b250:	f3bf 8f6f 	isb	sy
 800b254:	f3bf 8f4f 	dsb	sy
 800b258:	b662      	cpsie	i
 800b25a:	61bb      	str	r3, [r7, #24]
 800b25c:	e7fe      	b.n	800b25c <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b25e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b260:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b264:	f023 0301 	bic.w	r3, r3, #1
 800b268:	b2da      	uxtb	r2, r3
 800b26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b26c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b270:	e03b      	b.n	800b2ea <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b274:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b278:	f043 0301 	orr.w	r3, r3, #1
 800b27c:	b2da      	uxtb	r2, r3
 800b27e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b280:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b284:	68ba      	ldr	r2, [r7, #8]
 800b286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b288:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b28a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b28c:	699b      	ldr	r3, [r3, #24]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d10b      	bne.n	800b2aa <prvProcessReceivedCommands+0x162>
 800b292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b296:	b672      	cpsid	i
 800b298:	f383 8811 	msr	BASEPRI, r3
 800b29c:	f3bf 8f6f 	isb	sy
 800b2a0:	f3bf 8f4f 	dsb	sy
 800b2a4:	b662      	cpsie	i
 800b2a6:	617b      	str	r3, [r7, #20]
 800b2a8:	e7fe      	b.n	800b2a8 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b2aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2ac:	699a      	ldr	r2, [r3, #24]
 800b2ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2b0:	18d1      	adds	r1, r2, r3
 800b2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2b8:	f7ff ff04 	bl	800b0c4 <prvInsertTimerInActiveList>
					break;
 800b2bc:	e015      	b.n	800b2ea <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b2be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b2c4:	f003 0302 	and.w	r3, r3, #2
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d103      	bne.n	800b2d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b2cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2ce:	f000 fbb5 	bl	800ba3c <vPortFree>
 800b2d2:	e00a      	b.n	800b2ea <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b2d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b2da:	f023 0301 	bic.w	r3, r3, #1
 800b2de:	b2da      	uxtb	r2, r3
 800b2e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b2e6:	e000      	b.n	800b2ea <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b2e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b2ea:	4b07      	ldr	r3, [pc, #28]	; (800b308 <prvProcessReceivedCommands+0x1c0>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	1d39      	adds	r1, r7, #4
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	f7fe fb72 	bl	80099dc <xQueueReceive>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	f47f af28 	bne.w	800b150 <prvProcessReceivedCommands+0x8>
	}
}
 800b300:	bf00      	nop
 800b302:	3730      	adds	r7, #48	; 0x30
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}
 800b308:	20000dfc 	.word	0x20000dfc

0800b30c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b088      	sub	sp, #32
 800b310:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b312:	e049      	b.n	800b3a8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b314:	4b2e      	ldr	r3, [pc, #184]	; (800b3d0 <prvSwitchTimerLists+0xc4>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	68db      	ldr	r3, [r3, #12]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b31e:	4b2c      	ldr	r3, [pc, #176]	; (800b3d0 <prvSwitchTimerLists+0xc4>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	68db      	ldr	r3, [r3, #12]
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	3304      	adds	r3, #4
 800b32c:	4618      	mov	r0, r3
 800b32e:	f7fe f883 	bl	8009438 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	68f8      	ldr	r0, [r7, #12]
 800b338:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b340:	f003 0304 	and.w	r3, r3, #4
 800b344:	2b00      	cmp	r3, #0
 800b346:	d02f      	beq.n	800b3a8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	699b      	ldr	r3, [r3, #24]
 800b34c:	693a      	ldr	r2, [r7, #16]
 800b34e:	4413      	add	r3, r2
 800b350:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b352:	68ba      	ldr	r2, [r7, #8]
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	429a      	cmp	r2, r3
 800b358:	d90e      	bls.n	800b378 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	68ba      	ldr	r2, [r7, #8]
 800b35e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	68fa      	ldr	r2, [r7, #12]
 800b364:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b366:	4b1a      	ldr	r3, [pc, #104]	; (800b3d0 <prvSwitchTimerLists+0xc4>)
 800b368:	681a      	ldr	r2, [r3, #0]
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	3304      	adds	r3, #4
 800b36e:	4619      	mov	r1, r3
 800b370:	4610      	mov	r0, r2
 800b372:	f7fe f828 	bl	80093c6 <vListInsert>
 800b376:	e017      	b.n	800b3a8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b378:	2300      	movs	r3, #0
 800b37a:	9300      	str	r3, [sp, #0]
 800b37c:	2300      	movs	r3, #0
 800b37e:	693a      	ldr	r2, [r7, #16]
 800b380:	2100      	movs	r1, #0
 800b382:	68f8      	ldr	r0, [r7, #12]
 800b384:	f7ff fd5e 	bl	800ae44 <xTimerGenericCommand>
 800b388:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d10b      	bne.n	800b3a8 <prvSwitchTimerLists+0x9c>
 800b390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b394:	b672      	cpsid	i
 800b396:	f383 8811 	msr	BASEPRI, r3
 800b39a:	f3bf 8f6f 	isb	sy
 800b39e:	f3bf 8f4f 	dsb	sy
 800b3a2:	b662      	cpsie	i
 800b3a4:	603b      	str	r3, [r7, #0]
 800b3a6:	e7fe      	b.n	800b3a6 <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b3a8:	4b09      	ldr	r3, [pc, #36]	; (800b3d0 <prvSwitchTimerLists+0xc4>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d1b0      	bne.n	800b314 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b3b2:	4b07      	ldr	r3, [pc, #28]	; (800b3d0 <prvSwitchTimerLists+0xc4>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b3b8:	4b06      	ldr	r3, [pc, #24]	; (800b3d4 <prvSwitchTimerLists+0xc8>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	4a04      	ldr	r2, [pc, #16]	; (800b3d0 <prvSwitchTimerLists+0xc4>)
 800b3be:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b3c0:	4a04      	ldr	r2, [pc, #16]	; (800b3d4 <prvSwitchTimerLists+0xc8>)
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	6013      	str	r3, [r2, #0]
}
 800b3c6:	bf00      	nop
 800b3c8:	3718      	adds	r7, #24
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	20000df4 	.word	0x20000df4
 800b3d4:	20000df8 	.word	0x20000df8

0800b3d8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b082      	sub	sp, #8
 800b3dc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b3de:	f000 f943 	bl	800b668 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b3e2:	4b15      	ldr	r3, [pc, #84]	; (800b438 <prvCheckForValidListAndQueue+0x60>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d120      	bne.n	800b42c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b3ea:	4814      	ldr	r0, [pc, #80]	; (800b43c <prvCheckForValidListAndQueue+0x64>)
 800b3ec:	f7fd ff9a 	bl	8009324 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b3f0:	4813      	ldr	r0, [pc, #76]	; (800b440 <prvCheckForValidListAndQueue+0x68>)
 800b3f2:	f7fd ff97 	bl	8009324 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b3f6:	4b13      	ldr	r3, [pc, #76]	; (800b444 <prvCheckForValidListAndQueue+0x6c>)
 800b3f8:	4a10      	ldr	r2, [pc, #64]	; (800b43c <prvCheckForValidListAndQueue+0x64>)
 800b3fa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b3fc:	4b12      	ldr	r3, [pc, #72]	; (800b448 <prvCheckForValidListAndQueue+0x70>)
 800b3fe:	4a10      	ldr	r2, [pc, #64]	; (800b440 <prvCheckForValidListAndQueue+0x68>)
 800b400:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b402:	2300      	movs	r3, #0
 800b404:	9300      	str	r3, [sp, #0]
 800b406:	4b11      	ldr	r3, [pc, #68]	; (800b44c <prvCheckForValidListAndQueue+0x74>)
 800b408:	4a11      	ldr	r2, [pc, #68]	; (800b450 <prvCheckForValidListAndQueue+0x78>)
 800b40a:	2110      	movs	r1, #16
 800b40c:	200a      	movs	r0, #10
 800b40e:	f7fe f8a7 	bl	8009560 <xQueueGenericCreateStatic>
 800b412:	4602      	mov	r2, r0
 800b414:	4b08      	ldr	r3, [pc, #32]	; (800b438 <prvCheckForValidListAndQueue+0x60>)
 800b416:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b418:	4b07      	ldr	r3, [pc, #28]	; (800b438 <prvCheckForValidListAndQueue+0x60>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d005      	beq.n	800b42c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b420:	4b05      	ldr	r3, [pc, #20]	; (800b438 <prvCheckForValidListAndQueue+0x60>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	490b      	ldr	r1, [pc, #44]	; (800b454 <prvCheckForValidListAndQueue+0x7c>)
 800b426:	4618      	mov	r0, r3
 800b428:	f7fe fcca 	bl	8009dc0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b42c:	f000 f94e 	bl	800b6cc <vPortExitCritical>
}
 800b430:	bf00      	nop
 800b432:	46bd      	mov	sp, r7
 800b434:	bd80      	pop	{r7, pc}
 800b436:	bf00      	nop
 800b438:	20000dfc 	.word	0x20000dfc
 800b43c:	20000dcc 	.word	0x20000dcc
 800b440:	20000de0 	.word	0x20000de0
 800b444:	20000df4 	.word	0x20000df4
 800b448:	20000df8 	.word	0x20000df8
 800b44c:	20000ea8 	.word	0x20000ea8
 800b450:	20000e08 	.word	0x20000e08
 800b454:	0800f380 	.word	0x0800f380

0800b458 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b458:	b480      	push	{r7}
 800b45a:	b085      	sub	sp, #20
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	60f8      	str	r0, [r7, #12]
 800b460:	60b9      	str	r1, [r7, #8]
 800b462:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	3b04      	subs	r3, #4
 800b468:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b470:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	3b04      	subs	r3, #4
 800b476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	f023 0201 	bic.w	r2, r3, #1
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	3b04      	subs	r3, #4
 800b486:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b488:	4a0c      	ldr	r2, [pc, #48]	; (800b4bc <pxPortInitialiseStack+0x64>)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	3b14      	subs	r3, #20
 800b492:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	3b04      	subs	r3, #4
 800b49e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f06f 0202 	mvn.w	r2, #2
 800b4a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	3b20      	subs	r3, #32
 800b4ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3714      	adds	r7, #20
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ba:	4770      	bx	lr
 800b4bc:	0800b4c1 	.word	0x0800b4c1

0800b4c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b085      	sub	sp, #20
 800b4c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b4ca:	4b13      	ldr	r3, [pc, #76]	; (800b518 <prvTaskExitError+0x58>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b4d2:	d00b      	beq.n	800b4ec <prvTaskExitError+0x2c>
 800b4d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4d8:	b672      	cpsid	i
 800b4da:	f383 8811 	msr	BASEPRI, r3
 800b4de:	f3bf 8f6f 	isb	sy
 800b4e2:	f3bf 8f4f 	dsb	sy
 800b4e6:	b662      	cpsie	i
 800b4e8:	60fb      	str	r3, [r7, #12]
 800b4ea:	e7fe      	b.n	800b4ea <prvTaskExitError+0x2a>
 800b4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f0:	b672      	cpsid	i
 800b4f2:	f383 8811 	msr	BASEPRI, r3
 800b4f6:	f3bf 8f6f 	isb	sy
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	b662      	cpsie	i
 800b500:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b502:	bf00      	nop
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d0fc      	beq.n	800b504 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b50a:	bf00      	nop
 800b50c:	3714      	adds	r7, #20
 800b50e:	46bd      	mov	sp, r7
 800b510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b514:	4770      	bx	lr
 800b516:	bf00      	nop
 800b518:	2000000c 	.word	0x2000000c
 800b51c:	00000000 	.word	0x00000000

0800b520 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b520:	4b07      	ldr	r3, [pc, #28]	; (800b540 <pxCurrentTCBConst2>)
 800b522:	6819      	ldr	r1, [r3, #0]
 800b524:	6808      	ldr	r0, [r1, #0]
 800b526:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b52a:	f380 8809 	msr	PSP, r0
 800b52e:	f3bf 8f6f 	isb	sy
 800b532:	f04f 0000 	mov.w	r0, #0
 800b536:	f380 8811 	msr	BASEPRI, r0
 800b53a:	4770      	bx	lr
 800b53c:	f3af 8000 	nop.w

0800b540 <pxCurrentTCBConst2>:
 800b540:	200008cc 	.word	0x200008cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b544:	bf00      	nop
 800b546:	bf00      	nop

0800b548 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b548:	4808      	ldr	r0, [pc, #32]	; (800b56c <prvPortStartFirstTask+0x24>)
 800b54a:	6800      	ldr	r0, [r0, #0]
 800b54c:	6800      	ldr	r0, [r0, #0]
 800b54e:	f380 8808 	msr	MSP, r0
 800b552:	f04f 0000 	mov.w	r0, #0
 800b556:	f380 8814 	msr	CONTROL, r0
 800b55a:	b662      	cpsie	i
 800b55c:	b661      	cpsie	f
 800b55e:	f3bf 8f4f 	dsb	sy
 800b562:	f3bf 8f6f 	isb	sy
 800b566:	df00      	svc	0
 800b568:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b56a:	bf00      	nop
 800b56c:	e000ed08 	.word	0xe000ed08

0800b570 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b576:	4b36      	ldr	r3, [pc, #216]	; (800b650 <xPortStartScheduler+0xe0>)
 800b578:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	781b      	ldrb	r3, [r3, #0]
 800b57e:	b2db      	uxtb	r3, r3
 800b580:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	22ff      	movs	r2, #255	; 0xff
 800b586:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	b2db      	uxtb	r3, r3
 800b58e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b590:	78fb      	ldrb	r3, [r7, #3]
 800b592:	b2db      	uxtb	r3, r3
 800b594:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b598:	b2da      	uxtb	r2, r3
 800b59a:	4b2e      	ldr	r3, [pc, #184]	; (800b654 <xPortStartScheduler+0xe4>)
 800b59c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b59e:	4b2e      	ldr	r3, [pc, #184]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5a0:	2207      	movs	r2, #7
 800b5a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b5a4:	e009      	b.n	800b5ba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b5a6:	4b2c      	ldr	r3, [pc, #176]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	4a2a      	ldr	r2, [pc, #168]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b5b0:	78fb      	ldrb	r3, [r7, #3]
 800b5b2:	b2db      	uxtb	r3, r3
 800b5b4:	005b      	lsls	r3, r3, #1
 800b5b6:	b2db      	uxtb	r3, r3
 800b5b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b5ba:	78fb      	ldrb	r3, [r7, #3]
 800b5bc:	b2db      	uxtb	r3, r3
 800b5be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5c2:	2b80      	cmp	r3, #128	; 0x80
 800b5c4:	d0ef      	beq.n	800b5a6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b5c6:	4b24      	ldr	r3, [pc, #144]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f1c3 0307 	rsb	r3, r3, #7
 800b5ce:	2b04      	cmp	r3, #4
 800b5d0:	d00b      	beq.n	800b5ea <xPortStartScheduler+0x7a>
 800b5d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d6:	b672      	cpsid	i
 800b5d8:	f383 8811 	msr	BASEPRI, r3
 800b5dc:	f3bf 8f6f 	isb	sy
 800b5e0:	f3bf 8f4f 	dsb	sy
 800b5e4:	b662      	cpsie	i
 800b5e6:	60bb      	str	r3, [r7, #8]
 800b5e8:	e7fe      	b.n	800b5e8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b5ea:	4b1b      	ldr	r3, [pc, #108]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	021b      	lsls	r3, r3, #8
 800b5f0:	4a19      	ldr	r2, [pc, #100]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5f2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b5f4:	4b18      	ldr	r3, [pc, #96]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b5fc:	4a16      	ldr	r2, [pc, #88]	; (800b658 <xPortStartScheduler+0xe8>)
 800b5fe:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	b2da      	uxtb	r2, r3
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b608:	4b14      	ldr	r3, [pc, #80]	; (800b65c <xPortStartScheduler+0xec>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4a13      	ldr	r2, [pc, #76]	; (800b65c <xPortStartScheduler+0xec>)
 800b60e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b612:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b614:	4b11      	ldr	r3, [pc, #68]	; (800b65c <xPortStartScheduler+0xec>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4a10      	ldr	r2, [pc, #64]	; (800b65c <xPortStartScheduler+0xec>)
 800b61a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b61e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b620:	f000 f8d4 	bl	800b7cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b624:	4b0e      	ldr	r3, [pc, #56]	; (800b660 <xPortStartScheduler+0xf0>)
 800b626:	2200      	movs	r2, #0
 800b628:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b62a:	f000 f8f3 	bl	800b814 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b62e:	4b0d      	ldr	r3, [pc, #52]	; (800b664 <xPortStartScheduler+0xf4>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4a0c      	ldr	r2, [pc, #48]	; (800b664 <xPortStartScheduler+0xf4>)
 800b634:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b638:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b63a:	f7ff ff85 	bl	800b548 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b63e:	f7ff f867 	bl	800a710 <vTaskSwitchContext>
	prvTaskExitError();
 800b642:	f7ff ff3d 	bl	800b4c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b646:	2300      	movs	r3, #0
}
 800b648:	4618      	mov	r0, r3
 800b64a:	3710      	adds	r7, #16
 800b64c:	46bd      	mov	sp, r7
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	e000e400 	.word	0xe000e400
 800b654:	20000ef8 	.word	0x20000ef8
 800b658:	20000efc 	.word	0x20000efc
 800b65c:	e000ed20 	.word	0xe000ed20
 800b660:	2000000c 	.word	0x2000000c
 800b664:	e000ef34 	.word	0xe000ef34

0800b668 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b672:	b672      	cpsid	i
 800b674:	f383 8811 	msr	BASEPRI, r3
 800b678:	f3bf 8f6f 	isb	sy
 800b67c:	f3bf 8f4f 	dsb	sy
 800b680:	b662      	cpsie	i
 800b682:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b684:	4b0f      	ldr	r3, [pc, #60]	; (800b6c4 <vPortEnterCritical+0x5c>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	3301      	adds	r3, #1
 800b68a:	4a0e      	ldr	r2, [pc, #56]	; (800b6c4 <vPortEnterCritical+0x5c>)
 800b68c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b68e:	4b0d      	ldr	r3, [pc, #52]	; (800b6c4 <vPortEnterCritical+0x5c>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	2b01      	cmp	r3, #1
 800b694:	d110      	bne.n	800b6b8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b696:	4b0c      	ldr	r3, [pc, #48]	; (800b6c8 <vPortEnterCritical+0x60>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	b2db      	uxtb	r3, r3
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d00b      	beq.n	800b6b8 <vPortEnterCritical+0x50>
 800b6a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a4:	b672      	cpsid	i
 800b6a6:	f383 8811 	msr	BASEPRI, r3
 800b6aa:	f3bf 8f6f 	isb	sy
 800b6ae:	f3bf 8f4f 	dsb	sy
 800b6b2:	b662      	cpsie	i
 800b6b4:	603b      	str	r3, [r7, #0]
 800b6b6:	e7fe      	b.n	800b6b6 <vPortEnterCritical+0x4e>
	}
}
 800b6b8:	bf00      	nop
 800b6ba:	370c      	adds	r7, #12
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr
 800b6c4:	2000000c 	.word	0x2000000c
 800b6c8:	e000ed04 	.word	0xe000ed04

0800b6cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b6cc:	b480      	push	{r7}
 800b6ce:	b083      	sub	sp, #12
 800b6d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b6d2:	4b12      	ldr	r3, [pc, #72]	; (800b71c <vPortExitCritical+0x50>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d10b      	bne.n	800b6f2 <vPortExitCritical+0x26>
 800b6da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6de:	b672      	cpsid	i
 800b6e0:	f383 8811 	msr	BASEPRI, r3
 800b6e4:	f3bf 8f6f 	isb	sy
 800b6e8:	f3bf 8f4f 	dsb	sy
 800b6ec:	b662      	cpsie	i
 800b6ee:	607b      	str	r3, [r7, #4]
 800b6f0:	e7fe      	b.n	800b6f0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800b6f2:	4b0a      	ldr	r3, [pc, #40]	; (800b71c <vPortExitCritical+0x50>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	3b01      	subs	r3, #1
 800b6f8:	4a08      	ldr	r2, [pc, #32]	; (800b71c <vPortExitCritical+0x50>)
 800b6fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b6fc:	4b07      	ldr	r3, [pc, #28]	; (800b71c <vPortExitCritical+0x50>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d104      	bne.n	800b70e <vPortExitCritical+0x42>
 800b704:	2300      	movs	r3, #0
 800b706:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b70e:	bf00      	nop
 800b710:	370c      	adds	r7, #12
 800b712:	46bd      	mov	sp, r7
 800b714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b718:	4770      	bx	lr
 800b71a:	bf00      	nop
 800b71c:	2000000c 	.word	0x2000000c

0800b720 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b720:	f3ef 8009 	mrs	r0, PSP
 800b724:	f3bf 8f6f 	isb	sy
 800b728:	4b15      	ldr	r3, [pc, #84]	; (800b780 <pxCurrentTCBConst>)
 800b72a:	681a      	ldr	r2, [r3, #0]
 800b72c:	f01e 0f10 	tst.w	lr, #16
 800b730:	bf08      	it	eq
 800b732:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b736:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b73a:	6010      	str	r0, [r2, #0]
 800b73c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b740:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b744:	b672      	cpsid	i
 800b746:	f380 8811 	msr	BASEPRI, r0
 800b74a:	f3bf 8f4f 	dsb	sy
 800b74e:	f3bf 8f6f 	isb	sy
 800b752:	b662      	cpsie	i
 800b754:	f7fe ffdc 	bl	800a710 <vTaskSwitchContext>
 800b758:	f04f 0000 	mov.w	r0, #0
 800b75c:	f380 8811 	msr	BASEPRI, r0
 800b760:	bc09      	pop	{r0, r3}
 800b762:	6819      	ldr	r1, [r3, #0]
 800b764:	6808      	ldr	r0, [r1, #0]
 800b766:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b76a:	f01e 0f10 	tst.w	lr, #16
 800b76e:	bf08      	it	eq
 800b770:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b774:	f380 8809 	msr	PSP, r0
 800b778:	f3bf 8f6f 	isb	sy
 800b77c:	4770      	bx	lr
 800b77e:	bf00      	nop

0800b780 <pxCurrentTCBConst>:
 800b780:	200008cc 	.word	0x200008cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b784:	bf00      	nop
 800b786:	bf00      	nop

0800b788 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b082      	sub	sp, #8
 800b78c:	af00      	add	r7, sp, #0
	__asm volatile
 800b78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b792:	b672      	cpsid	i
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	b662      	cpsie	i
 800b7a2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b7a4:	f7fe fefa 	bl	800a59c <xTaskIncrementTick>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d003      	beq.n	800b7b6 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b7ae:	4b06      	ldr	r3, [pc, #24]	; (800b7c8 <SysTick_Handler+0x40>)
 800b7b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7b4:	601a      	str	r2, [r3, #0]
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b7c0:	bf00      	nop
 800b7c2:	3708      	adds	r7, #8
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}
 800b7c8:	e000ed04 	.word	0xe000ed04

0800b7cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b7d0:	4b0b      	ldr	r3, [pc, #44]	; (800b800 <vPortSetupTimerInterrupt+0x34>)
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b7d6:	4b0b      	ldr	r3, [pc, #44]	; (800b804 <vPortSetupTimerInterrupt+0x38>)
 800b7d8:	2200      	movs	r2, #0
 800b7da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b7dc:	4b0a      	ldr	r3, [pc, #40]	; (800b808 <vPortSetupTimerInterrupt+0x3c>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	4a0a      	ldr	r2, [pc, #40]	; (800b80c <vPortSetupTimerInterrupt+0x40>)
 800b7e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b7e6:	099b      	lsrs	r3, r3, #6
 800b7e8:	4a09      	ldr	r2, [pc, #36]	; (800b810 <vPortSetupTimerInterrupt+0x44>)
 800b7ea:	3b01      	subs	r3, #1
 800b7ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b7ee:	4b04      	ldr	r3, [pc, #16]	; (800b800 <vPortSetupTimerInterrupt+0x34>)
 800b7f0:	2207      	movs	r2, #7
 800b7f2:	601a      	str	r2, [r3, #0]
}
 800b7f4:	bf00      	nop
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	e000e010 	.word	0xe000e010
 800b804:	e000e018 	.word	0xe000e018
 800b808:	20000000 	.word	0x20000000
 800b80c:	10624dd3 	.word	0x10624dd3
 800b810:	e000e014 	.word	0xe000e014

0800b814 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b814:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b824 <vPortEnableVFP+0x10>
 800b818:	6801      	ldr	r1, [r0, #0]
 800b81a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b81e:	6001      	str	r1, [r0, #0]
 800b820:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b822:	bf00      	nop
 800b824:	e000ed88 	.word	0xe000ed88

0800b828 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b828:	b480      	push	{r7}
 800b82a:	b085      	sub	sp, #20
 800b82c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b82e:	f3ef 8305 	mrs	r3, IPSR
 800b832:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	2b0f      	cmp	r3, #15
 800b838:	d915      	bls.n	800b866 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b83a:	4a18      	ldr	r2, [pc, #96]	; (800b89c <vPortValidateInterruptPriority+0x74>)
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	4413      	add	r3, r2
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b844:	4b16      	ldr	r3, [pc, #88]	; (800b8a0 <vPortValidateInterruptPriority+0x78>)
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	7afa      	ldrb	r2, [r7, #11]
 800b84a:	429a      	cmp	r2, r3
 800b84c:	d20b      	bcs.n	800b866 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b84e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b852:	b672      	cpsid	i
 800b854:	f383 8811 	msr	BASEPRI, r3
 800b858:	f3bf 8f6f 	isb	sy
 800b85c:	f3bf 8f4f 	dsb	sy
 800b860:	b662      	cpsie	i
 800b862:	607b      	str	r3, [r7, #4]
 800b864:	e7fe      	b.n	800b864 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b866:	4b0f      	ldr	r3, [pc, #60]	; (800b8a4 <vPortValidateInterruptPriority+0x7c>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b86e:	4b0e      	ldr	r3, [pc, #56]	; (800b8a8 <vPortValidateInterruptPriority+0x80>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	429a      	cmp	r2, r3
 800b874:	d90b      	bls.n	800b88e <vPortValidateInterruptPriority+0x66>
 800b876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87a:	b672      	cpsid	i
 800b87c:	f383 8811 	msr	BASEPRI, r3
 800b880:	f3bf 8f6f 	isb	sy
 800b884:	f3bf 8f4f 	dsb	sy
 800b888:	b662      	cpsie	i
 800b88a:	603b      	str	r3, [r7, #0]
 800b88c:	e7fe      	b.n	800b88c <vPortValidateInterruptPriority+0x64>
	}
 800b88e:	bf00      	nop
 800b890:	3714      	adds	r7, #20
 800b892:	46bd      	mov	sp, r7
 800b894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b898:	4770      	bx	lr
 800b89a:	bf00      	nop
 800b89c:	e000e3f0 	.word	0xe000e3f0
 800b8a0:	20000ef8 	.word	0x20000ef8
 800b8a4:	e000ed0c 	.word	0xe000ed0c
 800b8a8:	20000efc 	.word	0x20000efc

0800b8ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b08a      	sub	sp, #40	; 0x28
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b8b8:	f7fe fda2 	bl	800a400 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b8bc:	4b5a      	ldr	r3, [pc, #360]	; (800ba28 <pvPortMalloc+0x17c>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d101      	bne.n	800b8c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b8c4:	f000 f916 	bl	800baf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b8c8:	4b58      	ldr	r3, [pc, #352]	; (800ba2c <pvPortMalloc+0x180>)
 800b8ca:	681a      	ldr	r2, [r3, #0]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	4013      	ands	r3, r2
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	f040 8090 	bne.w	800b9f6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d01e      	beq.n	800b91a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b8dc:	2208      	movs	r2, #8
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	4413      	add	r3, r2
 800b8e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f003 0307 	and.w	r3, r3, #7
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d015      	beq.n	800b91a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f023 0307 	bic.w	r3, r3, #7
 800b8f4:	3308      	adds	r3, #8
 800b8f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	f003 0307 	and.w	r3, r3, #7
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d00b      	beq.n	800b91a <pvPortMalloc+0x6e>
 800b902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b906:	b672      	cpsid	i
 800b908:	f383 8811 	msr	BASEPRI, r3
 800b90c:	f3bf 8f6f 	isb	sy
 800b910:	f3bf 8f4f 	dsb	sy
 800b914:	b662      	cpsie	i
 800b916:	617b      	str	r3, [r7, #20]
 800b918:	e7fe      	b.n	800b918 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d06a      	beq.n	800b9f6 <pvPortMalloc+0x14a>
 800b920:	4b43      	ldr	r3, [pc, #268]	; (800ba30 <pvPortMalloc+0x184>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	687a      	ldr	r2, [r7, #4]
 800b926:	429a      	cmp	r2, r3
 800b928:	d865      	bhi.n	800b9f6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b92a:	4b42      	ldr	r3, [pc, #264]	; (800ba34 <pvPortMalloc+0x188>)
 800b92c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b92e:	4b41      	ldr	r3, [pc, #260]	; (800ba34 <pvPortMalloc+0x188>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b934:	e004      	b.n	800b940 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b938:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b942:	685b      	ldr	r3, [r3, #4]
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	429a      	cmp	r2, r3
 800b948:	d903      	bls.n	800b952 <pvPortMalloc+0xa6>
 800b94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d1f1      	bne.n	800b936 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b952:	4b35      	ldr	r3, [pc, #212]	; (800ba28 <pvPortMalloc+0x17c>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b958:	429a      	cmp	r2, r3
 800b95a:	d04c      	beq.n	800b9f6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b95c:	6a3b      	ldr	r3, [r7, #32]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	2208      	movs	r2, #8
 800b962:	4413      	add	r3, r2
 800b964:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	6a3b      	ldr	r3, [r7, #32]
 800b96c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b970:	685a      	ldr	r2, [r3, #4]
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	1ad2      	subs	r2, r2, r3
 800b976:	2308      	movs	r3, #8
 800b978:	005b      	lsls	r3, r3, #1
 800b97a:	429a      	cmp	r2, r3
 800b97c:	d920      	bls.n	800b9c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b97e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	4413      	add	r3, r2
 800b984:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b986:	69bb      	ldr	r3, [r7, #24]
 800b988:	f003 0307 	and.w	r3, r3, #7
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d00b      	beq.n	800b9a8 <pvPortMalloc+0xfc>
 800b990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b994:	b672      	cpsid	i
 800b996:	f383 8811 	msr	BASEPRI, r3
 800b99a:	f3bf 8f6f 	isb	sy
 800b99e:	f3bf 8f4f 	dsb	sy
 800b9a2:	b662      	cpsie	i
 800b9a4:	613b      	str	r3, [r7, #16]
 800b9a6:	e7fe      	b.n	800b9a6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9aa:	685a      	ldr	r2, [r3, #4]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	1ad2      	subs	r2, r2, r3
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9b6:	687a      	ldr	r2, [r7, #4]
 800b9b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b9ba:	69b8      	ldr	r0, [r7, #24]
 800b9bc:	f000 f8fc 	bl	800bbb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b9c0:	4b1b      	ldr	r3, [pc, #108]	; (800ba30 <pvPortMalloc+0x184>)
 800b9c2:	681a      	ldr	r2, [r3, #0]
 800b9c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	1ad3      	subs	r3, r2, r3
 800b9ca:	4a19      	ldr	r2, [pc, #100]	; (800ba30 <pvPortMalloc+0x184>)
 800b9cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b9ce:	4b18      	ldr	r3, [pc, #96]	; (800ba30 <pvPortMalloc+0x184>)
 800b9d0:	681a      	ldr	r2, [r3, #0]
 800b9d2:	4b19      	ldr	r3, [pc, #100]	; (800ba38 <pvPortMalloc+0x18c>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d203      	bcs.n	800b9e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b9da:	4b15      	ldr	r3, [pc, #84]	; (800ba30 <pvPortMalloc+0x184>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	4a16      	ldr	r2, [pc, #88]	; (800ba38 <pvPortMalloc+0x18c>)
 800b9e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9e4:	685a      	ldr	r2, [r3, #4]
 800b9e6:	4b11      	ldr	r3, [pc, #68]	; (800ba2c <pvPortMalloc+0x180>)
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	431a      	orrs	r2, r3
 800b9ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b9f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b9f6:	f7fe fd11 	bl	800a41c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b9fa:	69fb      	ldr	r3, [r7, #28]
 800b9fc:	f003 0307 	and.w	r3, r3, #7
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d00b      	beq.n	800ba1c <pvPortMalloc+0x170>
 800ba04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba08:	b672      	cpsid	i
 800ba0a:	f383 8811 	msr	BASEPRI, r3
 800ba0e:	f3bf 8f6f 	isb	sy
 800ba12:	f3bf 8f4f 	dsb	sy
 800ba16:	b662      	cpsie	i
 800ba18:	60fb      	str	r3, [r7, #12]
 800ba1a:	e7fe      	b.n	800ba1a <pvPortMalloc+0x16e>
	return pvReturn;
 800ba1c:	69fb      	ldr	r3, [r7, #28]
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3728      	adds	r7, #40	; 0x28
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	20004b08 	.word	0x20004b08
 800ba2c:	20004b14 	.word	0x20004b14
 800ba30:	20004b0c 	.word	0x20004b0c
 800ba34:	20004b00 	.word	0x20004b00
 800ba38:	20004b10 	.word	0x20004b10

0800ba3c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b086      	sub	sp, #24
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d04a      	beq.n	800bae4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ba4e:	2308      	movs	r3, #8
 800ba50:	425b      	negs	r3, r3
 800ba52:	697a      	ldr	r2, [r7, #20]
 800ba54:	4413      	add	r3, r2
 800ba56:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	685a      	ldr	r2, [r3, #4]
 800ba60:	4b22      	ldr	r3, [pc, #136]	; (800baec <vPortFree+0xb0>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4013      	ands	r3, r2
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d10b      	bne.n	800ba82 <vPortFree+0x46>
 800ba6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba6e:	b672      	cpsid	i
 800ba70:	f383 8811 	msr	BASEPRI, r3
 800ba74:	f3bf 8f6f 	isb	sy
 800ba78:	f3bf 8f4f 	dsb	sy
 800ba7c:	b662      	cpsie	i
 800ba7e:	60fb      	str	r3, [r7, #12]
 800ba80:	e7fe      	b.n	800ba80 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d00b      	beq.n	800baa2 <vPortFree+0x66>
 800ba8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba8e:	b672      	cpsid	i
 800ba90:	f383 8811 	msr	BASEPRI, r3
 800ba94:	f3bf 8f6f 	isb	sy
 800ba98:	f3bf 8f4f 	dsb	sy
 800ba9c:	b662      	cpsie	i
 800ba9e:	60bb      	str	r3, [r7, #8]
 800baa0:	e7fe      	b.n	800baa0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	685a      	ldr	r2, [r3, #4]
 800baa6:	4b11      	ldr	r3, [pc, #68]	; (800baec <vPortFree+0xb0>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	4013      	ands	r3, r2
 800baac:	2b00      	cmp	r3, #0
 800baae:	d019      	beq.n	800bae4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d115      	bne.n	800bae4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bab8:	693b      	ldr	r3, [r7, #16]
 800baba:	685a      	ldr	r2, [r3, #4]
 800babc:	4b0b      	ldr	r3, [pc, #44]	; (800baec <vPortFree+0xb0>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	43db      	mvns	r3, r3
 800bac2:	401a      	ands	r2, r3
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bac8:	f7fe fc9a 	bl	800a400 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	685a      	ldr	r2, [r3, #4]
 800bad0:	4b07      	ldr	r3, [pc, #28]	; (800baf0 <vPortFree+0xb4>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	4413      	add	r3, r2
 800bad6:	4a06      	ldr	r2, [pc, #24]	; (800baf0 <vPortFree+0xb4>)
 800bad8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bada:	6938      	ldr	r0, [r7, #16]
 800badc:	f000 f86c 	bl	800bbb8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800bae0:	f7fe fc9c 	bl	800a41c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bae4:	bf00      	nop
 800bae6:	3718      	adds	r7, #24
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}
 800baec:	20004b14 	.word	0x20004b14
 800baf0:	20004b0c 	.word	0x20004b0c

0800baf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800baf4:	b480      	push	{r7}
 800baf6:	b085      	sub	sp, #20
 800baf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bafa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bafe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bb00:	4b27      	ldr	r3, [pc, #156]	; (800bba0 <prvHeapInit+0xac>)
 800bb02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f003 0307 	and.w	r3, r3, #7
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d00c      	beq.n	800bb28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	3307      	adds	r3, #7
 800bb12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f023 0307 	bic.w	r3, r3, #7
 800bb1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bb1c:	68ba      	ldr	r2, [r7, #8]
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	1ad3      	subs	r3, r2, r3
 800bb22:	4a1f      	ldr	r2, [pc, #124]	; (800bba0 <prvHeapInit+0xac>)
 800bb24:	4413      	add	r3, r2
 800bb26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bb2c:	4a1d      	ldr	r2, [pc, #116]	; (800bba4 <prvHeapInit+0xb0>)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bb32:	4b1c      	ldr	r3, [pc, #112]	; (800bba4 <prvHeapInit+0xb0>)
 800bb34:	2200      	movs	r2, #0
 800bb36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	68ba      	ldr	r2, [r7, #8]
 800bb3c:	4413      	add	r3, r2
 800bb3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bb40:	2208      	movs	r2, #8
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	1a9b      	subs	r3, r3, r2
 800bb46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	f023 0307 	bic.w	r3, r3, #7
 800bb4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	4a15      	ldr	r2, [pc, #84]	; (800bba8 <prvHeapInit+0xb4>)
 800bb54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bb56:	4b14      	ldr	r3, [pc, #80]	; (800bba8 <prvHeapInit+0xb4>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bb5e:	4b12      	ldr	r3, [pc, #72]	; (800bba8 <prvHeapInit+0xb4>)
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	2200      	movs	r2, #0
 800bb64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	1ad2      	subs	r2, r2, r3
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bb74:	4b0c      	ldr	r3, [pc, #48]	; (800bba8 <prvHeapInit+0xb4>)
 800bb76:	681a      	ldr	r2, [r3, #0]
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb7c:	683b      	ldr	r3, [r7, #0]
 800bb7e:	685b      	ldr	r3, [r3, #4]
 800bb80:	4a0a      	ldr	r2, [pc, #40]	; (800bbac <prvHeapInit+0xb8>)
 800bb82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	4a09      	ldr	r2, [pc, #36]	; (800bbb0 <prvHeapInit+0xbc>)
 800bb8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bb8c:	4b09      	ldr	r3, [pc, #36]	; (800bbb4 <prvHeapInit+0xc0>)
 800bb8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bb92:	601a      	str	r2, [r3, #0]
}
 800bb94:	bf00      	nop
 800bb96:	3714      	adds	r7, #20
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9e:	4770      	bx	lr
 800bba0:	20000f00 	.word	0x20000f00
 800bba4:	20004b00 	.word	0x20004b00
 800bba8:	20004b08 	.word	0x20004b08
 800bbac:	20004b10 	.word	0x20004b10
 800bbb0:	20004b0c 	.word	0x20004b0c
 800bbb4:	20004b14 	.word	0x20004b14

0800bbb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bbc0:	4b28      	ldr	r3, [pc, #160]	; (800bc64 <prvInsertBlockIntoFreeList+0xac>)
 800bbc2:	60fb      	str	r3, [r7, #12]
 800bbc4:	e002      	b.n	800bbcc <prvInsertBlockIntoFreeList+0x14>
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	60fb      	str	r3, [r7, #12]
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d8f7      	bhi.n	800bbc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	685b      	ldr	r3, [r3, #4]
 800bbde:	68ba      	ldr	r2, [r7, #8]
 800bbe0:	4413      	add	r3, r2
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	429a      	cmp	r2, r3
 800bbe6:	d108      	bne.n	800bbfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	685a      	ldr	r2, [r3, #4]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	685b      	ldr	r3, [r3, #4]
 800bbf0:	441a      	add	r2, r3
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	685b      	ldr	r3, [r3, #4]
 800bc02:	68ba      	ldr	r2, [r7, #8]
 800bc04:	441a      	add	r2, r3
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d118      	bne.n	800bc40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681a      	ldr	r2, [r3, #0]
 800bc12:	4b15      	ldr	r3, [pc, #84]	; (800bc68 <prvInsertBlockIntoFreeList+0xb0>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d00d      	beq.n	800bc36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	685a      	ldr	r2, [r3, #4]
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	441a      	add	r2, r3
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	681a      	ldr	r2, [r3, #0]
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	601a      	str	r2, [r3, #0]
 800bc34:	e008      	b.n	800bc48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bc36:	4b0c      	ldr	r3, [pc, #48]	; (800bc68 <prvInsertBlockIntoFreeList+0xb0>)
 800bc38:	681a      	ldr	r2, [r3, #0]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	601a      	str	r2, [r3, #0]
 800bc3e:	e003      	b.n	800bc48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	681a      	ldr	r2, [r3, #0]
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bc48:	68fa      	ldr	r2, [r7, #12]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	d002      	beq.n	800bc56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	687a      	ldr	r2, [r7, #4]
 800bc54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bc56:	bf00      	nop
 800bc58:	3714      	adds	r7, #20
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc60:	4770      	bx	lr
 800bc62:	bf00      	nop
 800bc64:	20004b00 	.word	0x20004b00
 800bc68:	20004b08 	.word	0x20004b08

0800bc6c <__cxa_pure_virtual>:
 800bc6c:	b508      	push	{r3, lr}
 800bc6e:	f000 f80d 	bl	800bc8c <_ZSt9terminatev>

0800bc72 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800bc72:	b508      	push	{r3, lr}
 800bc74:	4780      	blx	r0
 800bc76:	f000 f893 	bl	800bda0 <abort>
	...

0800bc7c <_ZSt13get_terminatev>:
 800bc7c:	4b02      	ldr	r3, [pc, #8]	; (800bc88 <_ZSt13get_terminatev+0xc>)
 800bc7e:	6818      	ldr	r0, [r3, #0]
 800bc80:	f3bf 8f5b 	dmb	ish
 800bc84:	4770      	bx	lr
 800bc86:	bf00      	nop
 800bc88:	20000010 	.word	0x20000010

0800bc8c <_ZSt9terminatev>:
 800bc8c:	b508      	push	{r3, lr}
 800bc8e:	f7ff fff5 	bl	800bc7c <_ZSt13get_terminatev>
 800bc92:	f7ff ffee 	bl	800bc72 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800bc98 <floor>:
 800bc98:	ec51 0b10 	vmov	r0, r1, d0
 800bc9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bca0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800bca4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800bca8:	2e13      	cmp	r6, #19
 800bcaa:	460c      	mov	r4, r1
 800bcac:	ee10 5a10 	vmov	r5, s0
 800bcb0:	4680      	mov	r8, r0
 800bcb2:	dc34      	bgt.n	800bd1e <floor+0x86>
 800bcb4:	2e00      	cmp	r6, #0
 800bcb6:	da16      	bge.n	800bce6 <floor+0x4e>
 800bcb8:	a335      	add	r3, pc, #212	; (adr r3, 800bd90 <floor+0xf8>)
 800bcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbe:	f7f4 fb0d 	bl	80002dc <__adddf3>
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	f7f4 ff4f 	bl	8000b68 <__aeabi_dcmpgt>
 800bcca:	b148      	cbz	r0, 800bce0 <floor+0x48>
 800bccc:	2c00      	cmp	r4, #0
 800bcce:	da59      	bge.n	800bd84 <floor+0xec>
 800bcd0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800bcd4:	4a30      	ldr	r2, [pc, #192]	; (800bd98 <floor+0x100>)
 800bcd6:	432b      	orrs	r3, r5
 800bcd8:	2500      	movs	r5, #0
 800bcda:	42ab      	cmp	r3, r5
 800bcdc:	bf18      	it	ne
 800bcde:	4614      	movne	r4, r2
 800bce0:	4621      	mov	r1, r4
 800bce2:	4628      	mov	r0, r5
 800bce4:	e025      	b.n	800bd32 <floor+0x9a>
 800bce6:	4f2d      	ldr	r7, [pc, #180]	; (800bd9c <floor+0x104>)
 800bce8:	4137      	asrs	r7, r6
 800bcea:	ea01 0307 	and.w	r3, r1, r7
 800bcee:	4303      	orrs	r3, r0
 800bcf0:	d01f      	beq.n	800bd32 <floor+0x9a>
 800bcf2:	a327      	add	r3, pc, #156	; (adr r3, 800bd90 <floor+0xf8>)
 800bcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf8:	f7f4 faf0 	bl	80002dc <__adddf3>
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	2300      	movs	r3, #0
 800bd00:	f7f4 ff32 	bl	8000b68 <__aeabi_dcmpgt>
 800bd04:	2800      	cmp	r0, #0
 800bd06:	d0eb      	beq.n	800bce0 <floor+0x48>
 800bd08:	2c00      	cmp	r4, #0
 800bd0a:	bfbe      	ittt	lt
 800bd0c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bd10:	fa43 f606 	asrlt.w	r6, r3, r6
 800bd14:	19a4      	addlt	r4, r4, r6
 800bd16:	ea24 0407 	bic.w	r4, r4, r7
 800bd1a:	2500      	movs	r5, #0
 800bd1c:	e7e0      	b.n	800bce0 <floor+0x48>
 800bd1e:	2e33      	cmp	r6, #51	; 0x33
 800bd20:	dd0b      	ble.n	800bd3a <floor+0xa2>
 800bd22:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bd26:	d104      	bne.n	800bd32 <floor+0x9a>
 800bd28:	ee10 2a10 	vmov	r2, s0
 800bd2c:	460b      	mov	r3, r1
 800bd2e:	f7f4 fad5 	bl	80002dc <__adddf3>
 800bd32:	ec41 0b10 	vmov	d0, r0, r1
 800bd36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd3a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800bd3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bd42:	fa23 f707 	lsr.w	r7, r3, r7
 800bd46:	4207      	tst	r7, r0
 800bd48:	d0f3      	beq.n	800bd32 <floor+0x9a>
 800bd4a:	a311      	add	r3, pc, #68	; (adr r3, 800bd90 <floor+0xf8>)
 800bd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd50:	f7f4 fac4 	bl	80002dc <__adddf3>
 800bd54:	2200      	movs	r2, #0
 800bd56:	2300      	movs	r3, #0
 800bd58:	f7f4 ff06 	bl	8000b68 <__aeabi_dcmpgt>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	d0bf      	beq.n	800bce0 <floor+0x48>
 800bd60:	2c00      	cmp	r4, #0
 800bd62:	da02      	bge.n	800bd6a <floor+0xd2>
 800bd64:	2e14      	cmp	r6, #20
 800bd66:	d103      	bne.n	800bd70 <floor+0xd8>
 800bd68:	3401      	adds	r4, #1
 800bd6a:	ea25 0507 	bic.w	r5, r5, r7
 800bd6e:	e7b7      	b.n	800bce0 <floor+0x48>
 800bd70:	2301      	movs	r3, #1
 800bd72:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bd76:	fa03 f606 	lsl.w	r6, r3, r6
 800bd7a:	4435      	add	r5, r6
 800bd7c:	4545      	cmp	r5, r8
 800bd7e:	bf38      	it	cc
 800bd80:	18e4      	addcc	r4, r4, r3
 800bd82:	e7f2      	b.n	800bd6a <floor+0xd2>
 800bd84:	2500      	movs	r5, #0
 800bd86:	462c      	mov	r4, r5
 800bd88:	e7aa      	b.n	800bce0 <floor+0x48>
 800bd8a:	bf00      	nop
 800bd8c:	f3af 8000 	nop.w
 800bd90:	8800759c 	.word	0x8800759c
 800bd94:	7e37e43c 	.word	0x7e37e43c
 800bd98:	bff00000 	.word	0xbff00000
 800bd9c:	000fffff 	.word	0x000fffff

0800bda0 <abort>:
 800bda0:	b508      	push	{r3, lr}
 800bda2:	2006      	movs	r0, #6
 800bda4:	f000 fd42 	bl	800c82c <raise>
 800bda8:	2001      	movs	r0, #1
 800bdaa:	f7f7 fd17 	bl	80037dc <_exit>
	...

0800bdb0 <__errno>:
 800bdb0:	4b01      	ldr	r3, [pc, #4]	; (800bdb8 <__errno+0x8>)
 800bdb2:	6818      	ldr	r0, [r3, #0]
 800bdb4:	4770      	bx	lr
 800bdb6:	bf00      	nop
 800bdb8:	20000014 	.word	0x20000014

0800bdbc <__libc_init_array>:
 800bdbc:	b570      	push	{r4, r5, r6, lr}
 800bdbe:	4e0d      	ldr	r6, [pc, #52]	; (800bdf4 <__libc_init_array+0x38>)
 800bdc0:	4c0d      	ldr	r4, [pc, #52]	; (800bdf8 <__libc_init_array+0x3c>)
 800bdc2:	1ba4      	subs	r4, r4, r6
 800bdc4:	10a4      	asrs	r4, r4, #2
 800bdc6:	2500      	movs	r5, #0
 800bdc8:	42a5      	cmp	r5, r4
 800bdca:	d109      	bne.n	800bde0 <__libc_init_array+0x24>
 800bdcc:	4e0b      	ldr	r6, [pc, #44]	; (800bdfc <__libc_init_array+0x40>)
 800bdce:	4c0c      	ldr	r4, [pc, #48]	; (800be00 <__libc_init_array+0x44>)
 800bdd0:	f002 fbf2 	bl	800e5b8 <_init>
 800bdd4:	1ba4      	subs	r4, r4, r6
 800bdd6:	10a4      	asrs	r4, r4, #2
 800bdd8:	2500      	movs	r5, #0
 800bdda:	42a5      	cmp	r5, r4
 800bddc:	d105      	bne.n	800bdea <__libc_init_array+0x2e>
 800bdde:	bd70      	pop	{r4, r5, r6, pc}
 800bde0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bde4:	4798      	blx	r3
 800bde6:	3501      	adds	r5, #1
 800bde8:	e7ee      	b.n	800bdc8 <__libc_init_array+0xc>
 800bdea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bdee:	4798      	blx	r3
 800bdf0:	3501      	adds	r5, #1
 800bdf2:	e7f2      	b.n	800bdda <__libc_init_array+0x1e>
 800bdf4:	0800f6f8 	.word	0x0800f6f8
 800bdf8:	0800f6f8 	.word	0x0800f6f8
 800bdfc:	0800f6f8 	.word	0x0800f6f8
 800be00:	0800f6fc 	.word	0x0800f6fc

0800be04 <memcpy>:
 800be04:	b510      	push	{r4, lr}
 800be06:	1e43      	subs	r3, r0, #1
 800be08:	440a      	add	r2, r1
 800be0a:	4291      	cmp	r1, r2
 800be0c:	d100      	bne.n	800be10 <memcpy+0xc>
 800be0e:	bd10      	pop	{r4, pc}
 800be10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be18:	e7f7      	b.n	800be0a <memcpy+0x6>

0800be1a <memset>:
 800be1a:	4402      	add	r2, r0
 800be1c:	4603      	mov	r3, r0
 800be1e:	4293      	cmp	r3, r2
 800be20:	d100      	bne.n	800be24 <memset+0xa>
 800be22:	4770      	bx	lr
 800be24:	f803 1b01 	strb.w	r1, [r3], #1
 800be28:	e7f9      	b.n	800be1e <memset+0x4>

0800be2a <__cvt>:
 800be2a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be2e:	ec55 4b10 	vmov	r4, r5, d0
 800be32:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800be34:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800be38:	2d00      	cmp	r5, #0
 800be3a:	460e      	mov	r6, r1
 800be3c:	4691      	mov	r9, r2
 800be3e:	4619      	mov	r1, r3
 800be40:	bfb8      	it	lt
 800be42:	4622      	movlt	r2, r4
 800be44:	462b      	mov	r3, r5
 800be46:	f027 0720 	bic.w	r7, r7, #32
 800be4a:	bfbb      	ittet	lt
 800be4c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800be50:	461d      	movlt	r5, r3
 800be52:	2300      	movge	r3, #0
 800be54:	232d      	movlt	r3, #45	; 0x2d
 800be56:	bfb8      	it	lt
 800be58:	4614      	movlt	r4, r2
 800be5a:	2f46      	cmp	r7, #70	; 0x46
 800be5c:	700b      	strb	r3, [r1, #0]
 800be5e:	d004      	beq.n	800be6a <__cvt+0x40>
 800be60:	2f45      	cmp	r7, #69	; 0x45
 800be62:	d100      	bne.n	800be66 <__cvt+0x3c>
 800be64:	3601      	adds	r6, #1
 800be66:	2102      	movs	r1, #2
 800be68:	e000      	b.n	800be6c <__cvt+0x42>
 800be6a:	2103      	movs	r1, #3
 800be6c:	ab03      	add	r3, sp, #12
 800be6e:	9301      	str	r3, [sp, #4]
 800be70:	ab02      	add	r3, sp, #8
 800be72:	9300      	str	r3, [sp, #0]
 800be74:	4632      	mov	r2, r6
 800be76:	4653      	mov	r3, sl
 800be78:	ec45 4b10 	vmov	d0, r4, r5
 800be7c:	f000 fe40 	bl	800cb00 <_dtoa_r>
 800be80:	2f47      	cmp	r7, #71	; 0x47
 800be82:	4680      	mov	r8, r0
 800be84:	d102      	bne.n	800be8c <__cvt+0x62>
 800be86:	f019 0f01 	tst.w	r9, #1
 800be8a:	d026      	beq.n	800beda <__cvt+0xb0>
 800be8c:	2f46      	cmp	r7, #70	; 0x46
 800be8e:	eb08 0906 	add.w	r9, r8, r6
 800be92:	d111      	bne.n	800beb8 <__cvt+0x8e>
 800be94:	f898 3000 	ldrb.w	r3, [r8]
 800be98:	2b30      	cmp	r3, #48	; 0x30
 800be9a:	d10a      	bne.n	800beb2 <__cvt+0x88>
 800be9c:	2200      	movs	r2, #0
 800be9e:	2300      	movs	r3, #0
 800bea0:	4620      	mov	r0, r4
 800bea2:	4629      	mov	r1, r5
 800bea4:	f7f4 fe38 	bl	8000b18 <__aeabi_dcmpeq>
 800bea8:	b918      	cbnz	r0, 800beb2 <__cvt+0x88>
 800beaa:	f1c6 0601 	rsb	r6, r6, #1
 800beae:	f8ca 6000 	str.w	r6, [sl]
 800beb2:	f8da 3000 	ldr.w	r3, [sl]
 800beb6:	4499      	add	r9, r3
 800beb8:	2200      	movs	r2, #0
 800beba:	2300      	movs	r3, #0
 800bebc:	4620      	mov	r0, r4
 800bebe:	4629      	mov	r1, r5
 800bec0:	f7f4 fe2a 	bl	8000b18 <__aeabi_dcmpeq>
 800bec4:	b938      	cbnz	r0, 800bed6 <__cvt+0xac>
 800bec6:	2230      	movs	r2, #48	; 0x30
 800bec8:	9b03      	ldr	r3, [sp, #12]
 800beca:	454b      	cmp	r3, r9
 800becc:	d205      	bcs.n	800beda <__cvt+0xb0>
 800bece:	1c59      	adds	r1, r3, #1
 800bed0:	9103      	str	r1, [sp, #12]
 800bed2:	701a      	strb	r2, [r3, #0]
 800bed4:	e7f8      	b.n	800bec8 <__cvt+0x9e>
 800bed6:	f8cd 900c 	str.w	r9, [sp, #12]
 800beda:	9b03      	ldr	r3, [sp, #12]
 800bedc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bede:	eba3 0308 	sub.w	r3, r3, r8
 800bee2:	4640      	mov	r0, r8
 800bee4:	6013      	str	r3, [r2, #0]
 800bee6:	b004      	add	sp, #16
 800bee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800beec <__exponent>:
 800beec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800beee:	2900      	cmp	r1, #0
 800bef0:	4604      	mov	r4, r0
 800bef2:	bfba      	itte	lt
 800bef4:	4249      	neglt	r1, r1
 800bef6:	232d      	movlt	r3, #45	; 0x2d
 800bef8:	232b      	movge	r3, #43	; 0x2b
 800befa:	2909      	cmp	r1, #9
 800befc:	f804 2b02 	strb.w	r2, [r4], #2
 800bf00:	7043      	strb	r3, [r0, #1]
 800bf02:	dd20      	ble.n	800bf46 <__exponent+0x5a>
 800bf04:	f10d 0307 	add.w	r3, sp, #7
 800bf08:	461f      	mov	r7, r3
 800bf0a:	260a      	movs	r6, #10
 800bf0c:	fb91 f5f6 	sdiv	r5, r1, r6
 800bf10:	fb06 1115 	mls	r1, r6, r5, r1
 800bf14:	3130      	adds	r1, #48	; 0x30
 800bf16:	2d09      	cmp	r5, #9
 800bf18:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bf1c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800bf20:	4629      	mov	r1, r5
 800bf22:	dc09      	bgt.n	800bf38 <__exponent+0x4c>
 800bf24:	3130      	adds	r1, #48	; 0x30
 800bf26:	3b02      	subs	r3, #2
 800bf28:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bf2c:	42bb      	cmp	r3, r7
 800bf2e:	4622      	mov	r2, r4
 800bf30:	d304      	bcc.n	800bf3c <__exponent+0x50>
 800bf32:	1a10      	subs	r0, r2, r0
 800bf34:	b003      	add	sp, #12
 800bf36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf38:	4613      	mov	r3, r2
 800bf3a:	e7e7      	b.n	800bf0c <__exponent+0x20>
 800bf3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf40:	f804 2b01 	strb.w	r2, [r4], #1
 800bf44:	e7f2      	b.n	800bf2c <__exponent+0x40>
 800bf46:	2330      	movs	r3, #48	; 0x30
 800bf48:	4419      	add	r1, r3
 800bf4a:	7083      	strb	r3, [r0, #2]
 800bf4c:	1d02      	adds	r2, r0, #4
 800bf4e:	70c1      	strb	r1, [r0, #3]
 800bf50:	e7ef      	b.n	800bf32 <__exponent+0x46>
	...

0800bf54 <_printf_float>:
 800bf54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf58:	b08d      	sub	sp, #52	; 0x34
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800bf60:	4616      	mov	r6, r2
 800bf62:	461f      	mov	r7, r3
 800bf64:	4605      	mov	r5, r0
 800bf66:	f001 fcfd 	bl	800d964 <_localeconv_r>
 800bf6a:	6803      	ldr	r3, [r0, #0]
 800bf6c:	9304      	str	r3, [sp, #16]
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f7f4 f956 	bl	8000220 <strlen>
 800bf74:	2300      	movs	r3, #0
 800bf76:	930a      	str	r3, [sp, #40]	; 0x28
 800bf78:	f8d8 3000 	ldr.w	r3, [r8]
 800bf7c:	9005      	str	r0, [sp, #20]
 800bf7e:	3307      	adds	r3, #7
 800bf80:	f023 0307 	bic.w	r3, r3, #7
 800bf84:	f103 0208 	add.w	r2, r3, #8
 800bf88:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bf8c:	f8d4 b000 	ldr.w	fp, [r4]
 800bf90:	f8c8 2000 	str.w	r2, [r8]
 800bf94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf98:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bf9c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bfa0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bfa4:	9307      	str	r3, [sp, #28]
 800bfa6:	f8cd 8018 	str.w	r8, [sp, #24]
 800bfaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bfae:	4ba7      	ldr	r3, [pc, #668]	; (800c24c <_printf_float+0x2f8>)
 800bfb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bfb4:	f7f4 fde2 	bl	8000b7c <__aeabi_dcmpun>
 800bfb8:	bb70      	cbnz	r0, 800c018 <_printf_float+0xc4>
 800bfba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bfbe:	4ba3      	ldr	r3, [pc, #652]	; (800c24c <_printf_float+0x2f8>)
 800bfc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bfc4:	f7f4 fdbc 	bl	8000b40 <__aeabi_dcmple>
 800bfc8:	bb30      	cbnz	r0, 800c018 <_printf_float+0xc4>
 800bfca:	2200      	movs	r2, #0
 800bfcc:	2300      	movs	r3, #0
 800bfce:	4640      	mov	r0, r8
 800bfd0:	4649      	mov	r1, r9
 800bfd2:	f7f4 fdab 	bl	8000b2c <__aeabi_dcmplt>
 800bfd6:	b110      	cbz	r0, 800bfde <_printf_float+0x8a>
 800bfd8:	232d      	movs	r3, #45	; 0x2d
 800bfda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfde:	4a9c      	ldr	r2, [pc, #624]	; (800c250 <_printf_float+0x2fc>)
 800bfe0:	4b9c      	ldr	r3, [pc, #624]	; (800c254 <_printf_float+0x300>)
 800bfe2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800bfe6:	bf8c      	ite	hi
 800bfe8:	4690      	movhi	r8, r2
 800bfea:	4698      	movls	r8, r3
 800bfec:	2303      	movs	r3, #3
 800bfee:	f02b 0204 	bic.w	r2, fp, #4
 800bff2:	6123      	str	r3, [r4, #16]
 800bff4:	6022      	str	r2, [r4, #0]
 800bff6:	f04f 0900 	mov.w	r9, #0
 800bffa:	9700      	str	r7, [sp, #0]
 800bffc:	4633      	mov	r3, r6
 800bffe:	aa0b      	add	r2, sp, #44	; 0x2c
 800c000:	4621      	mov	r1, r4
 800c002:	4628      	mov	r0, r5
 800c004:	f000 f9e6 	bl	800c3d4 <_printf_common>
 800c008:	3001      	adds	r0, #1
 800c00a:	f040 808d 	bne.w	800c128 <_printf_float+0x1d4>
 800c00e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c012:	b00d      	add	sp, #52	; 0x34
 800c014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c018:	4642      	mov	r2, r8
 800c01a:	464b      	mov	r3, r9
 800c01c:	4640      	mov	r0, r8
 800c01e:	4649      	mov	r1, r9
 800c020:	f7f4 fdac 	bl	8000b7c <__aeabi_dcmpun>
 800c024:	b110      	cbz	r0, 800c02c <_printf_float+0xd8>
 800c026:	4a8c      	ldr	r2, [pc, #560]	; (800c258 <_printf_float+0x304>)
 800c028:	4b8c      	ldr	r3, [pc, #560]	; (800c25c <_printf_float+0x308>)
 800c02a:	e7da      	b.n	800bfe2 <_printf_float+0x8e>
 800c02c:	6861      	ldr	r1, [r4, #4]
 800c02e:	1c4b      	adds	r3, r1, #1
 800c030:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c034:	a80a      	add	r0, sp, #40	; 0x28
 800c036:	d13e      	bne.n	800c0b6 <_printf_float+0x162>
 800c038:	2306      	movs	r3, #6
 800c03a:	6063      	str	r3, [r4, #4]
 800c03c:	2300      	movs	r3, #0
 800c03e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c042:	ab09      	add	r3, sp, #36	; 0x24
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	ec49 8b10 	vmov	d0, r8, r9
 800c04a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c04e:	6022      	str	r2, [r4, #0]
 800c050:	f8cd a004 	str.w	sl, [sp, #4]
 800c054:	6861      	ldr	r1, [r4, #4]
 800c056:	4628      	mov	r0, r5
 800c058:	f7ff fee7 	bl	800be2a <__cvt>
 800c05c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c060:	2b47      	cmp	r3, #71	; 0x47
 800c062:	4680      	mov	r8, r0
 800c064:	d109      	bne.n	800c07a <_printf_float+0x126>
 800c066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c068:	1cd8      	adds	r0, r3, #3
 800c06a:	db02      	blt.n	800c072 <_printf_float+0x11e>
 800c06c:	6862      	ldr	r2, [r4, #4]
 800c06e:	4293      	cmp	r3, r2
 800c070:	dd47      	ble.n	800c102 <_printf_float+0x1ae>
 800c072:	f1aa 0a02 	sub.w	sl, sl, #2
 800c076:	fa5f fa8a 	uxtb.w	sl, sl
 800c07a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c07e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c080:	d824      	bhi.n	800c0cc <_printf_float+0x178>
 800c082:	3901      	subs	r1, #1
 800c084:	4652      	mov	r2, sl
 800c086:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c08a:	9109      	str	r1, [sp, #36]	; 0x24
 800c08c:	f7ff ff2e 	bl	800beec <__exponent>
 800c090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c092:	1813      	adds	r3, r2, r0
 800c094:	2a01      	cmp	r2, #1
 800c096:	4681      	mov	r9, r0
 800c098:	6123      	str	r3, [r4, #16]
 800c09a:	dc02      	bgt.n	800c0a2 <_printf_float+0x14e>
 800c09c:	6822      	ldr	r2, [r4, #0]
 800c09e:	07d1      	lsls	r1, r2, #31
 800c0a0:	d501      	bpl.n	800c0a6 <_printf_float+0x152>
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	6123      	str	r3, [r4, #16]
 800c0a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d0a5      	beq.n	800bffa <_printf_float+0xa6>
 800c0ae:	232d      	movs	r3, #45	; 0x2d
 800c0b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0b4:	e7a1      	b.n	800bffa <_printf_float+0xa6>
 800c0b6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c0ba:	f000 8177 	beq.w	800c3ac <_printf_float+0x458>
 800c0be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c0c2:	d1bb      	bne.n	800c03c <_printf_float+0xe8>
 800c0c4:	2900      	cmp	r1, #0
 800c0c6:	d1b9      	bne.n	800c03c <_printf_float+0xe8>
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e7b6      	b.n	800c03a <_printf_float+0xe6>
 800c0cc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c0d0:	d119      	bne.n	800c106 <_printf_float+0x1b2>
 800c0d2:	2900      	cmp	r1, #0
 800c0d4:	6863      	ldr	r3, [r4, #4]
 800c0d6:	dd0c      	ble.n	800c0f2 <_printf_float+0x19e>
 800c0d8:	6121      	str	r1, [r4, #16]
 800c0da:	b913      	cbnz	r3, 800c0e2 <_printf_float+0x18e>
 800c0dc:	6822      	ldr	r2, [r4, #0]
 800c0de:	07d2      	lsls	r2, r2, #31
 800c0e0:	d502      	bpl.n	800c0e8 <_printf_float+0x194>
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	440b      	add	r3, r1
 800c0e6:	6123      	str	r3, [r4, #16]
 800c0e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0ea:	65a3      	str	r3, [r4, #88]	; 0x58
 800c0ec:	f04f 0900 	mov.w	r9, #0
 800c0f0:	e7d9      	b.n	800c0a6 <_printf_float+0x152>
 800c0f2:	b913      	cbnz	r3, 800c0fa <_printf_float+0x1a6>
 800c0f4:	6822      	ldr	r2, [r4, #0]
 800c0f6:	07d0      	lsls	r0, r2, #31
 800c0f8:	d501      	bpl.n	800c0fe <_printf_float+0x1aa>
 800c0fa:	3302      	adds	r3, #2
 800c0fc:	e7f3      	b.n	800c0e6 <_printf_float+0x192>
 800c0fe:	2301      	movs	r3, #1
 800c100:	e7f1      	b.n	800c0e6 <_printf_float+0x192>
 800c102:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c106:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c10a:	4293      	cmp	r3, r2
 800c10c:	db05      	blt.n	800c11a <_printf_float+0x1c6>
 800c10e:	6822      	ldr	r2, [r4, #0]
 800c110:	6123      	str	r3, [r4, #16]
 800c112:	07d1      	lsls	r1, r2, #31
 800c114:	d5e8      	bpl.n	800c0e8 <_printf_float+0x194>
 800c116:	3301      	adds	r3, #1
 800c118:	e7e5      	b.n	800c0e6 <_printf_float+0x192>
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	bfd4      	ite	le
 800c11e:	f1c3 0302 	rsble	r3, r3, #2
 800c122:	2301      	movgt	r3, #1
 800c124:	4413      	add	r3, r2
 800c126:	e7de      	b.n	800c0e6 <_printf_float+0x192>
 800c128:	6823      	ldr	r3, [r4, #0]
 800c12a:	055a      	lsls	r2, r3, #21
 800c12c:	d407      	bmi.n	800c13e <_printf_float+0x1ea>
 800c12e:	6923      	ldr	r3, [r4, #16]
 800c130:	4642      	mov	r2, r8
 800c132:	4631      	mov	r1, r6
 800c134:	4628      	mov	r0, r5
 800c136:	47b8      	blx	r7
 800c138:	3001      	adds	r0, #1
 800c13a:	d12b      	bne.n	800c194 <_printf_float+0x240>
 800c13c:	e767      	b.n	800c00e <_printf_float+0xba>
 800c13e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c142:	f240 80dc 	bls.w	800c2fe <_printf_float+0x3aa>
 800c146:	2200      	movs	r2, #0
 800c148:	2300      	movs	r3, #0
 800c14a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c14e:	f7f4 fce3 	bl	8000b18 <__aeabi_dcmpeq>
 800c152:	2800      	cmp	r0, #0
 800c154:	d033      	beq.n	800c1be <_printf_float+0x26a>
 800c156:	2301      	movs	r3, #1
 800c158:	4a41      	ldr	r2, [pc, #260]	; (800c260 <_printf_float+0x30c>)
 800c15a:	4631      	mov	r1, r6
 800c15c:	4628      	mov	r0, r5
 800c15e:	47b8      	blx	r7
 800c160:	3001      	adds	r0, #1
 800c162:	f43f af54 	beq.w	800c00e <_printf_float+0xba>
 800c166:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c16a:	429a      	cmp	r2, r3
 800c16c:	db02      	blt.n	800c174 <_printf_float+0x220>
 800c16e:	6823      	ldr	r3, [r4, #0]
 800c170:	07d8      	lsls	r0, r3, #31
 800c172:	d50f      	bpl.n	800c194 <_printf_float+0x240>
 800c174:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c178:	4631      	mov	r1, r6
 800c17a:	4628      	mov	r0, r5
 800c17c:	47b8      	blx	r7
 800c17e:	3001      	adds	r0, #1
 800c180:	f43f af45 	beq.w	800c00e <_printf_float+0xba>
 800c184:	f04f 0800 	mov.w	r8, #0
 800c188:	f104 091a 	add.w	r9, r4, #26
 800c18c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c18e:	3b01      	subs	r3, #1
 800c190:	4543      	cmp	r3, r8
 800c192:	dc09      	bgt.n	800c1a8 <_printf_float+0x254>
 800c194:	6823      	ldr	r3, [r4, #0]
 800c196:	079b      	lsls	r3, r3, #30
 800c198:	f100 8103 	bmi.w	800c3a2 <_printf_float+0x44e>
 800c19c:	68e0      	ldr	r0, [r4, #12]
 800c19e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1a0:	4298      	cmp	r0, r3
 800c1a2:	bfb8      	it	lt
 800c1a4:	4618      	movlt	r0, r3
 800c1a6:	e734      	b.n	800c012 <_printf_float+0xbe>
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	464a      	mov	r2, r9
 800c1ac:	4631      	mov	r1, r6
 800c1ae:	4628      	mov	r0, r5
 800c1b0:	47b8      	blx	r7
 800c1b2:	3001      	adds	r0, #1
 800c1b4:	f43f af2b 	beq.w	800c00e <_printf_float+0xba>
 800c1b8:	f108 0801 	add.w	r8, r8, #1
 800c1bc:	e7e6      	b.n	800c18c <_printf_float+0x238>
 800c1be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	dc2b      	bgt.n	800c21c <_printf_float+0x2c8>
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	4a26      	ldr	r2, [pc, #152]	; (800c260 <_printf_float+0x30c>)
 800c1c8:	4631      	mov	r1, r6
 800c1ca:	4628      	mov	r0, r5
 800c1cc:	47b8      	blx	r7
 800c1ce:	3001      	adds	r0, #1
 800c1d0:	f43f af1d 	beq.w	800c00e <_printf_float+0xba>
 800c1d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1d6:	b923      	cbnz	r3, 800c1e2 <_printf_float+0x28e>
 800c1d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1da:	b913      	cbnz	r3, 800c1e2 <_printf_float+0x28e>
 800c1dc:	6823      	ldr	r3, [r4, #0]
 800c1de:	07d9      	lsls	r1, r3, #31
 800c1e0:	d5d8      	bpl.n	800c194 <_printf_float+0x240>
 800c1e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1e6:	4631      	mov	r1, r6
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	47b8      	blx	r7
 800c1ec:	3001      	adds	r0, #1
 800c1ee:	f43f af0e 	beq.w	800c00e <_printf_float+0xba>
 800c1f2:	f04f 0900 	mov.w	r9, #0
 800c1f6:	f104 0a1a 	add.w	sl, r4, #26
 800c1fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1fc:	425b      	negs	r3, r3
 800c1fe:	454b      	cmp	r3, r9
 800c200:	dc01      	bgt.n	800c206 <_printf_float+0x2b2>
 800c202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c204:	e794      	b.n	800c130 <_printf_float+0x1dc>
 800c206:	2301      	movs	r3, #1
 800c208:	4652      	mov	r2, sl
 800c20a:	4631      	mov	r1, r6
 800c20c:	4628      	mov	r0, r5
 800c20e:	47b8      	blx	r7
 800c210:	3001      	adds	r0, #1
 800c212:	f43f aefc 	beq.w	800c00e <_printf_float+0xba>
 800c216:	f109 0901 	add.w	r9, r9, #1
 800c21a:	e7ee      	b.n	800c1fa <_printf_float+0x2a6>
 800c21c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c21e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c220:	429a      	cmp	r2, r3
 800c222:	bfa8      	it	ge
 800c224:	461a      	movge	r2, r3
 800c226:	2a00      	cmp	r2, #0
 800c228:	4691      	mov	r9, r2
 800c22a:	dd07      	ble.n	800c23c <_printf_float+0x2e8>
 800c22c:	4613      	mov	r3, r2
 800c22e:	4631      	mov	r1, r6
 800c230:	4642      	mov	r2, r8
 800c232:	4628      	mov	r0, r5
 800c234:	47b8      	blx	r7
 800c236:	3001      	adds	r0, #1
 800c238:	f43f aee9 	beq.w	800c00e <_printf_float+0xba>
 800c23c:	f104 031a 	add.w	r3, r4, #26
 800c240:	f04f 0b00 	mov.w	fp, #0
 800c244:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c248:	9306      	str	r3, [sp, #24]
 800c24a:	e015      	b.n	800c278 <_printf_float+0x324>
 800c24c:	7fefffff 	.word	0x7fefffff
 800c250:	0800f438 	.word	0x0800f438
 800c254:	0800f434 	.word	0x0800f434
 800c258:	0800f440 	.word	0x0800f440
 800c25c:	0800f43c 	.word	0x0800f43c
 800c260:	0800f444 	.word	0x0800f444
 800c264:	2301      	movs	r3, #1
 800c266:	9a06      	ldr	r2, [sp, #24]
 800c268:	4631      	mov	r1, r6
 800c26a:	4628      	mov	r0, r5
 800c26c:	47b8      	blx	r7
 800c26e:	3001      	adds	r0, #1
 800c270:	f43f aecd 	beq.w	800c00e <_printf_float+0xba>
 800c274:	f10b 0b01 	add.w	fp, fp, #1
 800c278:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c27c:	ebaa 0309 	sub.w	r3, sl, r9
 800c280:	455b      	cmp	r3, fp
 800c282:	dcef      	bgt.n	800c264 <_printf_float+0x310>
 800c284:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c288:	429a      	cmp	r2, r3
 800c28a:	44d0      	add	r8, sl
 800c28c:	db15      	blt.n	800c2ba <_printf_float+0x366>
 800c28e:	6823      	ldr	r3, [r4, #0]
 800c290:	07da      	lsls	r2, r3, #31
 800c292:	d412      	bmi.n	800c2ba <_printf_float+0x366>
 800c294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c296:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c298:	eba3 020a 	sub.w	r2, r3, sl
 800c29c:	eba3 0a01 	sub.w	sl, r3, r1
 800c2a0:	4592      	cmp	sl, r2
 800c2a2:	bfa8      	it	ge
 800c2a4:	4692      	movge	sl, r2
 800c2a6:	f1ba 0f00 	cmp.w	sl, #0
 800c2aa:	dc0e      	bgt.n	800c2ca <_printf_float+0x376>
 800c2ac:	f04f 0800 	mov.w	r8, #0
 800c2b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2b4:	f104 091a 	add.w	r9, r4, #26
 800c2b8:	e019      	b.n	800c2ee <_printf_float+0x39a>
 800c2ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2be:	4631      	mov	r1, r6
 800c2c0:	4628      	mov	r0, r5
 800c2c2:	47b8      	blx	r7
 800c2c4:	3001      	adds	r0, #1
 800c2c6:	d1e5      	bne.n	800c294 <_printf_float+0x340>
 800c2c8:	e6a1      	b.n	800c00e <_printf_float+0xba>
 800c2ca:	4653      	mov	r3, sl
 800c2cc:	4642      	mov	r2, r8
 800c2ce:	4631      	mov	r1, r6
 800c2d0:	4628      	mov	r0, r5
 800c2d2:	47b8      	blx	r7
 800c2d4:	3001      	adds	r0, #1
 800c2d6:	d1e9      	bne.n	800c2ac <_printf_float+0x358>
 800c2d8:	e699      	b.n	800c00e <_printf_float+0xba>
 800c2da:	2301      	movs	r3, #1
 800c2dc:	464a      	mov	r2, r9
 800c2de:	4631      	mov	r1, r6
 800c2e0:	4628      	mov	r0, r5
 800c2e2:	47b8      	blx	r7
 800c2e4:	3001      	adds	r0, #1
 800c2e6:	f43f ae92 	beq.w	800c00e <_printf_float+0xba>
 800c2ea:	f108 0801 	add.w	r8, r8, #1
 800c2ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c2f2:	1a9b      	subs	r3, r3, r2
 800c2f4:	eba3 030a 	sub.w	r3, r3, sl
 800c2f8:	4543      	cmp	r3, r8
 800c2fa:	dcee      	bgt.n	800c2da <_printf_float+0x386>
 800c2fc:	e74a      	b.n	800c194 <_printf_float+0x240>
 800c2fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c300:	2a01      	cmp	r2, #1
 800c302:	dc01      	bgt.n	800c308 <_printf_float+0x3b4>
 800c304:	07db      	lsls	r3, r3, #31
 800c306:	d53a      	bpl.n	800c37e <_printf_float+0x42a>
 800c308:	2301      	movs	r3, #1
 800c30a:	4642      	mov	r2, r8
 800c30c:	4631      	mov	r1, r6
 800c30e:	4628      	mov	r0, r5
 800c310:	47b8      	blx	r7
 800c312:	3001      	adds	r0, #1
 800c314:	f43f ae7b 	beq.w	800c00e <_printf_float+0xba>
 800c318:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c31c:	4631      	mov	r1, r6
 800c31e:	4628      	mov	r0, r5
 800c320:	47b8      	blx	r7
 800c322:	3001      	adds	r0, #1
 800c324:	f108 0801 	add.w	r8, r8, #1
 800c328:	f43f ae71 	beq.w	800c00e <_printf_float+0xba>
 800c32c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c32e:	2200      	movs	r2, #0
 800c330:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800c334:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c338:	2300      	movs	r3, #0
 800c33a:	f7f4 fbed 	bl	8000b18 <__aeabi_dcmpeq>
 800c33e:	b9c8      	cbnz	r0, 800c374 <_printf_float+0x420>
 800c340:	4653      	mov	r3, sl
 800c342:	4642      	mov	r2, r8
 800c344:	4631      	mov	r1, r6
 800c346:	4628      	mov	r0, r5
 800c348:	47b8      	blx	r7
 800c34a:	3001      	adds	r0, #1
 800c34c:	d10e      	bne.n	800c36c <_printf_float+0x418>
 800c34e:	e65e      	b.n	800c00e <_printf_float+0xba>
 800c350:	2301      	movs	r3, #1
 800c352:	4652      	mov	r2, sl
 800c354:	4631      	mov	r1, r6
 800c356:	4628      	mov	r0, r5
 800c358:	47b8      	blx	r7
 800c35a:	3001      	adds	r0, #1
 800c35c:	f43f ae57 	beq.w	800c00e <_printf_float+0xba>
 800c360:	f108 0801 	add.w	r8, r8, #1
 800c364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c366:	3b01      	subs	r3, #1
 800c368:	4543      	cmp	r3, r8
 800c36a:	dcf1      	bgt.n	800c350 <_printf_float+0x3fc>
 800c36c:	464b      	mov	r3, r9
 800c36e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c372:	e6de      	b.n	800c132 <_printf_float+0x1de>
 800c374:	f04f 0800 	mov.w	r8, #0
 800c378:	f104 0a1a 	add.w	sl, r4, #26
 800c37c:	e7f2      	b.n	800c364 <_printf_float+0x410>
 800c37e:	2301      	movs	r3, #1
 800c380:	e7df      	b.n	800c342 <_printf_float+0x3ee>
 800c382:	2301      	movs	r3, #1
 800c384:	464a      	mov	r2, r9
 800c386:	4631      	mov	r1, r6
 800c388:	4628      	mov	r0, r5
 800c38a:	47b8      	blx	r7
 800c38c:	3001      	adds	r0, #1
 800c38e:	f43f ae3e 	beq.w	800c00e <_printf_float+0xba>
 800c392:	f108 0801 	add.w	r8, r8, #1
 800c396:	68e3      	ldr	r3, [r4, #12]
 800c398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c39a:	1a9b      	subs	r3, r3, r2
 800c39c:	4543      	cmp	r3, r8
 800c39e:	dcf0      	bgt.n	800c382 <_printf_float+0x42e>
 800c3a0:	e6fc      	b.n	800c19c <_printf_float+0x248>
 800c3a2:	f04f 0800 	mov.w	r8, #0
 800c3a6:	f104 0919 	add.w	r9, r4, #25
 800c3aa:	e7f4      	b.n	800c396 <_printf_float+0x442>
 800c3ac:	2900      	cmp	r1, #0
 800c3ae:	f43f ae8b 	beq.w	800c0c8 <_printf_float+0x174>
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c3b8:	ab09      	add	r3, sp, #36	; 0x24
 800c3ba:	9300      	str	r3, [sp, #0]
 800c3bc:	ec49 8b10 	vmov	d0, r8, r9
 800c3c0:	6022      	str	r2, [r4, #0]
 800c3c2:	f8cd a004 	str.w	sl, [sp, #4]
 800c3c6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c3ca:	4628      	mov	r0, r5
 800c3cc:	f7ff fd2d 	bl	800be2a <__cvt>
 800c3d0:	4680      	mov	r8, r0
 800c3d2:	e648      	b.n	800c066 <_printf_float+0x112>

0800c3d4 <_printf_common>:
 800c3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3d8:	4691      	mov	r9, r2
 800c3da:	461f      	mov	r7, r3
 800c3dc:	688a      	ldr	r2, [r1, #8]
 800c3de:	690b      	ldr	r3, [r1, #16]
 800c3e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	bfb8      	it	lt
 800c3e8:	4613      	movlt	r3, r2
 800c3ea:	f8c9 3000 	str.w	r3, [r9]
 800c3ee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c3f2:	4606      	mov	r6, r0
 800c3f4:	460c      	mov	r4, r1
 800c3f6:	b112      	cbz	r2, 800c3fe <_printf_common+0x2a>
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	f8c9 3000 	str.w	r3, [r9]
 800c3fe:	6823      	ldr	r3, [r4, #0]
 800c400:	0699      	lsls	r1, r3, #26
 800c402:	bf42      	ittt	mi
 800c404:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c408:	3302      	addmi	r3, #2
 800c40a:	f8c9 3000 	strmi.w	r3, [r9]
 800c40e:	6825      	ldr	r5, [r4, #0]
 800c410:	f015 0506 	ands.w	r5, r5, #6
 800c414:	d107      	bne.n	800c426 <_printf_common+0x52>
 800c416:	f104 0a19 	add.w	sl, r4, #25
 800c41a:	68e3      	ldr	r3, [r4, #12]
 800c41c:	f8d9 2000 	ldr.w	r2, [r9]
 800c420:	1a9b      	subs	r3, r3, r2
 800c422:	42ab      	cmp	r3, r5
 800c424:	dc28      	bgt.n	800c478 <_printf_common+0xa4>
 800c426:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c42a:	6822      	ldr	r2, [r4, #0]
 800c42c:	3300      	adds	r3, #0
 800c42e:	bf18      	it	ne
 800c430:	2301      	movne	r3, #1
 800c432:	0692      	lsls	r2, r2, #26
 800c434:	d42d      	bmi.n	800c492 <_printf_common+0xbe>
 800c436:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c43a:	4639      	mov	r1, r7
 800c43c:	4630      	mov	r0, r6
 800c43e:	47c0      	blx	r8
 800c440:	3001      	adds	r0, #1
 800c442:	d020      	beq.n	800c486 <_printf_common+0xb2>
 800c444:	6823      	ldr	r3, [r4, #0]
 800c446:	68e5      	ldr	r5, [r4, #12]
 800c448:	f8d9 2000 	ldr.w	r2, [r9]
 800c44c:	f003 0306 	and.w	r3, r3, #6
 800c450:	2b04      	cmp	r3, #4
 800c452:	bf08      	it	eq
 800c454:	1aad      	subeq	r5, r5, r2
 800c456:	68a3      	ldr	r3, [r4, #8]
 800c458:	6922      	ldr	r2, [r4, #16]
 800c45a:	bf0c      	ite	eq
 800c45c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c460:	2500      	movne	r5, #0
 800c462:	4293      	cmp	r3, r2
 800c464:	bfc4      	itt	gt
 800c466:	1a9b      	subgt	r3, r3, r2
 800c468:	18ed      	addgt	r5, r5, r3
 800c46a:	f04f 0900 	mov.w	r9, #0
 800c46e:	341a      	adds	r4, #26
 800c470:	454d      	cmp	r5, r9
 800c472:	d11a      	bne.n	800c4aa <_printf_common+0xd6>
 800c474:	2000      	movs	r0, #0
 800c476:	e008      	b.n	800c48a <_printf_common+0xb6>
 800c478:	2301      	movs	r3, #1
 800c47a:	4652      	mov	r2, sl
 800c47c:	4639      	mov	r1, r7
 800c47e:	4630      	mov	r0, r6
 800c480:	47c0      	blx	r8
 800c482:	3001      	adds	r0, #1
 800c484:	d103      	bne.n	800c48e <_printf_common+0xba>
 800c486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c48a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c48e:	3501      	adds	r5, #1
 800c490:	e7c3      	b.n	800c41a <_printf_common+0x46>
 800c492:	18e1      	adds	r1, r4, r3
 800c494:	1c5a      	adds	r2, r3, #1
 800c496:	2030      	movs	r0, #48	; 0x30
 800c498:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c49c:	4422      	add	r2, r4
 800c49e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c4a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c4a6:	3302      	adds	r3, #2
 800c4a8:	e7c5      	b.n	800c436 <_printf_common+0x62>
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	4622      	mov	r2, r4
 800c4ae:	4639      	mov	r1, r7
 800c4b0:	4630      	mov	r0, r6
 800c4b2:	47c0      	blx	r8
 800c4b4:	3001      	adds	r0, #1
 800c4b6:	d0e6      	beq.n	800c486 <_printf_common+0xb2>
 800c4b8:	f109 0901 	add.w	r9, r9, #1
 800c4bc:	e7d8      	b.n	800c470 <_printf_common+0x9c>
	...

0800c4c0 <_printf_i>:
 800c4c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c4c4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c4c8:	460c      	mov	r4, r1
 800c4ca:	7e09      	ldrb	r1, [r1, #24]
 800c4cc:	b085      	sub	sp, #20
 800c4ce:	296e      	cmp	r1, #110	; 0x6e
 800c4d0:	4617      	mov	r7, r2
 800c4d2:	4606      	mov	r6, r0
 800c4d4:	4698      	mov	r8, r3
 800c4d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c4d8:	f000 80b3 	beq.w	800c642 <_printf_i+0x182>
 800c4dc:	d822      	bhi.n	800c524 <_printf_i+0x64>
 800c4de:	2963      	cmp	r1, #99	; 0x63
 800c4e0:	d036      	beq.n	800c550 <_printf_i+0x90>
 800c4e2:	d80a      	bhi.n	800c4fa <_printf_i+0x3a>
 800c4e4:	2900      	cmp	r1, #0
 800c4e6:	f000 80b9 	beq.w	800c65c <_printf_i+0x19c>
 800c4ea:	2958      	cmp	r1, #88	; 0x58
 800c4ec:	f000 8083 	beq.w	800c5f6 <_printf_i+0x136>
 800c4f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4f4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c4f8:	e032      	b.n	800c560 <_printf_i+0xa0>
 800c4fa:	2964      	cmp	r1, #100	; 0x64
 800c4fc:	d001      	beq.n	800c502 <_printf_i+0x42>
 800c4fe:	2969      	cmp	r1, #105	; 0x69
 800c500:	d1f6      	bne.n	800c4f0 <_printf_i+0x30>
 800c502:	6820      	ldr	r0, [r4, #0]
 800c504:	6813      	ldr	r3, [r2, #0]
 800c506:	0605      	lsls	r5, r0, #24
 800c508:	f103 0104 	add.w	r1, r3, #4
 800c50c:	d52a      	bpl.n	800c564 <_printf_i+0xa4>
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	6011      	str	r1, [r2, #0]
 800c512:	2b00      	cmp	r3, #0
 800c514:	da03      	bge.n	800c51e <_printf_i+0x5e>
 800c516:	222d      	movs	r2, #45	; 0x2d
 800c518:	425b      	negs	r3, r3
 800c51a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c51e:	486f      	ldr	r0, [pc, #444]	; (800c6dc <_printf_i+0x21c>)
 800c520:	220a      	movs	r2, #10
 800c522:	e039      	b.n	800c598 <_printf_i+0xd8>
 800c524:	2973      	cmp	r1, #115	; 0x73
 800c526:	f000 809d 	beq.w	800c664 <_printf_i+0x1a4>
 800c52a:	d808      	bhi.n	800c53e <_printf_i+0x7e>
 800c52c:	296f      	cmp	r1, #111	; 0x6f
 800c52e:	d020      	beq.n	800c572 <_printf_i+0xb2>
 800c530:	2970      	cmp	r1, #112	; 0x70
 800c532:	d1dd      	bne.n	800c4f0 <_printf_i+0x30>
 800c534:	6823      	ldr	r3, [r4, #0]
 800c536:	f043 0320 	orr.w	r3, r3, #32
 800c53a:	6023      	str	r3, [r4, #0]
 800c53c:	e003      	b.n	800c546 <_printf_i+0x86>
 800c53e:	2975      	cmp	r1, #117	; 0x75
 800c540:	d017      	beq.n	800c572 <_printf_i+0xb2>
 800c542:	2978      	cmp	r1, #120	; 0x78
 800c544:	d1d4      	bne.n	800c4f0 <_printf_i+0x30>
 800c546:	2378      	movs	r3, #120	; 0x78
 800c548:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c54c:	4864      	ldr	r0, [pc, #400]	; (800c6e0 <_printf_i+0x220>)
 800c54e:	e055      	b.n	800c5fc <_printf_i+0x13c>
 800c550:	6813      	ldr	r3, [r2, #0]
 800c552:	1d19      	adds	r1, r3, #4
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	6011      	str	r1, [r2, #0]
 800c558:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c55c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c560:	2301      	movs	r3, #1
 800c562:	e08c      	b.n	800c67e <_printf_i+0x1be>
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	6011      	str	r1, [r2, #0]
 800c568:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c56c:	bf18      	it	ne
 800c56e:	b21b      	sxthne	r3, r3
 800c570:	e7cf      	b.n	800c512 <_printf_i+0x52>
 800c572:	6813      	ldr	r3, [r2, #0]
 800c574:	6825      	ldr	r5, [r4, #0]
 800c576:	1d18      	adds	r0, r3, #4
 800c578:	6010      	str	r0, [r2, #0]
 800c57a:	0628      	lsls	r0, r5, #24
 800c57c:	d501      	bpl.n	800c582 <_printf_i+0xc2>
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	e002      	b.n	800c588 <_printf_i+0xc8>
 800c582:	0668      	lsls	r0, r5, #25
 800c584:	d5fb      	bpl.n	800c57e <_printf_i+0xbe>
 800c586:	881b      	ldrh	r3, [r3, #0]
 800c588:	4854      	ldr	r0, [pc, #336]	; (800c6dc <_printf_i+0x21c>)
 800c58a:	296f      	cmp	r1, #111	; 0x6f
 800c58c:	bf14      	ite	ne
 800c58e:	220a      	movne	r2, #10
 800c590:	2208      	moveq	r2, #8
 800c592:	2100      	movs	r1, #0
 800c594:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c598:	6865      	ldr	r5, [r4, #4]
 800c59a:	60a5      	str	r5, [r4, #8]
 800c59c:	2d00      	cmp	r5, #0
 800c59e:	f2c0 8095 	blt.w	800c6cc <_printf_i+0x20c>
 800c5a2:	6821      	ldr	r1, [r4, #0]
 800c5a4:	f021 0104 	bic.w	r1, r1, #4
 800c5a8:	6021      	str	r1, [r4, #0]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d13d      	bne.n	800c62a <_printf_i+0x16a>
 800c5ae:	2d00      	cmp	r5, #0
 800c5b0:	f040 808e 	bne.w	800c6d0 <_printf_i+0x210>
 800c5b4:	4665      	mov	r5, ip
 800c5b6:	2a08      	cmp	r2, #8
 800c5b8:	d10b      	bne.n	800c5d2 <_printf_i+0x112>
 800c5ba:	6823      	ldr	r3, [r4, #0]
 800c5bc:	07db      	lsls	r3, r3, #31
 800c5be:	d508      	bpl.n	800c5d2 <_printf_i+0x112>
 800c5c0:	6923      	ldr	r3, [r4, #16]
 800c5c2:	6862      	ldr	r2, [r4, #4]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	bfde      	ittt	le
 800c5c8:	2330      	movle	r3, #48	; 0x30
 800c5ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c5ce:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c5d2:	ebac 0305 	sub.w	r3, ip, r5
 800c5d6:	6123      	str	r3, [r4, #16]
 800c5d8:	f8cd 8000 	str.w	r8, [sp]
 800c5dc:	463b      	mov	r3, r7
 800c5de:	aa03      	add	r2, sp, #12
 800c5e0:	4621      	mov	r1, r4
 800c5e2:	4630      	mov	r0, r6
 800c5e4:	f7ff fef6 	bl	800c3d4 <_printf_common>
 800c5e8:	3001      	adds	r0, #1
 800c5ea:	d14d      	bne.n	800c688 <_printf_i+0x1c8>
 800c5ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5f0:	b005      	add	sp, #20
 800c5f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5f6:	4839      	ldr	r0, [pc, #228]	; (800c6dc <_printf_i+0x21c>)
 800c5f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c5fc:	6813      	ldr	r3, [r2, #0]
 800c5fe:	6821      	ldr	r1, [r4, #0]
 800c600:	1d1d      	adds	r5, r3, #4
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	6015      	str	r5, [r2, #0]
 800c606:	060a      	lsls	r2, r1, #24
 800c608:	d50b      	bpl.n	800c622 <_printf_i+0x162>
 800c60a:	07ca      	lsls	r2, r1, #31
 800c60c:	bf44      	itt	mi
 800c60e:	f041 0120 	orrmi.w	r1, r1, #32
 800c612:	6021      	strmi	r1, [r4, #0]
 800c614:	b91b      	cbnz	r3, 800c61e <_printf_i+0x15e>
 800c616:	6822      	ldr	r2, [r4, #0]
 800c618:	f022 0220 	bic.w	r2, r2, #32
 800c61c:	6022      	str	r2, [r4, #0]
 800c61e:	2210      	movs	r2, #16
 800c620:	e7b7      	b.n	800c592 <_printf_i+0xd2>
 800c622:	064d      	lsls	r5, r1, #25
 800c624:	bf48      	it	mi
 800c626:	b29b      	uxthmi	r3, r3
 800c628:	e7ef      	b.n	800c60a <_printf_i+0x14a>
 800c62a:	4665      	mov	r5, ip
 800c62c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c630:	fb02 3311 	mls	r3, r2, r1, r3
 800c634:	5cc3      	ldrb	r3, [r0, r3]
 800c636:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c63a:	460b      	mov	r3, r1
 800c63c:	2900      	cmp	r1, #0
 800c63e:	d1f5      	bne.n	800c62c <_printf_i+0x16c>
 800c640:	e7b9      	b.n	800c5b6 <_printf_i+0xf6>
 800c642:	6813      	ldr	r3, [r2, #0]
 800c644:	6825      	ldr	r5, [r4, #0]
 800c646:	6961      	ldr	r1, [r4, #20]
 800c648:	1d18      	adds	r0, r3, #4
 800c64a:	6010      	str	r0, [r2, #0]
 800c64c:	0628      	lsls	r0, r5, #24
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	d501      	bpl.n	800c656 <_printf_i+0x196>
 800c652:	6019      	str	r1, [r3, #0]
 800c654:	e002      	b.n	800c65c <_printf_i+0x19c>
 800c656:	066a      	lsls	r2, r5, #25
 800c658:	d5fb      	bpl.n	800c652 <_printf_i+0x192>
 800c65a:	8019      	strh	r1, [r3, #0]
 800c65c:	2300      	movs	r3, #0
 800c65e:	6123      	str	r3, [r4, #16]
 800c660:	4665      	mov	r5, ip
 800c662:	e7b9      	b.n	800c5d8 <_printf_i+0x118>
 800c664:	6813      	ldr	r3, [r2, #0]
 800c666:	1d19      	adds	r1, r3, #4
 800c668:	6011      	str	r1, [r2, #0]
 800c66a:	681d      	ldr	r5, [r3, #0]
 800c66c:	6862      	ldr	r2, [r4, #4]
 800c66e:	2100      	movs	r1, #0
 800c670:	4628      	mov	r0, r5
 800c672:	f7f3 fddd 	bl	8000230 <memchr>
 800c676:	b108      	cbz	r0, 800c67c <_printf_i+0x1bc>
 800c678:	1b40      	subs	r0, r0, r5
 800c67a:	6060      	str	r0, [r4, #4]
 800c67c:	6863      	ldr	r3, [r4, #4]
 800c67e:	6123      	str	r3, [r4, #16]
 800c680:	2300      	movs	r3, #0
 800c682:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c686:	e7a7      	b.n	800c5d8 <_printf_i+0x118>
 800c688:	6923      	ldr	r3, [r4, #16]
 800c68a:	462a      	mov	r2, r5
 800c68c:	4639      	mov	r1, r7
 800c68e:	4630      	mov	r0, r6
 800c690:	47c0      	blx	r8
 800c692:	3001      	adds	r0, #1
 800c694:	d0aa      	beq.n	800c5ec <_printf_i+0x12c>
 800c696:	6823      	ldr	r3, [r4, #0]
 800c698:	079b      	lsls	r3, r3, #30
 800c69a:	d413      	bmi.n	800c6c4 <_printf_i+0x204>
 800c69c:	68e0      	ldr	r0, [r4, #12]
 800c69e:	9b03      	ldr	r3, [sp, #12]
 800c6a0:	4298      	cmp	r0, r3
 800c6a2:	bfb8      	it	lt
 800c6a4:	4618      	movlt	r0, r3
 800c6a6:	e7a3      	b.n	800c5f0 <_printf_i+0x130>
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	464a      	mov	r2, r9
 800c6ac:	4639      	mov	r1, r7
 800c6ae:	4630      	mov	r0, r6
 800c6b0:	47c0      	blx	r8
 800c6b2:	3001      	adds	r0, #1
 800c6b4:	d09a      	beq.n	800c5ec <_printf_i+0x12c>
 800c6b6:	3501      	adds	r5, #1
 800c6b8:	68e3      	ldr	r3, [r4, #12]
 800c6ba:	9a03      	ldr	r2, [sp, #12]
 800c6bc:	1a9b      	subs	r3, r3, r2
 800c6be:	42ab      	cmp	r3, r5
 800c6c0:	dcf2      	bgt.n	800c6a8 <_printf_i+0x1e8>
 800c6c2:	e7eb      	b.n	800c69c <_printf_i+0x1dc>
 800c6c4:	2500      	movs	r5, #0
 800c6c6:	f104 0919 	add.w	r9, r4, #25
 800c6ca:	e7f5      	b.n	800c6b8 <_printf_i+0x1f8>
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d1ac      	bne.n	800c62a <_printf_i+0x16a>
 800c6d0:	7803      	ldrb	r3, [r0, #0]
 800c6d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c6d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c6da:	e76c      	b.n	800c5b6 <_printf_i+0xf6>
 800c6dc:	0800f446 	.word	0x0800f446
 800c6e0:	0800f457 	.word	0x0800f457

0800c6e4 <iprintf>:
 800c6e4:	b40f      	push	{r0, r1, r2, r3}
 800c6e6:	4b0a      	ldr	r3, [pc, #40]	; (800c710 <iprintf+0x2c>)
 800c6e8:	b513      	push	{r0, r1, r4, lr}
 800c6ea:	681c      	ldr	r4, [r3, #0]
 800c6ec:	b124      	cbz	r4, 800c6f8 <iprintf+0x14>
 800c6ee:	69a3      	ldr	r3, [r4, #24]
 800c6f0:	b913      	cbnz	r3, 800c6f8 <iprintf+0x14>
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	f001 f8ac 	bl	800d850 <__sinit>
 800c6f8:	ab05      	add	r3, sp, #20
 800c6fa:	9a04      	ldr	r2, [sp, #16]
 800c6fc:	68a1      	ldr	r1, [r4, #8]
 800c6fe:	9301      	str	r3, [sp, #4]
 800c700:	4620      	mov	r0, r4
 800c702:	f001 fd65 	bl	800e1d0 <_vfiprintf_r>
 800c706:	b002      	add	sp, #8
 800c708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c70c:	b004      	add	sp, #16
 800c70e:	4770      	bx	lr
 800c710:	20000014 	.word	0x20000014

0800c714 <_puts_r>:
 800c714:	b570      	push	{r4, r5, r6, lr}
 800c716:	460e      	mov	r6, r1
 800c718:	4605      	mov	r5, r0
 800c71a:	b118      	cbz	r0, 800c724 <_puts_r+0x10>
 800c71c:	6983      	ldr	r3, [r0, #24]
 800c71e:	b90b      	cbnz	r3, 800c724 <_puts_r+0x10>
 800c720:	f001 f896 	bl	800d850 <__sinit>
 800c724:	69ab      	ldr	r3, [r5, #24]
 800c726:	68ac      	ldr	r4, [r5, #8]
 800c728:	b913      	cbnz	r3, 800c730 <_puts_r+0x1c>
 800c72a:	4628      	mov	r0, r5
 800c72c:	f001 f890 	bl	800d850 <__sinit>
 800c730:	4b23      	ldr	r3, [pc, #140]	; (800c7c0 <_puts_r+0xac>)
 800c732:	429c      	cmp	r4, r3
 800c734:	d117      	bne.n	800c766 <_puts_r+0x52>
 800c736:	686c      	ldr	r4, [r5, #4]
 800c738:	89a3      	ldrh	r3, [r4, #12]
 800c73a:	071b      	lsls	r3, r3, #28
 800c73c:	d51d      	bpl.n	800c77a <_puts_r+0x66>
 800c73e:	6923      	ldr	r3, [r4, #16]
 800c740:	b1db      	cbz	r3, 800c77a <_puts_r+0x66>
 800c742:	3e01      	subs	r6, #1
 800c744:	68a3      	ldr	r3, [r4, #8]
 800c746:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c74a:	3b01      	subs	r3, #1
 800c74c:	60a3      	str	r3, [r4, #8]
 800c74e:	b9e9      	cbnz	r1, 800c78c <_puts_r+0x78>
 800c750:	2b00      	cmp	r3, #0
 800c752:	da2e      	bge.n	800c7b2 <_puts_r+0x9e>
 800c754:	4622      	mov	r2, r4
 800c756:	210a      	movs	r1, #10
 800c758:	4628      	mov	r0, r5
 800c75a:	f000 f883 	bl	800c864 <__swbuf_r>
 800c75e:	3001      	adds	r0, #1
 800c760:	d011      	beq.n	800c786 <_puts_r+0x72>
 800c762:	200a      	movs	r0, #10
 800c764:	e011      	b.n	800c78a <_puts_r+0x76>
 800c766:	4b17      	ldr	r3, [pc, #92]	; (800c7c4 <_puts_r+0xb0>)
 800c768:	429c      	cmp	r4, r3
 800c76a:	d101      	bne.n	800c770 <_puts_r+0x5c>
 800c76c:	68ac      	ldr	r4, [r5, #8]
 800c76e:	e7e3      	b.n	800c738 <_puts_r+0x24>
 800c770:	4b15      	ldr	r3, [pc, #84]	; (800c7c8 <_puts_r+0xb4>)
 800c772:	429c      	cmp	r4, r3
 800c774:	bf08      	it	eq
 800c776:	68ec      	ldreq	r4, [r5, #12]
 800c778:	e7de      	b.n	800c738 <_puts_r+0x24>
 800c77a:	4621      	mov	r1, r4
 800c77c:	4628      	mov	r0, r5
 800c77e:	f000 f8c3 	bl	800c908 <__swsetup_r>
 800c782:	2800      	cmp	r0, #0
 800c784:	d0dd      	beq.n	800c742 <_puts_r+0x2e>
 800c786:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c78a:	bd70      	pop	{r4, r5, r6, pc}
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	da04      	bge.n	800c79a <_puts_r+0x86>
 800c790:	69a2      	ldr	r2, [r4, #24]
 800c792:	429a      	cmp	r2, r3
 800c794:	dc06      	bgt.n	800c7a4 <_puts_r+0x90>
 800c796:	290a      	cmp	r1, #10
 800c798:	d004      	beq.n	800c7a4 <_puts_r+0x90>
 800c79a:	6823      	ldr	r3, [r4, #0]
 800c79c:	1c5a      	adds	r2, r3, #1
 800c79e:	6022      	str	r2, [r4, #0]
 800c7a0:	7019      	strb	r1, [r3, #0]
 800c7a2:	e7cf      	b.n	800c744 <_puts_r+0x30>
 800c7a4:	4622      	mov	r2, r4
 800c7a6:	4628      	mov	r0, r5
 800c7a8:	f000 f85c 	bl	800c864 <__swbuf_r>
 800c7ac:	3001      	adds	r0, #1
 800c7ae:	d1c9      	bne.n	800c744 <_puts_r+0x30>
 800c7b0:	e7e9      	b.n	800c786 <_puts_r+0x72>
 800c7b2:	6823      	ldr	r3, [r4, #0]
 800c7b4:	200a      	movs	r0, #10
 800c7b6:	1c5a      	adds	r2, r3, #1
 800c7b8:	6022      	str	r2, [r4, #0]
 800c7ba:	7018      	strb	r0, [r3, #0]
 800c7bc:	e7e5      	b.n	800c78a <_puts_r+0x76>
 800c7be:	bf00      	nop
 800c7c0:	0800f498 	.word	0x0800f498
 800c7c4:	0800f4b8 	.word	0x0800f4b8
 800c7c8:	0800f478 	.word	0x0800f478

0800c7cc <puts>:
 800c7cc:	4b02      	ldr	r3, [pc, #8]	; (800c7d8 <puts+0xc>)
 800c7ce:	4601      	mov	r1, r0
 800c7d0:	6818      	ldr	r0, [r3, #0]
 800c7d2:	f7ff bf9f 	b.w	800c714 <_puts_r>
 800c7d6:	bf00      	nop
 800c7d8:	20000014 	.word	0x20000014

0800c7dc <_raise_r>:
 800c7dc:	291f      	cmp	r1, #31
 800c7de:	b538      	push	{r3, r4, r5, lr}
 800c7e0:	4604      	mov	r4, r0
 800c7e2:	460d      	mov	r5, r1
 800c7e4:	d904      	bls.n	800c7f0 <_raise_r+0x14>
 800c7e6:	2316      	movs	r3, #22
 800c7e8:	6003      	str	r3, [r0, #0]
 800c7ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c7ee:	bd38      	pop	{r3, r4, r5, pc}
 800c7f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c7f2:	b112      	cbz	r2, 800c7fa <_raise_r+0x1e>
 800c7f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c7f8:	b94b      	cbnz	r3, 800c80e <_raise_r+0x32>
 800c7fa:	4620      	mov	r0, r4
 800c7fc:	f000 f830 	bl	800c860 <_getpid_r>
 800c800:	462a      	mov	r2, r5
 800c802:	4601      	mov	r1, r0
 800c804:	4620      	mov	r0, r4
 800c806:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c80a:	f000 b817 	b.w	800c83c <_kill_r>
 800c80e:	2b01      	cmp	r3, #1
 800c810:	d00a      	beq.n	800c828 <_raise_r+0x4c>
 800c812:	1c59      	adds	r1, r3, #1
 800c814:	d103      	bne.n	800c81e <_raise_r+0x42>
 800c816:	2316      	movs	r3, #22
 800c818:	6003      	str	r3, [r0, #0]
 800c81a:	2001      	movs	r0, #1
 800c81c:	e7e7      	b.n	800c7ee <_raise_r+0x12>
 800c81e:	2400      	movs	r4, #0
 800c820:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c824:	4628      	mov	r0, r5
 800c826:	4798      	blx	r3
 800c828:	2000      	movs	r0, #0
 800c82a:	e7e0      	b.n	800c7ee <_raise_r+0x12>

0800c82c <raise>:
 800c82c:	4b02      	ldr	r3, [pc, #8]	; (800c838 <raise+0xc>)
 800c82e:	4601      	mov	r1, r0
 800c830:	6818      	ldr	r0, [r3, #0]
 800c832:	f7ff bfd3 	b.w	800c7dc <_raise_r>
 800c836:	bf00      	nop
 800c838:	20000014 	.word	0x20000014

0800c83c <_kill_r>:
 800c83c:	b538      	push	{r3, r4, r5, lr}
 800c83e:	4c07      	ldr	r4, [pc, #28]	; (800c85c <_kill_r+0x20>)
 800c840:	2300      	movs	r3, #0
 800c842:	4605      	mov	r5, r0
 800c844:	4608      	mov	r0, r1
 800c846:	4611      	mov	r1, r2
 800c848:	6023      	str	r3, [r4, #0]
 800c84a:	f7f6 ffb7 	bl	80037bc <_kill>
 800c84e:	1c43      	adds	r3, r0, #1
 800c850:	d102      	bne.n	800c858 <_kill_r+0x1c>
 800c852:	6823      	ldr	r3, [r4, #0]
 800c854:	b103      	cbz	r3, 800c858 <_kill_r+0x1c>
 800c856:	602b      	str	r3, [r5, #0]
 800c858:	bd38      	pop	{r3, r4, r5, pc}
 800c85a:	bf00      	nop
 800c85c:	200051c4 	.word	0x200051c4

0800c860 <_getpid_r>:
 800c860:	f7f6 bfa4 	b.w	80037ac <_getpid>

0800c864 <__swbuf_r>:
 800c864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c866:	460e      	mov	r6, r1
 800c868:	4614      	mov	r4, r2
 800c86a:	4605      	mov	r5, r0
 800c86c:	b118      	cbz	r0, 800c876 <__swbuf_r+0x12>
 800c86e:	6983      	ldr	r3, [r0, #24]
 800c870:	b90b      	cbnz	r3, 800c876 <__swbuf_r+0x12>
 800c872:	f000 ffed 	bl	800d850 <__sinit>
 800c876:	4b21      	ldr	r3, [pc, #132]	; (800c8fc <__swbuf_r+0x98>)
 800c878:	429c      	cmp	r4, r3
 800c87a:	d12a      	bne.n	800c8d2 <__swbuf_r+0x6e>
 800c87c:	686c      	ldr	r4, [r5, #4]
 800c87e:	69a3      	ldr	r3, [r4, #24]
 800c880:	60a3      	str	r3, [r4, #8]
 800c882:	89a3      	ldrh	r3, [r4, #12]
 800c884:	071a      	lsls	r2, r3, #28
 800c886:	d52e      	bpl.n	800c8e6 <__swbuf_r+0x82>
 800c888:	6923      	ldr	r3, [r4, #16]
 800c88a:	b363      	cbz	r3, 800c8e6 <__swbuf_r+0x82>
 800c88c:	6923      	ldr	r3, [r4, #16]
 800c88e:	6820      	ldr	r0, [r4, #0]
 800c890:	1ac0      	subs	r0, r0, r3
 800c892:	6963      	ldr	r3, [r4, #20]
 800c894:	b2f6      	uxtb	r6, r6
 800c896:	4283      	cmp	r3, r0
 800c898:	4637      	mov	r7, r6
 800c89a:	dc04      	bgt.n	800c8a6 <__swbuf_r+0x42>
 800c89c:	4621      	mov	r1, r4
 800c89e:	4628      	mov	r0, r5
 800c8a0:	f000 ff6c 	bl	800d77c <_fflush_r>
 800c8a4:	bb28      	cbnz	r0, 800c8f2 <__swbuf_r+0x8e>
 800c8a6:	68a3      	ldr	r3, [r4, #8]
 800c8a8:	3b01      	subs	r3, #1
 800c8aa:	60a3      	str	r3, [r4, #8]
 800c8ac:	6823      	ldr	r3, [r4, #0]
 800c8ae:	1c5a      	adds	r2, r3, #1
 800c8b0:	6022      	str	r2, [r4, #0]
 800c8b2:	701e      	strb	r6, [r3, #0]
 800c8b4:	6963      	ldr	r3, [r4, #20]
 800c8b6:	3001      	adds	r0, #1
 800c8b8:	4283      	cmp	r3, r0
 800c8ba:	d004      	beq.n	800c8c6 <__swbuf_r+0x62>
 800c8bc:	89a3      	ldrh	r3, [r4, #12]
 800c8be:	07db      	lsls	r3, r3, #31
 800c8c0:	d519      	bpl.n	800c8f6 <__swbuf_r+0x92>
 800c8c2:	2e0a      	cmp	r6, #10
 800c8c4:	d117      	bne.n	800c8f6 <__swbuf_r+0x92>
 800c8c6:	4621      	mov	r1, r4
 800c8c8:	4628      	mov	r0, r5
 800c8ca:	f000 ff57 	bl	800d77c <_fflush_r>
 800c8ce:	b190      	cbz	r0, 800c8f6 <__swbuf_r+0x92>
 800c8d0:	e00f      	b.n	800c8f2 <__swbuf_r+0x8e>
 800c8d2:	4b0b      	ldr	r3, [pc, #44]	; (800c900 <__swbuf_r+0x9c>)
 800c8d4:	429c      	cmp	r4, r3
 800c8d6:	d101      	bne.n	800c8dc <__swbuf_r+0x78>
 800c8d8:	68ac      	ldr	r4, [r5, #8]
 800c8da:	e7d0      	b.n	800c87e <__swbuf_r+0x1a>
 800c8dc:	4b09      	ldr	r3, [pc, #36]	; (800c904 <__swbuf_r+0xa0>)
 800c8de:	429c      	cmp	r4, r3
 800c8e0:	bf08      	it	eq
 800c8e2:	68ec      	ldreq	r4, [r5, #12]
 800c8e4:	e7cb      	b.n	800c87e <__swbuf_r+0x1a>
 800c8e6:	4621      	mov	r1, r4
 800c8e8:	4628      	mov	r0, r5
 800c8ea:	f000 f80d 	bl	800c908 <__swsetup_r>
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d0cc      	beq.n	800c88c <__swbuf_r+0x28>
 800c8f2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c8f6:	4638      	mov	r0, r7
 800c8f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8fa:	bf00      	nop
 800c8fc:	0800f498 	.word	0x0800f498
 800c900:	0800f4b8 	.word	0x0800f4b8
 800c904:	0800f478 	.word	0x0800f478

0800c908 <__swsetup_r>:
 800c908:	4b32      	ldr	r3, [pc, #200]	; (800c9d4 <__swsetup_r+0xcc>)
 800c90a:	b570      	push	{r4, r5, r6, lr}
 800c90c:	681d      	ldr	r5, [r3, #0]
 800c90e:	4606      	mov	r6, r0
 800c910:	460c      	mov	r4, r1
 800c912:	b125      	cbz	r5, 800c91e <__swsetup_r+0x16>
 800c914:	69ab      	ldr	r3, [r5, #24]
 800c916:	b913      	cbnz	r3, 800c91e <__swsetup_r+0x16>
 800c918:	4628      	mov	r0, r5
 800c91a:	f000 ff99 	bl	800d850 <__sinit>
 800c91e:	4b2e      	ldr	r3, [pc, #184]	; (800c9d8 <__swsetup_r+0xd0>)
 800c920:	429c      	cmp	r4, r3
 800c922:	d10f      	bne.n	800c944 <__swsetup_r+0x3c>
 800c924:	686c      	ldr	r4, [r5, #4]
 800c926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c92a:	b29a      	uxth	r2, r3
 800c92c:	0715      	lsls	r5, r2, #28
 800c92e:	d42c      	bmi.n	800c98a <__swsetup_r+0x82>
 800c930:	06d0      	lsls	r0, r2, #27
 800c932:	d411      	bmi.n	800c958 <__swsetup_r+0x50>
 800c934:	2209      	movs	r2, #9
 800c936:	6032      	str	r2, [r6, #0]
 800c938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c93c:	81a3      	strh	r3, [r4, #12]
 800c93e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c942:	e03e      	b.n	800c9c2 <__swsetup_r+0xba>
 800c944:	4b25      	ldr	r3, [pc, #148]	; (800c9dc <__swsetup_r+0xd4>)
 800c946:	429c      	cmp	r4, r3
 800c948:	d101      	bne.n	800c94e <__swsetup_r+0x46>
 800c94a:	68ac      	ldr	r4, [r5, #8]
 800c94c:	e7eb      	b.n	800c926 <__swsetup_r+0x1e>
 800c94e:	4b24      	ldr	r3, [pc, #144]	; (800c9e0 <__swsetup_r+0xd8>)
 800c950:	429c      	cmp	r4, r3
 800c952:	bf08      	it	eq
 800c954:	68ec      	ldreq	r4, [r5, #12]
 800c956:	e7e6      	b.n	800c926 <__swsetup_r+0x1e>
 800c958:	0751      	lsls	r1, r2, #29
 800c95a:	d512      	bpl.n	800c982 <__swsetup_r+0x7a>
 800c95c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c95e:	b141      	cbz	r1, 800c972 <__swsetup_r+0x6a>
 800c960:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c964:	4299      	cmp	r1, r3
 800c966:	d002      	beq.n	800c96e <__swsetup_r+0x66>
 800c968:	4630      	mov	r0, r6
 800c96a:	f001 fb5f 	bl	800e02c <_free_r>
 800c96e:	2300      	movs	r3, #0
 800c970:	6363      	str	r3, [r4, #52]	; 0x34
 800c972:	89a3      	ldrh	r3, [r4, #12]
 800c974:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c978:	81a3      	strh	r3, [r4, #12]
 800c97a:	2300      	movs	r3, #0
 800c97c:	6063      	str	r3, [r4, #4]
 800c97e:	6923      	ldr	r3, [r4, #16]
 800c980:	6023      	str	r3, [r4, #0]
 800c982:	89a3      	ldrh	r3, [r4, #12]
 800c984:	f043 0308 	orr.w	r3, r3, #8
 800c988:	81a3      	strh	r3, [r4, #12]
 800c98a:	6923      	ldr	r3, [r4, #16]
 800c98c:	b94b      	cbnz	r3, 800c9a2 <__swsetup_r+0x9a>
 800c98e:	89a3      	ldrh	r3, [r4, #12]
 800c990:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c998:	d003      	beq.n	800c9a2 <__swsetup_r+0x9a>
 800c99a:	4621      	mov	r1, r4
 800c99c:	4630      	mov	r0, r6
 800c99e:	f001 f813 	bl	800d9c8 <__smakebuf_r>
 800c9a2:	89a2      	ldrh	r2, [r4, #12]
 800c9a4:	f012 0301 	ands.w	r3, r2, #1
 800c9a8:	d00c      	beq.n	800c9c4 <__swsetup_r+0xbc>
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	60a3      	str	r3, [r4, #8]
 800c9ae:	6963      	ldr	r3, [r4, #20]
 800c9b0:	425b      	negs	r3, r3
 800c9b2:	61a3      	str	r3, [r4, #24]
 800c9b4:	6923      	ldr	r3, [r4, #16]
 800c9b6:	b953      	cbnz	r3, 800c9ce <__swsetup_r+0xc6>
 800c9b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c9c0:	d1ba      	bne.n	800c938 <__swsetup_r+0x30>
 800c9c2:	bd70      	pop	{r4, r5, r6, pc}
 800c9c4:	0792      	lsls	r2, r2, #30
 800c9c6:	bf58      	it	pl
 800c9c8:	6963      	ldrpl	r3, [r4, #20]
 800c9ca:	60a3      	str	r3, [r4, #8]
 800c9cc:	e7f2      	b.n	800c9b4 <__swsetup_r+0xac>
 800c9ce:	2000      	movs	r0, #0
 800c9d0:	e7f7      	b.n	800c9c2 <__swsetup_r+0xba>
 800c9d2:	bf00      	nop
 800c9d4:	20000014 	.word	0x20000014
 800c9d8:	0800f498 	.word	0x0800f498
 800c9dc:	0800f4b8 	.word	0x0800f4b8
 800c9e0:	0800f478 	.word	0x0800f478

0800c9e4 <quorem>:
 800c9e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9e8:	6903      	ldr	r3, [r0, #16]
 800c9ea:	690c      	ldr	r4, [r1, #16]
 800c9ec:	42a3      	cmp	r3, r4
 800c9ee:	4680      	mov	r8, r0
 800c9f0:	f2c0 8082 	blt.w	800caf8 <quorem+0x114>
 800c9f4:	3c01      	subs	r4, #1
 800c9f6:	f101 0714 	add.w	r7, r1, #20
 800c9fa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c9fe:	f100 0614 	add.w	r6, r0, #20
 800ca02:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ca06:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ca0a:	eb06 030c 	add.w	r3, r6, ip
 800ca0e:	3501      	adds	r5, #1
 800ca10:	eb07 090c 	add.w	r9, r7, ip
 800ca14:	9301      	str	r3, [sp, #4]
 800ca16:	fbb0 f5f5 	udiv	r5, r0, r5
 800ca1a:	b395      	cbz	r5, 800ca82 <quorem+0x9e>
 800ca1c:	f04f 0a00 	mov.w	sl, #0
 800ca20:	4638      	mov	r0, r7
 800ca22:	46b6      	mov	lr, r6
 800ca24:	46d3      	mov	fp, sl
 800ca26:	f850 2b04 	ldr.w	r2, [r0], #4
 800ca2a:	b293      	uxth	r3, r2
 800ca2c:	fb05 a303 	mla	r3, r5, r3, sl
 800ca30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	ebab 0303 	sub.w	r3, fp, r3
 800ca3a:	0c12      	lsrs	r2, r2, #16
 800ca3c:	f8de b000 	ldr.w	fp, [lr]
 800ca40:	fb05 a202 	mla	r2, r5, r2, sl
 800ca44:	fa13 f38b 	uxtah	r3, r3, fp
 800ca48:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ca4c:	fa1f fb82 	uxth.w	fp, r2
 800ca50:	f8de 2000 	ldr.w	r2, [lr]
 800ca54:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ca58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca62:	4581      	cmp	r9, r0
 800ca64:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ca68:	f84e 3b04 	str.w	r3, [lr], #4
 800ca6c:	d2db      	bcs.n	800ca26 <quorem+0x42>
 800ca6e:	f856 300c 	ldr.w	r3, [r6, ip]
 800ca72:	b933      	cbnz	r3, 800ca82 <quorem+0x9e>
 800ca74:	9b01      	ldr	r3, [sp, #4]
 800ca76:	3b04      	subs	r3, #4
 800ca78:	429e      	cmp	r6, r3
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	d330      	bcc.n	800cae0 <quorem+0xfc>
 800ca7e:	f8c8 4010 	str.w	r4, [r8, #16]
 800ca82:	4640      	mov	r0, r8
 800ca84:	f001 f9fe 	bl	800de84 <__mcmp>
 800ca88:	2800      	cmp	r0, #0
 800ca8a:	db25      	blt.n	800cad8 <quorem+0xf4>
 800ca8c:	3501      	adds	r5, #1
 800ca8e:	4630      	mov	r0, r6
 800ca90:	f04f 0c00 	mov.w	ip, #0
 800ca94:	f857 2b04 	ldr.w	r2, [r7], #4
 800ca98:	f8d0 e000 	ldr.w	lr, [r0]
 800ca9c:	b293      	uxth	r3, r2
 800ca9e:	ebac 0303 	sub.w	r3, ip, r3
 800caa2:	0c12      	lsrs	r2, r2, #16
 800caa4:	fa13 f38e 	uxtah	r3, r3, lr
 800caa8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800caac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cab0:	b29b      	uxth	r3, r3
 800cab2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cab6:	45b9      	cmp	r9, r7
 800cab8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cabc:	f840 3b04 	str.w	r3, [r0], #4
 800cac0:	d2e8      	bcs.n	800ca94 <quorem+0xb0>
 800cac2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800cac6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800caca:	b92a      	cbnz	r2, 800cad8 <quorem+0xf4>
 800cacc:	3b04      	subs	r3, #4
 800cace:	429e      	cmp	r6, r3
 800cad0:	461a      	mov	r2, r3
 800cad2:	d30b      	bcc.n	800caec <quorem+0x108>
 800cad4:	f8c8 4010 	str.w	r4, [r8, #16]
 800cad8:	4628      	mov	r0, r5
 800cada:	b003      	add	sp, #12
 800cadc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cae0:	6812      	ldr	r2, [r2, #0]
 800cae2:	3b04      	subs	r3, #4
 800cae4:	2a00      	cmp	r2, #0
 800cae6:	d1ca      	bne.n	800ca7e <quorem+0x9a>
 800cae8:	3c01      	subs	r4, #1
 800caea:	e7c5      	b.n	800ca78 <quorem+0x94>
 800caec:	6812      	ldr	r2, [r2, #0]
 800caee:	3b04      	subs	r3, #4
 800caf0:	2a00      	cmp	r2, #0
 800caf2:	d1ef      	bne.n	800cad4 <quorem+0xf0>
 800caf4:	3c01      	subs	r4, #1
 800caf6:	e7ea      	b.n	800cace <quorem+0xea>
 800caf8:	2000      	movs	r0, #0
 800cafa:	e7ee      	b.n	800cada <quorem+0xf6>
 800cafc:	0000      	movs	r0, r0
	...

0800cb00 <_dtoa_r>:
 800cb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb04:	ec57 6b10 	vmov	r6, r7, d0
 800cb08:	b097      	sub	sp, #92	; 0x5c
 800cb0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cb0c:	9106      	str	r1, [sp, #24]
 800cb0e:	4604      	mov	r4, r0
 800cb10:	920b      	str	r2, [sp, #44]	; 0x2c
 800cb12:	9312      	str	r3, [sp, #72]	; 0x48
 800cb14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cb18:	e9cd 6700 	strd	r6, r7, [sp]
 800cb1c:	b93d      	cbnz	r5, 800cb2e <_dtoa_r+0x2e>
 800cb1e:	2010      	movs	r0, #16
 800cb20:	f000 ff92 	bl	800da48 <malloc>
 800cb24:	6260      	str	r0, [r4, #36]	; 0x24
 800cb26:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cb2a:	6005      	str	r5, [r0, #0]
 800cb2c:	60c5      	str	r5, [r0, #12]
 800cb2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb30:	6819      	ldr	r1, [r3, #0]
 800cb32:	b151      	cbz	r1, 800cb4a <_dtoa_r+0x4a>
 800cb34:	685a      	ldr	r2, [r3, #4]
 800cb36:	604a      	str	r2, [r1, #4]
 800cb38:	2301      	movs	r3, #1
 800cb3a:	4093      	lsls	r3, r2
 800cb3c:	608b      	str	r3, [r1, #8]
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f000 ffbe 	bl	800dac0 <_Bfree>
 800cb44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb46:	2200      	movs	r2, #0
 800cb48:	601a      	str	r2, [r3, #0]
 800cb4a:	1e3b      	subs	r3, r7, #0
 800cb4c:	bfbb      	ittet	lt
 800cb4e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cb52:	9301      	strlt	r3, [sp, #4]
 800cb54:	2300      	movge	r3, #0
 800cb56:	2201      	movlt	r2, #1
 800cb58:	bfac      	ite	ge
 800cb5a:	f8c8 3000 	strge.w	r3, [r8]
 800cb5e:	f8c8 2000 	strlt.w	r2, [r8]
 800cb62:	4baf      	ldr	r3, [pc, #700]	; (800ce20 <_dtoa_r+0x320>)
 800cb64:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cb68:	ea33 0308 	bics.w	r3, r3, r8
 800cb6c:	d114      	bne.n	800cb98 <_dtoa_r+0x98>
 800cb6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb70:	f242 730f 	movw	r3, #9999	; 0x270f
 800cb74:	6013      	str	r3, [r2, #0]
 800cb76:	9b00      	ldr	r3, [sp, #0]
 800cb78:	b923      	cbnz	r3, 800cb84 <_dtoa_r+0x84>
 800cb7a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	f000 8542 	beq.w	800d608 <_dtoa_r+0xb08>
 800cb84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb86:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ce34 <_dtoa_r+0x334>
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	f000 8544 	beq.w	800d618 <_dtoa_r+0xb18>
 800cb90:	f10b 0303 	add.w	r3, fp, #3
 800cb94:	f000 bd3e 	b.w	800d614 <_dtoa_r+0xb14>
 800cb98:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	2300      	movs	r3, #0
 800cba0:	4630      	mov	r0, r6
 800cba2:	4639      	mov	r1, r7
 800cba4:	f7f3 ffb8 	bl	8000b18 <__aeabi_dcmpeq>
 800cba8:	4681      	mov	r9, r0
 800cbaa:	b168      	cbz	r0, 800cbc8 <_dtoa_r+0xc8>
 800cbac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cbae:	2301      	movs	r3, #1
 800cbb0:	6013      	str	r3, [r2, #0]
 800cbb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f000 8524 	beq.w	800d602 <_dtoa_r+0xb02>
 800cbba:	4b9a      	ldr	r3, [pc, #616]	; (800ce24 <_dtoa_r+0x324>)
 800cbbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cbbe:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800cbc2:	6013      	str	r3, [r2, #0]
 800cbc4:	f000 bd28 	b.w	800d618 <_dtoa_r+0xb18>
 800cbc8:	aa14      	add	r2, sp, #80	; 0x50
 800cbca:	a915      	add	r1, sp, #84	; 0x54
 800cbcc:	ec47 6b10 	vmov	d0, r6, r7
 800cbd0:	4620      	mov	r0, r4
 800cbd2:	f001 f9ce 	bl	800df72 <__d2b>
 800cbd6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cbda:	9004      	str	r0, [sp, #16]
 800cbdc:	2d00      	cmp	r5, #0
 800cbde:	d07c      	beq.n	800ccda <_dtoa_r+0x1da>
 800cbe0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cbe4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800cbe8:	46b2      	mov	sl, r6
 800cbea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800cbee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cbf2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	4b8b      	ldr	r3, [pc, #556]	; (800ce28 <_dtoa_r+0x328>)
 800cbfa:	4650      	mov	r0, sl
 800cbfc:	4659      	mov	r1, fp
 800cbfe:	f7f3 fb6b 	bl	80002d8 <__aeabi_dsub>
 800cc02:	a381      	add	r3, pc, #516	; (adr r3, 800ce08 <_dtoa_r+0x308>)
 800cc04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc08:	f7f3 fd1e 	bl	8000648 <__aeabi_dmul>
 800cc0c:	a380      	add	r3, pc, #512	; (adr r3, 800ce10 <_dtoa_r+0x310>)
 800cc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc12:	f7f3 fb63 	bl	80002dc <__adddf3>
 800cc16:	4606      	mov	r6, r0
 800cc18:	4628      	mov	r0, r5
 800cc1a:	460f      	mov	r7, r1
 800cc1c:	f7f3 fcaa 	bl	8000574 <__aeabi_i2d>
 800cc20:	a37d      	add	r3, pc, #500	; (adr r3, 800ce18 <_dtoa_r+0x318>)
 800cc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc26:	f7f3 fd0f 	bl	8000648 <__aeabi_dmul>
 800cc2a:	4602      	mov	r2, r0
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	4630      	mov	r0, r6
 800cc30:	4639      	mov	r1, r7
 800cc32:	f7f3 fb53 	bl	80002dc <__adddf3>
 800cc36:	4606      	mov	r6, r0
 800cc38:	460f      	mov	r7, r1
 800cc3a:	f7f3 ffb5 	bl	8000ba8 <__aeabi_d2iz>
 800cc3e:	2200      	movs	r2, #0
 800cc40:	4682      	mov	sl, r0
 800cc42:	2300      	movs	r3, #0
 800cc44:	4630      	mov	r0, r6
 800cc46:	4639      	mov	r1, r7
 800cc48:	f7f3 ff70 	bl	8000b2c <__aeabi_dcmplt>
 800cc4c:	b148      	cbz	r0, 800cc62 <_dtoa_r+0x162>
 800cc4e:	4650      	mov	r0, sl
 800cc50:	f7f3 fc90 	bl	8000574 <__aeabi_i2d>
 800cc54:	4632      	mov	r2, r6
 800cc56:	463b      	mov	r3, r7
 800cc58:	f7f3 ff5e 	bl	8000b18 <__aeabi_dcmpeq>
 800cc5c:	b908      	cbnz	r0, 800cc62 <_dtoa_r+0x162>
 800cc5e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cc62:	f1ba 0f16 	cmp.w	sl, #22
 800cc66:	d859      	bhi.n	800cd1c <_dtoa_r+0x21c>
 800cc68:	4970      	ldr	r1, [pc, #448]	; (800ce2c <_dtoa_r+0x32c>)
 800cc6a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cc6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc76:	f7f3 ff77 	bl	8000b68 <__aeabi_dcmpgt>
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d050      	beq.n	800cd20 <_dtoa_r+0x220>
 800cc7e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cc82:	2300      	movs	r3, #0
 800cc84:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cc88:	1b5d      	subs	r5, r3, r5
 800cc8a:	f1b5 0801 	subs.w	r8, r5, #1
 800cc8e:	bf49      	itett	mi
 800cc90:	f1c5 0301 	rsbmi	r3, r5, #1
 800cc94:	2300      	movpl	r3, #0
 800cc96:	9305      	strmi	r3, [sp, #20]
 800cc98:	f04f 0800 	movmi.w	r8, #0
 800cc9c:	bf58      	it	pl
 800cc9e:	9305      	strpl	r3, [sp, #20]
 800cca0:	f1ba 0f00 	cmp.w	sl, #0
 800cca4:	db3e      	blt.n	800cd24 <_dtoa_r+0x224>
 800cca6:	2300      	movs	r3, #0
 800cca8:	44d0      	add	r8, sl
 800ccaa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ccae:	9307      	str	r3, [sp, #28]
 800ccb0:	9b06      	ldr	r3, [sp, #24]
 800ccb2:	2b09      	cmp	r3, #9
 800ccb4:	f200 8090 	bhi.w	800cdd8 <_dtoa_r+0x2d8>
 800ccb8:	2b05      	cmp	r3, #5
 800ccba:	bfc4      	itt	gt
 800ccbc:	3b04      	subgt	r3, #4
 800ccbe:	9306      	strgt	r3, [sp, #24]
 800ccc0:	9b06      	ldr	r3, [sp, #24]
 800ccc2:	f1a3 0302 	sub.w	r3, r3, #2
 800ccc6:	bfcc      	ite	gt
 800ccc8:	2500      	movgt	r5, #0
 800ccca:	2501      	movle	r5, #1
 800cccc:	2b03      	cmp	r3, #3
 800ccce:	f200 808f 	bhi.w	800cdf0 <_dtoa_r+0x2f0>
 800ccd2:	e8df f003 	tbb	[pc, r3]
 800ccd6:	7f7d      	.short	0x7f7d
 800ccd8:	7131      	.short	0x7131
 800ccda:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ccde:	441d      	add	r5, r3
 800cce0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800cce4:	2820      	cmp	r0, #32
 800cce6:	dd13      	ble.n	800cd10 <_dtoa_r+0x210>
 800cce8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ccec:	9b00      	ldr	r3, [sp, #0]
 800ccee:	fa08 f800 	lsl.w	r8, r8, r0
 800ccf2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ccf6:	fa23 f000 	lsr.w	r0, r3, r0
 800ccfa:	ea48 0000 	orr.w	r0, r8, r0
 800ccfe:	f7f3 fc29 	bl	8000554 <__aeabi_ui2d>
 800cd02:	2301      	movs	r3, #1
 800cd04:	4682      	mov	sl, r0
 800cd06:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800cd0a:	3d01      	subs	r5, #1
 800cd0c:	9313      	str	r3, [sp, #76]	; 0x4c
 800cd0e:	e772      	b.n	800cbf6 <_dtoa_r+0xf6>
 800cd10:	9b00      	ldr	r3, [sp, #0]
 800cd12:	f1c0 0020 	rsb	r0, r0, #32
 800cd16:	fa03 f000 	lsl.w	r0, r3, r0
 800cd1a:	e7f0      	b.n	800ccfe <_dtoa_r+0x1fe>
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	e7b1      	b.n	800cc84 <_dtoa_r+0x184>
 800cd20:	900f      	str	r0, [sp, #60]	; 0x3c
 800cd22:	e7b0      	b.n	800cc86 <_dtoa_r+0x186>
 800cd24:	9b05      	ldr	r3, [sp, #20]
 800cd26:	eba3 030a 	sub.w	r3, r3, sl
 800cd2a:	9305      	str	r3, [sp, #20]
 800cd2c:	f1ca 0300 	rsb	r3, sl, #0
 800cd30:	9307      	str	r3, [sp, #28]
 800cd32:	2300      	movs	r3, #0
 800cd34:	930e      	str	r3, [sp, #56]	; 0x38
 800cd36:	e7bb      	b.n	800ccb0 <_dtoa_r+0x1b0>
 800cd38:	2301      	movs	r3, #1
 800cd3a:	930a      	str	r3, [sp, #40]	; 0x28
 800cd3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	dd59      	ble.n	800cdf6 <_dtoa_r+0x2f6>
 800cd42:	9302      	str	r3, [sp, #8]
 800cd44:	4699      	mov	r9, r3
 800cd46:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cd48:	2200      	movs	r2, #0
 800cd4a:	6072      	str	r2, [r6, #4]
 800cd4c:	2204      	movs	r2, #4
 800cd4e:	f102 0014 	add.w	r0, r2, #20
 800cd52:	4298      	cmp	r0, r3
 800cd54:	6871      	ldr	r1, [r6, #4]
 800cd56:	d953      	bls.n	800ce00 <_dtoa_r+0x300>
 800cd58:	4620      	mov	r0, r4
 800cd5a:	f000 fe7d 	bl	800da58 <_Balloc>
 800cd5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd60:	6030      	str	r0, [r6, #0]
 800cd62:	f1b9 0f0e 	cmp.w	r9, #14
 800cd66:	f8d3 b000 	ldr.w	fp, [r3]
 800cd6a:	f200 80e6 	bhi.w	800cf3a <_dtoa_r+0x43a>
 800cd6e:	2d00      	cmp	r5, #0
 800cd70:	f000 80e3 	beq.w	800cf3a <_dtoa_r+0x43a>
 800cd74:	ed9d 7b00 	vldr	d7, [sp]
 800cd78:	f1ba 0f00 	cmp.w	sl, #0
 800cd7c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800cd80:	dd74      	ble.n	800ce6c <_dtoa_r+0x36c>
 800cd82:	4a2a      	ldr	r2, [pc, #168]	; (800ce2c <_dtoa_r+0x32c>)
 800cd84:	f00a 030f 	and.w	r3, sl, #15
 800cd88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cd8c:	ed93 7b00 	vldr	d7, [r3]
 800cd90:	ea4f 162a 	mov.w	r6, sl, asr #4
 800cd94:	06f0      	lsls	r0, r6, #27
 800cd96:	ed8d 7b08 	vstr	d7, [sp, #32]
 800cd9a:	d565      	bpl.n	800ce68 <_dtoa_r+0x368>
 800cd9c:	4b24      	ldr	r3, [pc, #144]	; (800ce30 <_dtoa_r+0x330>)
 800cd9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cda2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cda6:	f7f3 fd79 	bl	800089c <__aeabi_ddiv>
 800cdaa:	e9cd 0100 	strd	r0, r1, [sp]
 800cdae:	f006 060f 	and.w	r6, r6, #15
 800cdb2:	2503      	movs	r5, #3
 800cdb4:	4f1e      	ldr	r7, [pc, #120]	; (800ce30 <_dtoa_r+0x330>)
 800cdb6:	e04c      	b.n	800ce52 <_dtoa_r+0x352>
 800cdb8:	2301      	movs	r3, #1
 800cdba:	930a      	str	r3, [sp, #40]	; 0x28
 800cdbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdbe:	4453      	add	r3, sl
 800cdc0:	f103 0901 	add.w	r9, r3, #1
 800cdc4:	9302      	str	r3, [sp, #8]
 800cdc6:	464b      	mov	r3, r9
 800cdc8:	2b01      	cmp	r3, #1
 800cdca:	bfb8      	it	lt
 800cdcc:	2301      	movlt	r3, #1
 800cdce:	e7ba      	b.n	800cd46 <_dtoa_r+0x246>
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	e7b2      	b.n	800cd3a <_dtoa_r+0x23a>
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	e7f0      	b.n	800cdba <_dtoa_r+0x2ba>
 800cdd8:	2501      	movs	r5, #1
 800cdda:	2300      	movs	r3, #0
 800cddc:	9306      	str	r3, [sp, #24]
 800cdde:	950a      	str	r5, [sp, #40]	; 0x28
 800cde0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cde4:	9302      	str	r3, [sp, #8]
 800cde6:	4699      	mov	r9, r3
 800cde8:	2200      	movs	r2, #0
 800cdea:	2312      	movs	r3, #18
 800cdec:	920b      	str	r2, [sp, #44]	; 0x2c
 800cdee:	e7aa      	b.n	800cd46 <_dtoa_r+0x246>
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	930a      	str	r3, [sp, #40]	; 0x28
 800cdf4:	e7f4      	b.n	800cde0 <_dtoa_r+0x2e0>
 800cdf6:	2301      	movs	r3, #1
 800cdf8:	9302      	str	r3, [sp, #8]
 800cdfa:	4699      	mov	r9, r3
 800cdfc:	461a      	mov	r2, r3
 800cdfe:	e7f5      	b.n	800cdec <_dtoa_r+0x2ec>
 800ce00:	3101      	adds	r1, #1
 800ce02:	6071      	str	r1, [r6, #4]
 800ce04:	0052      	lsls	r2, r2, #1
 800ce06:	e7a2      	b.n	800cd4e <_dtoa_r+0x24e>
 800ce08:	636f4361 	.word	0x636f4361
 800ce0c:	3fd287a7 	.word	0x3fd287a7
 800ce10:	8b60c8b3 	.word	0x8b60c8b3
 800ce14:	3fc68a28 	.word	0x3fc68a28
 800ce18:	509f79fb 	.word	0x509f79fb
 800ce1c:	3fd34413 	.word	0x3fd34413
 800ce20:	7ff00000 	.word	0x7ff00000
 800ce24:	0800f445 	.word	0x0800f445
 800ce28:	3ff80000 	.word	0x3ff80000
 800ce2c:	0800f500 	.word	0x0800f500
 800ce30:	0800f4d8 	.word	0x0800f4d8
 800ce34:	0800f471 	.word	0x0800f471
 800ce38:	07f1      	lsls	r1, r6, #31
 800ce3a:	d508      	bpl.n	800ce4e <_dtoa_r+0x34e>
 800ce3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ce40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce44:	f7f3 fc00 	bl	8000648 <__aeabi_dmul>
 800ce48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ce4c:	3501      	adds	r5, #1
 800ce4e:	1076      	asrs	r6, r6, #1
 800ce50:	3708      	adds	r7, #8
 800ce52:	2e00      	cmp	r6, #0
 800ce54:	d1f0      	bne.n	800ce38 <_dtoa_r+0x338>
 800ce56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ce5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce5e:	f7f3 fd1d 	bl	800089c <__aeabi_ddiv>
 800ce62:	e9cd 0100 	strd	r0, r1, [sp]
 800ce66:	e01a      	b.n	800ce9e <_dtoa_r+0x39e>
 800ce68:	2502      	movs	r5, #2
 800ce6a:	e7a3      	b.n	800cdb4 <_dtoa_r+0x2b4>
 800ce6c:	f000 80a0 	beq.w	800cfb0 <_dtoa_r+0x4b0>
 800ce70:	f1ca 0600 	rsb	r6, sl, #0
 800ce74:	4b9f      	ldr	r3, [pc, #636]	; (800d0f4 <_dtoa_r+0x5f4>)
 800ce76:	4fa0      	ldr	r7, [pc, #640]	; (800d0f8 <_dtoa_r+0x5f8>)
 800ce78:	f006 020f 	and.w	r2, r6, #15
 800ce7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ce88:	f7f3 fbde 	bl	8000648 <__aeabi_dmul>
 800ce8c:	e9cd 0100 	strd	r0, r1, [sp]
 800ce90:	1136      	asrs	r6, r6, #4
 800ce92:	2300      	movs	r3, #0
 800ce94:	2502      	movs	r5, #2
 800ce96:	2e00      	cmp	r6, #0
 800ce98:	d17f      	bne.n	800cf9a <_dtoa_r+0x49a>
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d1e1      	bne.n	800ce62 <_dtoa_r+0x362>
 800ce9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	f000 8087 	beq.w	800cfb4 <_dtoa_r+0x4b4>
 800cea6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	4b93      	ldr	r3, [pc, #588]	; (800d0fc <_dtoa_r+0x5fc>)
 800ceae:	4630      	mov	r0, r6
 800ceb0:	4639      	mov	r1, r7
 800ceb2:	f7f3 fe3b 	bl	8000b2c <__aeabi_dcmplt>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d07c      	beq.n	800cfb4 <_dtoa_r+0x4b4>
 800ceba:	f1b9 0f00 	cmp.w	r9, #0
 800cebe:	d079      	beq.n	800cfb4 <_dtoa_r+0x4b4>
 800cec0:	9b02      	ldr	r3, [sp, #8]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	dd35      	ble.n	800cf32 <_dtoa_r+0x432>
 800cec6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ceca:	9308      	str	r3, [sp, #32]
 800cecc:	4639      	mov	r1, r7
 800cece:	2200      	movs	r2, #0
 800ced0:	4b8b      	ldr	r3, [pc, #556]	; (800d100 <_dtoa_r+0x600>)
 800ced2:	4630      	mov	r0, r6
 800ced4:	f7f3 fbb8 	bl	8000648 <__aeabi_dmul>
 800ced8:	e9cd 0100 	strd	r0, r1, [sp]
 800cedc:	9f02      	ldr	r7, [sp, #8]
 800cede:	3501      	adds	r5, #1
 800cee0:	4628      	mov	r0, r5
 800cee2:	f7f3 fb47 	bl	8000574 <__aeabi_i2d>
 800cee6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ceea:	f7f3 fbad 	bl	8000648 <__aeabi_dmul>
 800ceee:	2200      	movs	r2, #0
 800cef0:	4b84      	ldr	r3, [pc, #528]	; (800d104 <_dtoa_r+0x604>)
 800cef2:	f7f3 f9f3 	bl	80002dc <__adddf3>
 800cef6:	4605      	mov	r5, r0
 800cef8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cefc:	2f00      	cmp	r7, #0
 800cefe:	d15d      	bne.n	800cfbc <_dtoa_r+0x4bc>
 800cf00:	2200      	movs	r2, #0
 800cf02:	4b81      	ldr	r3, [pc, #516]	; (800d108 <_dtoa_r+0x608>)
 800cf04:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf08:	f7f3 f9e6 	bl	80002d8 <__aeabi_dsub>
 800cf0c:	462a      	mov	r2, r5
 800cf0e:	4633      	mov	r3, r6
 800cf10:	e9cd 0100 	strd	r0, r1, [sp]
 800cf14:	f7f3 fe28 	bl	8000b68 <__aeabi_dcmpgt>
 800cf18:	2800      	cmp	r0, #0
 800cf1a:	f040 8288 	bne.w	800d42e <_dtoa_r+0x92e>
 800cf1e:	462a      	mov	r2, r5
 800cf20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cf24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf28:	f7f3 fe00 	bl	8000b2c <__aeabi_dcmplt>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	f040 827c 	bne.w	800d42a <_dtoa_r+0x92a>
 800cf32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cf36:	e9cd 2300 	strd	r2, r3, [sp]
 800cf3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	f2c0 8150 	blt.w	800d1e2 <_dtoa_r+0x6e2>
 800cf42:	f1ba 0f0e 	cmp.w	sl, #14
 800cf46:	f300 814c 	bgt.w	800d1e2 <_dtoa_r+0x6e2>
 800cf4a:	4b6a      	ldr	r3, [pc, #424]	; (800d0f4 <_dtoa_r+0x5f4>)
 800cf4c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cf50:	ed93 7b00 	vldr	d7, [r3]
 800cf54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf5c:	f280 80d8 	bge.w	800d110 <_dtoa_r+0x610>
 800cf60:	f1b9 0f00 	cmp.w	r9, #0
 800cf64:	f300 80d4 	bgt.w	800d110 <_dtoa_r+0x610>
 800cf68:	f040 825e 	bne.w	800d428 <_dtoa_r+0x928>
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	4b66      	ldr	r3, [pc, #408]	; (800d108 <_dtoa_r+0x608>)
 800cf70:	ec51 0b17 	vmov	r0, r1, d7
 800cf74:	f7f3 fb68 	bl	8000648 <__aeabi_dmul>
 800cf78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf7c:	f7f3 fdea 	bl	8000b54 <__aeabi_dcmpge>
 800cf80:	464f      	mov	r7, r9
 800cf82:	464e      	mov	r6, r9
 800cf84:	2800      	cmp	r0, #0
 800cf86:	f040 8234 	bne.w	800d3f2 <_dtoa_r+0x8f2>
 800cf8a:	2331      	movs	r3, #49	; 0x31
 800cf8c:	f10b 0501 	add.w	r5, fp, #1
 800cf90:	f88b 3000 	strb.w	r3, [fp]
 800cf94:	f10a 0a01 	add.w	sl, sl, #1
 800cf98:	e22f      	b.n	800d3fa <_dtoa_r+0x8fa>
 800cf9a:	07f2      	lsls	r2, r6, #31
 800cf9c:	d505      	bpl.n	800cfaa <_dtoa_r+0x4aa>
 800cf9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfa2:	f7f3 fb51 	bl	8000648 <__aeabi_dmul>
 800cfa6:	3501      	adds	r5, #1
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	1076      	asrs	r6, r6, #1
 800cfac:	3708      	adds	r7, #8
 800cfae:	e772      	b.n	800ce96 <_dtoa_r+0x396>
 800cfb0:	2502      	movs	r5, #2
 800cfb2:	e774      	b.n	800ce9e <_dtoa_r+0x39e>
 800cfb4:	f8cd a020 	str.w	sl, [sp, #32]
 800cfb8:	464f      	mov	r7, r9
 800cfba:	e791      	b.n	800cee0 <_dtoa_r+0x3e0>
 800cfbc:	4b4d      	ldr	r3, [pc, #308]	; (800d0f4 <_dtoa_r+0x5f4>)
 800cfbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cfc2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800cfc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d047      	beq.n	800d05c <_dtoa_r+0x55c>
 800cfcc:	4602      	mov	r2, r0
 800cfce:	460b      	mov	r3, r1
 800cfd0:	2000      	movs	r0, #0
 800cfd2:	494e      	ldr	r1, [pc, #312]	; (800d10c <_dtoa_r+0x60c>)
 800cfd4:	f7f3 fc62 	bl	800089c <__aeabi_ddiv>
 800cfd8:	462a      	mov	r2, r5
 800cfda:	4633      	mov	r3, r6
 800cfdc:	f7f3 f97c 	bl	80002d8 <__aeabi_dsub>
 800cfe0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cfe4:	465d      	mov	r5, fp
 800cfe6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfea:	f7f3 fddd 	bl	8000ba8 <__aeabi_d2iz>
 800cfee:	4606      	mov	r6, r0
 800cff0:	f7f3 fac0 	bl	8000574 <__aeabi_i2d>
 800cff4:	4602      	mov	r2, r0
 800cff6:	460b      	mov	r3, r1
 800cff8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cffc:	f7f3 f96c 	bl	80002d8 <__aeabi_dsub>
 800d000:	3630      	adds	r6, #48	; 0x30
 800d002:	f805 6b01 	strb.w	r6, [r5], #1
 800d006:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d00a:	e9cd 0100 	strd	r0, r1, [sp]
 800d00e:	f7f3 fd8d 	bl	8000b2c <__aeabi_dcmplt>
 800d012:	2800      	cmp	r0, #0
 800d014:	d163      	bne.n	800d0de <_dtoa_r+0x5de>
 800d016:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d01a:	2000      	movs	r0, #0
 800d01c:	4937      	ldr	r1, [pc, #220]	; (800d0fc <_dtoa_r+0x5fc>)
 800d01e:	f7f3 f95b 	bl	80002d8 <__aeabi_dsub>
 800d022:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d026:	f7f3 fd81 	bl	8000b2c <__aeabi_dcmplt>
 800d02a:	2800      	cmp	r0, #0
 800d02c:	f040 80b7 	bne.w	800d19e <_dtoa_r+0x69e>
 800d030:	eba5 030b 	sub.w	r3, r5, fp
 800d034:	429f      	cmp	r7, r3
 800d036:	f77f af7c 	ble.w	800cf32 <_dtoa_r+0x432>
 800d03a:	2200      	movs	r2, #0
 800d03c:	4b30      	ldr	r3, [pc, #192]	; (800d100 <_dtoa_r+0x600>)
 800d03e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d042:	f7f3 fb01 	bl	8000648 <__aeabi_dmul>
 800d046:	2200      	movs	r2, #0
 800d048:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d04c:	4b2c      	ldr	r3, [pc, #176]	; (800d100 <_dtoa_r+0x600>)
 800d04e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d052:	f7f3 faf9 	bl	8000648 <__aeabi_dmul>
 800d056:	e9cd 0100 	strd	r0, r1, [sp]
 800d05a:	e7c4      	b.n	800cfe6 <_dtoa_r+0x4e6>
 800d05c:	462a      	mov	r2, r5
 800d05e:	4633      	mov	r3, r6
 800d060:	f7f3 faf2 	bl	8000648 <__aeabi_dmul>
 800d064:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d068:	eb0b 0507 	add.w	r5, fp, r7
 800d06c:	465e      	mov	r6, fp
 800d06e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d072:	f7f3 fd99 	bl	8000ba8 <__aeabi_d2iz>
 800d076:	4607      	mov	r7, r0
 800d078:	f7f3 fa7c 	bl	8000574 <__aeabi_i2d>
 800d07c:	3730      	adds	r7, #48	; 0x30
 800d07e:	4602      	mov	r2, r0
 800d080:	460b      	mov	r3, r1
 800d082:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d086:	f7f3 f927 	bl	80002d8 <__aeabi_dsub>
 800d08a:	f806 7b01 	strb.w	r7, [r6], #1
 800d08e:	42ae      	cmp	r6, r5
 800d090:	e9cd 0100 	strd	r0, r1, [sp]
 800d094:	f04f 0200 	mov.w	r2, #0
 800d098:	d126      	bne.n	800d0e8 <_dtoa_r+0x5e8>
 800d09a:	4b1c      	ldr	r3, [pc, #112]	; (800d10c <_dtoa_r+0x60c>)
 800d09c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d0a0:	f7f3 f91c 	bl	80002dc <__adddf3>
 800d0a4:	4602      	mov	r2, r0
 800d0a6:	460b      	mov	r3, r1
 800d0a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0ac:	f7f3 fd5c 	bl	8000b68 <__aeabi_dcmpgt>
 800d0b0:	2800      	cmp	r0, #0
 800d0b2:	d174      	bne.n	800d19e <_dtoa_r+0x69e>
 800d0b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d0b8:	2000      	movs	r0, #0
 800d0ba:	4914      	ldr	r1, [pc, #80]	; (800d10c <_dtoa_r+0x60c>)
 800d0bc:	f7f3 f90c 	bl	80002d8 <__aeabi_dsub>
 800d0c0:	4602      	mov	r2, r0
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0c8:	f7f3 fd30 	bl	8000b2c <__aeabi_dcmplt>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	f43f af30 	beq.w	800cf32 <_dtoa_r+0x432>
 800d0d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d0d6:	2b30      	cmp	r3, #48	; 0x30
 800d0d8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d0dc:	d002      	beq.n	800d0e4 <_dtoa_r+0x5e4>
 800d0de:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d0e2:	e04a      	b.n	800d17a <_dtoa_r+0x67a>
 800d0e4:	4615      	mov	r5, r2
 800d0e6:	e7f4      	b.n	800d0d2 <_dtoa_r+0x5d2>
 800d0e8:	4b05      	ldr	r3, [pc, #20]	; (800d100 <_dtoa_r+0x600>)
 800d0ea:	f7f3 faad 	bl	8000648 <__aeabi_dmul>
 800d0ee:	e9cd 0100 	strd	r0, r1, [sp]
 800d0f2:	e7bc      	b.n	800d06e <_dtoa_r+0x56e>
 800d0f4:	0800f500 	.word	0x0800f500
 800d0f8:	0800f4d8 	.word	0x0800f4d8
 800d0fc:	3ff00000 	.word	0x3ff00000
 800d100:	40240000 	.word	0x40240000
 800d104:	401c0000 	.word	0x401c0000
 800d108:	40140000 	.word	0x40140000
 800d10c:	3fe00000 	.word	0x3fe00000
 800d110:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d114:	465d      	mov	r5, fp
 800d116:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d11a:	4630      	mov	r0, r6
 800d11c:	4639      	mov	r1, r7
 800d11e:	f7f3 fbbd 	bl	800089c <__aeabi_ddiv>
 800d122:	f7f3 fd41 	bl	8000ba8 <__aeabi_d2iz>
 800d126:	4680      	mov	r8, r0
 800d128:	f7f3 fa24 	bl	8000574 <__aeabi_i2d>
 800d12c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d130:	f7f3 fa8a 	bl	8000648 <__aeabi_dmul>
 800d134:	4602      	mov	r2, r0
 800d136:	460b      	mov	r3, r1
 800d138:	4630      	mov	r0, r6
 800d13a:	4639      	mov	r1, r7
 800d13c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d140:	f7f3 f8ca 	bl	80002d8 <__aeabi_dsub>
 800d144:	f805 6b01 	strb.w	r6, [r5], #1
 800d148:	eba5 060b 	sub.w	r6, r5, fp
 800d14c:	45b1      	cmp	r9, r6
 800d14e:	4602      	mov	r2, r0
 800d150:	460b      	mov	r3, r1
 800d152:	d139      	bne.n	800d1c8 <_dtoa_r+0x6c8>
 800d154:	f7f3 f8c2 	bl	80002dc <__adddf3>
 800d158:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d15c:	4606      	mov	r6, r0
 800d15e:	460f      	mov	r7, r1
 800d160:	f7f3 fd02 	bl	8000b68 <__aeabi_dcmpgt>
 800d164:	b9c8      	cbnz	r0, 800d19a <_dtoa_r+0x69a>
 800d166:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d16a:	4630      	mov	r0, r6
 800d16c:	4639      	mov	r1, r7
 800d16e:	f7f3 fcd3 	bl	8000b18 <__aeabi_dcmpeq>
 800d172:	b110      	cbz	r0, 800d17a <_dtoa_r+0x67a>
 800d174:	f018 0f01 	tst.w	r8, #1
 800d178:	d10f      	bne.n	800d19a <_dtoa_r+0x69a>
 800d17a:	9904      	ldr	r1, [sp, #16]
 800d17c:	4620      	mov	r0, r4
 800d17e:	f000 fc9f 	bl	800dac0 <_Bfree>
 800d182:	2300      	movs	r3, #0
 800d184:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d186:	702b      	strb	r3, [r5, #0]
 800d188:	f10a 0301 	add.w	r3, sl, #1
 800d18c:	6013      	str	r3, [r2, #0]
 800d18e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d190:	2b00      	cmp	r3, #0
 800d192:	f000 8241 	beq.w	800d618 <_dtoa_r+0xb18>
 800d196:	601d      	str	r5, [r3, #0]
 800d198:	e23e      	b.n	800d618 <_dtoa_r+0xb18>
 800d19a:	f8cd a020 	str.w	sl, [sp, #32]
 800d19e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d1a2:	2a39      	cmp	r2, #57	; 0x39
 800d1a4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d1a8:	d108      	bne.n	800d1bc <_dtoa_r+0x6bc>
 800d1aa:	459b      	cmp	fp, r3
 800d1ac:	d10a      	bne.n	800d1c4 <_dtoa_r+0x6c4>
 800d1ae:	9b08      	ldr	r3, [sp, #32]
 800d1b0:	3301      	adds	r3, #1
 800d1b2:	9308      	str	r3, [sp, #32]
 800d1b4:	2330      	movs	r3, #48	; 0x30
 800d1b6:	f88b 3000 	strb.w	r3, [fp]
 800d1ba:	465b      	mov	r3, fp
 800d1bc:	781a      	ldrb	r2, [r3, #0]
 800d1be:	3201      	adds	r2, #1
 800d1c0:	701a      	strb	r2, [r3, #0]
 800d1c2:	e78c      	b.n	800d0de <_dtoa_r+0x5de>
 800d1c4:	461d      	mov	r5, r3
 800d1c6:	e7ea      	b.n	800d19e <_dtoa_r+0x69e>
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	4b9b      	ldr	r3, [pc, #620]	; (800d438 <_dtoa_r+0x938>)
 800d1cc:	f7f3 fa3c 	bl	8000648 <__aeabi_dmul>
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	4606      	mov	r6, r0
 800d1d6:	460f      	mov	r7, r1
 800d1d8:	f7f3 fc9e 	bl	8000b18 <__aeabi_dcmpeq>
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	d09a      	beq.n	800d116 <_dtoa_r+0x616>
 800d1e0:	e7cb      	b.n	800d17a <_dtoa_r+0x67a>
 800d1e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d1e4:	2a00      	cmp	r2, #0
 800d1e6:	f000 808b 	beq.w	800d300 <_dtoa_r+0x800>
 800d1ea:	9a06      	ldr	r2, [sp, #24]
 800d1ec:	2a01      	cmp	r2, #1
 800d1ee:	dc6e      	bgt.n	800d2ce <_dtoa_r+0x7ce>
 800d1f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d1f2:	2a00      	cmp	r2, #0
 800d1f4:	d067      	beq.n	800d2c6 <_dtoa_r+0x7c6>
 800d1f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d1fa:	9f07      	ldr	r7, [sp, #28]
 800d1fc:	9d05      	ldr	r5, [sp, #20]
 800d1fe:	9a05      	ldr	r2, [sp, #20]
 800d200:	2101      	movs	r1, #1
 800d202:	441a      	add	r2, r3
 800d204:	4620      	mov	r0, r4
 800d206:	9205      	str	r2, [sp, #20]
 800d208:	4498      	add	r8, r3
 800d20a:	f000 fcf9 	bl	800dc00 <__i2b>
 800d20e:	4606      	mov	r6, r0
 800d210:	2d00      	cmp	r5, #0
 800d212:	dd0c      	ble.n	800d22e <_dtoa_r+0x72e>
 800d214:	f1b8 0f00 	cmp.w	r8, #0
 800d218:	dd09      	ble.n	800d22e <_dtoa_r+0x72e>
 800d21a:	4545      	cmp	r5, r8
 800d21c:	9a05      	ldr	r2, [sp, #20]
 800d21e:	462b      	mov	r3, r5
 800d220:	bfa8      	it	ge
 800d222:	4643      	movge	r3, r8
 800d224:	1ad2      	subs	r2, r2, r3
 800d226:	9205      	str	r2, [sp, #20]
 800d228:	1aed      	subs	r5, r5, r3
 800d22a:	eba8 0803 	sub.w	r8, r8, r3
 800d22e:	9b07      	ldr	r3, [sp, #28]
 800d230:	b1eb      	cbz	r3, 800d26e <_dtoa_r+0x76e>
 800d232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d234:	2b00      	cmp	r3, #0
 800d236:	d067      	beq.n	800d308 <_dtoa_r+0x808>
 800d238:	b18f      	cbz	r7, 800d25e <_dtoa_r+0x75e>
 800d23a:	4631      	mov	r1, r6
 800d23c:	463a      	mov	r2, r7
 800d23e:	4620      	mov	r0, r4
 800d240:	f000 fd7e 	bl	800dd40 <__pow5mult>
 800d244:	9a04      	ldr	r2, [sp, #16]
 800d246:	4601      	mov	r1, r0
 800d248:	4606      	mov	r6, r0
 800d24a:	4620      	mov	r0, r4
 800d24c:	f000 fce1 	bl	800dc12 <__multiply>
 800d250:	9904      	ldr	r1, [sp, #16]
 800d252:	9008      	str	r0, [sp, #32]
 800d254:	4620      	mov	r0, r4
 800d256:	f000 fc33 	bl	800dac0 <_Bfree>
 800d25a:	9b08      	ldr	r3, [sp, #32]
 800d25c:	9304      	str	r3, [sp, #16]
 800d25e:	9b07      	ldr	r3, [sp, #28]
 800d260:	1bda      	subs	r2, r3, r7
 800d262:	d004      	beq.n	800d26e <_dtoa_r+0x76e>
 800d264:	9904      	ldr	r1, [sp, #16]
 800d266:	4620      	mov	r0, r4
 800d268:	f000 fd6a 	bl	800dd40 <__pow5mult>
 800d26c:	9004      	str	r0, [sp, #16]
 800d26e:	2101      	movs	r1, #1
 800d270:	4620      	mov	r0, r4
 800d272:	f000 fcc5 	bl	800dc00 <__i2b>
 800d276:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d278:	4607      	mov	r7, r0
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	f000 81d0 	beq.w	800d620 <_dtoa_r+0xb20>
 800d280:	461a      	mov	r2, r3
 800d282:	4601      	mov	r1, r0
 800d284:	4620      	mov	r0, r4
 800d286:	f000 fd5b 	bl	800dd40 <__pow5mult>
 800d28a:	9b06      	ldr	r3, [sp, #24]
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	4607      	mov	r7, r0
 800d290:	dc40      	bgt.n	800d314 <_dtoa_r+0x814>
 800d292:	9b00      	ldr	r3, [sp, #0]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d139      	bne.n	800d30c <_dtoa_r+0x80c>
 800d298:	9b01      	ldr	r3, [sp, #4]
 800d29a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d136      	bne.n	800d310 <_dtoa_r+0x810>
 800d2a2:	9b01      	ldr	r3, [sp, #4]
 800d2a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d2a8:	0d1b      	lsrs	r3, r3, #20
 800d2aa:	051b      	lsls	r3, r3, #20
 800d2ac:	b12b      	cbz	r3, 800d2ba <_dtoa_r+0x7ba>
 800d2ae:	9b05      	ldr	r3, [sp, #20]
 800d2b0:	3301      	adds	r3, #1
 800d2b2:	9305      	str	r3, [sp, #20]
 800d2b4:	f108 0801 	add.w	r8, r8, #1
 800d2b8:	2301      	movs	r3, #1
 800d2ba:	9307      	str	r3, [sp, #28]
 800d2bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d12a      	bne.n	800d318 <_dtoa_r+0x818>
 800d2c2:	2001      	movs	r0, #1
 800d2c4:	e030      	b.n	800d328 <_dtoa_r+0x828>
 800d2c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d2c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d2cc:	e795      	b.n	800d1fa <_dtoa_r+0x6fa>
 800d2ce:	9b07      	ldr	r3, [sp, #28]
 800d2d0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d2d4:	42bb      	cmp	r3, r7
 800d2d6:	bfbf      	itttt	lt
 800d2d8:	9b07      	ldrlt	r3, [sp, #28]
 800d2da:	9707      	strlt	r7, [sp, #28]
 800d2dc:	1afa      	sublt	r2, r7, r3
 800d2de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d2e0:	bfbb      	ittet	lt
 800d2e2:	189b      	addlt	r3, r3, r2
 800d2e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d2e6:	1bdf      	subge	r7, r3, r7
 800d2e8:	2700      	movlt	r7, #0
 800d2ea:	f1b9 0f00 	cmp.w	r9, #0
 800d2ee:	bfb5      	itete	lt
 800d2f0:	9b05      	ldrlt	r3, [sp, #20]
 800d2f2:	9d05      	ldrge	r5, [sp, #20]
 800d2f4:	eba3 0509 	sublt.w	r5, r3, r9
 800d2f8:	464b      	movge	r3, r9
 800d2fa:	bfb8      	it	lt
 800d2fc:	2300      	movlt	r3, #0
 800d2fe:	e77e      	b.n	800d1fe <_dtoa_r+0x6fe>
 800d300:	9f07      	ldr	r7, [sp, #28]
 800d302:	9d05      	ldr	r5, [sp, #20]
 800d304:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d306:	e783      	b.n	800d210 <_dtoa_r+0x710>
 800d308:	9a07      	ldr	r2, [sp, #28]
 800d30a:	e7ab      	b.n	800d264 <_dtoa_r+0x764>
 800d30c:	2300      	movs	r3, #0
 800d30e:	e7d4      	b.n	800d2ba <_dtoa_r+0x7ba>
 800d310:	9b00      	ldr	r3, [sp, #0]
 800d312:	e7d2      	b.n	800d2ba <_dtoa_r+0x7ba>
 800d314:	2300      	movs	r3, #0
 800d316:	9307      	str	r3, [sp, #28]
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d31e:	6918      	ldr	r0, [r3, #16]
 800d320:	f000 fc20 	bl	800db64 <__hi0bits>
 800d324:	f1c0 0020 	rsb	r0, r0, #32
 800d328:	4440      	add	r0, r8
 800d32a:	f010 001f 	ands.w	r0, r0, #31
 800d32e:	d047      	beq.n	800d3c0 <_dtoa_r+0x8c0>
 800d330:	f1c0 0320 	rsb	r3, r0, #32
 800d334:	2b04      	cmp	r3, #4
 800d336:	dd3b      	ble.n	800d3b0 <_dtoa_r+0x8b0>
 800d338:	9b05      	ldr	r3, [sp, #20]
 800d33a:	f1c0 001c 	rsb	r0, r0, #28
 800d33e:	4403      	add	r3, r0
 800d340:	9305      	str	r3, [sp, #20]
 800d342:	4405      	add	r5, r0
 800d344:	4480      	add	r8, r0
 800d346:	9b05      	ldr	r3, [sp, #20]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	dd05      	ble.n	800d358 <_dtoa_r+0x858>
 800d34c:	461a      	mov	r2, r3
 800d34e:	9904      	ldr	r1, [sp, #16]
 800d350:	4620      	mov	r0, r4
 800d352:	f000 fd43 	bl	800dddc <__lshift>
 800d356:	9004      	str	r0, [sp, #16]
 800d358:	f1b8 0f00 	cmp.w	r8, #0
 800d35c:	dd05      	ble.n	800d36a <_dtoa_r+0x86a>
 800d35e:	4639      	mov	r1, r7
 800d360:	4642      	mov	r2, r8
 800d362:	4620      	mov	r0, r4
 800d364:	f000 fd3a 	bl	800dddc <__lshift>
 800d368:	4607      	mov	r7, r0
 800d36a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d36c:	b353      	cbz	r3, 800d3c4 <_dtoa_r+0x8c4>
 800d36e:	4639      	mov	r1, r7
 800d370:	9804      	ldr	r0, [sp, #16]
 800d372:	f000 fd87 	bl	800de84 <__mcmp>
 800d376:	2800      	cmp	r0, #0
 800d378:	da24      	bge.n	800d3c4 <_dtoa_r+0x8c4>
 800d37a:	2300      	movs	r3, #0
 800d37c:	220a      	movs	r2, #10
 800d37e:	9904      	ldr	r1, [sp, #16]
 800d380:	4620      	mov	r0, r4
 800d382:	f000 fbb4 	bl	800daee <__multadd>
 800d386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d388:	9004      	str	r0, [sp, #16]
 800d38a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d38e:	2b00      	cmp	r3, #0
 800d390:	f000 814d 	beq.w	800d62e <_dtoa_r+0xb2e>
 800d394:	2300      	movs	r3, #0
 800d396:	4631      	mov	r1, r6
 800d398:	220a      	movs	r2, #10
 800d39a:	4620      	mov	r0, r4
 800d39c:	f000 fba7 	bl	800daee <__multadd>
 800d3a0:	9b02      	ldr	r3, [sp, #8]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	4606      	mov	r6, r0
 800d3a6:	dc4f      	bgt.n	800d448 <_dtoa_r+0x948>
 800d3a8:	9b06      	ldr	r3, [sp, #24]
 800d3aa:	2b02      	cmp	r3, #2
 800d3ac:	dd4c      	ble.n	800d448 <_dtoa_r+0x948>
 800d3ae:	e011      	b.n	800d3d4 <_dtoa_r+0x8d4>
 800d3b0:	d0c9      	beq.n	800d346 <_dtoa_r+0x846>
 800d3b2:	9a05      	ldr	r2, [sp, #20]
 800d3b4:	331c      	adds	r3, #28
 800d3b6:	441a      	add	r2, r3
 800d3b8:	9205      	str	r2, [sp, #20]
 800d3ba:	441d      	add	r5, r3
 800d3bc:	4498      	add	r8, r3
 800d3be:	e7c2      	b.n	800d346 <_dtoa_r+0x846>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	e7f6      	b.n	800d3b2 <_dtoa_r+0x8b2>
 800d3c4:	f1b9 0f00 	cmp.w	r9, #0
 800d3c8:	dc38      	bgt.n	800d43c <_dtoa_r+0x93c>
 800d3ca:	9b06      	ldr	r3, [sp, #24]
 800d3cc:	2b02      	cmp	r3, #2
 800d3ce:	dd35      	ble.n	800d43c <_dtoa_r+0x93c>
 800d3d0:	f8cd 9008 	str.w	r9, [sp, #8]
 800d3d4:	9b02      	ldr	r3, [sp, #8]
 800d3d6:	b963      	cbnz	r3, 800d3f2 <_dtoa_r+0x8f2>
 800d3d8:	4639      	mov	r1, r7
 800d3da:	2205      	movs	r2, #5
 800d3dc:	4620      	mov	r0, r4
 800d3de:	f000 fb86 	bl	800daee <__multadd>
 800d3e2:	4601      	mov	r1, r0
 800d3e4:	4607      	mov	r7, r0
 800d3e6:	9804      	ldr	r0, [sp, #16]
 800d3e8:	f000 fd4c 	bl	800de84 <__mcmp>
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	f73f adcc 	bgt.w	800cf8a <_dtoa_r+0x48a>
 800d3f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3f4:	465d      	mov	r5, fp
 800d3f6:	ea6f 0a03 	mvn.w	sl, r3
 800d3fa:	f04f 0900 	mov.w	r9, #0
 800d3fe:	4639      	mov	r1, r7
 800d400:	4620      	mov	r0, r4
 800d402:	f000 fb5d 	bl	800dac0 <_Bfree>
 800d406:	2e00      	cmp	r6, #0
 800d408:	f43f aeb7 	beq.w	800d17a <_dtoa_r+0x67a>
 800d40c:	f1b9 0f00 	cmp.w	r9, #0
 800d410:	d005      	beq.n	800d41e <_dtoa_r+0x91e>
 800d412:	45b1      	cmp	r9, r6
 800d414:	d003      	beq.n	800d41e <_dtoa_r+0x91e>
 800d416:	4649      	mov	r1, r9
 800d418:	4620      	mov	r0, r4
 800d41a:	f000 fb51 	bl	800dac0 <_Bfree>
 800d41e:	4631      	mov	r1, r6
 800d420:	4620      	mov	r0, r4
 800d422:	f000 fb4d 	bl	800dac0 <_Bfree>
 800d426:	e6a8      	b.n	800d17a <_dtoa_r+0x67a>
 800d428:	2700      	movs	r7, #0
 800d42a:	463e      	mov	r6, r7
 800d42c:	e7e1      	b.n	800d3f2 <_dtoa_r+0x8f2>
 800d42e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d432:	463e      	mov	r6, r7
 800d434:	e5a9      	b.n	800cf8a <_dtoa_r+0x48a>
 800d436:	bf00      	nop
 800d438:	40240000 	.word	0x40240000
 800d43c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d43e:	f8cd 9008 	str.w	r9, [sp, #8]
 800d442:	2b00      	cmp	r3, #0
 800d444:	f000 80fa 	beq.w	800d63c <_dtoa_r+0xb3c>
 800d448:	2d00      	cmp	r5, #0
 800d44a:	dd05      	ble.n	800d458 <_dtoa_r+0x958>
 800d44c:	4631      	mov	r1, r6
 800d44e:	462a      	mov	r2, r5
 800d450:	4620      	mov	r0, r4
 800d452:	f000 fcc3 	bl	800dddc <__lshift>
 800d456:	4606      	mov	r6, r0
 800d458:	9b07      	ldr	r3, [sp, #28]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d04c      	beq.n	800d4f8 <_dtoa_r+0x9f8>
 800d45e:	6871      	ldr	r1, [r6, #4]
 800d460:	4620      	mov	r0, r4
 800d462:	f000 faf9 	bl	800da58 <_Balloc>
 800d466:	6932      	ldr	r2, [r6, #16]
 800d468:	3202      	adds	r2, #2
 800d46a:	4605      	mov	r5, r0
 800d46c:	0092      	lsls	r2, r2, #2
 800d46e:	f106 010c 	add.w	r1, r6, #12
 800d472:	300c      	adds	r0, #12
 800d474:	f7fe fcc6 	bl	800be04 <memcpy>
 800d478:	2201      	movs	r2, #1
 800d47a:	4629      	mov	r1, r5
 800d47c:	4620      	mov	r0, r4
 800d47e:	f000 fcad 	bl	800dddc <__lshift>
 800d482:	9b00      	ldr	r3, [sp, #0]
 800d484:	f8cd b014 	str.w	fp, [sp, #20]
 800d488:	f003 0301 	and.w	r3, r3, #1
 800d48c:	46b1      	mov	r9, r6
 800d48e:	9307      	str	r3, [sp, #28]
 800d490:	4606      	mov	r6, r0
 800d492:	4639      	mov	r1, r7
 800d494:	9804      	ldr	r0, [sp, #16]
 800d496:	f7ff faa5 	bl	800c9e4 <quorem>
 800d49a:	4649      	mov	r1, r9
 800d49c:	4605      	mov	r5, r0
 800d49e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d4a2:	9804      	ldr	r0, [sp, #16]
 800d4a4:	f000 fcee 	bl	800de84 <__mcmp>
 800d4a8:	4632      	mov	r2, r6
 800d4aa:	9000      	str	r0, [sp, #0]
 800d4ac:	4639      	mov	r1, r7
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f000 fd02 	bl	800deb8 <__mdiff>
 800d4b4:	68c3      	ldr	r3, [r0, #12]
 800d4b6:	4602      	mov	r2, r0
 800d4b8:	bb03      	cbnz	r3, 800d4fc <_dtoa_r+0x9fc>
 800d4ba:	4601      	mov	r1, r0
 800d4bc:	9008      	str	r0, [sp, #32]
 800d4be:	9804      	ldr	r0, [sp, #16]
 800d4c0:	f000 fce0 	bl	800de84 <__mcmp>
 800d4c4:	9a08      	ldr	r2, [sp, #32]
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	4611      	mov	r1, r2
 800d4ca:	4620      	mov	r0, r4
 800d4cc:	9308      	str	r3, [sp, #32]
 800d4ce:	f000 faf7 	bl	800dac0 <_Bfree>
 800d4d2:	9b08      	ldr	r3, [sp, #32]
 800d4d4:	b9a3      	cbnz	r3, 800d500 <_dtoa_r+0xa00>
 800d4d6:	9a06      	ldr	r2, [sp, #24]
 800d4d8:	b992      	cbnz	r2, 800d500 <_dtoa_r+0xa00>
 800d4da:	9a07      	ldr	r2, [sp, #28]
 800d4dc:	b982      	cbnz	r2, 800d500 <_dtoa_r+0xa00>
 800d4de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d4e2:	d029      	beq.n	800d538 <_dtoa_r+0xa38>
 800d4e4:	9b00      	ldr	r3, [sp, #0]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	dd01      	ble.n	800d4ee <_dtoa_r+0x9ee>
 800d4ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d4ee:	9b05      	ldr	r3, [sp, #20]
 800d4f0:	1c5d      	adds	r5, r3, #1
 800d4f2:	f883 8000 	strb.w	r8, [r3]
 800d4f6:	e782      	b.n	800d3fe <_dtoa_r+0x8fe>
 800d4f8:	4630      	mov	r0, r6
 800d4fa:	e7c2      	b.n	800d482 <_dtoa_r+0x982>
 800d4fc:	2301      	movs	r3, #1
 800d4fe:	e7e3      	b.n	800d4c8 <_dtoa_r+0x9c8>
 800d500:	9a00      	ldr	r2, [sp, #0]
 800d502:	2a00      	cmp	r2, #0
 800d504:	db04      	blt.n	800d510 <_dtoa_r+0xa10>
 800d506:	d125      	bne.n	800d554 <_dtoa_r+0xa54>
 800d508:	9a06      	ldr	r2, [sp, #24]
 800d50a:	bb1a      	cbnz	r2, 800d554 <_dtoa_r+0xa54>
 800d50c:	9a07      	ldr	r2, [sp, #28]
 800d50e:	bb0a      	cbnz	r2, 800d554 <_dtoa_r+0xa54>
 800d510:	2b00      	cmp	r3, #0
 800d512:	ddec      	ble.n	800d4ee <_dtoa_r+0x9ee>
 800d514:	2201      	movs	r2, #1
 800d516:	9904      	ldr	r1, [sp, #16]
 800d518:	4620      	mov	r0, r4
 800d51a:	f000 fc5f 	bl	800dddc <__lshift>
 800d51e:	4639      	mov	r1, r7
 800d520:	9004      	str	r0, [sp, #16]
 800d522:	f000 fcaf 	bl	800de84 <__mcmp>
 800d526:	2800      	cmp	r0, #0
 800d528:	dc03      	bgt.n	800d532 <_dtoa_r+0xa32>
 800d52a:	d1e0      	bne.n	800d4ee <_dtoa_r+0x9ee>
 800d52c:	f018 0f01 	tst.w	r8, #1
 800d530:	d0dd      	beq.n	800d4ee <_dtoa_r+0x9ee>
 800d532:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d536:	d1d8      	bne.n	800d4ea <_dtoa_r+0x9ea>
 800d538:	9b05      	ldr	r3, [sp, #20]
 800d53a:	9a05      	ldr	r2, [sp, #20]
 800d53c:	1c5d      	adds	r5, r3, #1
 800d53e:	2339      	movs	r3, #57	; 0x39
 800d540:	7013      	strb	r3, [r2, #0]
 800d542:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d546:	2b39      	cmp	r3, #57	; 0x39
 800d548:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d54c:	d04f      	beq.n	800d5ee <_dtoa_r+0xaee>
 800d54e:	3301      	adds	r3, #1
 800d550:	7013      	strb	r3, [r2, #0]
 800d552:	e754      	b.n	800d3fe <_dtoa_r+0x8fe>
 800d554:	9a05      	ldr	r2, [sp, #20]
 800d556:	2b00      	cmp	r3, #0
 800d558:	f102 0501 	add.w	r5, r2, #1
 800d55c:	dd06      	ble.n	800d56c <_dtoa_r+0xa6c>
 800d55e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d562:	d0e9      	beq.n	800d538 <_dtoa_r+0xa38>
 800d564:	f108 0801 	add.w	r8, r8, #1
 800d568:	9b05      	ldr	r3, [sp, #20]
 800d56a:	e7c2      	b.n	800d4f2 <_dtoa_r+0x9f2>
 800d56c:	9a02      	ldr	r2, [sp, #8]
 800d56e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d572:	eba5 030b 	sub.w	r3, r5, fp
 800d576:	4293      	cmp	r3, r2
 800d578:	d021      	beq.n	800d5be <_dtoa_r+0xabe>
 800d57a:	2300      	movs	r3, #0
 800d57c:	220a      	movs	r2, #10
 800d57e:	9904      	ldr	r1, [sp, #16]
 800d580:	4620      	mov	r0, r4
 800d582:	f000 fab4 	bl	800daee <__multadd>
 800d586:	45b1      	cmp	r9, r6
 800d588:	9004      	str	r0, [sp, #16]
 800d58a:	f04f 0300 	mov.w	r3, #0
 800d58e:	f04f 020a 	mov.w	r2, #10
 800d592:	4649      	mov	r1, r9
 800d594:	4620      	mov	r0, r4
 800d596:	d105      	bne.n	800d5a4 <_dtoa_r+0xaa4>
 800d598:	f000 faa9 	bl	800daee <__multadd>
 800d59c:	4681      	mov	r9, r0
 800d59e:	4606      	mov	r6, r0
 800d5a0:	9505      	str	r5, [sp, #20]
 800d5a2:	e776      	b.n	800d492 <_dtoa_r+0x992>
 800d5a4:	f000 faa3 	bl	800daee <__multadd>
 800d5a8:	4631      	mov	r1, r6
 800d5aa:	4681      	mov	r9, r0
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	220a      	movs	r2, #10
 800d5b0:	4620      	mov	r0, r4
 800d5b2:	f000 fa9c 	bl	800daee <__multadd>
 800d5b6:	4606      	mov	r6, r0
 800d5b8:	e7f2      	b.n	800d5a0 <_dtoa_r+0xaa0>
 800d5ba:	f04f 0900 	mov.w	r9, #0
 800d5be:	2201      	movs	r2, #1
 800d5c0:	9904      	ldr	r1, [sp, #16]
 800d5c2:	4620      	mov	r0, r4
 800d5c4:	f000 fc0a 	bl	800dddc <__lshift>
 800d5c8:	4639      	mov	r1, r7
 800d5ca:	9004      	str	r0, [sp, #16]
 800d5cc:	f000 fc5a 	bl	800de84 <__mcmp>
 800d5d0:	2800      	cmp	r0, #0
 800d5d2:	dcb6      	bgt.n	800d542 <_dtoa_r+0xa42>
 800d5d4:	d102      	bne.n	800d5dc <_dtoa_r+0xadc>
 800d5d6:	f018 0f01 	tst.w	r8, #1
 800d5da:	d1b2      	bne.n	800d542 <_dtoa_r+0xa42>
 800d5dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d5e0:	2b30      	cmp	r3, #48	; 0x30
 800d5e2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d5e6:	f47f af0a 	bne.w	800d3fe <_dtoa_r+0x8fe>
 800d5ea:	4615      	mov	r5, r2
 800d5ec:	e7f6      	b.n	800d5dc <_dtoa_r+0xadc>
 800d5ee:	4593      	cmp	fp, r2
 800d5f0:	d105      	bne.n	800d5fe <_dtoa_r+0xafe>
 800d5f2:	2331      	movs	r3, #49	; 0x31
 800d5f4:	f10a 0a01 	add.w	sl, sl, #1
 800d5f8:	f88b 3000 	strb.w	r3, [fp]
 800d5fc:	e6ff      	b.n	800d3fe <_dtoa_r+0x8fe>
 800d5fe:	4615      	mov	r5, r2
 800d600:	e79f      	b.n	800d542 <_dtoa_r+0xa42>
 800d602:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d668 <_dtoa_r+0xb68>
 800d606:	e007      	b.n	800d618 <_dtoa_r+0xb18>
 800d608:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d60a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d66c <_dtoa_r+0xb6c>
 800d60e:	b11b      	cbz	r3, 800d618 <_dtoa_r+0xb18>
 800d610:	f10b 0308 	add.w	r3, fp, #8
 800d614:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d616:	6013      	str	r3, [r2, #0]
 800d618:	4658      	mov	r0, fp
 800d61a:	b017      	add	sp, #92	; 0x5c
 800d61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d620:	9b06      	ldr	r3, [sp, #24]
 800d622:	2b01      	cmp	r3, #1
 800d624:	f77f ae35 	ble.w	800d292 <_dtoa_r+0x792>
 800d628:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d62a:	9307      	str	r3, [sp, #28]
 800d62c:	e649      	b.n	800d2c2 <_dtoa_r+0x7c2>
 800d62e:	9b02      	ldr	r3, [sp, #8]
 800d630:	2b00      	cmp	r3, #0
 800d632:	dc03      	bgt.n	800d63c <_dtoa_r+0xb3c>
 800d634:	9b06      	ldr	r3, [sp, #24]
 800d636:	2b02      	cmp	r3, #2
 800d638:	f73f aecc 	bgt.w	800d3d4 <_dtoa_r+0x8d4>
 800d63c:	465d      	mov	r5, fp
 800d63e:	4639      	mov	r1, r7
 800d640:	9804      	ldr	r0, [sp, #16]
 800d642:	f7ff f9cf 	bl	800c9e4 <quorem>
 800d646:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d64a:	f805 8b01 	strb.w	r8, [r5], #1
 800d64e:	9a02      	ldr	r2, [sp, #8]
 800d650:	eba5 030b 	sub.w	r3, r5, fp
 800d654:	429a      	cmp	r2, r3
 800d656:	ddb0      	ble.n	800d5ba <_dtoa_r+0xaba>
 800d658:	2300      	movs	r3, #0
 800d65a:	220a      	movs	r2, #10
 800d65c:	9904      	ldr	r1, [sp, #16]
 800d65e:	4620      	mov	r0, r4
 800d660:	f000 fa45 	bl	800daee <__multadd>
 800d664:	9004      	str	r0, [sp, #16]
 800d666:	e7ea      	b.n	800d63e <_dtoa_r+0xb3e>
 800d668:	0800f444 	.word	0x0800f444
 800d66c:	0800f468 	.word	0x0800f468

0800d670 <__sflush_r>:
 800d670:	898a      	ldrh	r2, [r1, #12]
 800d672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d676:	4605      	mov	r5, r0
 800d678:	0710      	lsls	r0, r2, #28
 800d67a:	460c      	mov	r4, r1
 800d67c:	d458      	bmi.n	800d730 <__sflush_r+0xc0>
 800d67e:	684b      	ldr	r3, [r1, #4]
 800d680:	2b00      	cmp	r3, #0
 800d682:	dc05      	bgt.n	800d690 <__sflush_r+0x20>
 800d684:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d686:	2b00      	cmp	r3, #0
 800d688:	dc02      	bgt.n	800d690 <__sflush_r+0x20>
 800d68a:	2000      	movs	r0, #0
 800d68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d690:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d692:	2e00      	cmp	r6, #0
 800d694:	d0f9      	beq.n	800d68a <__sflush_r+0x1a>
 800d696:	2300      	movs	r3, #0
 800d698:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d69c:	682f      	ldr	r7, [r5, #0]
 800d69e:	6a21      	ldr	r1, [r4, #32]
 800d6a0:	602b      	str	r3, [r5, #0]
 800d6a2:	d032      	beq.n	800d70a <__sflush_r+0x9a>
 800d6a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d6a6:	89a3      	ldrh	r3, [r4, #12]
 800d6a8:	075a      	lsls	r2, r3, #29
 800d6aa:	d505      	bpl.n	800d6b8 <__sflush_r+0x48>
 800d6ac:	6863      	ldr	r3, [r4, #4]
 800d6ae:	1ac0      	subs	r0, r0, r3
 800d6b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d6b2:	b10b      	cbz	r3, 800d6b8 <__sflush_r+0x48>
 800d6b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d6b6:	1ac0      	subs	r0, r0, r3
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	4602      	mov	r2, r0
 800d6bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6be:	6a21      	ldr	r1, [r4, #32]
 800d6c0:	4628      	mov	r0, r5
 800d6c2:	47b0      	blx	r6
 800d6c4:	1c43      	adds	r3, r0, #1
 800d6c6:	89a3      	ldrh	r3, [r4, #12]
 800d6c8:	d106      	bne.n	800d6d8 <__sflush_r+0x68>
 800d6ca:	6829      	ldr	r1, [r5, #0]
 800d6cc:	291d      	cmp	r1, #29
 800d6ce:	d848      	bhi.n	800d762 <__sflush_r+0xf2>
 800d6d0:	4a29      	ldr	r2, [pc, #164]	; (800d778 <__sflush_r+0x108>)
 800d6d2:	40ca      	lsrs	r2, r1
 800d6d4:	07d6      	lsls	r6, r2, #31
 800d6d6:	d544      	bpl.n	800d762 <__sflush_r+0xf2>
 800d6d8:	2200      	movs	r2, #0
 800d6da:	6062      	str	r2, [r4, #4]
 800d6dc:	04d9      	lsls	r1, r3, #19
 800d6de:	6922      	ldr	r2, [r4, #16]
 800d6e0:	6022      	str	r2, [r4, #0]
 800d6e2:	d504      	bpl.n	800d6ee <__sflush_r+0x7e>
 800d6e4:	1c42      	adds	r2, r0, #1
 800d6e6:	d101      	bne.n	800d6ec <__sflush_r+0x7c>
 800d6e8:	682b      	ldr	r3, [r5, #0]
 800d6ea:	b903      	cbnz	r3, 800d6ee <__sflush_r+0x7e>
 800d6ec:	6560      	str	r0, [r4, #84]	; 0x54
 800d6ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d6f0:	602f      	str	r7, [r5, #0]
 800d6f2:	2900      	cmp	r1, #0
 800d6f4:	d0c9      	beq.n	800d68a <__sflush_r+0x1a>
 800d6f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d6fa:	4299      	cmp	r1, r3
 800d6fc:	d002      	beq.n	800d704 <__sflush_r+0x94>
 800d6fe:	4628      	mov	r0, r5
 800d700:	f000 fc94 	bl	800e02c <_free_r>
 800d704:	2000      	movs	r0, #0
 800d706:	6360      	str	r0, [r4, #52]	; 0x34
 800d708:	e7c0      	b.n	800d68c <__sflush_r+0x1c>
 800d70a:	2301      	movs	r3, #1
 800d70c:	4628      	mov	r0, r5
 800d70e:	47b0      	blx	r6
 800d710:	1c41      	adds	r1, r0, #1
 800d712:	d1c8      	bne.n	800d6a6 <__sflush_r+0x36>
 800d714:	682b      	ldr	r3, [r5, #0]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d0c5      	beq.n	800d6a6 <__sflush_r+0x36>
 800d71a:	2b1d      	cmp	r3, #29
 800d71c:	d001      	beq.n	800d722 <__sflush_r+0xb2>
 800d71e:	2b16      	cmp	r3, #22
 800d720:	d101      	bne.n	800d726 <__sflush_r+0xb6>
 800d722:	602f      	str	r7, [r5, #0]
 800d724:	e7b1      	b.n	800d68a <__sflush_r+0x1a>
 800d726:	89a3      	ldrh	r3, [r4, #12]
 800d728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d72c:	81a3      	strh	r3, [r4, #12]
 800d72e:	e7ad      	b.n	800d68c <__sflush_r+0x1c>
 800d730:	690f      	ldr	r7, [r1, #16]
 800d732:	2f00      	cmp	r7, #0
 800d734:	d0a9      	beq.n	800d68a <__sflush_r+0x1a>
 800d736:	0793      	lsls	r3, r2, #30
 800d738:	680e      	ldr	r6, [r1, #0]
 800d73a:	bf08      	it	eq
 800d73c:	694b      	ldreq	r3, [r1, #20]
 800d73e:	600f      	str	r7, [r1, #0]
 800d740:	bf18      	it	ne
 800d742:	2300      	movne	r3, #0
 800d744:	eba6 0807 	sub.w	r8, r6, r7
 800d748:	608b      	str	r3, [r1, #8]
 800d74a:	f1b8 0f00 	cmp.w	r8, #0
 800d74e:	dd9c      	ble.n	800d68a <__sflush_r+0x1a>
 800d750:	4643      	mov	r3, r8
 800d752:	463a      	mov	r2, r7
 800d754:	6a21      	ldr	r1, [r4, #32]
 800d756:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d758:	4628      	mov	r0, r5
 800d75a:	47b0      	blx	r6
 800d75c:	2800      	cmp	r0, #0
 800d75e:	dc06      	bgt.n	800d76e <__sflush_r+0xfe>
 800d760:	89a3      	ldrh	r3, [r4, #12]
 800d762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d766:	81a3      	strh	r3, [r4, #12]
 800d768:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d76c:	e78e      	b.n	800d68c <__sflush_r+0x1c>
 800d76e:	4407      	add	r7, r0
 800d770:	eba8 0800 	sub.w	r8, r8, r0
 800d774:	e7e9      	b.n	800d74a <__sflush_r+0xda>
 800d776:	bf00      	nop
 800d778:	20400001 	.word	0x20400001

0800d77c <_fflush_r>:
 800d77c:	b538      	push	{r3, r4, r5, lr}
 800d77e:	690b      	ldr	r3, [r1, #16]
 800d780:	4605      	mov	r5, r0
 800d782:	460c      	mov	r4, r1
 800d784:	b1db      	cbz	r3, 800d7be <_fflush_r+0x42>
 800d786:	b118      	cbz	r0, 800d790 <_fflush_r+0x14>
 800d788:	6983      	ldr	r3, [r0, #24]
 800d78a:	b90b      	cbnz	r3, 800d790 <_fflush_r+0x14>
 800d78c:	f000 f860 	bl	800d850 <__sinit>
 800d790:	4b0c      	ldr	r3, [pc, #48]	; (800d7c4 <_fflush_r+0x48>)
 800d792:	429c      	cmp	r4, r3
 800d794:	d109      	bne.n	800d7aa <_fflush_r+0x2e>
 800d796:	686c      	ldr	r4, [r5, #4]
 800d798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d79c:	b17b      	cbz	r3, 800d7be <_fflush_r+0x42>
 800d79e:	4621      	mov	r1, r4
 800d7a0:	4628      	mov	r0, r5
 800d7a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7a6:	f7ff bf63 	b.w	800d670 <__sflush_r>
 800d7aa:	4b07      	ldr	r3, [pc, #28]	; (800d7c8 <_fflush_r+0x4c>)
 800d7ac:	429c      	cmp	r4, r3
 800d7ae:	d101      	bne.n	800d7b4 <_fflush_r+0x38>
 800d7b0:	68ac      	ldr	r4, [r5, #8]
 800d7b2:	e7f1      	b.n	800d798 <_fflush_r+0x1c>
 800d7b4:	4b05      	ldr	r3, [pc, #20]	; (800d7cc <_fflush_r+0x50>)
 800d7b6:	429c      	cmp	r4, r3
 800d7b8:	bf08      	it	eq
 800d7ba:	68ec      	ldreq	r4, [r5, #12]
 800d7bc:	e7ec      	b.n	800d798 <_fflush_r+0x1c>
 800d7be:	2000      	movs	r0, #0
 800d7c0:	bd38      	pop	{r3, r4, r5, pc}
 800d7c2:	bf00      	nop
 800d7c4:	0800f498 	.word	0x0800f498
 800d7c8:	0800f4b8 	.word	0x0800f4b8
 800d7cc:	0800f478 	.word	0x0800f478

0800d7d0 <std>:
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	b510      	push	{r4, lr}
 800d7d4:	4604      	mov	r4, r0
 800d7d6:	e9c0 3300 	strd	r3, r3, [r0]
 800d7da:	6083      	str	r3, [r0, #8]
 800d7dc:	8181      	strh	r1, [r0, #12]
 800d7de:	6643      	str	r3, [r0, #100]	; 0x64
 800d7e0:	81c2      	strh	r2, [r0, #14]
 800d7e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d7e6:	6183      	str	r3, [r0, #24]
 800d7e8:	4619      	mov	r1, r3
 800d7ea:	2208      	movs	r2, #8
 800d7ec:	305c      	adds	r0, #92	; 0x5c
 800d7ee:	f7fe fb14 	bl	800be1a <memset>
 800d7f2:	4b05      	ldr	r3, [pc, #20]	; (800d808 <std+0x38>)
 800d7f4:	6263      	str	r3, [r4, #36]	; 0x24
 800d7f6:	4b05      	ldr	r3, [pc, #20]	; (800d80c <std+0x3c>)
 800d7f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800d7fa:	4b05      	ldr	r3, [pc, #20]	; (800d810 <std+0x40>)
 800d7fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d7fe:	4b05      	ldr	r3, [pc, #20]	; (800d814 <std+0x44>)
 800d800:	6224      	str	r4, [r4, #32]
 800d802:	6323      	str	r3, [r4, #48]	; 0x30
 800d804:	bd10      	pop	{r4, pc}
 800d806:	bf00      	nop
 800d808:	0800e41d 	.word	0x0800e41d
 800d80c:	0800e43f 	.word	0x0800e43f
 800d810:	0800e477 	.word	0x0800e477
 800d814:	0800e49b 	.word	0x0800e49b

0800d818 <_cleanup_r>:
 800d818:	4901      	ldr	r1, [pc, #4]	; (800d820 <_cleanup_r+0x8>)
 800d81a:	f000 b885 	b.w	800d928 <_fwalk_reent>
 800d81e:	bf00      	nop
 800d820:	0800d77d 	.word	0x0800d77d

0800d824 <__sfmoreglue>:
 800d824:	b570      	push	{r4, r5, r6, lr}
 800d826:	1e4a      	subs	r2, r1, #1
 800d828:	2568      	movs	r5, #104	; 0x68
 800d82a:	4355      	muls	r5, r2
 800d82c:	460e      	mov	r6, r1
 800d82e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d832:	f000 fc49 	bl	800e0c8 <_malloc_r>
 800d836:	4604      	mov	r4, r0
 800d838:	b140      	cbz	r0, 800d84c <__sfmoreglue+0x28>
 800d83a:	2100      	movs	r1, #0
 800d83c:	e9c0 1600 	strd	r1, r6, [r0]
 800d840:	300c      	adds	r0, #12
 800d842:	60a0      	str	r0, [r4, #8]
 800d844:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d848:	f7fe fae7 	bl	800be1a <memset>
 800d84c:	4620      	mov	r0, r4
 800d84e:	bd70      	pop	{r4, r5, r6, pc}

0800d850 <__sinit>:
 800d850:	6983      	ldr	r3, [r0, #24]
 800d852:	b510      	push	{r4, lr}
 800d854:	4604      	mov	r4, r0
 800d856:	bb33      	cbnz	r3, 800d8a6 <__sinit+0x56>
 800d858:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d85c:	6503      	str	r3, [r0, #80]	; 0x50
 800d85e:	4b12      	ldr	r3, [pc, #72]	; (800d8a8 <__sinit+0x58>)
 800d860:	4a12      	ldr	r2, [pc, #72]	; (800d8ac <__sinit+0x5c>)
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	6282      	str	r2, [r0, #40]	; 0x28
 800d866:	4298      	cmp	r0, r3
 800d868:	bf04      	itt	eq
 800d86a:	2301      	moveq	r3, #1
 800d86c:	6183      	streq	r3, [r0, #24]
 800d86e:	f000 f81f 	bl	800d8b0 <__sfp>
 800d872:	6060      	str	r0, [r4, #4]
 800d874:	4620      	mov	r0, r4
 800d876:	f000 f81b 	bl	800d8b0 <__sfp>
 800d87a:	60a0      	str	r0, [r4, #8]
 800d87c:	4620      	mov	r0, r4
 800d87e:	f000 f817 	bl	800d8b0 <__sfp>
 800d882:	2200      	movs	r2, #0
 800d884:	60e0      	str	r0, [r4, #12]
 800d886:	2104      	movs	r1, #4
 800d888:	6860      	ldr	r0, [r4, #4]
 800d88a:	f7ff ffa1 	bl	800d7d0 <std>
 800d88e:	2201      	movs	r2, #1
 800d890:	2109      	movs	r1, #9
 800d892:	68a0      	ldr	r0, [r4, #8]
 800d894:	f7ff ff9c 	bl	800d7d0 <std>
 800d898:	2202      	movs	r2, #2
 800d89a:	2112      	movs	r1, #18
 800d89c:	68e0      	ldr	r0, [r4, #12]
 800d89e:	f7ff ff97 	bl	800d7d0 <std>
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	61a3      	str	r3, [r4, #24]
 800d8a6:	bd10      	pop	{r4, pc}
 800d8a8:	0800f430 	.word	0x0800f430
 800d8ac:	0800d819 	.word	0x0800d819

0800d8b0 <__sfp>:
 800d8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8b2:	4b1b      	ldr	r3, [pc, #108]	; (800d920 <__sfp+0x70>)
 800d8b4:	681e      	ldr	r6, [r3, #0]
 800d8b6:	69b3      	ldr	r3, [r6, #24]
 800d8b8:	4607      	mov	r7, r0
 800d8ba:	b913      	cbnz	r3, 800d8c2 <__sfp+0x12>
 800d8bc:	4630      	mov	r0, r6
 800d8be:	f7ff ffc7 	bl	800d850 <__sinit>
 800d8c2:	3648      	adds	r6, #72	; 0x48
 800d8c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d8c8:	3b01      	subs	r3, #1
 800d8ca:	d503      	bpl.n	800d8d4 <__sfp+0x24>
 800d8cc:	6833      	ldr	r3, [r6, #0]
 800d8ce:	b133      	cbz	r3, 800d8de <__sfp+0x2e>
 800d8d0:	6836      	ldr	r6, [r6, #0]
 800d8d2:	e7f7      	b.n	800d8c4 <__sfp+0x14>
 800d8d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d8d8:	b16d      	cbz	r5, 800d8f6 <__sfp+0x46>
 800d8da:	3468      	adds	r4, #104	; 0x68
 800d8dc:	e7f4      	b.n	800d8c8 <__sfp+0x18>
 800d8de:	2104      	movs	r1, #4
 800d8e0:	4638      	mov	r0, r7
 800d8e2:	f7ff ff9f 	bl	800d824 <__sfmoreglue>
 800d8e6:	6030      	str	r0, [r6, #0]
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	d1f1      	bne.n	800d8d0 <__sfp+0x20>
 800d8ec:	230c      	movs	r3, #12
 800d8ee:	603b      	str	r3, [r7, #0]
 800d8f0:	4604      	mov	r4, r0
 800d8f2:	4620      	mov	r0, r4
 800d8f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8f6:	4b0b      	ldr	r3, [pc, #44]	; (800d924 <__sfp+0x74>)
 800d8f8:	6665      	str	r5, [r4, #100]	; 0x64
 800d8fa:	e9c4 5500 	strd	r5, r5, [r4]
 800d8fe:	60a5      	str	r5, [r4, #8]
 800d900:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d904:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d908:	2208      	movs	r2, #8
 800d90a:	4629      	mov	r1, r5
 800d90c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d910:	f7fe fa83 	bl	800be1a <memset>
 800d914:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d918:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d91c:	e7e9      	b.n	800d8f2 <__sfp+0x42>
 800d91e:	bf00      	nop
 800d920:	0800f430 	.word	0x0800f430
 800d924:	ffff0001 	.word	0xffff0001

0800d928 <_fwalk_reent>:
 800d928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d92c:	4680      	mov	r8, r0
 800d92e:	4689      	mov	r9, r1
 800d930:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d934:	2600      	movs	r6, #0
 800d936:	b914      	cbnz	r4, 800d93e <_fwalk_reent+0x16>
 800d938:	4630      	mov	r0, r6
 800d93a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d93e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d942:	3f01      	subs	r7, #1
 800d944:	d501      	bpl.n	800d94a <_fwalk_reent+0x22>
 800d946:	6824      	ldr	r4, [r4, #0]
 800d948:	e7f5      	b.n	800d936 <_fwalk_reent+0xe>
 800d94a:	89ab      	ldrh	r3, [r5, #12]
 800d94c:	2b01      	cmp	r3, #1
 800d94e:	d907      	bls.n	800d960 <_fwalk_reent+0x38>
 800d950:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d954:	3301      	adds	r3, #1
 800d956:	d003      	beq.n	800d960 <_fwalk_reent+0x38>
 800d958:	4629      	mov	r1, r5
 800d95a:	4640      	mov	r0, r8
 800d95c:	47c8      	blx	r9
 800d95e:	4306      	orrs	r6, r0
 800d960:	3568      	adds	r5, #104	; 0x68
 800d962:	e7ee      	b.n	800d942 <_fwalk_reent+0x1a>

0800d964 <_localeconv_r>:
 800d964:	4b04      	ldr	r3, [pc, #16]	; (800d978 <_localeconv_r+0x14>)
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	6a18      	ldr	r0, [r3, #32]
 800d96a:	4b04      	ldr	r3, [pc, #16]	; (800d97c <_localeconv_r+0x18>)
 800d96c:	2800      	cmp	r0, #0
 800d96e:	bf08      	it	eq
 800d970:	4618      	moveq	r0, r3
 800d972:	30f0      	adds	r0, #240	; 0xf0
 800d974:	4770      	bx	lr
 800d976:	bf00      	nop
 800d978:	20000014 	.word	0x20000014
 800d97c:	20000078 	.word	0x20000078

0800d980 <__swhatbuf_r>:
 800d980:	b570      	push	{r4, r5, r6, lr}
 800d982:	460e      	mov	r6, r1
 800d984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d988:	2900      	cmp	r1, #0
 800d98a:	b096      	sub	sp, #88	; 0x58
 800d98c:	4614      	mov	r4, r2
 800d98e:	461d      	mov	r5, r3
 800d990:	da07      	bge.n	800d9a2 <__swhatbuf_r+0x22>
 800d992:	2300      	movs	r3, #0
 800d994:	602b      	str	r3, [r5, #0]
 800d996:	89b3      	ldrh	r3, [r6, #12]
 800d998:	061a      	lsls	r2, r3, #24
 800d99a:	d410      	bmi.n	800d9be <__swhatbuf_r+0x3e>
 800d99c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d9a0:	e00e      	b.n	800d9c0 <__swhatbuf_r+0x40>
 800d9a2:	466a      	mov	r2, sp
 800d9a4:	f000 fda0 	bl	800e4e8 <_fstat_r>
 800d9a8:	2800      	cmp	r0, #0
 800d9aa:	dbf2      	blt.n	800d992 <__swhatbuf_r+0x12>
 800d9ac:	9a01      	ldr	r2, [sp, #4]
 800d9ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d9b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d9b6:	425a      	negs	r2, r3
 800d9b8:	415a      	adcs	r2, r3
 800d9ba:	602a      	str	r2, [r5, #0]
 800d9bc:	e7ee      	b.n	800d99c <__swhatbuf_r+0x1c>
 800d9be:	2340      	movs	r3, #64	; 0x40
 800d9c0:	2000      	movs	r0, #0
 800d9c2:	6023      	str	r3, [r4, #0]
 800d9c4:	b016      	add	sp, #88	; 0x58
 800d9c6:	bd70      	pop	{r4, r5, r6, pc}

0800d9c8 <__smakebuf_r>:
 800d9c8:	898b      	ldrh	r3, [r1, #12]
 800d9ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d9cc:	079d      	lsls	r5, r3, #30
 800d9ce:	4606      	mov	r6, r0
 800d9d0:	460c      	mov	r4, r1
 800d9d2:	d507      	bpl.n	800d9e4 <__smakebuf_r+0x1c>
 800d9d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d9d8:	6023      	str	r3, [r4, #0]
 800d9da:	6123      	str	r3, [r4, #16]
 800d9dc:	2301      	movs	r3, #1
 800d9de:	6163      	str	r3, [r4, #20]
 800d9e0:	b002      	add	sp, #8
 800d9e2:	bd70      	pop	{r4, r5, r6, pc}
 800d9e4:	ab01      	add	r3, sp, #4
 800d9e6:	466a      	mov	r2, sp
 800d9e8:	f7ff ffca 	bl	800d980 <__swhatbuf_r>
 800d9ec:	9900      	ldr	r1, [sp, #0]
 800d9ee:	4605      	mov	r5, r0
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	f000 fb69 	bl	800e0c8 <_malloc_r>
 800d9f6:	b948      	cbnz	r0, 800da0c <__smakebuf_r+0x44>
 800d9f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9fc:	059a      	lsls	r2, r3, #22
 800d9fe:	d4ef      	bmi.n	800d9e0 <__smakebuf_r+0x18>
 800da00:	f023 0303 	bic.w	r3, r3, #3
 800da04:	f043 0302 	orr.w	r3, r3, #2
 800da08:	81a3      	strh	r3, [r4, #12]
 800da0a:	e7e3      	b.n	800d9d4 <__smakebuf_r+0xc>
 800da0c:	4b0d      	ldr	r3, [pc, #52]	; (800da44 <__smakebuf_r+0x7c>)
 800da0e:	62b3      	str	r3, [r6, #40]	; 0x28
 800da10:	89a3      	ldrh	r3, [r4, #12]
 800da12:	6020      	str	r0, [r4, #0]
 800da14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da18:	81a3      	strh	r3, [r4, #12]
 800da1a:	9b00      	ldr	r3, [sp, #0]
 800da1c:	6163      	str	r3, [r4, #20]
 800da1e:	9b01      	ldr	r3, [sp, #4]
 800da20:	6120      	str	r0, [r4, #16]
 800da22:	b15b      	cbz	r3, 800da3c <__smakebuf_r+0x74>
 800da24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da28:	4630      	mov	r0, r6
 800da2a:	f000 fd6f 	bl	800e50c <_isatty_r>
 800da2e:	b128      	cbz	r0, 800da3c <__smakebuf_r+0x74>
 800da30:	89a3      	ldrh	r3, [r4, #12]
 800da32:	f023 0303 	bic.w	r3, r3, #3
 800da36:	f043 0301 	orr.w	r3, r3, #1
 800da3a:	81a3      	strh	r3, [r4, #12]
 800da3c:	89a3      	ldrh	r3, [r4, #12]
 800da3e:	431d      	orrs	r5, r3
 800da40:	81a5      	strh	r5, [r4, #12]
 800da42:	e7cd      	b.n	800d9e0 <__smakebuf_r+0x18>
 800da44:	0800d819 	.word	0x0800d819

0800da48 <malloc>:
 800da48:	4b02      	ldr	r3, [pc, #8]	; (800da54 <malloc+0xc>)
 800da4a:	4601      	mov	r1, r0
 800da4c:	6818      	ldr	r0, [r3, #0]
 800da4e:	f000 bb3b 	b.w	800e0c8 <_malloc_r>
 800da52:	bf00      	nop
 800da54:	20000014 	.word	0x20000014

0800da58 <_Balloc>:
 800da58:	b570      	push	{r4, r5, r6, lr}
 800da5a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800da5c:	4604      	mov	r4, r0
 800da5e:	460e      	mov	r6, r1
 800da60:	b93d      	cbnz	r5, 800da72 <_Balloc+0x1a>
 800da62:	2010      	movs	r0, #16
 800da64:	f7ff fff0 	bl	800da48 <malloc>
 800da68:	6260      	str	r0, [r4, #36]	; 0x24
 800da6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800da6e:	6005      	str	r5, [r0, #0]
 800da70:	60c5      	str	r5, [r0, #12]
 800da72:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800da74:	68eb      	ldr	r3, [r5, #12]
 800da76:	b183      	cbz	r3, 800da9a <_Balloc+0x42>
 800da78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da7a:	68db      	ldr	r3, [r3, #12]
 800da7c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800da80:	b9b8      	cbnz	r0, 800dab2 <_Balloc+0x5a>
 800da82:	2101      	movs	r1, #1
 800da84:	fa01 f506 	lsl.w	r5, r1, r6
 800da88:	1d6a      	adds	r2, r5, #5
 800da8a:	0092      	lsls	r2, r2, #2
 800da8c:	4620      	mov	r0, r4
 800da8e:	f000 fabf 	bl	800e010 <_calloc_r>
 800da92:	b160      	cbz	r0, 800daae <_Balloc+0x56>
 800da94:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800da98:	e00e      	b.n	800dab8 <_Balloc+0x60>
 800da9a:	2221      	movs	r2, #33	; 0x21
 800da9c:	2104      	movs	r1, #4
 800da9e:	4620      	mov	r0, r4
 800daa0:	f000 fab6 	bl	800e010 <_calloc_r>
 800daa4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800daa6:	60e8      	str	r0, [r5, #12]
 800daa8:	68db      	ldr	r3, [r3, #12]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d1e4      	bne.n	800da78 <_Balloc+0x20>
 800daae:	2000      	movs	r0, #0
 800dab0:	bd70      	pop	{r4, r5, r6, pc}
 800dab2:	6802      	ldr	r2, [r0, #0]
 800dab4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800dab8:	2300      	movs	r3, #0
 800daba:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dabe:	e7f7      	b.n	800dab0 <_Balloc+0x58>

0800dac0 <_Bfree>:
 800dac0:	b570      	push	{r4, r5, r6, lr}
 800dac2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800dac4:	4606      	mov	r6, r0
 800dac6:	460d      	mov	r5, r1
 800dac8:	b93c      	cbnz	r4, 800dada <_Bfree+0x1a>
 800daca:	2010      	movs	r0, #16
 800dacc:	f7ff ffbc 	bl	800da48 <malloc>
 800dad0:	6270      	str	r0, [r6, #36]	; 0x24
 800dad2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dad6:	6004      	str	r4, [r0, #0]
 800dad8:	60c4      	str	r4, [r0, #12]
 800dada:	b13d      	cbz	r5, 800daec <_Bfree+0x2c>
 800dadc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800dade:	686a      	ldr	r2, [r5, #4]
 800dae0:	68db      	ldr	r3, [r3, #12]
 800dae2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dae6:	6029      	str	r1, [r5, #0]
 800dae8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800daec:	bd70      	pop	{r4, r5, r6, pc}

0800daee <__multadd>:
 800daee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daf2:	690d      	ldr	r5, [r1, #16]
 800daf4:	461f      	mov	r7, r3
 800daf6:	4606      	mov	r6, r0
 800daf8:	460c      	mov	r4, r1
 800dafa:	f101 0c14 	add.w	ip, r1, #20
 800dafe:	2300      	movs	r3, #0
 800db00:	f8dc 0000 	ldr.w	r0, [ip]
 800db04:	b281      	uxth	r1, r0
 800db06:	fb02 7101 	mla	r1, r2, r1, r7
 800db0a:	0c0f      	lsrs	r7, r1, #16
 800db0c:	0c00      	lsrs	r0, r0, #16
 800db0e:	fb02 7000 	mla	r0, r2, r0, r7
 800db12:	b289      	uxth	r1, r1
 800db14:	3301      	adds	r3, #1
 800db16:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800db1a:	429d      	cmp	r5, r3
 800db1c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800db20:	f84c 1b04 	str.w	r1, [ip], #4
 800db24:	dcec      	bgt.n	800db00 <__multadd+0x12>
 800db26:	b1d7      	cbz	r7, 800db5e <__multadd+0x70>
 800db28:	68a3      	ldr	r3, [r4, #8]
 800db2a:	42ab      	cmp	r3, r5
 800db2c:	dc12      	bgt.n	800db54 <__multadd+0x66>
 800db2e:	6861      	ldr	r1, [r4, #4]
 800db30:	4630      	mov	r0, r6
 800db32:	3101      	adds	r1, #1
 800db34:	f7ff ff90 	bl	800da58 <_Balloc>
 800db38:	6922      	ldr	r2, [r4, #16]
 800db3a:	3202      	adds	r2, #2
 800db3c:	f104 010c 	add.w	r1, r4, #12
 800db40:	4680      	mov	r8, r0
 800db42:	0092      	lsls	r2, r2, #2
 800db44:	300c      	adds	r0, #12
 800db46:	f7fe f95d 	bl	800be04 <memcpy>
 800db4a:	4621      	mov	r1, r4
 800db4c:	4630      	mov	r0, r6
 800db4e:	f7ff ffb7 	bl	800dac0 <_Bfree>
 800db52:	4644      	mov	r4, r8
 800db54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db58:	3501      	adds	r5, #1
 800db5a:	615f      	str	r7, [r3, #20]
 800db5c:	6125      	str	r5, [r4, #16]
 800db5e:	4620      	mov	r0, r4
 800db60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800db64 <__hi0bits>:
 800db64:	0c02      	lsrs	r2, r0, #16
 800db66:	0412      	lsls	r2, r2, #16
 800db68:	4603      	mov	r3, r0
 800db6a:	b9b2      	cbnz	r2, 800db9a <__hi0bits+0x36>
 800db6c:	0403      	lsls	r3, r0, #16
 800db6e:	2010      	movs	r0, #16
 800db70:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800db74:	bf04      	itt	eq
 800db76:	021b      	lsleq	r3, r3, #8
 800db78:	3008      	addeq	r0, #8
 800db7a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800db7e:	bf04      	itt	eq
 800db80:	011b      	lsleq	r3, r3, #4
 800db82:	3004      	addeq	r0, #4
 800db84:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800db88:	bf04      	itt	eq
 800db8a:	009b      	lsleq	r3, r3, #2
 800db8c:	3002      	addeq	r0, #2
 800db8e:	2b00      	cmp	r3, #0
 800db90:	db06      	blt.n	800dba0 <__hi0bits+0x3c>
 800db92:	005b      	lsls	r3, r3, #1
 800db94:	d503      	bpl.n	800db9e <__hi0bits+0x3a>
 800db96:	3001      	adds	r0, #1
 800db98:	4770      	bx	lr
 800db9a:	2000      	movs	r0, #0
 800db9c:	e7e8      	b.n	800db70 <__hi0bits+0xc>
 800db9e:	2020      	movs	r0, #32
 800dba0:	4770      	bx	lr

0800dba2 <__lo0bits>:
 800dba2:	6803      	ldr	r3, [r0, #0]
 800dba4:	f013 0207 	ands.w	r2, r3, #7
 800dba8:	4601      	mov	r1, r0
 800dbaa:	d00b      	beq.n	800dbc4 <__lo0bits+0x22>
 800dbac:	07da      	lsls	r2, r3, #31
 800dbae:	d423      	bmi.n	800dbf8 <__lo0bits+0x56>
 800dbb0:	0798      	lsls	r0, r3, #30
 800dbb2:	bf49      	itett	mi
 800dbb4:	085b      	lsrmi	r3, r3, #1
 800dbb6:	089b      	lsrpl	r3, r3, #2
 800dbb8:	2001      	movmi	r0, #1
 800dbba:	600b      	strmi	r3, [r1, #0]
 800dbbc:	bf5c      	itt	pl
 800dbbe:	600b      	strpl	r3, [r1, #0]
 800dbc0:	2002      	movpl	r0, #2
 800dbc2:	4770      	bx	lr
 800dbc4:	b298      	uxth	r0, r3
 800dbc6:	b9a8      	cbnz	r0, 800dbf4 <__lo0bits+0x52>
 800dbc8:	0c1b      	lsrs	r3, r3, #16
 800dbca:	2010      	movs	r0, #16
 800dbcc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800dbd0:	bf04      	itt	eq
 800dbd2:	0a1b      	lsreq	r3, r3, #8
 800dbd4:	3008      	addeq	r0, #8
 800dbd6:	071a      	lsls	r2, r3, #28
 800dbd8:	bf04      	itt	eq
 800dbda:	091b      	lsreq	r3, r3, #4
 800dbdc:	3004      	addeq	r0, #4
 800dbde:	079a      	lsls	r2, r3, #30
 800dbe0:	bf04      	itt	eq
 800dbe2:	089b      	lsreq	r3, r3, #2
 800dbe4:	3002      	addeq	r0, #2
 800dbe6:	07da      	lsls	r2, r3, #31
 800dbe8:	d402      	bmi.n	800dbf0 <__lo0bits+0x4e>
 800dbea:	085b      	lsrs	r3, r3, #1
 800dbec:	d006      	beq.n	800dbfc <__lo0bits+0x5a>
 800dbee:	3001      	adds	r0, #1
 800dbf0:	600b      	str	r3, [r1, #0]
 800dbf2:	4770      	bx	lr
 800dbf4:	4610      	mov	r0, r2
 800dbf6:	e7e9      	b.n	800dbcc <__lo0bits+0x2a>
 800dbf8:	2000      	movs	r0, #0
 800dbfa:	4770      	bx	lr
 800dbfc:	2020      	movs	r0, #32
 800dbfe:	4770      	bx	lr

0800dc00 <__i2b>:
 800dc00:	b510      	push	{r4, lr}
 800dc02:	460c      	mov	r4, r1
 800dc04:	2101      	movs	r1, #1
 800dc06:	f7ff ff27 	bl	800da58 <_Balloc>
 800dc0a:	2201      	movs	r2, #1
 800dc0c:	6144      	str	r4, [r0, #20]
 800dc0e:	6102      	str	r2, [r0, #16]
 800dc10:	bd10      	pop	{r4, pc}

0800dc12 <__multiply>:
 800dc12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc16:	4614      	mov	r4, r2
 800dc18:	690a      	ldr	r2, [r1, #16]
 800dc1a:	6923      	ldr	r3, [r4, #16]
 800dc1c:	429a      	cmp	r2, r3
 800dc1e:	bfb8      	it	lt
 800dc20:	460b      	movlt	r3, r1
 800dc22:	4688      	mov	r8, r1
 800dc24:	bfbc      	itt	lt
 800dc26:	46a0      	movlt	r8, r4
 800dc28:	461c      	movlt	r4, r3
 800dc2a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dc2e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800dc32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc36:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dc3a:	eb07 0609 	add.w	r6, r7, r9
 800dc3e:	42b3      	cmp	r3, r6
 800dc40:	bfb8      	it	lt
 800dc42:	3101      	addlt	r1, #1
 800dc44:	f7ff ff08 	bl	800da58 <_Balloc>
 800dc48:	f100 0514 	add.w	r5, r0, #20
 800dc4c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800dc50:	462b      	mov	r3, r5
 800dc52:	2200      	movs	r2, #0
 800dc54:	4573      	cmp	r3, lr
 800dc56:	d316      	bcc.n	800dc86 <__multiply+0x74>
 800dc58:	f104 0214 	add.w	r2, r4, #20
 800dc5c:	f108 0114 	add.w	r1, r8, #20
 800dc60:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800dc64:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800dc68:	9300      	str	r3, [sp, #0]
 800dc6a:	9b00      	ldr	r3, [sp, #0]
 800dc6c:	9201      	str	r2, [sp, #4]
 800dc6e:	4293      	cmp	r3, r2
 800dc70:	d80c      	bhi.n	800dc8c <__multiply+0x7a>
 800dc72:	2e00      	cmp	r6, #0
 800dc74:	dd03      	ble.n	800dc7e <__multiply+0x6c>
 800dc76:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d05d      	beq.n	800dd3a <__multiply+0x128>
 800dc7e:	6106      	str	r6, [r0, #16]
 800dc80:	b003      	add	sp, #12
 800dc82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc86:	f843 2b04 	str.w	r2, [r3], #4
 800dc8a:	e7e3      	b.n	800dc54 <__multiply+0x42>
 800dc8c:	f8b2 b000 	ldrh.w	fp, [r2]
 800dc90:	f1bb 0f00 	cmp.w	fp, #0
 800dc94:	d023      	beq.n	800dcde <__multiply+0xcc>
 800dc96:	4689      	mov	r9, r1
 800dc98:	46ac      	mov	ip, r5
 800dc9a:	f04f 0800 	mov.w	r8, #0
 800dc9e:	f859 4b04 	ldr.w	r4, [r9], #4
 800dca2:	f8dc a000 	ldr.w	sl, [ip]
 800dca6:	b2a3      	uxth	r3, r4
 800dca8:	fa1f fa8a 	uxth.w	sl, sl
 800dcac:	fb0b a303 	mla	r3, fp, r3, sl
 800dcb0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800dcb4:	f8dc 4000 	ldr.w	r4, [ip]
 800dcb8:	4443      	add	r3, r8
 800dcba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dcbe:	fb0b 840a 	mla	r4, fp, sl, r8
 800dcc2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800dcc6:	46e2      	mov	sl, ip
 800dcc8:	b29b      	uxth	r3, r3
 800dcca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dcce:	454f      	cmp	r7, r9
 800dcd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dcd4:	f84a 3b04 	str.w	r3, [sl], #4
 800dcd8:	d82b      	bhi.n	800dd32 <__multiply+0x120>
 800dcda:	f8cc 8004 	str.w	r8, [ip, #4]
 800dcde:	9b01      	ldr	r3, [sp, #4]
 800dce0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800dce4:	3204      	adds	r2, #4
 800dce6:	f1ba 0f00 	cmp.w	sl, #0
 800dcea:	d020      	beq.n	800dd2e <__multiply+0x11c>
 800dcec:	682b      	ldr	r3, [r5, #0]
 800dcee:	4689      	mov	r9, r1
 800dcf0:	46a8      	mov	r8, r5
 800dcf2:	f04f 0b00 	mov.w	fp, #0
 800dcf6:	f8b9 c000 	ldrh.w	ip, [r9]
 800dcfa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800dcfe:	fb0a 440c 	mla	r4, sl, ip, r4
 800dd02:	445c      	add	r4, fp
 800dd04:	46c4      	mov	ip, r8
 800dd06:	b29b      	uxth	r3, r3
 800dd08:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dd0c:	f84c 3b04 	str.w	r3, [ip], #4
 800dd10:	f859 3b04 	ldr.w	r3, [r9], #4
 800dd14:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800dd18:	0c1b      	lsrs	r3, r3, #16
 800dd1a:	fb0a b303 	mla	r3, sl, r3, fp
 800dd1e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800dd22:	454f      	cmp	r7, r9
 800dd24:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800dd28:	d805      	bhi.n	800dd36 <__multiply+0x124>
 800dd2a:	f8c8 3004 	str.w	r3, [r8, #4]
 800dd2e:	3504      	adds	r5, #4
 800dd30:	e79b      	b.n	800dc6a <__multiply+0x58>
 800dd32:	46d4      	mov	ip, sl
 800dd34:	e7b3      	b.n	800dc9e <__multiply+0x8c>
 800dd36:	46e0      	mov	r8, ip
 800dd38:	e7dd      	b.n	800dcf6 <__multiply+0xe4>
 800dd3a:	3e01      	subs	r6, #1
 800dd3c:	e799      	b.n	800dc72 <__multiply+0x60>
	...

0800dd40 <__pow5mult>:
 800dd40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd44:	4615      	mov	r5, r2
 800dd46:	f012 0203 	ands.w	r2, r2, #3
 800dd4a:	4606      	mov	r6, r0
 800dd4c:	460f      	mov	r7, r1
 800dd4e:	d007      	beq.n	800dd60 <__pow5mult+0x20>
 800dd50:	3a01      	subs	r2, #1
 800dd52:	4c21      	ldr	r4, [pc, #132]	; (800ddd8 <__pow5mult+0x98>)
 800dd54:	2300      	movs	r3, #0
 800dd56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dd5a:	f7ff fec8 	bl	800daee <__multadd>
 800dd5e:	4607      	mov	r7, r0
 800dd60:	10ad      	asrs	r5, r5, #2
 800dd62:	d035      	beq.n	800ddd0 <__pow5mult+0x90>
 800dd64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dd66:	b93c      	cbnz	r4, 800dd78 <__pow5mult+0x38>
 800dd68:	2010      	movs	r0, #16
 800dd6a:	f7ff fe6d 	bl	800da48 <malloc>
 800dd6e:	6270      	str	r0, [r6, #36]	; 0x24
 800dd70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dd74:	6004      	str	r4, [r0, #0]
 800dd76:	60c4      	str	r4, [r0, #12]
 800dd78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dd7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dd80:	b94c      	cbnz	r4, 800dd96 <__pow5mult+0x56>
 800dd82:	f240 2171 	movw	r1, #625	; 0x271
 800dd86:	4630      	mov	r0, r6
 800dd88:	f7ff ff3a 	bl	800dc00 <__i2b>
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd92:	4604      	mov	r4, r0
 800dd94:	6003      	str	r3, [r0, #0]
 800dd96:	f04f 0800 	mov.w	r8, #0
 800dd9a:	07eb      	lsls	r3, r5, #31
 800dd9c:	d50a      	bpl.n	800ddb4 <__pow5mult+0x74>
 800dd9e:	4639      	mov	r1, r7
 800dda0:	4622      	mov	r2, r4
 800dda2:	4630      	mov	r0, r6
 800dda4:	f7ff ff35 	bl	800dc12 <__multiply>
 800dda8:	4639      	mov	r1, r7
 800ddaa:	4681      	mov	r9, r0
 800ddac:	4630      	mov	r0, r6
 800ddae:	f7ff fe87 	bl	800dac0 <_Bfree>
 800ddb2:	464f      	mov	r7, r9
 800ddb4:	106d      	asrs	r5, r5, #1
 800ddb6:	d00b      	beq.n	800ddd0 <__pow5mult+0x90>
 800ddb8:	6820      	ldr	r0, [r4, #0]
 800ddba:	b938      	cbnz	r0, 800ddcc <__pow5mult+0x8c>
 800ddbc:	4622      	mov	r2, r4
 800ddbe:	4621      	mov	r1, r4
 800ddc0:	4630      	mov	r0, r6
 800ddc2:	f7ff ff26 	bl	800dc12 <__multiply>
 800ddc6:	6020      	str	r0, [r4, #0]
 800ddc8:	f8c0 8000 	str.w	r8, [r0]
 800ddcc:	4604      	mov	r4, r0
 800ddce:	e7e4      	b.n	800dd9a <__pow5mult+0x5a>
 800ddd0:	4638      	mov	r0, r7
 800ddd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddd6:	bf00      	nop
 800ddd8:	0800f5c8 	.word	0x0800f5c8

0800dddc <__lshift>:
 800dddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde0:	460c      	mov	r4, r1
 800dde2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dde6:	6923      	ldr	r3, [r4, #16]
 800dde8:	6849      	ldr	r1, [r1, #4]
 800ddea:	eb0a 0903 	add.w	r9, sl, r3
 800ddee:	68a3      	ldr	r3, [r4, #8]
 800ddf0:	4607      	mov	r7, r0
 800ddf2:	4616      	mov	r6, r2
 800ddf4:	f109 0501 	add.w	r5, r9, #1
 800ddf8:	42ab      	cmp	r3, r5
 800ddfa:	db32      	blt.n	800de62 <__lshift+0x86>
 800ddfc:	4638      	mov	r0, r7
 800ddfe:	f7ff fe2b 	bl	800da58 <_Balloc>
 800de02:	2300      	movs	r3, #0
 800de04:	4680      	mov	r8, r0
 800de06:	f100 0114 	add.w	r1, r0, #20
 800de0a:	461a      	mov	r2, r3
 800de0c:	4553      	cmp	r3, sl
 800de0e:	db2b      	blt.n	800de68 <__lshift+0x8c>
 800de10:	6920      	ldr	r0, [r4, #16]
 800de12:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800de16:	f104 0314 	add.w	r3, r4, #20
 800de1a:	f016 021f 	ands.w	r2, r6, #31
 800de1e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800de22:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800de26:	d025      	beq.n	800de74 <__lshift+0x98>
 800de28:	f1c2 0e20 	rsb	lr, r2, #32
 800de2c:	2000      	movs	r0, #0
 800de2e:	681e      	ldr	r6, [r3, #0]
 800de30:	468a      	mov	sl, r1
 800de32:	4096      	lsls	r6, r2
 800de34:	4330      	orrs	r0, r6
 800de36:	f84a 0b04 	str.w	r0, [sl], #4
 800de3a:	f853 0b04 	ldr.w	r0, [r3], #4
 800de3e:	459c      	cmp	ip, r3
 800de40:	fa20 f00e 	lsr.w	r0, r0, lr
 800de44:	d814      	bhi.n	800de70 <__lshift+0x94>
 800de46:	6048      	str	r0, [r1, #4]
 800de48:	b108      	cbz	r0, 800de4e <__lshift+0x72>
 800de4a:	f109 0502 	add.w	r5, r9, #2
 800de4e:	3d01      	subs	r5, #1
 800de50:	4638      	mov	r0, r7
 800de52:	f8c8 5010 	str.w	r5, [r8, #16]
 800de56:	4621      	mov	r1, r4
 800de58:	f7ff fe32 	bl	800dac0 <_Bfree>
 800de5c:	4640      	mov	r0, r8
 800de5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de62:	3101      	adds	r1, #1
 800de64:	005b      	lsls	r3, r3, #1
 800de66:	e7c7      	b.n	800ddf8 <__lshift+0x1c>
 800de68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800de6c:	3301      	adds	r3, #1
 800de6e:	e7cd      	b.n	800de0c <__lshift+0x30>
 800de70:	4651      	mov	r1, sl
 800de72:	e7dc      	b.n	800de2e <__lshift+0x52>
 800de74:	3904      	subs	r1, #4
 800de76:	f853 2b04 	ldr.w	r2, [r3], #4
 800de7a:	f841 2f04 	str.w	r2, [r1, #4]!
 800de7e:	459c      	cmp	ip, r3
 800de80:	d8f9      	bhi.n	800de76 <__lshift+0x9a>
 800de82:	e7e4      	b.n	800de4e <__lshift+0x72>

0800de84 <__mcmp>:
 800de84:	6903      	ldr	r3, [r0, #16]
 800de86:	690a      	ldr	r2, [r1, #16]
 800de88:	1a9b      	subs	r3, r3, r2
 800de8a:	b530      	push	{r4, r5, lr}
 800de8c:	d10c      	bne.n	800dea8 <__mcmp+0x24>
 800de8e:	0092      	lsls	r2, r2, #2
 800de90:	3014      	adds	r0, #20
 800de92:	3114      	adds	r1, #20
 800de94:	1884      	adds	r4, r0, r2
 800de96:	4411      	add	r1, r2
 800de98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800de9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dea0:	4295      	cmp	r5, r2
 800dea2:	d003      	beq.n	800deac <__mcmp+0x28>
 800dea4:	d305      	bcc.n	800deb2 <__mcmp+0x2e>
 800dea6:	2301      	movs	r3, #1
 800dea8:	4618      	mov	r0, r3
 800deaa:	bd30      	pop	{r4, r5, pc}
 800deac:	42a0      	cmp	r0, r4
 800deae:	d3f3      	bcc.n	800de98 <__mcmp+0x14>
 800deb0:	e7fa      	b.n	800dea8 <__mcmp+0x24>
 800deb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800deb6:	e7f7      	b.n	800dea8 <__mcmp+0x24>

0800deb8 <__mdiff>:
 800deb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800debc:	460d      	mov	r5, r1
 800debe:	4607      	mov	r7, r0
 800dec0:	4611      	mov	r1, r2
 800dec2:	4628      	mov	r0, r5
 800dec4:	4614      	mov	r4, r2
 800dec6:	f7ff ffdd 	bl	800de84 <__mcmp>
 800deca:	1e06      	subs	r6, r0, #0
 800decc:	d108      	bne.n	800dee0 <__mdiff+0x28>
 800dece:	4631      	mov	r1, r6
 800ded0:	4638      	mov	r0, r7
 800ded2:	f7ff fdc1 	bl	800da58 <_Balloc>
 800ded6:	2301      	movs	r3, #1
 800ded8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dedc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dee0:	bfa4      	itt	ge
 800dee2:	4623      	movge	r3, r4
 800dee4:	462c      	movge	r4, r5
 800dee6:	4638      	mov	r0, r7
 800dee8:	6861      	ldr	r1, [r4, #4]
 800deea:	bfa6      	itte	ge
 800deec:	461d      	movge	r5, r3
 800deee:	2600      	movge	r6, #0
 800def0:	2601      	movlt	r6, #1
 800def2:	f7ff fdb1 	bl	800da58 <_Balloc>
 800def6:	692b      	ldr	r3, [r5, #16]
 800def8:	60c6      	str	r6, [r0, #12]
 800defa:	6926      	ldr	r6, [r4, #16]
 800defc:	f105 0914 	add.w	r9, r5, #20
 800df00:	f104 0214 	add.w	r2, r4, #20
 800df04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800df08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800df0c:	f100 0514 	add.w	r5, r0, #20
 800df10:	f04f 0e00 	mov.w	lr, #0
 800df14:	f852 ab04 	ldr.w	sl, [r2], #4
 800df18:	f859 4b04 	ldr.w	r4, [r9], #4
 800df1c:	fa1e f18a 	uxtah	r1, lr, sl
 800df20:	b2a3      	uxth	r3, r4
 800df22:	1ac9      	subs	r1, r1, r3
 800df24:	0c23      	lsrs	r3, r4, #16
 800df26:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800df2a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800df2e:	b289      	uxth	r1, r1
 800df30:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800df34:	45c8      	cmp	r8, r9
 800df36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800df3a:	4694      	mov	ip, r2
 800df3c:	f845 3b04 	str.w	r3, [r5], #4
 800df40:	d8e8      	bhi.n	800df14 <__mdiff+0x5c>
 800df42:	45bc      	cmp	ip, r7
 800df44:	d304      	bcc.n	800df50 <__mdiff+0x98>
 800df46:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800df4a:	b183      	cbz	r3, 800df6e <__mdiff+0xb6>
 800df4c:	6106      	str	r6, [r0, #16]
 800df4e:	e7c5      	b.n	800dedc <__mdiff+0x24>
 800df50:	f85c 1b04 	ldr.w	r1, [ip], #4
 800df54:	fa1e f381 	uxtah	r3, lr, r1
 800df58:	141a      	asrs	r2, r3, #16
 800df5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800df5e:	b29b      	uxth	r3, r3
 800df60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800df64:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800df68:	f845 3b04 	str.w	r3, [r5], #4
 800df6c:	e7e9      	b.n	800df42 <__mdiff+0x8a>
 800df6e:	3e01      	subs	r6, #1
 800df70:	e7e9      	b.n	800df46 <__mdiff+0x8e>

0800df72 <__d2b>:
 800df72:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800df76:	460e      	mov	r6, r1
 800df78:	2101      	movs	r1, #1
 800df7a:	ec59 8b10 	vmov	r8, r9, d0
 800df7e:	4615      	mov	r5, r2
 800df80:	f7ff fd6a 	bl	800da58 <_Balloc>
 800df84:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800df88:	4607      	mov	r7, r0
 800df8a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800df8e:	bb34      	cbnz	r4, 800dfde <__d2b+0x6c>
 800df90:	9301      	str	r3, [sp, #4]
 800df92:	f1b8 0300 	subs.w	r3, r8, #0
 800df96:	d027      	beq.n	800dfe8 <__d2b+0x76>
 800df98:	a802      	add	r0, sp, #8
 800df9a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800df9e:	f7ff fe00 	bl	800dba2 <__lo0bits>
 800dfa2:	9900      	ldr	r1, [sp, #0]
 800dfa4:	b1f0      	cbz	r0, 800dfe4 <__d2b+0x72>
 800dfa6:	9a01      	ldr	r2, [sp, #4]
 800dfa8:	f1c0 0320 	rsb	r3, r0, #32
 800dfac:	fa02 f303 	lsl.w	r3, r2, r3
 800dfb0:	430b      	orrs	r3, r1
 800dfb2:	40c2      	lsrs	r2, r0
 800dfb4:	617b      	str	r3, [r7, #20]
 800dfb6:	9201      	str	r2, [sp, #4]
 800dfb8:	9b01      	ldr	r3, [sp, #4]
 800dfba:	61bb      	str	r3, [r7, #24]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	bf14      	ite	ne
 800dfc0:	2102      	movne	r1, #2
 800dfc2:	2101      	moveq	r1, #1
 800dfc4:	6139      	str	r1, [r7, #16]
 800dfc6:	b1c4      	cbz	r4, 800dffa <__d2b+0x88>
 800dfc8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800dfcc:	4404      	add	r4, r0
 800dfce:	6034      	str	r4, [r6, #0]
 800dfd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dfd4:	6028      	str	r0, [r5, #0]
 800dfd6:	4638      	mov	r0, r7
 800dfd8:	b003      	add	sp, #12
 800dfda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dfe2:	e7d5      	b.n	800df90 <__d2b+0x1e>
 800dfe4:	6179      	str	r1, [r7, #20]
 800dfe6:	e7e7      	b.n	800dfb8 <__d2b+0x46>
 800dfe8:	a801      	add	r0, sp, #4
 800dfea:	f7ff fdda 	bl	800dba2 <__lo0bits>
 800dfee:	9b01      	ldr	r3, [sp, #4]
 800dff0:	617b      	str	r3, [r7, #20]
 800dff2:	2101      	movs	r1, #1
 800dff4:	6139      	str	r1, [r7, #16]
 800dff6:	3020      	adds	r0, #32
 800dff8:	e7e5      	b.n	800dfc6 <__d2b+0x54>
 800dffa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800dffe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e002:	6030      	str	r0, [r6, #0]
 800e004:	6918      	ldr	r0, [r3, #16]
 800e006:	f7ff fdad 	bl	800db64 <__hi0bits>
 800e00a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e00e:	e7e1      	b.n	800dfd4 <__d2b+0x62>

0800e010 <_calloc_r>:
 800e010:	b538      	push	{r3, r4, r5, lr}
 800e012:	fb02 f401 	mul.w	r4, r2, r1
 800e016:	4621      	mov	r1, r4
 800e018:	f000 f856 	bl	800e0c8 <_malloc_r>
 800e01c:	4605      	mov	r5, r0
 800e01e:	b118      	cbz	r0, 800e028 <_calloc_r+0x18>
 800e020:	4622      	mov	r2, r4
 800e022:	2100      	movs	r1, #0
 800e024:	f7fd fef9 	bl	800be1a <memset>
 800e028:	4628      	mov	r0, r5
 800e02a:	bd38      	pop	{r3, r4, r5, pc}

0800e02c <_free_r>:
 800e02c:	b538      	push	{r3, r4, r5, lr}
 800e02e:	4605      	mov	r5, r0
 800e030:	2900      	cmp	r1, #0
 800e032:	d045      	beq.n	800e0c0 <_free_r+0x94>
 800e034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e038:	1f0c      	subs	r4, r1, #4
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	bfb8      	it	lt
 800e03e:	18e4      	addlt	r4, r4, r3
 800e040:	f000 fa98 	bl	800e574 <__malloc_lock>
 800e044:	4a1f      	ldr	r2, [pc, #124]	; (800e0c4 <_free_r+0x98>)
 800e046:	6813      	ldr	r3, [r2, #0]
 800e048:	4610      	mov	r0, r2
 800e04a:	b933      	cbnz	r3, 800e05a <_free_r+0x2e>
 800e04c:	6063      	str	r3, [r4, #4]
 800e04e:	6014      	str	r4, [r2, #0]
 800e050:	4628      	mov	r0, r5
 800e052:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e056:	f000 ba8e 	b.w	800e576 <__malloc_unlock>
 800e05a:	42a3      	cmp	r3, r4
 800e05c:	d90c      	bls.n	800e078 <_free_r+0x4c>
 800e05e:	6821      	ldr	r1, [r4, #0]
 800e060:	1862      	adds	r2, r4, r1
 800e062:	4293      	cmp	r3, r2
 800e064:	bf04      	itt	eq
 800e066:	681a      	ldreq	r2, [r3, #0]
 800e068:	685b      	ldreq	r3, [r3, #4]
 800e06a:	6063      	str	r3, [r4, #4]
 800e06c:	bf04      	itt	eq
 800e06e:	1852      	addeq	r2, r2, r1
 800e070:	6022      	streq	r2, [r4, #0]
 800e072:	6004      	str	r4, [r0, #0]
 800e074:	e7ec      	b.n	800e050 <_free_r+0x24>
 800e076:	4613      	mov	r3, r2
 800e078:	685a      	ldr	r2, [r3, #4]
 800e07a:	b10a      	cbz	r2, 800e080 <_free_r+0x54>
 800e07c:	42a2      	cmp	r2, r4
 800e07e:	d9fa      	bls.n	800e076 <_free_r+0x4a>
 800e080:	6819      	ldr	r1, [r3, #0]
 800e082:	1858      	adds	r0, r3, r1
 800e084:	42a0      	cmp	r0, r4
 800e086:	d10b      	bne.n	800e0a0 <_free_r+0x74>
 800e088:	6820      	ldr	r0, [r4, #0]
 800e08a:	4401      	add	r1, r0
 800e08c:	1858      	adds	r0, r3, r1
 800e08e:	4282      	cmp	r2, r0
 800e090:	6019      	str	r1, [r3, #0]
 800e092:	d1dd      	bne.n	800e050 <_free_r+0x24>
 800e094:	6810      	ldr	r0, [r2, #0]
 800e096:	6852      	ldr	r2, [r2, #4]
 800e098:	605a      	str	r2, [r3, #4]
 800e09a:	4401      	add	r1, r0
 800e09c:	6019      	str	r1, [r3, #0]
 800e09e:	e7d7      	b.n	800e050 <_free_r+0x24>
 800e0a0:	d902      	bls.n	800e0a8 <_free_r+0x7c>
 800e0a2:	230c      	movs	r3, #12
 800e0a4:	602b      	str	r3, [r5, #0]
 800e0a6:	e7d3      	b.n	800e050 <_free_r+0x24>
 800e0a8:	6820      	ldr	r0, [r4, #0]
 800e0aa:	1821      	adds	r1, r4, r0
 800e0ac:	428a      	cmp	r2, r1
 800e0ae:	bf04      	itt	eq
 800e0b0:	6811      	ldreq	r1, [r2, #0]
 800e0b2:	6852      	ldreq	r2, [r2, #4]
 800e0b4:	6062      	str	r2, [r4, #4]
 800e0b6:	bf04      	itt	eq
 800e0b8:	1809      	addeq	r1, r1, r0
 800e0ba:	6021      	streq	r1, [r4, #0]
 800e0bc:	605c      	str	r4, [r3, #4]
 800e0be:	e7c7      	b.n	800e050 <_free_r+0x24>
 800e0c0:	bd38      	pop	{r3, r4, r5, pc}
 800e0c2:	bf00      	nop
 800e0c4:	20004b18 	.word	0x20004b18

0800e0c8 <_malloc_r>:
 800e0c8:	b570      	push	{r4, r5, r6, lr}
 800e0ca:	1ccd      	adds	r5, r1, #3
 800e0cc:	f025 0503 	bic.w	r5, r5, #3
 800e0d0:	3508      	adds	r5, #8
 800e0d2:	2d0c      	cmp	r5, #12
 800e0d4:	bf38      	it	cc
 800e0d6:	250c      	movcc	r5, #12
 800e0d8:	2d00      	cmp	r5, #0
 800e0da:	4606      	mov	r6, r0
 800e0dc:	db01      	blt.n	800e0e2 <_malloc_r+0x1a>
 800e0de:	42a9      	cmp	r1, r5
 800e0e0:	d903      	bls.n	800e0ea <_malloc_r+0x22>
 800e0e2:	230c      	movs	r3, #12
 800e0e4:	6033      	str	r3, [r6, #0]
 800e0e6:	2000      	movs	r0, #0
 800e0e8:	bd70      	pop	{r4, r5, r6, pc}
 800e0ea:	f000 fa43 	bl	800e574 <__malloc_lock>
 800e0ee:	4a21      	ldr	r2, [pc, #132]	; (800e174 <_malloc_r+0xac>)
 800e0f0:	6814      	ldr	r4, [r2, #0]
 800e0f2:	4621      	mov	r1, r4
 800e0f4:	b991      	cbnz	r1, 800e11c <_malloc_r+0x54>
 800e0f6:	4c20      	ldr	r4, [pc, #128]	; (800e178 <_malloc_r+0xb0>)
 800e0f8:	6823      	ldr	r3, [r4, #0]
 800e0fa:	b91b      	cbnz	r3, 800e104 <_malloc_r+0x3c>
 800e0fc:	4630      	mov	r0, r6
 800e0fe:	f000 f97d 	bl	800e3fc <_sbrk_r>
 800e102:	6020      	str	r0, [r4, #0]
 800e104:	4629      	mov	r1, r5
 800e106:	4630      	mov	r0, r6
 800e108:	f000 f978 	bl	800e3fc <_sbrk_r>
 800e10c:	1c43      	adds	r3, r0, #1
 800e10e:	d124      	bne.n	800e15a <_malloc_r+0x92>
 800e110:	230c      	movs	r3, #12
 800e112:	6033      	str	r3, [r6, #0]
 800e114:	4630      	mov	r0, r6
 800e116:	f000 fa2e 	bl	800e576 <__malloc_unlock>
 800e11a:	e7e4      	b.n	800e0e6 <_malloc_r+0x1e>
 800e11c:	680b      	ldr	r3, [r1, #0]
 800e11e:	1b5b      	subs	r3, r3, r5
 800e120:	d418      	bmi.n	800e154 <_malloc_r+0x8c>
 800e122:	2b0b      	cmp	r3, #11
 800e124:	d90f      	bls.n	800e146 <_malloc_r+0x7e>
 800e126:	600b      	str	r3, [r1, #0]
 800e128:	50cd      	str	r5, [r1, r3]
 800e12a:	18cc      	adds	r4, r1, r3
 800e12c:	4630      	mov	r0, r6
 800e12e:	f000 fa22 	bl	800e576 <__malloc_unlock>
 800e132:	f104 000b 	add.w	r0, r4, #11
 800e136:	1d23      	adds	r3, r4, #4
 800e138:	f020 0007 	bic.w	r0, r0, #7
 800e13c:	1ac3      	subs	r3, r0, r3
 800e13e:	d0d3      	beq.n	800e0e8 <_malloc_r+0x20>
 800e140:	425a      	negs	r2, r3
 800e142:	50e2      	str	r2, [r4, r3]
 800e144:	e7d0      	b.n	800e0e8 <_malloc_r+0x20>
 800e146:	428c      	cmp	r4, r1
 800e148:	684b      	ldr	r3, [r1, #4]
 800e14a:	bf16      	itet	ne
 800e14c:	6063      	strne	r3, [r4, #4]
 800e14e:	6013      	streq	r3, [r2, #0]
 800e150:	460c      	movne	r4, r1
 800e152:	e7eb      	b.n	800e12c <_malloc_r+0x64>
 800e154:	460c      	mov	r4, r1
 800e156:	6849      	ldr	r1, [r1, #4]
 800e158:	e7cc      	b.n	800e0f4 <_malloc_r+0x2c>
 800e15a:	1cc4      	adds	r4, r0, #3
 800e15c:	f024 0403 	bic.w	r4, r4, #3
 800e160:	42a0      	cmp	r0, r4
 800e162:	d005      	beq.n	800e170 <_malloc_r+0xa8>
 800e164:	1a21      	subs	r1, r4, r0
 800e166:	4630      	mov	r0, r6
 800e168:	f000 f948 	bl	800e3fc <_sbrk_r>
 800e16c:	3001      	adds	r0, #1
 800e16e:	d0cf      	beq.n	800e110 <_malloc_r+0x48>
 800e170:	6025      	str	r5, [r4, #0]
 800e172:	e7db      	b.n	800e12c <_malloc_r+0x64>
 800e174:	20004b18 	.word	0x20004b18
 800e178:	20004b1c 	.word	0x20004b1c

0800e17c <__sfputc_r>:
 800e17c:	6893      	ldr	r3, [r2, #8]
 800e17e:	3b01      	subs	r3, #1
 800e180:	2b00      	cmp	r3, #0
 800e182:	b410      	push	{r4}
 800e184:	6093      	str	r3, [r2, #8]
 800e186:	da08      	bge.n	800e19a <__sfputc_r+0x1e>
 800e188:	6994      	ldr	r4, [r2, #24]
 800e18a:	42a3      	cmp	r3, r4
 800e18c:	db01      	blt.n	800e192 <__sfputc_r+0x16>
 800e18e:	290a      	cmp	r1, #10
 800e190:	d103      	bne.n	800e19a <__sfputc_r+0x1e>
 800e192:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e196:	f7fe bb65 	b.w	800c864 <__swbuf_r>
 800e19a:	6813      	ldr	r3, [r2, #0]
 800e19c:	1c58      	adds	r0, r3, #1
 800e19e:	6010      	str	r0, [r2, #0]
 800e1a0:	7019      	strb	r1, [r3, #0]
 800e1a2:	4608      	mov	r0, r1
 800e1a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1a8:	4770      	bx	lr

0800e1aa <__sfputs_r>:
 800e1aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ac:	4606      	mov	r6, r0
 800e1ae:	460f      	mov	r7, r1
 800e1b0:	4614      	mov	r4, r2
 800e1b2:	18d5      	adds	r5, r2, r3
 800e1b4:	42ac      	cmp	r4, r5
 800e1b6:	d101      	bne.n	800e1bc <__sfputs_r+0x12>
 800e1b8:	2000      	movs	r0, #0
 800e1ba:	e007      	b.n	800e1cc <__sfputs_r+0x22>
 800e1bc:	463a      	mov	r2, r7
 800e1be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1c2:	4630      	mov	r0, r6
 800e1c4:	f7ff ffda 	bl	800e17c <__sfputc_r>
 800e1c8:	1c43      	adds	r3, r0, #1
 800e1ca:	d1f3      	bne.n	800e1b4 <__sfputs_r+0xa>
 800e1cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e1d0 <_vfiprintf_r>:
 800e1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1d4:	460c      	mov	r4, r1
 800e1d6:	b09d      	sub	sp, #116	; 0x74
 800e1d8:	4617      	mov	r7, r2
 800e1da:	461d      	mov	r5, r3
 800e1dc:	4606      	mov	r6, r0
 800e1de:	b118      	cbz	r0, 800e1e8 <_vfiprintf_r+0x18>
 800e1e0:	6983      	ldr	r3, [r0, #24]
 800e1e2:	b90b      	cbnz	r3, 800e1e8 <_vfiprintf_r+0x18>
 800e1e4:	f7ff fb34 	bl	800d850 <__sinit>
 800e1e8:	4b7c      	ldr	r3, [pc, #496]	; (800e3dc <_vfiprintf_r+0x20c>)
 800e1ea:	429c      	cmp	r4, r3
 800e1ec:	d158      	bne.n	800e2a0 <_vfiprintf_r+0xd0>
 800e1ee:	6874      	ldr	r4, [r6, #4]
 800e1f0:	89a3      	ldrh	r3, [r4, #12]
 800e1f2:	0718      	lsls	r0, r3, #28
 800e1f4:	d55e      	bpl.n	800e2b4 <_vfiprintf_r+0xe4>
 800e1f6:	6923      	ldr	r3, [r4, #16]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d05b      	beq.n	800e2b4 <_vfiprintf_r+0xe4>
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	9309      	str	r3, [sp, #36]	; 0x24
 800e200:	2320      	movs	r3, #32
 800e202:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e206:	2330      	movs	r3, #48	; 0x30
 800e208:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e20c:	9503      	str	r5, [sp, #12]
 800e20e:	f04f 0b01 	mov.w	fp, #1
 800e212:	46b8      	mov	r8, r7
 800e214:	4645      	mov	r5, r8
 800e216:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e21a:	b10b      	cbz	r3, 800e220 <_vfiprintf_r+0x50>
 800e21c:	2b25      	cmp	r3, #37	; 0x25
 800e21e:	d154      	bne.n	800e2ca <_vfiprintf_r+0xfa>
 800e220:	ebb8 0a07 	subs.w	sl, r8, r7
 800e224:	d00b      	beq.n	800e23e <_vfiprintf_r+0x6e>
 800e226:	4653      	mov	r3, sl
 800e228:	463a      	mov	r2, r7
 800e22a:	4621      	mov	r1, r4
 800e22c:	4630      	mov	r0, r6
 800e22e:	f7ff ffbc 	bl	800e1aa <__sfputs_r>
 800e232:	3001      	adds	r0, #1
 800e234:	f000 80c2 	beq.w	800e3bc <_vfiprintf_r+0x1ec>
 800e238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e23a:	4453      	add	r3, sl
 800e23c:	9309      	str	r3, [sp, #36]	; 0x24
 800e23e:	f898 3000 	ldrb.w	r3, [r8]
 800e242:	2b00      	cmp	r3, #0
 800e244:	f000 80ba 	beq.w	800e3bc <_vfiprintf_r+0x1ec>
 800e248:	2300      	movs	r3, #0
 800e24a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e24e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e252:	9304      	str	r3, [sp, #16]
 800e254:	9307      	str	r3, [sp, #28]
 800e256:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e25a:	931a      	str	r3, [sp, #104]	; 0x68
 800e25c:	46a8      	mov	r8, r5
 800e25e:	2205      	movs	r2, #5
 800e260:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e264:	485e      	ldr	r0, [pc, #376]	; (800e3e0 <_vfiprintf_r+0x210>)
 800e266:	f7f1 ffe3 	bl	8000230 <memchr>
 800e26a:	9b04      	ldr	r3, [sp, #16]
 800e26c:	bb78      	cbnz	r0, 800e2ce <_vfiprintf_r+0xfe>
 800e26e:	06d9      	lsls	r1, r3, #27
 800e270:	bf44      	itt	mi
 800e272:	2220      	movmi	r2, #32
 800e274:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e278:	071a      	lsls	r2, r3, #28
 800e27a:	bf44      	itt	mi
 800e27c:	222b      	movmi	r2, #43	; 0x2b
 800e27e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e282:	782a      	ldrb	r2, [r5, #0]
 800e284:	2a2a      	cmp	r2, #42	; 0x2a
 800e286:	d02a      	beq.n	800e2de <_vfiprintf_r+0x10e>
 800e288:	9a07      	ldr	r2, [sp, #28]
 800e28a:	46a8      	mov	r8, r5
 800e28c:	2000      	movs	r0, #0
 800e28e:	250a      	movs	r5, #10
 800e290:	4641      	mov	r1, r8
 800e292:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e296:	3b30      	subs	r3, #48	; 0x30
 800e298:	2b09      	cmp	r3, #9
 800e29a:	d969      	bls.n	800e370 <_vfiprintf_r+0x1a0>
 800e29c:	b360      	cbz	r0, 800e2f8 <_vfiprintf_r+0x128>
 800e29e:	e024      	b.n	800e2ea <_vfiprintf_r+0x11a>
 800e2a0:	4b50      	ldr	r3, [pc, #320]	; (800e3e4 <_vfiprintf_r+0x214>)
 800e2a2:	429c      	cmp	r4, r3
 800e2a4:	d101      	bne.n	800e2aa <_vfiprintf_r+0xda>
 800e2a6:	68b4      	ldr	r4, [r6, #8]
 800e2a8:	e7a2      	b.n	800e1f0 <_vfiprintf_r+0x20>
 800e2aa:	4b4f      	ldr	r3, [pc, #316]	; (800e3e8 <_vfiprintf_r+0x218>)
 800e2ac:	429c      	cmp	r4, r3
 800e2ae:	bf08      	it	eq
 800e2b0:	68f4      	ldreq	r4, [r6, #12]
 800e2b2:	e79d      	b.n	800e1f0 <_vfiprintf_r+0x20>
 800e2b4:	4621      	mov	r1, r4
 800e2b6:	4630      	mov	r0, r6
 800e2b8:	f7fe fb26 	bl	800c908 <__swsetup_r>
 800e2bc:	2800      	cmp	r0, #0
 800e2be:	d09d      	beq.n	800e1fc <_vfiprintf_r+0x2c>
 800e2c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e2c4:	b01d      	add	sp, #116	; 0x74
 800e2c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2ca:	46a8      	mov	r8, r5
 800e2cc:	e7a2      	b.n	800e214 <_vfiprintf_r+0x44>
 800e2ce:	4a44      	ldr	r2, [pc, #272]	; (800e3e0 <_vfiprintf_r+0x210>)
 800e2d0:	1a80      	subs	r0, r0, r2
 800e2d2:	fa0b f000 	lsl.w	r0, fp, r0
 800e2d6:	4318      	orrs	r0, r3
 800e2d8:	9004      	str	r0, [sp, #16]
 800e2da:	4645      	mov	r5, r8
 800e2dc:	e7be      	b.n	800e25c <_vfiprintf_r+0x8c>
 800e2de:	9a03      	ldr	r2, [sp, #12]
 800e2e0:	1d11      	adds	r1, r2, #4
 800e2e2:	6812      	ldr	r2, [r2, #0]
 800e2e4:	9103      	str	r1, [sp, #12]
 800e2e6:	2a00      	cmp	r2, #0
 800e2e8:	db01      	blt.n	800e2ee <_vfiprintf_r+0x11e>
 800e2ea:	9207      	str	r2, [sp, #28]
 800e2ec:	e004      	b.n	800e2f8 <_vfiprintf_r+0x128>
 800e2ee:	4252      	negs	r2, r2
 800e2f0:	f043 0302 	orr.w	r3, r3, #2
 800e2f4:	9207      	str	r2, [sp, #28]
 800e2f6:	9304      	str	r3, [sp, #16]
 800e2f8:	f898 3000 	ldrb.w	r3, [r8]
 800e2fc:	2b2e      	cmp	r3, #46	; 0x2e
 800e2fe:	d10e      	bne.n	800e31e <_vfiprintf_r+0x14e>
 800e300:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e304:	2b2a      	cmp	r3, #42	; 0x2a
 800e306:	d138      	bne.n	800e37a <_vfiprintf_r+0x1aa>
 800e308:	9b03      	ldr	r3, [sp, #12]
 800e30a:	1d1a      	adds	r2, r3, #4
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	9203      	str	r2, [sp, #12]
 800e310:	2b00      	cmp	r3, #0
 800e312:	bfb8      	it	lt
 800e314:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e318:	f108 0802 	add.w	r8, r8, #2
 800e31c:	9305      	str	r3, [sp, #20]
 800e31e:	4d33      	ldr	r5, [pc, #204]	; (800e3ec <_vfiprintf_r+0x21c>)
 800e320:	f898 1000 	ldrb.w	r1, [r8]
 800e324:	2203      	movs	r2, #3
 800e326:	4628      	mov	r0, r5
 800e328:	f7f1 ff82 	bl	8000230 <memchr>
 800e32c:	b140      	cbz	r0, 800e340 <_vfiprintf_r+0x170>
 800e32e:	2340      	movs	r3, #64	; 0x40
 800e330:	1b40      	subs	r0, r0, r5
 800e332:	fa03 f000 	lsl.w	r0, r3, r0
 800e336:	9b04      	ldr	r3, [sp, #16]
 800e338:	4303      	orrs	r3, r0
 800e33a:	f108 0801 	add.w	r8, r8, #1
 800e33e:	9304      	str	r3, [sp, #16]
 800e340:	f898 1000 	ldrb.w	r1, [r8]
 800e344:	482a      	ldr	r0, [pc, #168]	; (800e3f0 <_vfiprintf_r+0x220>)
 800e346:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e34a:	2206      	movs	r2, #6
 800e34c:	f108 0701 	add.w	r7, r8, #1
 800e350:	f7f1 ff6e 	bl	8000230 <memchr>
 800e354:	2800      	cmp	r0, #0
 800e356:	d037      	beq.n	800e3c8 <_vfiprintf_r+0x1f8>
 800e358:	4b26      	ldr	r3, [pc, #152]	; (800e3f4 <_vfiprintf_r+0x224>)
 800e35a:	bb1b      	cbnz	r3, 800e3a4 <_vfiprintf_r+0x1d4>
 800e35c:	9b03      	ldr	r3, [sp, #12]
 800e35e:	3307      	adds	r3, #7
 800e360:	f023 0307 	bic.w	r3, r3, #7
 800e364:	3308      	adds	r3, #8
 800e366:	9303      	str	r3, [sp, #12]
 800e368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e36a:	444b      	add	r3, r9
 800e36c:	9309      	str	r3, [sp, #36]	; 0x24
 800e36e:	e750      	b.n	800e212 <_vfiprintf_r+0x42>
 800e370:	fb05 3202 	mla	r2, r5, r2, r3
 800e374:	2001      	movs	r0, #1
 800e376:	4688      	mov	r8, r1
 800e378:	e78a      	b.n	800e290 <_vfiprintf_r+0xc0>
 800e37a:	2300      	movs	r3, #0
 800e37c:	f108 0801 	add.w	r8, r8, #1
 800e380:	9305      	str	r3, [sp, #20]
 800e382:	4619      	mov	r1, r3
 800e384:	250a      	movs	r5, #10
 800e386:	4640      	mov	r0, r8
 800e388:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e38c:	3a30      	subs	r2, #48	; 0x30
 800e38e:	2a09      	cmp	r2, #9
 800e390:	d903      	bls.n	800e39a <_vfiprintf_r+0x1ca>
 800e392:	2b00      	cmp	r3, #0
 800e394:	d0c3      	beq.n	800e31e <_vfiprintf_r+0x14e>
 800e396:	9105      	str	r1, [sp, #20]
 800e398:	e7c1      	b.n	800e31e <_vfiprintf_r+0x14e>
 800e39a:	fb05 2101 	mla	r1, r5, r1, r2
 800e39e:	2301      	movs	r3, #1
 800e3a0:	4680      	mov	r8, r0
 800e3a2:	e7f0      	b.n	800e386 <_vfiprintf_r+0x1b6>
 800e3a4:	ab03      	add	r3, sp, #12
 800e3a6:	9300      	str	r3, [sp, #0]
 800e3a8:	4622      	mov	r2, r4
 800e3aa:	4b13      	ldr	r3, [pc, #76]	; (800e3f8 <_vfiprintf_r+0x228>)
 800e3ac:	a904      	add	r1, sp, #16
 800e3ae:	4630      	mov	r0, r6
 800e3b0:	f7fd fdd0 	bl	800bf54 <_printf_float>
 800e3b4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e3b8:	4681      	mov	r9, r0
 800e3ba:	d1d5      	bne.n	800e368 <_vfiprintf_r+0x198>
 800e3bc:	89a3      	ldrh	r3, [r4, #12]
 800e3be:	065b      	lsls	r3, r3, #25
 800e3c0:	f53f af7e 	bmi.w	800e2c0 <_vfiprintf_r+0xf0>
 800e3c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e3c6:	e77d      	b.n	800e2c4 <_vfiprintf_r+0xf4>
 800e3c8:	ab03      	add	r3, sp, #12
 800e3ca:	9300      	str	r3, [sp, #0]
 800e3cc:	4622      	mov	r2, r4
 800e3ce:	4b0a      	ldr	r3, [pc, #40]	; (800e3f8 <_vfiprintf_r+0x228>)
 800e3d0:	a904      	add	r1, sp, #16
 800e3d2:	4630      	mov	r0, r6
 800e3d4:	f7fe f874 	bl	800c4c0 <_printf_i>
 800e3d8:	e7ec      	b.n	800e3b4 <_vfiprintf_r+0x1e4>
 800e3da:	bf00      	nop
 800e3dc:	0800f498 	.word	0x0800f498
 800e3e0:	0800f5d4 	.word	0x0800f5d4
 800e3e4:	0800f4b8 	.word	0x0800f4b8
 800e3e8:	0800f478 	.word	0x0800f478
 800e3ec:	0800f5da 	.word	0x0800f5da
 800e3f0:	0800f5de 	.word	0x0800f5de
 800e3f4:	0800bf55 	.word	0x0800bf55
 800e3f8:	0800e1ab 	.word	0x0800e1ab

0800e3fc <_sbrk_r>:
 800e3fc:	b538      	push	{r3, r4, r5, lr}
 800e3fe:	4c06      	ldr	r4, [pc, #24]	; (800e418 <_sbrk_r+0x1c>)
 800e400:	2300      	movs	r3, #0
 800e402:	4605      	mov	r5, r0
 800e404:	4608      	mov	r0, r1
 800e406:	6023      	str	r3, [r4, #0]
 800e408:	f7f5 fa60 	bl	80038cc <_sbrk>
 800e40c:	1c43      	adds	r3, r0, #1
 800e40e:	d102      	bne.n	800e416 <_sbrk_r+0x1a>
 800e410:	6823      	ldr	r3, [r4, #0]
 800e412:	b103      	cbz	r3, 800e416 <_sbrk_r+0x1a>
 800e414:	602b      	str	r3, [r5, #0]
 800e416:	bd38      	pop	{r3, r4, r5, pc}
 800e418:	200051c4 	.word	0x200051c4

0800e41c <__sread>:
 800e41c:	b510      	push	{r4, lr}
 800e41e:	460c      	mov	r4, r1
 800e420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e424:	f000 f8a8 	bl	800e578 <_read_r>
 800e428:	2800      	cmp	r0, #0
 800e42a:	bfab      	itete	ge
 800e42c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e42e:	89a3      	ldrhlt	r3, [r4, #12]
 800e430:	181b      	addge	r3, r3, r0
 800e432:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e436:	bfac      	ite	ge
 800e438:	6563      	strge	r3, [r4, #84]	; 0x54
 800e43a:	81a3      	strhlt	r3, [r4, #12]
 800e43c:	bd10      	pop	{r4, pc}

0800e43e <__swrite>:
 800e43e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e442:	461f      	mov	r7, r3
 800e444:	898b      	ldrh	r3, [r1, #12]
 800e446:	05db      	lsls	r3, r3, #23
 800e448:	4605      	mov	r5, r0
 800e44a:	460c      	mov	r4, r1
 800e44c:	4616      	mov	r6, r2
 800e44e:	d505      	bpl.n	800e45c <__swrite+0x1e>
 800e450:	2302      	movs	r3, #2
 800e452:	2200      	movs	r2, #0
 800e454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e458:	f000 f868 	bl	800e52c <_lseek_r>
 800e45c:	89a3      	ldrh	r3, [r4, #12]
 800e45e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e462:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e466:	81a3      	strh	r3, [r4, #12]
 800e468:	4632      	mov	r2, r6
 800e46a:	463b      	mov	r3, r7
 800e46c:	4628      	mov	r0, r5
 800e46e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e472:	f000 b817 	b.w	800e4a4 <_write_r>

0800e476 <__sseek>:
 800e476:	b510      	push	{r4, lr}
 800e478:	460c      	mov	r4, r1
 800e47a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e47e:	f000 f855 	bl	800e52c <_lseek_r>
 800e482:	1c43      	adds	r3, r0, #1
 800e484:	89a3      	ldrh	r3, [r4, #12]
 800e486:	bf15      	itete	ne
 800e488:	6560      	strne	r0, [r4, #84]	; 0x54
 800e48a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e48e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e492:	81a3      	strheq	r3, [r4, #12]
 800e494:	bf18      	it	ne
 800e496:	81a3      	strhne	r3, [r4, #12]
 800e498:	bd10      	pop	{r4, pc}

0800e49a <__sclose>:
 800e49a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e49e:	f000 b813 	b.w	800e4c8 <_close_r>
	...

0800e4a4 <_write_r>:
 800e4a4:	b538      	push	{r3, r4, r5, lr}
 800e4a6:	4c07      	ldr	r4, [pc, #28]	; (800e4c4 <_write_r+0x20>)
 800e4a8:	4605      	mov	r5, r0
 800e4aa:	4608      	mov	r0, r1
 800e4ac:	4611      	mov	r1, r2
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	6022      	str	r2, [r4, #0]
 800e4b2:	461a      	mov	r2, r3
 800e4b4:	f7f5 f9b9 	bl	800382a <_write>
 800e4b8:	1c43      	adds	r3, r0, #1
 800e4ba:	d102      	bne.n	800e4c2 <_write_r+0x1e>
 800e4bc:	6823      	ldr	r3, [r4, #0]
 800e4be:	b103      	cbz	r3, 800e4c2 <_write_r+0x1e>
 800e4c0:	602b      	str	r3, [r5, #0]
 800e4c2:	bd38      	pop	{r3, r4, r5, pc}
 800e4c4:	200051c4 	.word	0x200051c4

0800e4c8 <_close_r>:
 800e4c8:	b538      	push	{r3, r4, r5, lr}
 800e4ca:	4c06      	ldr	r4, [pc, #24]	; (800e4e4 <_close_r+0x1c>)
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	4605      	mov	r5, r0
 800e4d0:	4608      	mov	r0, r1
 800e4d2:	6023      	str	r3, [r4, #0]
 800e4d4:	f7f5 f9c5 	bl	8003862 <_close>
 800e4d8:	1c43      	adds	r3, r0, #1
 800e4da:	d102      	bne.n	800e4e2 <_close_r+0x1a>
 800e4dc:	6823      	ldr	r3, [r4, #0]
 800e4de:	b103      	cbz	r3, 800e4e2 <_close_r+0x1a>
 800e4e0:	602b      	str	r3, [r5, #0]
 800e4e2:	bd38      	pop	{r3, r4, r5, pc}
 800e4e4:	200051c4 	.word	0x200051c4

0800e4e8 <_fstat_r>:
 800e4e8:	b538      	push	{r3, r4, r5, lr}
 800e4ea:	4c07      	ldr	r4, [pc, #28]	; (800e508 <_fstat_r+0x20>)
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	4605      	mov	r5, r0
 800e4f0:	4608      	mov	r0, r1
 800e4f2:	4611      	mov	r1, r2
 800e4f4:	6023      	str	r3, [r4, #0]
 800e4f6:	f7f5 f9c0 	bl	800387a <_fstat>
 800e4fa:	1c43      	adds	r3, r0, #1
 800e4fc:	d102      	bne.n	800e504 <_fstat_r+0x1c>
 800e4fe:	6823      	ldr	r3, [r4, #0]
 800e500:	b103      	cbz	r3, 800e504 <_fstat_r+0x1c>
 800e502:	602b      	str	r3, [r5, #0]
 800e504:	bd38      	pop	{r3, r4, r5, pc}
 800e506:	bf00      	nop
 800e508:	200051c4 	.word	0x200051c4

0800e50c <_isatty_r>:
 800e50c:	b538      	push	{r3, r4, r5, lr}
 800e50e:	4c06      	ldr	r4, [pc, #24]	; (800e528 <_isatty_r+0x1c>)
 800e510:	2300      	movs	r3, #0
 800e512:	4605      	mov	r5, r0
 800e514:	4608      	mov	r0, r1
 800e516:	6023      	str	r3, [r4, #0]
 800e518:	f7f5 f9bf 	bl	800389a <_isatty>
 800e51c:	1c43      	adds	r3, r0, #1
 800e51e:	d102      	bne.n	800e526 <_isatty_r+0x1a>
 800e520:	6823      	ldr	r3, [r4, #0]
 800e522:	b103      	cbz	r3, 800e526 <_isatty_r+0x1a>
 800e524:	602b      	str	r3, [r5, #0]
 800e526:	bd38      	pop	{r3, r4, r5, pc}
 800e528:	200051c4 	.word	0x200051c4

0800e52c <_lseek_r>:
 800e52c:	b538      	push	{r3, r4, r5, lr}
 800e52e:	4c07      	ldr	r4, [pc, #28]	; (800e54c <_lseek_r+0x20>)
 800e530:	4605      	mov	r5, r0
 800e532:	4608      	mov	r0, r1
 800e534:	4611      	mov	r1, r2
 800e536:	2200      	movs	r2, #0
 800e538:	6022      	str	r2, [r4, #0]
 800e53a:	461a      	mov	r2, r3
 800e53c:	f7f5 f9b8 	bl	80038b0 <_lseek>
 800e540:	1c43      	adds	r3, r0, #1
 800e542:	d102      	bne.n	800e54a <_lseek_r+0x1e>
 800e544:	6823      	ldr	r3, [r4, #0]
 800e546:	b103      	cbz	r3, 800e54a <_lseek_r+0x1e>
 800e548:	602b      	str	r3, [r5, #0]
 800e54a:	bd38      	pop	{r3, r4, r5, pc}
 800e54c:	200051c4 	.word	0x200051c4

0800e550 <__ascii_mbtowc>:
 800e550:	b082      	sub	sp, #8
 800e552:	b901      	cbnz	r1, 800e556 <__ascii_mbtowc+0x6>
 800e554:	a901      	add	r1, sp, #4
 800e556:	b142      	cbz	r2, 800e56a <__ascii_mbtowc+0x1a>
 800e558:	b14b      	cbz	r3, 800e56e <__ascii_mbtowc+0x1e>
 800e55a:	7813      	ldrb	r3, [r2, #0]
 800e55c:	600b      	str	r3, [r1, #0]
 800e55e:	7812      	ldrb	r2, [r2, #0]
 800e560:	1c10      	adds	r0, r2, #0
 800e562:	bf18      	it	ne
 800e564:	2001      	movne	r0, #1
 800e566:	b002      	add	sp, #8
 800e568:	4770      	bx	lr
 800e56a:	4610      	mov	r0, r2
 800e56c:	e7fb      	b.n	800e566 <__ascii_mbtowc+0x16>
 800e56e:	f06f 0001 	mvn.w	r0, #1
 800e572:	e7f8      	b.n	800e566 <__ascii_mbtowc+0x16>

0800e574 <__malloc_lock>:
 800e574:	4770      	bx	lr

0800e576 <__malloc_unlock>:
 800e576:	4770      	bx	lr

0800e578 <_read_r>:
 800e578:	b538      	push	{r3, r4, r5, lr}
 800e57a:	4c07      	ldr	r4, [pc, #28]	; (800e598 <_read_r+0x20>)
 800e57c:	4605      	mov	r5, r0
 800e57e:	4608      	mov	r0, r1
 800e580:	4611      	mov	r1, r2
 800e582:	2200      	movs	r2, #0
 800e584:	6022      	str	r2, [r4, #0]
 800e586:	461a      	mov	r2, r3
 800e588:	f7f5 f932 	bl	80037f0 <_read>
 800e58c:	1c43      	adds	r3, r0, #1
 800e58e:	d102      	bne.n	800e596 <_read_r+0x1e>
 800e590:	6823      	ldr	r3, [r4, #0]
 800e592:	b103      	cbz	r3, 800e596 <_read_r+0x1e>
 800e594:	602b      	str	r3, [r5, #0]
 800e596:	bd38      	pop	{r3, r4, r5, pc}
 800e598:	200051c4 	.word	0x200051c4

0800e59c <__ascii_wctomb>:
 800e59c:	b149      	cbz	r1, 800e5b2 <__ascii_wctomb+0x16>
 800e59e:	2aff      	cmp	r2, #255	; 0xff
 800e5a0:	bf85      	ittet	hi
 800e5a2:	238a      	movhi	r3, #138	; 0x8a
 800e5a4:	6003      	strhi	r3, [r0, #0]
 800e5a6:	700a      	strbls	r2, [r1, #0]
 800e5a8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e5ac:	bf98      	it	ls
 800e5ae:	2001      	movls	r0, #1
 800e5b0:	4770      	bx	lr
 800e5b2:	4608      	mov	r0, r1
 800e5b4:	4770      	bx	lr
	...

0800e5b8 <_init>:
 800e5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5ba:	bf00      	nop
 800e5bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5be:	bc08      	pop	{r3}
 800e5c0:	469e      	mov	lr, r3
 800e5c2:	4770      	bx	lr

0800e5c4 <_fini>:
 800e5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5c6:	bf00      	nop
 800e5c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ca:	bc08      	pop	{r3}
 800e5cc:	469e      	mov	lr, r3
 800e5ce:	4770      	bx	lr
