

================================================================
== Vitis HLS Report for 'spmv_Pipeline_spmv_2'
================================================================
* Date:           Thu May 30 11:14:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spmv_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_2  |        ?|        ?|        13|          4|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     144|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|     744|     985|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     102|    -|
|Register         |        -|     -|     397|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    14|    1141|    1231|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U2   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  203|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  14|  744|  985|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_142_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln16_fu_137_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 144|         129|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |j_fu_44                           |   9|          2|   64|        128|
    |sum_fu_40                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 102|         23|  199|        401|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Si_reg_238                        |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_199                 |   1|   0|    1|          0|
    |icmp_ln16_reg_199_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_fu_44                           |  64|   0|   64|          0|
    |sum_fu_40                         |  64|   0|   64|          0|
    |val_r_load_reg_213                |  64|   0|   64|          0|
    |vec_load_reg_223                  |  64|   0|   64|          0|
    |wide_trip_count_cast_reg_194      |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 397|   0|  397|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|sext_ln16        |   in|   32|     ap_none|             sext_ln16|        scalar|
|wide_trip_count  |   in|   32|     ap_none|       wide_trip_count|        scalar|
|val_r_address0   |  out|   11|   ap_memory|                 val_r|         array|
|val_r_ce0        |  out|    1|   ap_memory|                 val_r|         array|
|val_r_q0         |   in|   64|   ap_memory|                 val_r|         array|
|cols_address0    |  out|   11|   ap_memory|                  cols|         array|
|cols_ce0         |  out|    1|   ap_memory|                  cols|         array|
|cols_q0          |   in|   32|   ap_memory|                  cols|         array|
|vec_address0     |  out|    9|   ap_memory|                   vec|         array|
|vec_ce0          |  out|    1|   ap_memory|                   vec|         array|
|vec_q0           |   in|   64|   ap_memory|                   vec|         array|
|sum_out          |  out|   64|      ap_vld|               sum_out|       pointer|
|sum_out_ap_vld   |  out|    1|      ap_vld|               sum_out|       pointer|
+-----------------+-----+-----+------------+----------------------+--------------+

