
*** Running vivado
    with args -log u96v2_arbutterfly_PWM_w_Int_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_arbutterfly_PWM_w_Int_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96v2_arbutterfly_PWM_w_Int_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top u96v2_arbutterfly_PWM_w_Int_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2602.215 ; gain = 30.902 ; free physical = 1295 ; free virtual = 16119
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_arbutterfly_PWM_w_Int_0_0' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ip/u96v2_arbutterfly_PWM_w_Int_0_0/synth/u96v2_arbutterfly_PWM_w_Int_0_0.vhd:86]
	Parameter PWM_PERIOD bound to: 20 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_w_Int' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int.vhd:5' bound to instance 'U0' of component 'PWM_w_Int' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ip/u96v2_arbutterfly_PWM_w_Int_0_0/synth/u96v2_arbutterfly_PWM_w_Int_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'PWM_w_Int' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int.vhd:52]
	Parameter PWM_PERIOD bound to: 20 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_w_Int_S00_AXI' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int_S00_AXI.vhd:5' bound to instance 'PWM_w_Int_S00_AXI_inst' of component 'PWM_w_Int_S00_AXI' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int.vhd:107]
INFO: [Synth 8-638] synthesizing module 'PWM_w_Int_S00_AXI' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int_S00_AXI.vhd:218]
INFO: [Synth 8-226] default block is never used [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int_S00_AXI.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'PWM_w_Int_S00_AXI' (1#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int_S00_AXI.vhd:86]
	Parameter period bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Controller_Int' declared at '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/verilog/PWM_Controller_Int.v:25' bound to instance 'PWM_Controller_Int_Inst' of component 'PWM_Controller_Int' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int.vhd:139]
INFO: [Synth 8-6157] synthesizing module 'PWM_Controller_Int' [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/verilog/PWM_Controller_Int.v:25]
	Parameter period bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PWM_Controller_Int' (2#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/verilog/PWM_Controller_Int.v:25]
INFO: [Synth 8-256] done synthesizing module 'PWM_w_Int' (3#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ipshared/d813/hdl/vhdl/PWM_w_Int.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'u96v2_arbutterfly_PWM_w_Int_0_0' (4#1) [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.gen/sources_1/bd/u96v2_arbutterfly/ip/u96v2_arbutterfly_PWM_w_Int_0_0/synth/u96v2_arbutterfly_PWM_w_Int_0_0.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2648.121 ; gain = 76.809 ; free physical = 2075 ; free virtual = 16905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.965 ; gain = 95.652 ; free physical = 2068 ; free virtual = 16899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.965 ; gain = 95.652 ; free physical = 2068 ; free virtual = 16899
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.965 ; gain = 0.000 ; free physical = 2064 ; free virtual = 16894
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.887 ; gain = 0.000 ; free physical = 1960 ; free virtual = 16834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2794.699 ; gain = 23.812 ; free physical = 1969 ; free virtual = 16874
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2794.699 ; gain = 223.387 ; free physical = 1993 ; free virtual = 16917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2794.699 ; gain = 223.387 ; free physical = 1993 ; free virtual = 16917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2794.699 ; gain = 223.387 ; free physical = 1993 ; free virtual = 16917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2794.699 ; gain = 223.387 ; free physical = 1984 ; free virtual = 16910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2794.699 ; gain = 223.387 ; free physical = 1966 ; free virtual = 16900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3205.980 ; gain = 634.668 ; free physical = 1339 ; free virtual = 16340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3206.980 ; gain = 635.668 ; free physical = 1339 ; free virtual = 16340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3226.012 ; gain = 654.699 ; free physical = 1336 ; free virtual = 16337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.949 ; gain = 661.637 ; free physical = 1328 ; free virtual = 16335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.949 ; gain = 661.637 ; free physical = 1328 ; free virtual = 16335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.949 ; gain = 661.637 ; free physical = 1328 ; free virtual = 16335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.949 ; gain = 661.637 ; free physical = 1328 ; free virtual = 16335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.949 ; gain = 661.637 ; free physical = 1328 ; free virtual = 16335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.949 ; gain = 661.637 ; free physical = 1328 ; free virtual = 16335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |    16|
|4     |LUT3   |     4|
|5     |LUT4   |    40|
|6     |LUT6   |    37|
|7     |FDRE   |   189|
|8     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.949 ; gain = 661.637 ; free physical = 1328 ; free virtual = 16335
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 3232.949 ; gain = 533.902 ; free physical = 1366 ; free virtual = 16373
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 3232.957 ; gain = 661.637 ; free physical = 1366 ; free virtual = 16373
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.887 ; gain = 0.000 ; free physical = 1450 ; free virtual = 16456
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3253.824 ; gain = 0.000 ; free physical = 1399 ; free virtual = 16405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3253.824 ; gain = 938.750 ; free physical = 1540 ; free virtual = 16547
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.runs/u96v2_arbutterfly_PWM_w_Int_0_0_synth_1/u96v2_arbutterfly_PWM_w_Int_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP u96v2_arbutterfly_PWM_w_Int_0_0, cache-ID = 74eecf66e5dad1bd
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_arbutterfly_puf/u96_v2_arbutterfly_puf.runs/u96v2_arbutterfly_PWM_w_Int_0_0_synth_1/u96v2_arbutterfly_PWM_w_Int_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file u96v2_arbutterfly_PWM_w_Int_0_0_utilization_synth.rpt -pb u96v2_arbutterfly_PWM_w_Int_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 15:34:49 2024...
