# UART_verilog
This project synthesizes digital circuit for UART using verilog. Here are two folders--rtl and testbench. rtl contains verilog code 
for sysnthesis of uart. testbench contains code written in verilog for verifying the rtl code.
