//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34097967
// Cuda compilation tools, release 12.4, V12.4.131
// Based on NVVM 7.0.1
//

.version 8.4
.target sm_90
.address_size 64

	// .globl	BFS_Kernel

.visible .entry BFS_Kernel(
	.param .u64 BFS_Kernel_param_0,
	.param .u64 BFS_Kernel_param_1,
	.param .u64 BFS_Kernel_param_2,
	.param .u64 BFS_Kernel_param_3,
	.param .u64 BFS_Kernel_param_4,
	.param .u64 BFS_Kernel_param_5,
	.param .u64 BFS_Kernel_param_6,
	.param .u32 BFS_Kernel_param_7
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<18>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<57>;


	ld.param.u64 	%rd19, [BFS_Kernel_param_0];
	ld.param.u64 	%rd20, [BFS_Kernel_param_1];
	ld.param.u64 	%rd22, [BFS_Kernel_param_2];
	ld.param.u64 	%rd21, [BFS_Kernel_param_3];
	ld.param.u64 	%rd23, [BFS_Kernel_param_4];
	ld.param.u64 	%rd24, [BFS_Kernel_param_5];
	ld.param.u64 	%rd25, [BFS_Kernel_param_6];
	ld.param.u32 	%r13, [BFS_Kernel_param_7];
	cvta.to.global.u64 	%rd1, %rd23;
	cvta.to.global.u64 	%rd2, %rd25;
	cvta.to.global.u64 	%rd3, %rd24;
	cvta.to.global.u64 	%rd4, %rd22;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r15, %r14, %r16;
	setp.ge.s32 	%p1, %r1, %r13;
	@%p1 bra 	$L__BB0_19;

	cvta.to.global.u64 	%rd26, %rd21;
	cvt.s64.s32 	%rd5, %r1;
	add.s64 	%rd6, %rd26, %rd5;
	ld.global.u8 	%rs1, [%rd6];
	setp.eq.s16 	%p2, %rs1, 0;
	@%p2 bra 	$L__BB0_19;

	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd6], %rs2;
	cvta.to.global.u64 	%rd27, %rd19;
	shl.b64 	%rd28, %rd5, 2;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.u32 	%r2, [%rd29];
	cvta.to.global.u64 	%rd30, %rd20;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.nc.u32 	%r17, [%rd31];
	add.s32 	%r3, %r17, %r2;
	setp.lt.s32 	%p3, %r17, 1;
	@%p3 bra 	$L__BB0_19;

	add.s64 	%rd7, %rd2, %rd28;
	add.s32 	%r18, %r2, 1;
	max.s32 	%r4, %r3, %r18;
	sub.s32 	%r19, %r4, %r2;
	and.b32  	%r38, %r19, 3;
	setp.eq.s32 	%p4, %r38, 0;
	mov.u32 	%r39, %r2;
	@%p4 bra 	$L__BB0_8;

	mul.wide.s32 	%rd33, %r2, 4;
	add.s64 	%rd55, %rd4, %rd33;
	mov.u32 	%r39, %r2;

$L__BB0_5:
	.pragma "nounroll";
	ld.global.nc.u32 	%r20, [%rd55];
	cvt.s64.s32 	%rd10, %r20;
	add.s64 	%rd34, %rd3, %rd10;
	ld.global.nc.u8 	%rs3, [%rd34];
	setp.ne.s16 	%p5, %rs3, 0;
	@%p5 bra 	$L__BB0_7;

	ld.global.u32 	%r21, [%rd7];
	add.s32 	%r22, %r21, 1;
	shl.b64 	%rd35, %rd10, 2;
	add.s64 	%rd36, %rd2, %rd35;
	st.global.u32 	[%rd36], %r22;
	add.s64 	%rd37, %rd1, %rd10;
	mov.u16 	%rs5, 1;
	st.global.u8 	[%rd37], %rs5;

$L__BB0_7:
	add.s32 	%r39, %r39, 1;
	add.s64 	%rd55, %rd55, 4;
	add.s32 	%r38, %r38, -1;
	setp.ne.s32 	%p6, %r38, 0;
	@%p6 bra 	$L__BB0_5;

$L__BB0_8:
	not.b32 	%r23, %r2;
	add.s32 	%r24, %r4, %r23;
	setp.lt.u32 	%p7, %r24, 3;
	@%p7 bra 	$L__BB0_19;

	mul.wide.s32 	%rd38, %r39, 4;
	add.s64 	%rd56, %rd4, %rd38;

$L__BB0_10:
	ld.global.nc.u32 	%r25, [%rd56];
	cvt.s64.s32 	%rd14, %r25;
	add.s64 	%rd39, %rd3, %rd14;
	ld.global.nc.u8 	%rs6, [%rd39];
	setp.ne.s16 	%p8, %rs6, 0;
	@%p8 bra 	$L__BB0_12;

	ld.global.u32 	%r26, [%rd7];
	add.s32 	%r27, %r26, 1;
	shl.b64 	%rd40, %rd14, 2;
	add.s64 	%rd41, %rd2, %rd40;
	st.global.u32 	[%rd41], %r27;
	add.s64 	%rd42, %rd1, %rd14;
	mov.u16 	%rs8, 1;
	st.global.u8 	[%rd42], %rs8;

$L__BB0_12:
	ld.global.nc.u32 	%r28, [%rd56+4];
	cvt.s64.s32 	%rd15, %r28;
	add.s64 	%rd43, %rd3, %rd15;
	ld.global.nc.u8 	%rs9, [%rd43];
	setp.ne.s16 	%p9, %rs9, 0;
	@%p9 bra 	$L__BB0_14;

	ld.global.u32 	%r29, [%rd7];
	add.s32 	%r30, %r29, 1;
	shl.b64 	%rd44, %rd15, 2;
	add.s64 	%rd45, %rd2, %rd44;
	st.global.u32 	[%rd45], %r30;
	add.s64 	%rd46, %rd1, %rd15;
	mov.u16 	%rs11, 1;
	st.global.u8 	[%rd46], %rs11;

$L__BB0_14:
	ld.global.nc.u32 	%r31, [%rd56+8];
	cvt.s64.s32 	%rd16, %r31;
	add.s64 	%rd47, %rd3, %rd16;
	ld.global.nc.u8 	%rs12, [%rd47];
	setp.ne.s16 	%p10, %rs12, 0;
	@%p10 bra 	$L__BB0_16;

	ld.global.u32 	%r32, [%rd7];
	add.s32 	%r33, %r32, 1;
	shl.b64 	%rd48, %rd16, 2;
	add.s64 	%rd49, %rd2, %rd48;
	st.global.u32 	[%rd49], %r33;
	add.s64 	%rd50, %rd1, %rd16;
	mov.u16 	%rs14, 1;
	st.global.u8 	[%rd50], %rs14;

$L__BB0_16:
	ld.global.nc.u32 	%r34, [%rd56+12];
	cvt.s64.s32 	%rd17, %r34;
	add.s64 	%rd51, %rd3, %rd17;
	ld.global.nc.u8 	%rs15, [%rd51];
	setp.ne.s16 	%p11, %rs15, 0;
	@%p11 bra 	$L__BB0_18;

	ld.global.u32 	%r35, [%rd7];
	add.s32 	%r36, %r35, 1;
	shl.b64 	%rd52, %rd17, 2;
	add.s64 	%rd53, %rd2, %rd52;
	st.global.u32 	[%rd53], %r36;
	add.s64 	%rd54, %rd1, %rd17;
	mov.u16 	%rs17, 1;
	st.global.u8 	[%rd54], %rs17;

$L__BB0_18:
	add.s64 	%rd56, %rd56, 16;
	add.s32 	%r39, %r39, 4;
	setp.lt.s32 	%p12, %r39, %r3;
	@%p12 bra 	$L__BB0_10;

$L__BB0_19:
	ret;

}
	// .globl	BFS_Kernel2
.visible .entry BFS_Kernel2(
	.param .u64 BFS_Kernel2_param_0,
	.param .u64 BFS_Kernel2_param_1,
	.param .u64 BFS_Kernel2_param_2,
	.param .u64 BFS_Kernel2_param_3,
	.param .u32 BFS_Kernel2_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd3, [BFS_Kernel2_param_0];
	ld.param.u64 	%rd4, [BFS_Kernel2_param_1];
	ld.param.u64 	%rd5, [BFS_Kernel2_param_2];
	ld.param.u64 	%rd6, [BFS_Kernel2_param_3];
	ld.param.u32 	%r2, [BFS_Kernel2_param_4];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB1_3;

	cvta.to.global.u64 	%rd7, %rd4;
	cvt.s64.s32 	%rd1, %r1;
	add.s64 	%rd2, %rd7, %rd1;
	ld.global.u8 	%rs1, [%rd2];
	setp.eq.s16 	%p2, %rs1, 0;
	@%p2 bra 	$L__BB1_3;

	cvta.to.global.u64 	%rd8, %rd3;
	add.s64 	%rd9, %rd8, %rd1;
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd9], %rs2;
	cvta.to.global.u64 	%rd10, %rd5;
	add.s64 	%rd11, %rd10, %rd1;
	st.global.u8 	[%rd11], %rs2;
	cvta.to.global.u64 	%rd12, %rd6;
	st.global.u8 	[%rd12], %rs2;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd2], %rs3;

$L__BB1_3:
	ret;

}

