{
  "sha": "474da251bf92a11a08583080af77fa197570767f",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NDc0ZGEyNTFiZjkyYTExYTA4NTgzMDgwYWY3N2ZhMTk3NTcwNzY3Zg==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2019-11-12T08:08:32Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2019-11-12T08:08:32Z"
    },
    "message": "x86: eliminate ImmExt abuse\n\nDrop the remaining instances left in place by commit c3949f432f (\"x86:\nlimit ImmExt abuse), now that we have a way to specify specific GPRs.\n\nTake the opportunity and also introduce proper 16-bit forms of\napplicable SVME insns as well as 1-operand forms of CLZERO.",
    "tree": {
      "sha": "ca55563b2175c86cbb02362e1eb05135da888001",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/ca55563b2175c86cbb02362e1eb05135da888001"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/474da251bf92a11a08583080af77fa197570767f",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/474da251bf92a11a08583080af77fa197570767f",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/474da251bf92a11a08583080af77fa197570767f",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/474da251bf92a11a08583080af77fa197570767f/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "75e5731b8f10129ef9a0e4202152c391d70375eb",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/75e5731b8f10129ef9a0e4202152c391d70375eb",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/75e5731b8f10129ef9a0e4202152c391d70375eb"
    }
  ],
  "stats": {
    "total": 985,
    "additions": 540,
    "deletions": 445
  },
  "files": [
    {
      "sha": "65e327d86d1eaf6b888f658bc3d6fc4a77e890f9",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -1,3 +1,19 @@\n+2019-11-12  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* config/tc-i386.c (process_immext): Remove SSE3, SVME, and\n+\tMWAITX special case logic.\n+\t(process_suffix): Replace immext field uses by instance ones.\n+\t* testsuite/gas/i386/arch-13.s,\n+\ttestsuite/gas/i386/x86-64-arch-3.s: Add CLZERO with operand\n+\tcases.\n+\t* testsuite/gas/i386/svme.s: Add 16-bit operand cases.\n+\t* testsuite/gas/i386/x86-64-specific-reg.s: Drop FIXME comments.\n+\t* testsuite/gas/i386/arch-13.d,\n+\ttestsuite/gas/i386/mwaitx-reg.l, testsuite/gas/i386/svme.d,\n+\ttestsuite/gas/i386/x86-64-arch-3.d,\n+\ttestsuite/gas/i386/x86-64-mwaitx-reg.l,\n+\ttestsuite/gas/i386/x86-64-specific-reg.l: Adjust expectations.\n+\n 2019-11-12  Jan Beulich  <jbeulich@suse.com>\n \n \t* config/tc-i386.c (operand_type_set, operand_type_and,"
    },
    {
      "sha": "f3e77d73e0aea0bdb1acc411a4bdda0d38ef1f1d",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 2,
      "deletions": 48,
      "changes": 50,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -3850,52 +3850,6 @@ process_immext (void)\n {\n   expressionS *exp;\n \n-  if ((i.tm.cpu_flags.bitfield.cpusse3 || i.tm.cpu_flags.bitfield.cpusvme)\n-      && i.operands > 0)\n-    {\n-      /* MONITOR/MWAIT as well as SVME instructions have fixed operands\n-\t with an opcode suffix which is coded in the same place as an\n-\t 8-bit immediate field would be.\n-\t Here we check those operands and remove them afterwards.  */\n-      unsigned int x;\n-\n-      for (x = 0; x < i.operands; x++)\n-\tif (register_number (i.op[x].regs) != x)\n-\t  as_bad (_(\"can't use register '%s%s' as operand %d in '%s'.\"),\n-\t\t  register_prefix, i.op[x].regs->reg_name, x + 1,\n-\t\t  i.tm.name);\n-\n-      i.operands = 0;\n-    }\n-\n-  if (i.tm.cpu_flags.bitfield.cpumwaitx && i.operands > 0)\n-    {\n-      /* MONITORX/MWAITX instructions have fixed operands with an opcode\n-\t suffix which is coded in the same place as an 8-bit immediate\n-\t field would be.\n-\t Here we check those operands and remove them afterwards.  */\n-      unsigned int x;\n-\n-      if (i.operands != 3)\n-\tabort();\n-\n-      for (x = 0; x < 2; x++)\n-\tif (register_number (i.op[x].regs) != x)\n-\t  goto bad_register_operand;\n-\n-      /* Check for third operand for mwaitx/monitorx insn.  */\n-      if (register_number (i.op[x].regs)\n-\t  != (x + (i.tm.extension_opcode == 0xfb)))\n-\t{\n-bad_register_operand:\n-\t  as_bad (_(\"can't use register '%s%s' as operand %d in '%s'.\"),\n-\t\t  register_prefix, i.op[x].regs->reg_name, x+1,\n-\t\t  i.tm.name);\n-\t}\n-\n-      i.operands = 0;\n-    }\n-\n   /* These AMD 3DNow! and SSE2 instructions have an opcode suffix\n      which is coded in the same place as an 8-bit immediate field\n      would be.  Here we fake an 8-bit immediate operand from the\n@@ -6473,7 +6427,7 @@ process_suffix (void)\n       if (i.reg_operands > 0\n \t  && i.types[0].bitfield.class == Reg\n \t  && i.tm.opcode_modifier.addrprefixopreg\n-\t  && (i.tm.opcode_modifier.immext\n+\t  && (i.tm.operand_types[0].bitfield.instance == Accum\n \t      || i.operands == 1))\n \t{\n \t  /* The address size override prefix changes the size of the\n@@ -6523,7 +6477,7 @@ process_suffix (void)\n   if (i.reg_operands != 0\n       && i.operands > 1\n       && i.tm.opcode_modifier.addrprefixopreg\n-      && !i.tm.opcode_modifier.immext)\n+      && i.tm.operand_types[0].bitfield.instance != Accum)\n     {\n       /* Check invalid register operand when the address size override\n \t prefix changes the size of register operands.  */"
    },
    {
      "sha": "7e575bf4212f2ae4283e2c14b1d40fc48928e9b3",
      "filename": "gas/testsuite/gas/i386/arch-13.d",
      "status": "modified",
      "additions": 3,
      "deletions": 1,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/arch-13.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/arch-13.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/arch-13.d?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -12,7 +12,9 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 38 f6 ca       \tadcx   %edx,%ecx\n [ \t]*[a-f0-9]+:\tf3 0f 38 f6 ca       \tadox   %edx,%ecx\n [ \t]*[a-f0-9]+:\t0f c7 f8             \trdseed %eax\n-[ \t]*[a-f0-9]+:\t0f 01 fc             \tclzero \n+[ \t]*[a-f0-9]+:\t0f 01 fc             \tclzero[ \t]*\n+[ \t]*[a-f0-9]+:\t0f 01 fc             \tclzero[ \t]*\n+[ \t]*[a-f0-9]+:\t67 0f 01 fc          \taddr16 clzero[ \t]*\n [ \t]*[a-f0-9]+:\t0f c7 21             \txsavec \\(%ecx\\)\n [ \t]*[a-f0-9]+:\t0f c7 29             \txsaves \\(%ecx\\)\n [ \t]*[a-f0-9]+:\t66 0f ae 39          \tclflushopt \\(%ecx\\)"
    },
    {
      "sha": "1c20cfe8510adc293238ee8604972ac0c0e4f76a",
      "filename": "gas/testsuite/gas/i386/arch-13.s",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/arch-13.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/arch-13.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/arch-13.s?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -11,6 +11,8 @@\n \trdseed    %eax\n #CLZERO\n \tclzero\n+\tclzero  %eax\n+\tclzero  %ax\n #XSAVEC\n \txsavec  (%ecx)\n #XSAVES"
    },
    {
      "sha": "de2355a6ec78382b718cf2f14cfca8ef0a27ef01",
      "filename": "gas/testsuite/gas/i386/mwaitx-reg.l",
      "status": "modified",
      "additions": 42,
      "deletions": 42,
      "changes": 84,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/mwaitx-reg.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/mwaitx-reg.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/mwaitx-reg.l?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -1,59 +1,59 @@\n #as: -march=mwaitx\n .*: Assembler messages:\n #eax\n-.*:[0-9]*: Error: .*eax.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*eax.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*eax.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*eax.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #ebx\n-.*:[0-9]*: Error: .*ebx.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*ebx.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*ebx.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*ebx.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*ebx.* 2 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #ecx\n-.*:[0-9]*: Error: .*ecx.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*ecx.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*ecx.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*ecx.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #edx\n-.*:[0-9]*: Error: .*edx.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*edx.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*edx.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*edx.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*edx.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #esp\n-.*:[0-9]*: Error: .*esp.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*esp.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*esp.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*esp.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*esp.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*esp.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #ebp\n-.*:[0-9]*: Error: .*ebp.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*ebp.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*ebp.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*ebp.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*ebp.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*ebp.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #esi\n-.*:[0-9]*: Error: .*esi.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*esi.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*esi.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*esi.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*esi.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*esi.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #edi\n-.*:[0-9]*: Error: .*edi.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*edi.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*edi.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*edi.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*edi.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*edi.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*"
    },
    {
      "sha": "f5c17b7ec262fd264e27fb236229e79576bac375",
      "filename": "gas/testsuite/gas/i386/svme.d",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/svme.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/svme.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/svme.d?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -20,10 +20,20 @@ Disassembly of section .text:\n [\t ]*[0-9a-f]+:[\t ]+0f 01 da[\t ]+vmload[\t ]*\n [\t ]*[0-9a-f]+:[\t ]+0f 01 d8[\t ]+vmrun[\t ]*\n [\t ]*[0-9a-f]+:[\t ]+0f 01 db[\t ]+vmsave[\t ]*\n+[0-9a-f]+ <att16>:\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 df[\t ]+addr16 invlpga[\t ]*\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 da[\t ]+addr16 vmload[\t ]*\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 d8[\t ]+addr16 vmrun[\t ]*\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 db[\t ]+addr16 vmsave[\t ]*\n [0-9a-f]+ <intel32>:\n [\t ]*[0-9a-f]+:[\t ]+0f 01 de[\t ]+skinit[\t ]*\n [\t ]*[0-9a-f]+:[\t ]+0f 01 df[\t ]+invlpga[\t ]*\n [\t ]*[0-9a-f]+:[\t ]+0f 01 da[\t ]+vmload[\t ]*\n [\t ]*[0-9a-f]+:[\t ]+0f 01 d8[\t ]+vmrun[\t ]*\n [\t ]*[0-9a-f]+:[\t ]+0f 01 db[\t ]+vmsave[\t ]*\n+[0-9a-f]+ <intel16>:\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 df[\t ]+addr16 invlpga[\t ]*\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 da[\t ]+addr16 vmload[\t ]*\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 d8[\t ]+addr16 vmrun[\t ]*\n+[\t ]*[0-9a-f]+:[\t ]+67 0f 01 db[\t ]+addr16 vmsave[\t ]*\n #pass"
    },
    {
      "sha": "a721e36777f86728a75df82d2f44c8cbdaaf3c66",
      "filename": "gas/testsuite/gas/i386/svme.s",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/svme.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/svme.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/svme.s?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -23,6 +23,10 @@ att64:\n att32:\n \tskinit\t%eax\n \tdo_args\t%eax, %ecx\n+.ifndef __amd64__\n+att16:\n+\tdo_args\t%ax, %ecx\n+.endif\n \n .intel_syntax noprefix\n .ifdef __amd64__\n@@ -32,5 +36,9 @@ intel64:\n intel32:\n \tskinit\teax\n \tdo_args\teax, ecx\n+.ifndef __amd64__\n+intel16:\n+\tdo_args\tax, ecx\n+.endif\n \n \t.p2align 4,0"
    },
    {
      "sha": "ae141999d4c48d5b81e67233779055b4d9410ba8",
      "filename": "gas/testsuite/gas/i386/x86-64-arch-3.d",
      "status": "modified",
      "additions": 3,
      "deletions": 1,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-arch-3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-arch-3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-arch-3.d?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -12,7 +12,9 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t66 0f 38 f6 ca       \tadcx   %edx,%ecx\n [ \t]*[a-f0-9]+:\tf3 0f 38 f6 ca       \tadox   %edx,%ecx\n [ \t]*[a-f0-9]+:\t0f c7 f8             \trdseed %eax\n-[ \t]*[a-f0-9]+:\t0f 01 fc             \tclzero \n+[ \t]*[a-f0-9]+:\t0f 01 fc             \tclzero[ \t]*\n+[ \t]*[a-f0-9]+:\t0f 01 fc             \tclzero[ \t]*\n+[ \t]*[a-f0-9]+:\t67 0f 01 fc          \taddr32 clzero[ \t]*\n [ \t]*[a-f0-9]+:\t44 0f 38 c8 00       \tsha1nexte \\(%rax\\),%xmm8\n [ \t]*[a-f0-9]+:\t48 0f c7 21          \txsavec64 \\(%rcx\\)\n [ \t]*[a-f0-9]+:\t48 0f c7 29          \txsaves64 \\(%rcx\\)"
    },
    {
      "sha": "f7a9f2c6d3948c915f8bccad0a0b882fbe17556f",
      "filename": "gas/testsuite/gas/i386/x86-64-arch-3.s",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-arch-3.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-arch-3.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-arch-3.s?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -10,6 +10,8 @@\n \trdseed    %eax\n #CLZERO\n \tclzero\n+\tclzero  %rax\n+\tclzero  %eax\n #SHA\n \tsha1nexte (%rax), %xmm8\n #XSAVEC"
    },
    {
      "sha": "690f04f243e2775c4477d7282adfd09c13ddd7a2",
      "filename": "gas/testsuite/gas/i386/x86-64-mwaitx-reg.l",
      "status": "modified",
      "additions": 90,
      "deletions": 90,
      "changes": 180,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-mwaitx-reg.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-mwaitx-reg.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-mwaitx-reg.l?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -1,123 +1,123 @@\n #as: -march=mwaitx\n .*: Assembler messages:\n #rax\n-.*:[0-9]*: Error: .*rax.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*rax.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*rax.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*rax.* 3 .*mwaitx.*\n+.*:[0-9]*: Error:.*monitorx.*\n+.*:[0-9]*: Error:.*monitorx.*\n+.*:[0-9]*: Error:.*mwaitx.*\n+.*:[0-9]*: Error:.*mwaitx.*\n \n #rbx\n-.*:[0-9]*: Error: .*rbx.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*rbx.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*rbx.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*rbx.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*rbx.* 2 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #rcx\n-.*:[0-9]*: Error: .*rcx.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*rcx.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*rcx.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*rcx.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #rdx\n-.*:[0-9]*: Error: .*rdx.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*rdx.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*rdx.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*rdx.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*rdx.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #rsp\n-.*:[0-9]*: Error: .*rsp.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*rsp.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*rsp.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*rsp.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*rsp.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*rsp.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #rbp\n-.*:[0-9]*: Error: .*rbp.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*rbp.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*rbp.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*rbp.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*rbp.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*rbp.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #rsi\n-.*:[0-9]*: Error: .*rsi.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*rsi.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*rsi.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*rsi.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*rsi.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*rsi.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #rdi\n-.*:[0-9]*: Error: .*rdi.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*rdi.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*rdi.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*rdi.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*rdi.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*rdi.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r8\n-.*:[0-9]*: Error: .*r8.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r8.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r8.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r8.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r8.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r8.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r9\n-.*:[0-9]*: Error: .*r9.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r9.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r9.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r9.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r9.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r9.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r10\n-.*:[0-9]*: Error: .*r10.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r10.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r10.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r10.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r10.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r10.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r11\n-.*:[0-9]*: Error: .*r11.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r11.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r11.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r11.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r11.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r11.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r12\n-.*:[0-9]*: Error: .*r12.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r12.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r12.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r12.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r12.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r12.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r13\n-.*:[0-9]*: Error: .*r13.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r13.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r13.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r13.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r13.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r13.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r14\n-.*:[0-9]*: Error: .*r14.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r14.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r14.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r14.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r14.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r14.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n \n #r15\n-.*:[0-9]*: Error: .*r15.* 1 .*monitorx.*\n-.*:[0-9]*: Error: .*r15.* 2 .*monitorx.*\n-.*:[0-9]*: Error: .*r15.* 3 .*monitorx.*\n-.*:[0-9]*: Error: .*r15.* 1 .*mwaitx.*\n-.*:[0-9]*: Error: .*r15.* 2 .*mwaitx.*\n-.*:[0-9]*: Error: .*r15.* 3 .*mwaitx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*monitorx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*\n+.*:[0-9]*: Error: .*mwaitx.*"
    },
    {
      "sha": "3b014582ae262e92220d4f4bee96db4f16bb83ea",
      "filename": "gas/testsuite/gas/i386/x86-64-specific-reg.l",
      "status": "modified",
      "additions": 165,
      "deletions": 165,
      "changes": 330,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-specific-reg.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-specific-reg.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-specific-reg.l?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -9,10 +9,10 @@\n .*:[0-9]*: Warning: .*rax.*rdi.*\n .*:[0-9]*: Warning: .*rax.*rdi.*\n .*:[0-9]*: Warning: .*rax.*rsi.*\n-.*:[0-9]*: Error: .*rax.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*rax.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*rax.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*eax.* 2 .*invlpga.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*invlpga.*\n .*:[0-9]*: Warning: .*rcx.*rsi.*\n .*:[0-9]*: Warning: .*rcx.*rdi.*\n .*:[0-9]*: Warning: .*rcx.*rdi.*\n@@ -23,14 +23,14 @@\n .*:[0-9]*: Warning: .*rcx.*rdi.*\n .*:[0-9]*: Warning: .*rcx.*rdi.*\n .*:[0-9]*: Warning: .*rcx.*rsi.*\n-.*:[0-9]*: Error: .*rcx.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*rcx.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*rcx.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*rcx.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*rcx.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*rcx.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*rcx.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*ecx.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*rdx.*rsi.*\n .*:[0-9]*: Warning: .*rdx.*rdi.*\n .*:[0-9]*: Warning: .*rdx.*rdi.*\n@@ -41,16 +41,16 @@\n .*:[0-9]*: Warning: .*rdx.*rdi.*\n .*:[0-9]*: Warning: .*rdx.*rdi.*\n .*:[0-9]*: Warning: .*rdx.*rsi.*\n-.*:[0-9]*: Error: .*rdx.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*rdx.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*rdx.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*rdx.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*rdx.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*rdx.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*rdx.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*rdx.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*edx.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*edx.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*rbx.*rsi.*\n .*:[0-9]*: Warning: .*rbx.*rdi.*\n .*:[0-9]*: Warning: .*rbx.*rdi.*\n@@ -60,17 +60,17 @@\n .*:[0-9]*: Warning: .*rbx.*rdi.*\n .*:[0-9]*: Warning: .*rbx.*rdi.*\n .*:[0-9]*: Warning: .*rbx.*rsi.*\n-.*:[0-9]*: Error: .*rbx.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*rbx.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*rbx.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*rbx.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*rbx.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*rbx.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*rbx.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*rbx.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*rbx.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*ebx.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*ebx.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*rsp.*rsi.*\n .*:[0-9]*: Warning: .*rsp.*rdi.*\n .*:[0-9]*: Warning: .*rsp.*rdi.*\n@@ -81,17 +81,17 @@\n .*:[0-9]*: Warning: .*rsp.*rdi.*\n .*:[0-9]*: Warning: .*rsp.*rdi.*\n .*:[0-9]*: Warning: .*rsp.*rsi.*\n-.*:[0-9]*: Error: .*rsp.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*rsp.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*rsp.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*rsp.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*rsp.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*rsp.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*rsp.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*rsp.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*rsp.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*esp.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*esp.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*rbp.*rsi.*\n .*:[0-9]*: Warning: .*rbp.*rdi.*\n .*:[0-9]*: Warning: .*rbp.*rdi.*\n@@ -102,50 +102,50 @@\n .*:[0-9]*: Warning: .*rbp.*rdi.*\n .*:[0-9]*: Warning: .*rbp.*rdi.*\n .*:[0-9]*: Warning: .*rbp.*rsi.*\n-.*:[0-9]*: Error: .*rbp.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*rbp.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*rbp.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*rbp.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*rbp.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*rbp.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*rbp.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*rbp.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*rbp.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*ebp.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*ebp.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*rsi.*rdi.*\n .*:[0-9]*: Warning: .*rsi.*rdi.*\n .*:[0-9]*: Warning: .*rsi.*rdi.*\n .*:[0-9]*: Warning: .*rsi.*rbx.*\n .*:[0-9]*: Warning: .*rsi.*rdi.*\n .*:[0-9]*: Warning: .*rsi.*rdi.*\n-.*:[0-9]*: Error: .*rsi.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*rsi.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*rsi.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*rsi.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*rsi.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*rsi.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*rsi.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*rsi.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*rsi.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*esi.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*esi.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*rdi.*rsi.*\n .*:[0-9]*: Warning: .*rdi.*rsi.*\n .*:[0-9]*: Warning: .*rdi.*rbx.*\n .*:[0-9]*: Warning: .*rdi.*rsi.*\n .*:[0-9]*: Warning: .*rdi.*rsi.*\n-.*:[0-9]*: Error: .*rdi.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*rdi.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*rdi.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*rdi.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*rdi.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*rdi.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*rdi.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*rdi.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*rdi.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*edi.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*edi.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r8.*rsi.*\n .*:[0-9]*: Warning: .*r8.*rdi.*\n .*:[0-9]*: Warning: .*r8.*rdi.*\n@@ -156,17 +156,17 @@\n .*:[0-9]*: Warning: .*r8.*rdi.*\n .*:[0-9]*: Warning: .*r8.*rdi.*\n .*:[0-9]*: Warning: .*r8.*rsi.*\n-.*:[0-9]*: Error: .*r8.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r8.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r8.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r8.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r8.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r8.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r8.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r8.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r8.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r8.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r8.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r9.*rsi.*\n .*:[0-9]*: Warning: .*r9.*rdi.*\n .*:[0-9]*: Warning: .*r9.*rdi.*\n@@ -177,17 +177,17 @@\n .*:[0-9]*: Warning: .*r9.*rdi.*\n .*:[0-9]*: Warning: .*r9.*rdi.*\n .*:[0-9]*: Warning: .*r9.*rsi.*\n-.*:[0-9]*: Error: .*r9.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r9.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r9.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r9.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r9.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r9.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r9.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r9.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r9.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r9.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r9.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r10.*rsi.*\n .*:[0-9]*: Warning: .*r10.*rdi.*\n .*:[0-9]*: Warning: .*r10.*rdi.*\n@@ -198,17 +198,17 @@\n .*:[0-9]*: Warning: .*r10.*rdi.*\n .*:[0-9]*: Warning: .*r10.*rdi.*\n .*:[0-9]*: Warning: .*r10.*rsi.*\n-.*:[0-9]*: Error: .*r10.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r10.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r10.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r10.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r10.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r10.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r10.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r10.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r10.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r10.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r10.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r11.*rsi.*\n .*:[0-9]*: Warning: .*r11.*rdi.*\n .*:[0-9]*: Warning: .*r11.*rdi.*\n@@ -219,17 +219,17 @@\n .*:[0-9]*: Warning: .*r11.*rdi.*\n .*:[0-9]*: Warning: .*r11.*rdi.*\n .*:[0-9]*: Warning: .*r11.*rsi.*\n-.*:[0-9]*: Error: .*r11.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r11.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r11.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r11.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r11.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r11.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r11.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r11.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r11.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r11.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r11.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r12.*rsi.*\n .*:[0-9]*: Warning: .*r12.*rdi.*\n .*:[0-9]*: Warning: .*r12.*rdi.*\n@@ -240,17 +240,17 @@\n .*:[0-9]*: Warning: .*r12.*rdi.*\n .*:[0-9]*: Warning: .*r12.*rdi.*\n .*:[0-9]*: Warning: .*r12.*rsi.*\n-.*:[0-9]*: Error: .*r12.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r12.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r12.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r12.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r12.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r12.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r12.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r12.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r12.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r12.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r12.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r13.*rsi.*\n .*:[0-9]*: Warning: .*r13.*rdi.*\n .*:[0-9]*: Warning: .*r13.*rdi.*\n@@ -261,17 +261,17 @@\n .*:[0-9]*: Warning: .*r13.*rdi.*\n .*:[0-9]*: Warning: .*r13.*rdi.*\n .*:[0-9]*: Warning: .*r13.*rsi.*\n-.*:[0-9]*: Error: .*r13.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r13.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r13.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r13.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r13.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r13.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r13.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r13.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r13.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r13.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r13.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r14.*rsi.*\n .*:[0-9]*: Warning: .*r14.*rdi.*\n .*:[0-9]*: Warning: .*r14.*rdi.*\n@@ -282,17 +282,17 @@\n .*:[0-9]*: Warning: .*r14.*rdi.*\n .*:[0-9]*: Warning: .*r14.*rdi.*\n .*:[0-9]*: Warning: .*r14.*rsi.*\n-.*:[0-9]*: Error: .*r14.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r14.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r14.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r14.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r14.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r14.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r14.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r14.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r14.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r14.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r14.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n .*:[0-9]*: Warning: .*r15.*rsi.*\n .*:[0-9]*: Warning: .*r15.*rdi.*\n .*:[0-9]*: Warning: .*r15.*rdi.*\n@@ -303,17 +303,17 @@\n .*:[0-9]*: Warning: .*r15.*rdi.*\n .*:[0-9]*: Warning: .*r15.*rdi.*\n .*:[0-9]*: Warning: .*r15.*rsi.*\n-.*:[0-9]*: Error: .*r15.* 1 .*mwait.*\n-.*:[0-9]*: Error: .*r15.* 2 .*mwait.*\n-.*:[0-9]*: Error: .*r15.* 1 .*monitor.*\n-.*:[0-9]*: Error: .*r15.* 2 .*monitor.*\n-.*:[0-9]*: Error: .*r15.* 3 .*monitor.*\n-.*:[0-9]*: Error: .*r15.* 1 .*vmload.*\n-.*:[0-9]*: Error: .*r15.* 1 .*vmrun.*\n-.*:[0-9]*: Error: .*r15.* 1 .*vmsave.*\n-.*:[0-9]*: Error: .*r15.* 1 .*invlpga.*\n-.*:[0-9]*: Error: .*r15.* 2 .*invlpga.*\n-.*:[0-9]*: Error: .*r15.* 1 .*skinit.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*mwait.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*monitor.*\n+.*:[0-9]*: Error: .*vmload.*\n+.*:[0-9]*: Error: .*vmrun.*\n+.*:[0-9]*: Error: .*vmsave.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*invlpga.*\n+.*:[0-9]*: Error: .*skinit.*\n # xmm1\n .*:[0-9]*: Error: .*blendvpd.*\n .*:[0-9]*: Error: .*blendvps.*"
    },
    {
      "sha": "2d8e5a09dcdce9ed8f543ba9c8b5175ddc066b80",
      "filename": "gas/testsuite/gas/i386/x86-64-specific-reg.s",
      "status": "modified",
      "additions": 0,
      "deletions": 5,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-specific-reg.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/gas/testsuite/gas/i386/x86-64-specific-reg.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-specific-reg.s?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -28,20 +28,15 @@ special:\n \tmonitor\t%rax, %r\\reg1, %rdx\n \tmonitor\t%rax, %rcx, %r\\reg1\n \n-# FIXME: Need to ensure only \"vmload %[re]ax\" is accepted.\n \tvmload\t%r\\reg1\n \n-# FIXME: Need to ensure only \"vmrun %[re]ax\" is accepted.\n \tvmrun\t%r\\reg1\n \n-# FIXME: Need to ensure only \"vmsave %[re]ax\" is accepted.\n \tvmsave\t%r\\reg1\n \n-# FIXME: Need to ensure only \"invlpga %[re]ax,%ecx\" is accepted.\n \tinvlpga\t%r\\reg1, %ecx\n \tinvlpga\t%rax, %e\\reg1\n \n-# FIXME: Need to ensure only \"skinit %eax\" is accepted.\n \tskinit\t%e\\reg1\n .endr\n "
    },
    {
      "sha": "11fe3c20dbf18f897a0a6e14599f1bbdfd5fa46a",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 14,
      "deletions": 0,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -1,3 +1,17 @@\n+2019-11-12  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-gen.c (operand_instances): Add RegB entry.\n+\t* i386-opc.h (enum operand_instance): Add RegB.\n+\t* i386-opc.tbl (RegC, RegD, RegB): Define.\n+\t(Acc, ShiftCount, InOutPortReg): Adjust definitions.\n+\t(monitor, mwait, invlpga, skinit, vmload, vmrun, vmsave, clzero,\n+\tmonitorx, mwaitx): Drop ImmExt and convert encodings\n+\taccordingly.\n+\t* i386-reg.tbl (ecx, rcx): Add Instance=RegC.\n+\t(edx, rdx): Add Instance=RegD.\n+\t(ebx, rbx): Add Instance=RegB.\n+\t* i386-tbl.h: Re-generate.\n+\n 2019-11-12  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-gen.c (operand_type_init): Adjust"
    },
    {
      "sha": "4f0c7f2a64ab2eda0ec27a773a5bad78b32cb97b",
      "filename": "opcodes/i386-gen.c",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-gen.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-gen.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-gen.c?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -704,6 +704,7 @@ static const struct {\n     INSTANCE (Accum),\n     INSTANCE (RegC),\n     INSTANCE (RegD),\n+    INSTANCE (RegB),\n };\n \n #undef INSTANCE"
    },
    {
      "sha": "8f6cd045eb647e408a2ceeed6502fda7a1f9aa68",
      "filename": "opcodes/i386-opc.h",
      "status": "modified",
      "additions": 3,
      "deletions": 2,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.h?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -726,8 +726,9 @@ enum operand_instance\n {\n   InstanceNone,\n   Accum, /* Accumulator %al/%ax/%eax/%rax/%st(0)/%xmm0 */\n-  RegC,  /* Register to hold shift count = %cl */\n-  RegD,  /* Register to hold in/out port addr = %dx */\n+  RegC,  /* %cl / %cx / %ecx / %rcx, e.g. register to hold shift count */\n+  RegD,  /* %dl / %dx / %edx / %rdx, e.g. register to hold I/O port addr */\n+  RegB,  /* %bl / %bx / %ebx / %rbx */\n };\n \n /* Position of operand_type bits.  */"
    },
    {
      "sha": "de3db293a28ad888cee97d9cbc5edf56b510b5a7",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 28,
      "deletions": 20,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -27,9 +27,13 @@\n #define Reg32 Class=Reg|Dword\n #define Reg64 Class=Reg|Qword\n \n-#define Acc          Instance=Accum\n-#define ShiftCount   Instance=RegC|Byte\n-#define InOutPortReg Instance=RegD|Word\n+#define Acc  Instance=Accum\n+#define RegC Instance=RegC\n+#define RegD Instance=RegD\n+#define RegB Instance=RegB\n+\n+#define ShiftCount   RegC|Byte\n+#define InOutPortReg RegD|Word\n \n #define FloatAcc Acc|Tbyte\n #define FloatReg Class=Reg|Tbyte\n@@ -1551,11 +1555,10 @@ monitor, 0, 0xf01c8, None, 3, CpuSSE3, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|N\n // monitor is very special. CX and DX are always 32 bits. The\n // address size override prefix can be used to overrride the AX size in\n // all modes.\n-// Need to ensure only \"monitor %rax/%eax/%ax,%ecx,%edx\" is accepted.\n-monitor, 3, 0xf01, 0xc8, 2, CpuSSE3|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoAVX, { Reg16|Reg32, Reg32, Reg32 }\n-monitor, 3, 0xf01, 0xc8, 2, CpuSSE3|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64|NoAVX, { Reg32|Reg64, Reg32, Reg32 }\n+monitor, 3, 0xf01c8, None, 3, CpuSSE3|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoAVX, { Acc|Word|Dword, RegC|Dword, RegD|Dword }\n+monitor, 3, 0xf01c8, None, 3, CpuSSE3|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64|NoAVX, { Acc|Dword|Qword, RegC|Dword, RegD|Dword }\n // The 64-bit form exists only for compatibility with older gas.\n-monitor, 3, 0xf01, 0xc8, 2, CpuSSE3|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64|NoAVX, { Reg32|Reg64, Reg64, Reg64 }\n+monitor, 3, 0xf01c8, None, 3, CpuSSE3|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64|NoAVX, { Acc|Dword|Qword, RegC|Qword, RegD|Qword }\n movddup, 2, 0xf212, None, 1, CpuAVX, Modrm|Vex|VexOpcode=0|VexW=1|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|SSE2AVX, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM }\n movddup, 2, 0xf20f12, None, 2, CpuSSE3, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM }\n movshdup, 2, 0xf316, None, 1, CpuAVX, Modrm|Vex|VexOpcode=0|VexW=1|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|SSE2AVX, { RegXMM|Unspecified|BaseIndex, RegXMM }\n@@ -1564,9 +1567,8 @@ movsldup, 2, 0xf312, None, 1, CpuAVX, Modrm|Vex|VexOpcode=0|VexW=1|No_bSuf|No_wS\n movsldup, 2, 0xf30f12, None, 2, CpuSSE3, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|Unspecified|BaseIndex, RegXMM }\n mwait, 0, 0xf01c9, None, 3, CpuSSE3, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoAVX, { 0 }\n // mwait is very special. AX and CX are always 32 bits.\n-// Need to ensure only \"mwait %eax,%ecx\" is accepted.\n // The 64-bit form exists only for compatibility with older gas.\n-mwait, 2, 0xf01, 0xc9, 2, CpuSSE3, CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|NoRex64|NoAVX, { Reg32|Reg64, Reg32|Reg64 }\n+mwait, 2, 0xf01c9, None, 3, CpuSSE3, CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64|NoAVX, { Acc|Dword|Qword, RegC|Dword|Qword }\n \n // VMX instructions.\n \n@@ -2810,17 +2812,21 @@ rdtscp, 0, 0xf01f9, None, 3, CpuRdtscp, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|\n // AMD Pacifica additions.\n clgi, 0, 0xf01dd, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n invlpga, 0, 0xf01df, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-invlpga, 2, 0xf01, 0xdf, 2, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64, { Reg32|Reg64, Reg32 }\n+invlpga, 2, 0xf01df, None, 3, CpuSVME|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg, { Acc|Word|Dword, RegC|Dword }\n+invlpga, 2, 0xf01df, None, 3, CpuSVME|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64, { Acc|Dword|Qword, RegC|Dword }\n skinit, 0, 0xf01de, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-skinit, 1, 0xf01, 0xde, 2, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt, { Reg32 }\n+skinit, 1, 0xf01de, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Acc|Dword }\n stgi, 0, 0xf01dc, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n vmload, 0, 0xf01da, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-vmload, 1, 0xf01, 0xda, 2, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64, { Reg32|Reg64 }\n+vmload, 1, 0xf01da, None, 3, CpuSVME|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg, { Acc|Word|Dword }\n+vmload, 1, 0xf01da, None, 3, CpuSVME|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64, { Acc|Dword|Qword }\n vmmcall, 0, 0xf01d9, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n vmrun, 0, 0xf01d8, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-vmrun, 1, 0xf01, 0xd8, 2, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64, { Reg32|Reg64 }\n+vmrun, 1, 0xf01d8, None, 3, CpuSVME|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg, { Acc|Word|Dword }\n+vmrun, 1, 0xf01d8, None, 3, CpuSVME|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64, { Acc|Dword|Qword }\n vmsave, 0, 0xf01db, None, 3, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-vmsave, 1, 0xf01, 0xdb, 2, CpuSVME, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64, { Reg32|Reg64 }\n+vmsave, 1, 0xf01db, None, 3, CpuSVME|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg, { Acc|Word|Dword }\n+vmsave, 1, 0xf01db, None, 3, CpuSVME|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64, { Acc|Dword|Qword }\n \n \n // SSE4a instructions\n@@ -4655,21 +4661,23 @@ vpclmulhqhqdq, 3, 0x6644, 0x11, 1, CpuVPCLMULQDQ|CpuAVX512F, Modrm|VexOpcode=2|V\n // CLZERO instructions\n \n clzero, 0, 0xf01fc, None, 3, CpuCLZERO, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n+clzero, 1, 0xf01fc, None, 3, CpuCLZERO|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg, { Acc|Word|Dword }\n+clzero, 1, 0xf01fc, None, 3, CpuCLZERO|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64, { Acc|Dword|Qword }\n \n // CLZERO instructions end\n \n // MONITORX/MWAITX instructions\n+\n monitorx, 0, 0xf01fa, None, 3, CpuMWAITX, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-// Need to ensure only \"monitorx %rax/%eax/%ax,%ecx,%edx\" is accepted.\n-monitorx, 3, 0xf01, 0xfa, 2, CpuMWAITX|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg, { Reg16|Reg32, Reg32, Reg32 }\n-monitorx, 3, 0xf01, 0xfa, 2, CpuMWAITX|Cpu64,   No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64, { Reg32|Reg64, Reg32, Reg32 }\n+monitorx, 3, 0xf01fa, None, 3, CpuMWAITX|CpuNo64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg, { Acc|Word|Dword, RegC|Dword, RegD|Dword }\n+monitorx, 3, 0xf01fa, None, 3, CpuMWAITX|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64, { Acc|Dword|Qword, RegC|Dword, RegD|Dword }\n // The 64-bit form exists only for compatibility with older gas.\n-monitorx, 3, 0xf01, 0xfa, 2, CpuMWAITX|Cpu64,   No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|AddrPrefixOpReg|NoRex64, { Reg32|Reg64, Reg64, Reg64 }\n+monitorx, 3, 0xf01fa, None, 3, CpuMWAITX|Cpu64, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|AddrPrefixOpReg|NoRex64, { Acc|Dword|Qword, RegC|Qword, RegD|Qword }\n \n mwaitx, 0, 0xf01fb, None, 3, CpuMWAITX, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }\n-// Need to ensure only \"mwaitx %eax,%ecx,%ebx\" is accepted.\n // The 64-bit form exists only for compatibility with older gas.\n-mwaitx, 3, 0xf01, 0xfb, 2, CpuMWAITX, CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|ImmExt|NoRex64, { Reg32|Reg64, Reg32|Reg64, Reg32|Reg64 }\n+mwaitx, 3, 0xf01fb, None, 3, CpuMWAITX, CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64, { Acc|Dword|Qword, RegC|Dword|Qword, RegB|Dword|Qword }\n+\n // MONITORX/MWAITX instructions end\n \n // OSPKE instructions."
    },
    {
      "sha": "9392f55a3aee0fb00290ad45e2e6858eb239f659",
      "filename": "opcodes/i386-reg.tbl",
      "status": "modified",
      "additions": 6,
      "deletions": 6,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-reg.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-reg.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-reg.tbl?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -64,9 +64,9 @@ r14w, Class=Reg|Word, RegRex, 6, Dw2Inval, Dw2Inval\n r15w, Class=Reg|Word, RegRex, 7, Dw2Inval, Dw2Inval\n // 32 bit regs\n eax, Class=Reg|Instance=Accum|Dword|BaseIndex, 0, 0, 0, Dw2Inval\n-ecx, Class=Reg|Dword|BaseIndex, 0, 1, 1, Dw2Inval\n-edx, Class=Reg|Dword|BaseIndex, 0, 2, 2, Dw2Inval\n-ebx, Class=Reg|Dword|BaseIndex, 0, 3, 3, Dw2Inval\n+ecx, Class=Reg|Instance=RegC|Dword|BaseIndex, 0, 1, 1, Dw2Inval\n+edx, Class=Reg|Instance=RegD|Dword|BaseIndex, 0, 2, 2, Dw2Inval\n+ebx, Class=Reg|Instance=RegB|Dword|BaseIndex, 0, 3, 3, Dw2Inval\n esp, Class=Reg|Dword, 0, 4, 4, Dw2Inval\n ebp, Class=Reg|Dword|BaseIndex, 0, 5, 5, Dw2Inval\n esi, Class=Reg|Dword|BaseIndex, 0, 6, 6, Dw2Inval\n@@ -80,9 +80,9 @@ r13d, Class=Reg|Dword|BaseIndex, RegRex, 5, Dw2Inval, Dw2Inval\n r14d, Class=Reg|Dword|BaseIndex, RegRex, 6, Dw2Inval, Dw2Inval\n r15d, Class=Reg|Dword|BaseIndex, RegRex, 7, Dw2Inval, Dw2Inval\n rax, Class=Reg|Instance=Accum|Qword|BaseIndex, 0, 0, Dw2Inval, 0\n-rcx, Class=Reg|Qword|BaseIndex, 0, 1, Dw2Inval, 2\n-rdx, Class=Reg|Qword|BaseIndex, 0, 2, Dw2Inval, 1\n-rbx, Class=Reg|Qword|BaseIndex, 0, 3, Dw2Inval, 3\n+rcx, Class=Reg|Instance=RegC|Qword|BaseIndex, 0, 1, Dw2Inval, 2\n+rdx, Class=Reg|Instance=RegD|Qword|BaseIndex, 0, 2, Dw2Inval, 1\n+rbx, Class=Reg|Instance=RegB|Qword|BaseIndex, 0, 3, Dw2Inval, 3\n rsp, Class=Reg|Qword, 0, 4, Dw2Inval, 7\n rbp, Class=Reg|Qword|BaseIndex, 0, 5, Dw2Inval, 6\n rsi, Class=Reg|Qword|BaseIndex, 0, 6, Dw2Inval, 4"
    },
    {
      "sha": "917c10508567e70fdba51d9e94d391d0588c0f01",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 145,
      "deletions": 65,
      "changes": 210,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/474da251bf92a11a08583080af77fa197570767f/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=474da251bf92a11a08583080af77fa197570767f",
      "patch": "@@ -17633,56 +17633,56 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"monitor\", 0xf01, 0xc8, 2, 3,\n+  { \"monitor\", 0xf01c8, None, 3, 3,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"monitor\", 0xf01, 0xc8, 2, 3,\n+  { \"monitor\", 0xf01c8, None, 3, 3,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"monitor\", 0xf01, 0xc8, 2, 3,\n+  { \"monitor\", 0xf01c8, None, 3, 3,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      { { 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"movddup\", 0xf212, None, 1, 2,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -17787,20 +17787,20 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"mwait\", 0xf01, 0xc9, 2, 2,\n+  { \"mwait\", 0xf01c9, None, 3, 2,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"vmcall\", 0xf01c1, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -49866,20 +49866,35 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"invlpga\", 0xf01, 0xdf, 2, 2,\n+  { \"invlpga\", 0xf01df, None, 3, 2,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n+\t  0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+\t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n+  { \"invlpga\", 0xf01df, None, 3, 2,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0 },\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"skinit\", 0xf01de, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -49894,18 +49909,18 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"skinit\", 0xf01, 0xde, 2, 1,\n+  { \"skinit\", 0xf01de, None, 3, 1,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"stgi\", 0xf01dc, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -49933,18 +49948,31 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"vmload\", 0xf01, 0xda, 2, 1,\n+  { \"vmload\", 0xf01da, None, 3, 1,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n+\t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n+  { \"vmload\", 0xf01da, None, 3, 1,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0 },\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"vmmcall\", 0xf01d9, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -49972,18 +50000,31 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"vmrun\", 0xf01, 0xd8, 2, 1,\n+  { \"vmrun\", 0xf01d8, None, 3, 1,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n+\t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n+  { \"vmrun\", 0xf01d8, None, 3, 1,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0 },\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"vmsave\", 0xf01db, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -49998,18 +50039,31 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"vmsave\", 0xf01, 0xdb, 2, 1,\n+  { \"vmsave\", 0xf01db, None, 3, 1,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n-        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n+\t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n+  { \"vmsave\", 0xf01db, None, 3, 1,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0 },\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"movntsd\", 0xf20f2b, None, 2, 2,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -61585,6 +61639,32 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n+  { \"clzero\", 0xf01fc, None, 3, 1,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0 },\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n+\t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n+  { \"clzero\", 0xf01fc, None, 3, 1,\n+    { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+        0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n+    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0 },\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+\t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"monitorx\", 0xf01fa, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -61598,56 +61678,56 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"monitorx\", 0xf01, 0xfa, 2, 3,\n+  { \"monitorx\", 0xf01fa, None, 3, 3,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"monitorx\", 0xf01, 0xfa, 2, 3,\n+  { \"monitorx\", 0xf01fa, None, 3, 3,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"monitorx\", 0xf01, 0xfa, 2, 3,\n+  { \"monitorx\", 0xf01fa, None, 3, 3,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      { { 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"mwaitx\", 0xf01fb, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -61662,22 +61742,22 @@ const insn_template i386_optab[] =\n       0 },\n     { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 0, 0, 0, 0, 0, 0, 0, 0 } } } },\n-  { \"mwaitx\", 0xf01, 0xfb, 2, 3,\n+  { \"mwaitx\", 0xf01fb, None, 3, 3,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n-      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,\n+      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n       0 },\n-    { { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+    { { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n-      { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n+      { { 0, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 0, 0, 0, 0 } } } },\n   { \"rdpkru\", 0xf01ee, None, 3, 0,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n@@ -62500,15 +62580,15 @@ const reg_entry i386_regtab[] =\n \t0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 0, { 0, Dw2Inval } },\n   { \"ecx\",\n-    { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1,\n+    { { 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1,\n \t0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 1, { 1, Dw2Inval } },\n   { \"edx\",\n-    { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1,\n+    { { 1, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1,\n \t0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 2, { 2, Dw2Inval } },\n   { \"ebx\",\n-    { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1,\n+    { { 1, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1,\n \t0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 3, { 3, Dw2Inval } },\n   { \"esp\",\n@@ -62564,15 +62644,15 @@ const reg_entry i386_regtab[] =\n \t0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 0, { Dw2Inval, 0 } },\n   { \"rcx\",\n-    { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n+    { { 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n \t0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 1, { Dw2Inval, 2 } },\n   { \"rdx\",\n-    { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n+    { { 1, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n \t0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 2, { Dw2Inval, 1 } },\n   { \"rbx\",\n-    { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n+    { { 1, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,\n \t0, 1, 0, 0, 0, 0, 0, 0, 0 } },\n     0, 3, { Dw2Inval, 3 } },\n   { \"rsp\","
    }
  ]
}