#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 15 00:13:52 2023
# Process ID: 11020
# Current directory: D:/VivadoProjects/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18540 D:\VivadoProjects\final\final.xpr
# Log file: D:/VivadoProjects/final/vivado.log
# Journal file: D:/VivadoProjects/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProjects/final/final.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/VivadoProjects/final/final.srcs/sources_1/bd/code_lock_test/code_lock_test.bd}
import_files -norecurse C:/Users/HP/Downloads/l6_code_lock_test.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd] -no_script -reset -force -quiet
remove_files  D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd
file delete -force D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd
import_files -norecurse C:/Users/HP/Downloads/l6_code_lock_test.vhd
update_compile_order -fileset sources_1
set_property used_in_simulation false [get_files  D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd]
set_property used_in_simulation true [get_files  D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd]
file mkdir D:/VivadoProjects/final/final.srcs/sources_1/new
close [ open D:/VivadoProjects/final/final.srcs/sources_1/new/mytest.vhd w ]
add_files D:/VivadoProjects/final/final.srcs/sources_1/new/mytest.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VivadoProjects/final/final.srcs/sources_1/new/mytest.vhd] -no_script -reset -force -quiet
remove_files  D:/VivadoProjects/final/final.srcs/sources_1/new/mytest.vhd
file delete -force D:/VivadoProjects/final/final.srcs/sources_1/new/mytest.vhd
export_ip_user_files -of_objects  [get_files D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd] -no_script -reset -force -quiet
remove_files  D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd
file delete -force D:/VivadoProjects/final/final.srcs/sources_1/imports/Downloads/l6_code_lock_test.vhd
close_bd_design [get_bd_designs code_lock_test]
export_ip_user_files -of_objects  [get_files D:/VivadoProjects/final/final.srcs/sources_1/bd/code_lock_test/code_lock_test.bd] -no_script -reset -force -quiet
remove_files  D:/VivadoProjects/final/final.srcs/sources_1/bd/code_lock_test/code_lock_test.bd
file delete -force D:/VivadoProjects/final/final.srcs/sources_1/bd/code_lock_test
import_files -norecurse C:/Users/HP/Downloads/l6_code_lock_test.vhd
update_compile_order -fileset sources_1
open_bd_design {D:/VivadoProjects/final/final.srcs/sources_1/bd/code_lock/code_lock.bd}
create_bd_design "codelocktest"
current_bd_design [get_bd_designs code_lock]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs codelocktest]
current_bd_design code_lock
set tmpCopyObjs [concat  [get_bd_cells {decoder_vhdl_0 automat_vhdl_0}]]
current_bd_design codelocktest
copy_bd_objs -from_design code_lock / $tmpCopyObjs
startgroup
set_property location {0.5 -52 68} [get_bd_cells decoder_vhdl_0]
set_property location {1 -52 68} [get_bd_cells automat_vhdl_0]
endgroup
set_property location {1.5 219 222} [get_bd_cells automat_vhdl_0]
connect_bd_net [get_bd_pins decoder_vhdl_0/ERR] [get_bd_pins automat_vhdl_0/RESET]
connect_bd_net [get_bd_pins decoder_vhdl_0/Y1] [get_bd_pins automat_vhdl_0/b1]
connect_bd_net [get_bd_pins decoder_vhdl_0/Y2] [get_bd_pins automat_vhdl_0/b2]
create_bd_cell -type module -reference code_lock_test code_lock_test_0
set_property location {0.5 -86 221} [get_bd_cells code_lock_test_0]
connect_bd_net [get_bd_pins code_lock_test_0/A] [get_bd_pins decoder_vhdl_0/A]
connect_bd_net [get_bd_pins code_lock_test_0/B] [get_bd_pins decoder_vhdl_0/B]
connect_bd_net [get_bd_pins code_lock_test_0/C] [get_bd_pins decoder_vhdl_0/C]
set_property location {1 -90 204} [get_bd_cells code_lock_test_0]
connect_bd_net [get_bd_pins automat_vhdl_0/y0] [get_bd_pins code_lock_test_0/Lock]
connect_bd_net [get_bd_pins code_lock_test_0/Clock] [get_bd_pins automat_vhdl_0/CLK]
startgroup
set_property -dict [list CONFIG.C_FSM_TYPE {MEALY}] [get_bd_cells code_lock_test_0]
endgroup
validate_bd_design
save_bd_design
source D:/VivadoProjects/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
launch_simulation
source code_lock_vhdl.tcl
close_sim
startgroup
make_bd_pins_external  [get_bd_cells code_lock_test_0]
make_bd_intf_pins_external  [get_bd_cells code_lock_test_0]
endgroup
validate_bd_design
source D:/VivadoProjects/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
startgroup
endgroup
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top codelocktest_vhdl [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source code_lock_vhdl.tcl
close_sim
update_module_reference codelocktest_code_lock_test_0_0
validate_bd_design
source D:/VivadoProjects/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
