$comment
	File created using the following command:
		vcd file rom64x8_2.msim.vcd -direction
$end
$date
	Sun Oct 23 10:19:48 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rom64x8_2_vlg_vec_tst $end
$var reg 6 ! addr [5:0] $end
$var reg 1 " SEL $end
$var wire 1 # d [7] $end
$var wire 1 $ d [6] $end
$var wire 1 % d [5] $end
$var wire 1 & d [4] $end
$var wire 1 ' d [3] $end
$var wire 1 ( d [2] $end
$var wire 1 ) d [1] $end
$var wire 1 * d [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 SEL~combout $end
$var wire 1 3 32a63|0a15|MS|inst6~6_combout $end
$var wire 1 4 32a63|0a15|MS|inst6~13_combout $end
$var wire 1 5 32a63|0a15|MS|inst7~8_combout $end
$var wire 1 6 32a63|0a15|MS|inst7~12_combout $end
$var wire 1 7 32a63|0a15|MS|inst64~12_combout $end
$var wire 1 8 32a63|0a15|MS|inst64~18_combout $end
$var wire 1 9 32a63|0a15|MS|inst9~11_combout $end
$var wire 1 : 32a63|0a15|MS|inst9~15_combout $end
$var wire 1 ; 32a63|0a15|LS|inst6~12_combout $end
$var wire 1 < 32a63|0a15|LS|inst7~11_combout $end
$var wire 1 = 32a63|0a15|LS|inst7~15_combout $end
$var wire 1 > 32a63|0a15|LS|inst8~6_combout $end
$var wire 1 ? 32a63|0a15|LS|inst8~12_combout $end
$var wire 1 @ 32a63|0a15|LS|inst9~3_combout $end
$var wire 1 A 32a63|0a15|LS|inst9~7_combout $end
$var wire 1 B addr~combout [5] $end
$var wire 1 C addr~combout [4] $end
$var wire 1 D addr~combout [3] $end
$var wire 1 E addr~combout [2] $end
$var wire 1 F addr~combout [1] $end
$var wire 1 G addr~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110000 !
1"
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
1>
0?
1@
0A
0G
0F
0E
0D
zC
zB
$end
#250000
b110001 !
1G
0+
1A
1*
#500000
b110011 !
b110010 !
0G
1F
1+
0A
1?
0@
1<
0*
1)
#750000
b110011 !
1G
0+
0?
1=
0)
1(
#1000000
b110111 !
b110101 !
b110100 !
0G
0F
1E
1+
0=
1;
0<
19
0>
17
0(
1'
#1250000
b110101 !
1G
0+
0;
1:
0'
1&
#1500000
0"
b110111 !
b110110 !
02
0G
1F
1+
1A
1?
1=
1;
18
16
14
09
15
z*
z)
z(
z'
z&
z%
z$
z#
#1750000
b110111 !
1G
0+
#2000000
b111111 !
b111011 !
b111001 !
b111000 !
0G
0F
0E
1D
1+
13
#2250000
b111001 !
1G
0+
#2500000
1"
b111011 !
b111010 !
12
0G
1F
1+
0A
0?
0=
0;
0:
06
04
19
05
1*
1)
1(
1'
1&
1%
1$
1#
0*
0)
0(
0'
0&
0$
0#
#2750000
b111011 !
1G
0+
1:
08
1&
0%
#3000000
b111111 !
b111101 !
b111100 !
0G
0F
1E
1+
1;
0:
14
1<
09
1>
07
03
04
1'
0&
1#
0#
#3250000
b111101 !
1G
0+
1=
0;
1(
0'
#3500000
b111111 !
b111110 !
0G
1F
1+
1?
0=
1@
0<
1)
0(
#3750000
b111111 !
1G
0+
1A
0?
1*
0)
#4000000
