<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="prakti01_04_syncgen.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_colourcombiner.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="entity_colourcombiner.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="entity_colourcombiner.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_gradient.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="entity_gradient.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="entity_gradient.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_pixelgenerator_whiteborder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="entity_pixelgenerator_whiteborder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="entity_pixelgenerator_whiteborder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_rectangle.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="entity_rectangle.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="entity_rectangle.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="entity_signalgenerator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="entity_signalgenerator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="entity_signalgenerator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="entity_signalgenerator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_signalgenerator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="entity_signalgenerator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="entity_signalgenerator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="entity_signalgenerator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="entity_signalgenerator_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="entity_signalgenerator_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_signalgenerator_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="entity_signalgenerator_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="entity_vgagenerator_wb.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="entity_vgagenerator_wb.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="entity_vgagenerator_wb.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="entity_vgagenerator_wb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="entity_vgagenerator_wb.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="entity_vgagenerator_wb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="entity_vgagenerator_wb.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="entity_vgagenerator_wb.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="entity_vgagenerator_wb.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="entity_vgagenerator_wb.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="entity_vgagenerator_wb.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="entity_vgagenerator_wb.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="entity_vgagenerator_wb.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_vgagenerator_wb.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="entity_vgagenerator_wb.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="entity_vgagenerator_wb.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="entity_vgagenerator_wb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="entity_vgagenerator_wb.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="entity_vgagenerator_wb.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="entity_vgagenerator_wb.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="entity_vgagenerator_wb.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="entity_vgagenerator_wb.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="entity_vgagenerator_wb.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="entity_vgagenerator_wb_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="entity_vgagenerator_wb_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="entity_vgagenerator_wb_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="entity_vgagenerator_wb_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="entity_vgagenerator_wb_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="entity_vgagenerator_wb_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="entity_vgagenerator_wb_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="entity_vgagenerator_wb_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="entity_vgagenerator_wb_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="entity_vgagenerator_wb_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="entity_vgagenerator_wb_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="entity_vgagenerator_wb_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="entity_vgagenerator_wb_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_vgagenerator_wb_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="entity_vgagenerator_wb_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="entity_whiteborder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="entity_whiteborder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="entity_whiteborder.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1434187369" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1434187369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434880412" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1204763841394457933" xil_pn:start_ts="1434880412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434880412" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5084123010218896555" xil_pn:start_ts="1434880412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434187369" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1434187369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434880412" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4482906698205734722" xil_pn:start_ts="1434880412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434187369" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4713781073406069779" xil_pn:start_ts="1434187369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434880412" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4355469118703918731" xil_pn:start_ts="1434880412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434881638" xil_pn:in_ck="7415305213580280313" xil_pn:name="TRANEXT_xstsynthesize_spartan3adsp" xil_pn:prop_ck="-7620010496891626007" xil_pn:start_ts="1434881625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.lso"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.ngc"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.ngr"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.prj"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.stx"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.syr"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.xst"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_vhdl.prj"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1434884914" xil_pn:in_ck="-6259117803693988251" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4234710471038209843" xil_pn:start_ts="1434884914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1434884923" xil_pn:in_ck="929718101635317828" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2592408322264926760" xil_pn:start_ts="1434884914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.bld"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.ngd"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1434884931" xil_pn:in_ck="-5290718238681704571" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1306392966133076781" xil_pn:start_ts="1434884923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.pcf"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_map.map"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_map.mrp"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_map.ncd"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_map.ngm"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_map.xrpt"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_summary.xml"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1434884983" xil_pn:in_ck="7708318846866621790" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1003115200023085498" xil_pn:start_ts="1434884931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.ncd"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.pad"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.par"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.ptwx"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.unroutes"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.xpi"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_pad.csv"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_pad.txt"/>
      <outfile xil_pn:name="entity_vgagenerator_wb_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1434885004" xil_pn:in_ck="-6259117803693995876" xil_pn:name="TRANEXT_bitFile_spartan3adsp" xil_pn:prop_ck="-6028413662513571583" xil_pn:start_ts="1434884983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.bgn"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.bit"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.drc"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1434884983" xil_pn:in_ck="4150139439944980993" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1434884977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.twr"/>
      <outfile xil_pn:name="entity_vgagenerator_wb.twx"/>
    </transform>
  </transforms>

</generated_project>
