<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p158" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_158{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_158{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_158{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_158{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_158{left:525px;bottom:998px;letter-spacing:-0.14px;}
#t6_158{left:189px;bottom:973px;letter-spacing:-0.14px;}
#t7_158{left:525px;bottom:973px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t8_158{left:189px;bottom:949px;letter-spacing:-0.12px;}
#t9_158{left:525px;bottom:949px;letter-spacing:-0.14px;}
#ta_158{left:85px;bottom:924px;letter-spacing:-0.15px;}
#tb_158{left:146px;bottom:924px;letter-spacing:-0.12px;}
#tc_158{left:189px;bottom:924px;letter-spacing:-0.14px;}
#td_158{left:432px;bottom:924px;letter-spacing:-0.13px;}
#te_158{left:525px;bottom:924px;letter-spacing:-0.11px;}
#tf_158{left:525px;bottom:907px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_158{left:85px;bottom:883px;letter-spacing:-0.17px;}
#th_158{left:146px;bottom:883px;letter-spacing:-0.12px;}
#ti_158{left:189px;bottom:883px;letter-spacing:-0.15px;}
#tj_158{left:432px;bottom:883px;letter-spacing:-0.15px;}
#tk_158{left:525px;bottom:883px;letter-spacing:-0.12px;}
#tl_158{left:189px;bottom:837px;letter-spacing:-0.13px;}
#tm_158{left:525px;bottom:837px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tn_158{left:525px;bottom:816px;letter-spacing:-0.11px;}
#to_158{left:189px;bottom:791px;letter-spacing:-0.12px;}
#tp_158{left:525px;bottom:791px;letter-spacing:-0.14px;}
#tq_158{left:85px;bottom:767px;letter-spacing:-0.15px;}
#tr_158{left:146px;bottom:767px;letter-spacing:-0.12px;}
#ts_158{left:189px;bottom:767px;letter-spacing:-0.15px;}
#tt_158{left:432px;bottom:767px;letter-spacing:-0.14px;}
#tu_158{left:525px;bottom:767px;letter-spacing:-0.12px;}
#tv_158{left:525px;bottom:745px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_158{left:85px;bottom:721px;letter-spacing:-0.18px;}
#tx_158{left:142px;bottom:721px;letter-spacing:-0.17px;}
#ty_158{left:189px;bottom:721px;letter-spacing:-0.14px;}
#tz_158{left:432px;bottom:721px;letter-spacing:-0.14px;}
#t10_158{left:525px;bottom:721px;letter-spacing:-0.12px;}
#t11_158{left:525px;bottom:700px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t12_158{left:85px;bottom:675px;letter-spacing:-0.17px;}
#t13_158{left:142px;bottom:675px;letter-spacing:-0.17px;}
#t14_158{left:189px;bottom:675px;letter-spacing:-0.13px;}
#t15_158{left:432px;bottom:675px;letter-spacing:-0.14px;}
#t16_158{left:525px;bottom:675px;letter-spacing:-0.12px;}
#t17_158{left:525px;bottom:654px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_158{left:85px;bottom:629px;letter-spacing:-0.16px;}
#t19_158{left:142px;bottom:629px;letter-spacing:-0.16px;}
#t1a_158{left:189px;bottom:629px;letter-spacing:-0.14px;}
#t1b_158{left:432px;bottom:629px;letter-spacing:-0.13px;}
#t1c_158{left:525px;bottom:629px;letter-spacing:-0.12px;}
#t1d_158{left:525px;bottom:608px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1e_158{left:85px;bottom:584px;letter-spacing:-0.16px;}
#t1f_158{left:142px;bottom:584px;letter-spacing:-0.16px;}
#t1g_158{left:189px;bottom:584px;letter-spacing:-0.14px;}
#t1h_158{left:432px;bottom:584px;letter-spacing:-0.13px;}
#t1i_158{left:525px;bottom:584px;letter-spacing:-0.12px;}
#t1j_158{left:525px;bottom:562px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_158{left:85px;bottom:538px;letter-spacing:-0.16px;}
#t1l_158{left:142px;bottom:538px;letter-spacing:-0.16px;}
#t1m_158{left:189px;bottom:538px;letter-spacing:-0.14px;}
#t1n_158{left:432px;bottom:538px;letter-spacing:-0.13px;}
#t1o_158{left:525px;bottom:538px;letter-spacing:-0.12px;}
#t1p_158{left:525px;bottom:516px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1q_158{left:85px;bottom:492px;letter-spacing:-0.16px;}
#t1r_158{left:142px;bottom:492px;letter-spacing:-0.16px;}
#t1s_158{left:189px;bottom:492px;letter-spacing:-0.14px;}
#t1t_158{left:432px;bottom:492px;letter-spacing:-0.13px;}
#t1u_158{left:525px;bottom:492px;letter-spacing:-0.12px;}
#t1v_158{left:525px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_158{left:86px;bottom:446px;letter-spacing:-0.17px;}
#t1x_158{left:142px;bottom:446px;letter-spacing:-0.15px;}
#t1y_158{left:189px;bottom:446px;letter-spacing:-0.16px;}
#t1z_158{left:432px;bottom:446px;letter-spacing:-0.12px;}
#t20_158{left:525px;bottom:446px;letter-spacing:-0.12px;}
#t21_158{left:525px;bottom:425px;letter-spacing:-0.12px;}
#t22_158{left:525px;bottom:408px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_158{left:189px;bottom:383px;letter-spacing:-0.09px;}
#t24_158{left:525px;bottom:383px;letter-spacing:-0.14px;}
#t25_158{left:189px;bottom:359px;letter-spacing:-0.15px;}
#t26_158{left:432px;bottom:359px;letter-spacing:-0.14px;}
#t27_158{left:525px;bottom:359px;letter-spacing:-0.12px;}
#t28_158{left:525px;bottom:338px;letter-spacing:-0.11px;}
#t29_158{left:525px;bottom:321px;letter-spacing:-0.11px;}
#t2a_158{left:525px;bottom:304px;letter-spacing:-0.11px;}
#t2b_158{left:189px;bottom:279px;letter-spacing:-0.12px;}
#t2c_158{left:525px;bottom:279px;letter-spacing:-0.14px;}
#t2d_158{left:189px;bottom:255px;letter-spacing:-0.14px;}
#t2e_158{left:432px;bottom:255px;letter-spacing:-0.13px;}
#t2f_158{left:525px;bottom:255px;letter-spacing:-0.12px;}
#t2g_158{left:525px;bottom:234px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t2h_158{left:525px;bottom:217px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2i_158{left:525px;bottom:200px;letter-spacing:-0.11px;}
#t2j_158{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2k_158{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2l_158{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2m_158{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2n_158{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2o_158{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2p_158{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2q_158{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2r_158{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_158{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_158{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_158{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_158{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_158{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts158" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg158Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg158" style="-webkit-user-select: none;"><object width="935" height="1210" data="158/158.svg" type="image/svg+xml" id="pdf158" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_158" class="t s1_158">2-142 </span><span id="t2_158" class="t s1_158">Vol. 4 </span>
<span id="t3_158" class="t s2_158">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_158" class="t s3_158">49:0 </span><span id="t5_158" class="t s3_158">Reserved </span>
<span id="t6_158" class="t s3_158">52:50 </span><span id="t7_158" class="t s3_158">See Table 2-2. </span>
<span id="t8_158" class="t s3_158">63:53 </span><span id="t9_158" class="t s3_158">Reserved </span>
<span id="ta_158" class="t s3_158">1BH </span><span id="tb_158" class="t s3_158">27 </span><span id="tc_158" class="t s3_158">IA32_APIC_BASE </span><span id="td_158" class="t s3_158">Thread </span><span id="te_158" class="t s3_158">See Section 11.4.4, “Local APIC Status and Location,” </span>
<span id="tf_158" class="t s3_158">and Table 2-2. </span>
<span id="tg_158" class="t s3_158">34H </span><span id="th_158" class="t s3_158">52 </span><span id="ti_158" class="t s3_158">MSR_SMI_COUNT </span><span id="tj_158" class="t s3_158">Thread </span><span id="tk_158" class="t s3_158">SMI Counter (R/O) </span>
<span id="tl_158" class="t s3_158">31:0 </span><span id="tm_158" class="t s3_158">SMI Count (R/O) </span>
<span id="tn_158" class="t s3_158">Running count of SMI events since last RESET. </span>
<span id="to_158" class="t s3_158">63:32 </span><span id="tp_158" class="t s3_158">Reserved </span>
<span id="tq_158" class="t s3_158">3AH </span><span id="tr_158" class="t s3_158">58 </span><span id="ts_158" class="t s3_158">IA32_FEATURE_CONTROL </span><span id="tt_158" class="t s3_158">Thread </span><span id="tu_158" class="t s3_158">Control Features in Intel 64Processor (R/W) </span>
<span id="tv_158" class="t s3_158">See Table 2-2. </span>
<span id="tw_158" class="t s3_158">79H </span><span id="tx_158" class="t s3_158">121 </span><span id="ty_158" class="t s3_158">IA32_BIOS_UPDT_TRIG </span><span id="tz_158" class="t s3_158">Core </span><span id="t10_158" class="t s3_158">BIOS Update Trigger Register (W) </span>
<span id="t11_158" class="t s3_158">See Table 2-2. </span>
<span id="t12_158" class="t s3_158">8BH </span><span id="t13_158" class="t s3_158">139 </span><span id="t14_158" class="t s3_158">IA32_BIOS_SIGN_ID </span><span id="t15_158" class="t s3_158">Thread </span><span id="t16_158" class="t s3_158">BIOS Update Signature ID (R/W) </span>
<span id="t17_158" class="t s3_158">See Table 2-2. </span>
<span id="t18_158" class="t s3_158">C1H </span><span id="t19_158" class="t s3_158">193 </span><span id="t1a_158" class="t s3_158">IA32_PMC0 </span><span id="t1b_158" class="t s3_158">Thread </span><span id="t1c_158" class="t s3_158">Performance Counter Register </span>
<span id="t1d_158" class="t s3_158">See Table 2-2. </span>
<span id="t1e_158" class="t s3_158">C2H </span><span id="t1f_158" class="t s3_158">194 </span><span id="t1g_158" class="t s3_158">IA32_PMC1 </span><span id="t1h_158" class="t s3_158">Thread </span><span id="t1i_158" class="t s3_158">Performance Counter Register </span>
<span id="t1j_158" class="t s3_158">See Table 2-2. </span>
<span id="t1k_158" class="t s3_158">C3H </span><span id="t1l_158" class="t s3_158">195 </span><span id="t1m_158" class="t s3_158">IA32_PMC2 </span><span id="t1n_158" class="t s3_158">Thread </span><span id="t1o_158" class="t s3_158">Performance Counter Register </span>
<span id="t1p_158" class="t s3_158">See Table 2-2. </span>
<span id="t1q_158" class="t s3_158">C4H </span><span id="t1r_158" class="t s3_158">196 </span><span id="t1s_158" class="t s3_158">IA32_PMC3 </span><span id="t1t_158" class="t s3_158">Thread </span><span id="t1u_158" class="t s3_158">Performance Counter Register </span>
<span id="t1v_158" class="t s3_158">See Table 2-2. </span>
<span id="t1w_158" class="t s3_158">CEH </span><span id="t1x_158" class="t s3_158">206 </span><span id="t1y_158" class="t s3_158">MSR_PLATFORM_INFO </span><span id="t1z_158" class="t s3_158">Package </span><span id="t20_158" class="t s3_158">Platform Information </span>
<span id="t21_158" class="t s3_158">Contains power management and other model specific </span>
<span id="t22_158" class="t s3_158">features enumeration. See http://biosbits.org. </span>
<span id="t23_158" class="t s3_158">7:0 </span><span id="t24_158" class="t s3_158">Reserved </span>
<span id="t25_158" class="t s3_158">15:8 </span><span id="t26_158" class="t s3_158">Package </span><span id="t27_158" class="t s3_158">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t28_158" class="t s3_158">This is the ratio of the frequency that invariant TSC </span>
<span id="t29_158" class="t s3_158">runs at. The invariant TSC frequency can be computed </span>
<span id="t2a_158" class="t s3_158">by multiplying this ratio by 133.33 MHz. </span>
<span id="t2b_158" class="t s3_158">27:16 </span><span id="t2c_158" class="t s3_158">Reserved </span>
<span id="t2d_158" class="t s3_158">28 </span><span id="t2e_158" class="t s3_158">Package </span><span id="t2f_158" class="t s3_158">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t2g_158" class="t s3_158">When set to 1, indicates that Programmable Ratio Limit </span>
<span id="t2h_158" class="t s3_158">for Turbo mode is enabled. When set to 0, indicates </span>
<span id="t2i_158" class="t s3_158">Programmable Ratio Limit for Turbo mode is disabled. </span>
<span id="t2j_158" class="t s4_158">Table 2-15. </span><span id="t2k_158" class="t s4_158">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2l_158" class="t s5_158">Register </span>
<span id="t2m_158" class="t s5_158">Address </span><span id="t2n_158" class="t s5_158">Register Name / Bit Fields </span><span id="t2o_158" class="t s5_158">Scope </span><span id="t2p_158" class="t s5_158">Bit Description </span>
<span id="t2q_158" class="t s5_158">Hex </span><span id="t2r_158" class="t s5_158">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
