TimeQuest Timing Analyzer report for DevBD
Sun Apr 05 05:19:23 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'clk50'
 56. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Hold: 'clk50'
 58. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 60. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. MTBF Summary
 74. Synchronizer Summary
 75. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'clk50'
 97. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Hold: 'clk50'
 99. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
100. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Propagation Delay
109. Minimum Propagation Delay
110. Output Enable Times
111. Minimum Output Enable Times
112. Output Disable Times
113. Minimum Output Disable Times
114. MTBF Summary
115. Synchronizer Summary
116. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Propagation Delay
138. Minimum Propagation Delay
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.1 Build 190 01/19/2015 SJ Web Edition ;
; Revision Name      ; DevBD                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DevBD.out.sdc ; OK     ; Sun Apr 05 05:19:18 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk50               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }               ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 44.77 MHz ; 44.77 MHz       ; altera_reserved_tck ;      ;
; 65.33 MHz ; 65.33 MHz       ; clk50               ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk50               ; 4.692  ; 0.000         ;
; altera_reserved_tck ; 38.831 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk50               ; 0.393 ; 0.000         ;
; altera_reserved_tck ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.893 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.798 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk50               ; 9.656  ; 0.000              ;
; altera_reserved_tck ; 49.446 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.692 ; IO8_2[6]                                                                                                                                                                                                                                                                                                                                                                                   ; LED[2]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; 0.000      ; 5.308      ;
; 4.758 ; IO8_2[7]                                                                                                                                                                                                                                                                                                                                                                                   ; LED[3]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; 0.000      ; 5.242      ;
; 6.275 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 13.662     ;
; 6.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 13.334     ;
; 6.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_249|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 13.134     ;
; 6.910 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 13.024     ;
; 6.982 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.951     ;
; 6.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 12.944     ;
; 7.023 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 12.939     ;
; 7.098 ; SignalDistributor:inst7|StatusLED[1]                                                                                                                                                                                                                                                                                                                                                       ; LED[1]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; -0.403     ; 7.499      ;
; 7.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.769     ;
; 7.189 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.056     ; 12.776     ;
; 7.222 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 12.716     ;
; 7.293 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.091     ; 12.637     ;
; 7.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.056     ; 12.636     ;
; 7.382 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.551     ;
; 7.519 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.414     ;
; 7.559 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.374     ;
; 7.569 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 12.370     ;
; 7.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.310     ;
; 7.635 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.302     ;
; 7.664 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 12.299     ;
; 7.670 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.267     ;
; 7.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_291|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.254     ;
; 7.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 12.254     ;
; 7.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_246|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 12.225     ;
; 7.740 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[111]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 12.211     ;
; 7.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.094     ; 12.181     ;
; 7.756 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.177     ;
; 7.761 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 12.190     ;
; 7.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_255|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.073     ; 12.141     ;
; 7.825 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.073     ; 12.123     ;
; 7.836 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.101     ;
; 7.841 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 12.126     ;
; 7.862 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 12.095     ;
; 7.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 12.084     ;
; 7.875 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 12.059     ;
; 7.919 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[104]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 12.014     ;
; 7.925 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 12.009     ;
; 7.928 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 12.029     ;
; 7.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 11.985     ;
; 7.957 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.977     ;
; 7.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_258|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.073     ; 11.977     ;
; 7.974 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.073     ; 11.974     ;
; 8.019 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 11.932     ;
; 8.058 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.881     ;
; 8.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 11.881     ;
; 8.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 11.816     ;
; 8.126 ; async_transmitter:inst2|TxD_shift[0]                                                                                                                                                                                                                                                                                                                                                       ; IO8_2[1]                                                                                                                                                                                                                                                                                                                 ; clk50        ; clk50       ; 20.000       ; -0.390     ; 6.484      ;
; 8.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 11.810     ;
; 8.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 11.773     ;
; 8.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.786     ;
; 8.190 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.062     ; 11.769     ;
; 8.231 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.726     ;
; 8.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 11.692     ;
; 8.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 11.709     ;
; 8.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 11.697     ;
; 8.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.678     ;
; 8.256 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.683     ;
; 8.258 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 11.680     ;
; 8.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_294|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 11.657     ;
; 8.290 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.644     ;
; 8.294 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[166]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.094     ; 11.633     ;
; 8.310 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.630     ;
; 8.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_353|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 11.637     ;
; 8.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 11.597     ;
; 8.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 11.600     ;
; 8.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_285|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.589     ;
; 8.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 11.603     ;
; 8.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.062     ; 11.607     ;
; 8.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_282|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.083     ; 11.577     ;
; 8.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.555     ;
; 8.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_335|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 11.579     ;
; 8.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_261|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.547     ;
; 8.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 11.563     ;
; 8.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_243|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.536     ;
; 8.416 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 11.521     ;
; 8.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 11.503     ;
; 8.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.522     ;
; 8.439 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 11.512     ;
; 8.447 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.070     ; 11.504     ;
; 8.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.469     ;
; 8.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_392|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.062     ; 11.476     ;
; 8.486 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 11.480     ;
; 8.507 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[170]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.094     ; 11.420     ;
; 8.518 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 11.444     ;
; 8.520 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[161]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.414     ;
; 8.534 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.088     ; 11.399     ;
; 8.534 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 11.405     ;
; 8.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.094     ; 11.380     ;
; 8.548 ; SignalDistributor:inst7|DataToContactsZ[124]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[4]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.404     ; 6.048      ;
; 8.549 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.385     ;
; 8.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.091     ; 11.380     ;
; 8.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 11.383     ;
; 8.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_344|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 11.412     ;
; 8.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.050     ; 11.416     ;
; 8.555 ; async_transmitter:inst2|TxD_state[3]                                                                                                                                                                                                                                                                                                                                                       ; IO8_2[1]                                                                                                                                                                                                                                                                                                                 ; clk50        ; clk50       ; 20.000       ; -0.401     ; 6.044      ;
; 8.561 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.055     ; 11.405     ;
; 8.567 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[167]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 11.361     ;
; 8.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_288|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 11.367     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 38.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 11.377     ;
; 38.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 11.290     ;
; 38.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 11.240     ;
; 39.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 11.052     ;
; 40.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 9.738      ;
; 40.929 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 9.302      ;
; 41.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 8.642      ;
; 41.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 8.606      ;
; 42.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 8.206      ;
; 42.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 8.042      ;
; 42.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 8.019      ;
; 42.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 7.940      ;
; 42.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 7.706      ;
; 42.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 7.396      ;
; 42.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 7.389      ;
; 43.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.729      ;
; 43.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 6.473      ;
; 44.008 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 6.223      ;
; 44.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 6.178      ;
; 45.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 4.851      ;
; 46.150 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.079      ;
; 46.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.771      ;
; 46.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.552      ;
; 46.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.501      ;
; 46.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.479      ;
; 47.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.136      ;
; 47.715 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.493      ;
; 48.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.350      ;
; 91.448 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 8.472      ;
; 91.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.385      ;
; 91.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.335      ;
; 91.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 8.283      ;
; 91.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 8.280      ;
; 91.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.196      ;
; 91.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.193      ;
; 91.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.147      ;
; 91.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.146      ;
; 91.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.143      ;
; 91.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.958      ;
; 91.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.955      ;
; 92.533 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.382      ;
; 92.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.326      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.287      ;
; 92.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.260      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.689 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.252      ;
; 92.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.150      ;
; 92.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.150      ;
; 92.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.150      ;
; 92.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.142      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.143      ;
; 92.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.115      ;
; 92.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.115      ;
; 92.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.114      ;
; 92.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.113      ;
; 92.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.112      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.131      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.489      ; 1.140      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.487      ; 1.145      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.143      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.483      ; 1.143      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.144      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.144      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.144      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.481      ; 1.142      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.146      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.146      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.487      ; 1.149      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.147      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.487      ; 1.150      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.480      ; 1.145      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.487      ; 1.152      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.151      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.151      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.487      ; 1.154      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.487      ; 1.154      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.152      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.152      ;
; 0.417 ; SignalDistributor:inst7|DataOut[7]                                                                                                                                                ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.150      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.478      ; 1.151      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.481      ; 1.155      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.481      ; 1.156      ;
; 0.421 ; SignalDistributor:inst7|DataOut[3]                                                                                                                                                ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.154      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.160      ;
; 0.422 ; SignalDistributor:inst7|DataOut[2]                                                                                                                                                ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.155      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.483      ; 1.160      ;
; 0.424 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrptr_g[0]                                                                                                        ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.473      ; 1.151      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.480      ; 1.159      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.158      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.480      ; 1.162      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.489      ; 1.173      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.489      ; 1.174      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.166      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.166      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.169      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.177      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.180      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.480      ; 1.176      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.176      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.484      ; 1.181      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.178      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.481      ; 1.181      ;
; 0.450 ; SignalDistributor:inst7|DataOut[1]                                                                                                                                                ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.479      ; 1.183      ;
; 0.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.481      ; 1.186      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.481      ; 1.187      ;
; 0.452 ; SignalDistributor:inst7|StatusLED[1]                                                                                                                                              ; SignalDistributor:inst7|StatusLED[1]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[2]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[2]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[0]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[0]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[1]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[1]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[2]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[2]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[3]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[3]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[4]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[4]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[5]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[5]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[7]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[7]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|ReceivedFrameCountFull[6]                                                                                                                                 ; SignalDistributor:inst7|ReceivedFrameCountFull[6]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                            ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_transmitter:inst2|TxD_state[1]                                                                                                                                              ; async_transmitter:inst2|TxD_state[1]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_transmitter:inst2|TxD_state[0]                                                                                                                                              ; async_transmitter:inst2|TxD_state[0]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_transmitter:inst2|TxD_state[3]                                                                                                                                              ; async_transmitter:inst2|TxD_state[3]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[0]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[0]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[1]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[1]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[3]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[3]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[4]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[4]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[5]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[5]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[6]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[6]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|SentFramesCountFull[7]                                                                                                                                    ; SignalDistributor:inst7|SentFramesCountFull[7]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SignalDistributor:inst7|State~21                                                                                                                                                  ; SignalDistributor:inst7|State~21                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_receiver:inst1|OversamplingCnt[2]                                                                                                                                           ; async_receiver:inst1|OversamplingCnt[2]                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_receiver:inst1|RxD_state[3]                                                                                                                                                 ; async_receiver:inst1|RxD_state[3]                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_receiver:inst1|RxD_state[2]                                                                                                                                                 ; async_receiver:inst1|RxD_state[2]                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_receiver:inst1|OversamplingCnt[1]                                                                                                                                           ; async_receiver:inst1|OversamplingCnt[1]                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_receiver:inst1|RxD_bit                                                                                                                                                      ; async_receiver:inst1|RxD_bit                                                                                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_receiver:inst1|Filter_cnt[0]                                                                                                                                                ; async_receiver:inst1|Filter_cnt[0]                                                                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; async_receiver:inst1|Filter_cnt[1]                                                                                                                                                ; async_receiver:inst1|Filter_cnt[1]                                                                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.778      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_511|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_511|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_378|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_378|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_357|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_357|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_331|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_331|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_259|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_259|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_426|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_426|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_526|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_526|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_493|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_493|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_490|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_490|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_360|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_360|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_345|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_345|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.342      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.540      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.540      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.540      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.542      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.539      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_323|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_326|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.538      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_517|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.540      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_517|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.540      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_517|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.540      ;
; 95.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.517      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.529      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.537      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_238|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.536      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.540      ;
; 95.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.542      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.073      ;
; 2.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.399      ;
; 2.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.399      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 2.427      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.397      ;
; 2.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.680      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.790      ;
; 2.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.799      ;
; 2.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.799      ;
; 2.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.799      ;
; 2.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.799      ;
; 2.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.799      ;
; 2.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.799      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_299|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_302|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 4.244      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 4.245      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.237      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.242      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.242      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.242      ;
; 3.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.242      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_address_reg0  ;
; 9.656 ; 9.891        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_we_reg        ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_address_reg0 ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_we_reg       ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_address_reg0  ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_we_reg        ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_address_reg0  ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_we_reg        ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_address_reg0  ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_we_reg        ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_address_reg0 ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_we_reg       ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_address_reg0 ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_we_reg       ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_address_reg0  ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_we_reg        ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_datain_reg0   ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0  ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_datain_reg0  ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_address_reg0 ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_we_reg       ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_datain_reg0   ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_datain_reg0   ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_address_reg0  ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_we_reg        ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0   ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_address_reg0  ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_we_reg        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                      ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_we_reg                                                                                                            ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_we_reg        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_datain_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_we_reg        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~porta_we_reg        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0   ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_we_reg        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_we_reg        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_address_reg0   ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_we_reg         ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_we_reg        ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_address_reg0 ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_we_reg       ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~porta_address_reg0 ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~porta_we_reg       ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_address_reg0   ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_we_reg         ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_datain_reg0   ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_address_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_we_reg        ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0   ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_address_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_we_reg        ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                       ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_address_reg0 ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_we_reg       ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~porta_datain_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~porta_datain_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~porta_datain_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_datain_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_datain_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_address_reg0 ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_we_reg       ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.446 ; 49.681       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                         ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                        ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~portb_address_reg0                                                                                                                        ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                        ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                         ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                         ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                         ;
; 49.447 ; 49.682       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                         ;
; 49.448 ; 49.683       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~portb_address_reg0                                                                                                                        ;
; 49.448 ; 49.683       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~portb_address_reg0                                                                                                                        ;
; 49.448 ; 49.683       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~portb_address_reg0                                                                                                                        ;
; 49.449 ; 49.684       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.685       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                         ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~portb_address_reg0                                                                                                                        ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~portb_address_reg0                                                                                                                        ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~portb_address_reg0                                                                                                                        ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                          ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                         ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                          ;
; 49.451 ; 49.686       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                         ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~portb_address_reg0                                                                                                                        ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~portb_address_reg0                                                                                                                        ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                         ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                         ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                         ;
; 49.452 ; 49.687       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                         ;
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~portb_address_reg0                                                                                                                        ;
; 49.453 ; 49.688       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                         ;
; 49.515 ; 49.735       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[1] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[2] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[2] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[2]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[2]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ;
; 49.570 ; 49.758       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2]  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                  ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[2] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[1] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[2] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_329|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[1] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[2] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_337|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_339|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_339|dffs[1] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_339|dffs[2] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_340|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_342|dffs[2] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[1] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[1] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[2] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_390|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_390|dffs[1] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_390|dffs[2] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_393|dffs[0] ;
; 49.571 ; 49.759       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_393|dffs[1] ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.089 ; 3.351 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.805 ; 7.693 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 6.121 ; 6.318 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 5.597 ; 5.966 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 6.121 ; 6.318 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 5.373 ; 5.556 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 6.015 ; 6.225 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 5.378 ; 5.647 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 5.788 ; 5.953 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 5.550 ; 5.778 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 5.523 ; 5.751 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 5.324 ; 5.575 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; 4.695 ; 4.931 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; 5.277 ; 5.500 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; 5.324 ; 5.575 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 5.992 ; 6.357 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 4.976 ; 5.210 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 4.879 ; 5.155 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 5.236 ; 5.592 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 5.666 ; 5.946 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 5.367 ; 5.572 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 5.560 ; 5.880 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 5.409 ; 5.728 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 5.932 ; 6.166 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 5.173 ; 5.327 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 5.157 ; 5.411 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 5.992 ; 6.357 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 5.268 ; 5.459 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 5.523 ; 5.823 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 5.165 ; 5.359 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 5.052 ; 5.306 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 5.150 ; 5.386 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 6.034 ; 6.283 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 5.521 ; 5.748 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 5.294 ; 5.546 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 5.971 ; 6.283 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 5.558 ; 5.728 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 5.525 ; 5.802 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 5.600 ; 5.787 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 5.704 ; 6.041 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 5.582 ; 5.926 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 5.589 ; 5.880 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 6.034 ; 6.281 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 6.001 ; 6.269 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 5.843 ; 6.152 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 5.590 ; 5.963 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.809 ; 5.074 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 4.977 ; 5.177 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 5.282 ; 5.574 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 7.091 ; 7.375 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 6.513 ; 6.836 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 5.653 ; 5.926 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 5.971 ; 6.184 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 5.960 ; 6.228 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 6.138 ; 6.466 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 7.091 ; 7.375 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 7.063 ; 7.302 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 5.673 ; 5.922 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 5.542 ; 5.851 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 5.287 ; 5.519 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 5.486 ; 5.742 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 6.156 ; 6.476 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 5.903 ; 6.178 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 5.862 ; 6.079 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 5.468 ; 5.733 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 5.593 ; 5.879 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 5.752 ; 5.981 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 4.957 ; 5.193 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 5.469 ; 5.742 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 5.426 ; 5.617 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 5.528 ; 5.827 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 5.275 ; 5.489 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 5.466 ; 5.719 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 6.280 ; 6.467 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 5.777 ; 6.007 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 5.371 ; 5.627 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 5.699 ; 6.052 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 5.617 ; 5.921 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 5.358 ; 5.665 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 5.183 ; 5.469 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 5.922 ; 6.257 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 6.084 ; 6.254 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 6.297 ; 6.582 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 5.246 ; 5.536 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 6.114 ; 6.478 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 5.863 ; 6.219 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 6.297 ; 6.582 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 6.227 ; 6.580 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 5.759 ; 6.013 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 5.446 ; 5.752 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 5.227 ; 5.511 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 5.708 ; 5.989 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 5.923 ; 6.081 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 5.441 ; 5.801 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 5.850 ; 6.070 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 5.456 ; 5.730 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 4.965 ; 5.208 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 4.940 ; 5.221 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 4.987 ; 5.294 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 4.991 ; 5.270 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 5.100 ; 5.438 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 5.572 ; 5.934 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 5.352 ; 5.607 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 5.909 ; 6.226 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 5.946 ; 6.133 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 5.427 ; 5.728 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 5.651 ; 5.927 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 5.707 ; 5.946 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 5.701 ; 5.899 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 5.472 ; 5.798 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 5.322 ; 5.635 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 5.845 ; 6.207 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 5.116 ; 5.351 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 5.458 ; 5.703 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 5.425 ; 5.625 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 6.497 ; 6.791 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 5.320 ; 5.547 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 6.358 ; 6.510 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 5.606 ; 5.855 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 6.179 ; 6.453 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 5.678 ; 5.877 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 5.481 ; 5.754 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 6.088 ; 6.296 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 6.166 ; 6.448 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 6.497 ; 6.791 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 5.978 ; 6.256 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 5.227 ; 5.512 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 5.003 ; 5.320 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 6.027 ; 6.377 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 5.733 ; 5.983 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 5.960 ; 6.295 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 5.804 ; 6.104 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 4.914 ; 5.191 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 5.222 ; 5.498 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 5.484 ; 5.761 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 5.433 ; 5.726 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 5.402 ; 5.681 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 5.223 ; 5.504 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 5.568 ; 5.905 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 5.289 ; 5.596 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 5.561 ; 5.860 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 5.578 ; 5.890 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 5.713 ; 6.044 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 5.752 ; 6.095 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 5.919 ; 6.249 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 6.369 ; 6.573 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.918 ; 6.261 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 5.917 ; 6.250 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.416  ; 1.332  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.088 ; -1.199 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; -4.091 ; -4.298 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; -4.515 ; -4.785 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; -4.458 ; -4.699 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; -4.091 ; -4.298 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; -4.182 ; -4.396 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; -4.229 ; -4.439 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; -4.492 ; -4.721 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; -4.110 ; -4.349 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; -4.142 ; -4.320 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; -3.887 ; -4.122 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; -3.887 ; -4.122 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; -4.422 ; -4.581 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; -4.340 ; -4.541 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; -3.774 ; -4.032 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; -4.050 ; -4.246 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; -3.863 ; -4.104 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; -3.774 ; -4.032 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; -4.598 ; -4.908 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; -4.335 ; -4.546 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; -4.056 ; -4.298 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; -4.279 ; -4.527 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; -4.643 ; -4.892 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; -4.060 ; -4.247 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; -3.906 ; -4.089 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; -4.625 ; -4.933 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; -4.229 ; -4.454 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; -4.026 ; -4.238 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; -4.260 ; -4.465 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; -4.051 ; -4.239 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; -4.018 ; -4.205 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; -3.795 ; -3.947 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; -4.383 ; -4.544 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; -4.082 ; -4.301 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; -4.120 ; -4.324 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; -4.075 ; -4.294 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; -4.166 ; -4.399 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; -4.125 ; -4.284 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; -4.449 ; -4.740 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; -4.649 ; -4.977 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; -4.446 ; -4.709 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; -4.510 ; -4.796 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; -4.581 ; -4.887 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; -4.627 ; -4.949 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; -4.399 ; -4.666 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; -3.945 ; -4.164 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; -3.795 ; -3.947 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; -4.411 ; -4.661 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; -3.727 ; -3.946 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; -4.278 ; -4.504 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; -4.358 ; -4.492 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; -4.165 ; -4.373 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; -4.379 ; -4.621 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; -4.362 ; -4.623 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; -4.294 ; -4.530 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; -4.630 ; -4.819 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; -4.280 ; -4.509 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; -4.132 ; -4.383 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; -4.290 ; -4.532 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; -4.272 ; -4.526 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; -4.309 ; -4.538 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; -4.230 ; -4.450 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; -4.704 ; -4.963 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; -4.311 ; -4.559 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; -4.133 ; -4.336 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; -4.287 ; -4.528 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; -3.727 ; -3.946 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; -3.934 ; -4.112 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; -4.238 ; -4.428 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; -4.487 ; -4.669 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; -4.201 ; -4.438 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; -4.494 ; -4.698 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; -4.472 ; -4.702 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; -4.208 ; -4.505 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; -4.237 ; -4.434 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; -4.011 ; -4.275 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; -4.211 ; -4.478 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; -4.434 ; -4.707 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; -4.086 ; -4.344 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; -4.183 ; -4.475 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; -4.075 ; -4.315 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; -3.568 ; -3.798 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; -4.258 ; -4.506 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; -4.635 ; -4.961 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; -4.166 ; -4.472 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; -4.142 ; -4.355 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; -3.568 ; -3.798 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; -3.853 ; -4.023 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; -4.518 ; -4.814 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; -3.849 ; -4.098 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; -4.062 ; -4.263 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; -3.787 ; -4.045 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; -4.543 ; -4.837 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; -4.392 ; -4.602 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; -3.833 ; -4.030 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; -3.933 ; -4.179 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; -3.783 ; -4.031 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; -3.737 ; -3.991 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; -3.820 ; -4.010 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; -4.085 ; -4.328 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; -4.376 ; -4.610 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; -3.745 ; -3.999 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; -4.740 ; -4.987 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; -4.570 ; -4.850 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; -4.456 ; -4.721 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; -4.371 ; -4.654 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; -4.413 ; -4.689 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; -4.138 ; -4.280 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; -3.812 ; -4.062 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; -3.991 ; -4.204 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; -4.379 ; -4.597 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; -4.029 ; -4.298 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; -3.976 ; -4.250 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; -4.483 ; -4.685 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; -3.560 ; -3.790 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; -4.162 ; -4.413 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; -4.496 ; -4.685 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; -3.989 ; -4.232 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; -4.120 ; -4.421 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; -4.096 ; -4.363 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; -4.378 ; -4.589 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; -5.156 ; -5.360 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; -4.490 ; -4.720 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; -5.056 ; -5.350 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; -4.238 ; -4.485 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; -4.166 ; -4.447 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; -4.044 ; -4.308 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; -4.488 ; -4.683 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; -4.325 ; -4.597 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; -4.484 ; -4.802 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; -4.793 ; -5.070 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; -3.953 ; -4.198 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; -4.325 ; -4.575 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; -4.345 ; -4.608 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; -4.211 ; -4.441 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; -4.486 ; -4.761 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; -3.827 ; -4.014 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; -3.560 ; -3.790 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; -3.768 ; -4.012 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; -4.569 ; -4.861 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; -3.812 ; -4.058 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; -4.373 ; -4.662 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; -3.908 ; -4.117 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; -4.748 ; -4.984 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; -4.557 ; -4.809 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; -4.548 ; -4.860 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; -4.560 ; -4.885 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.502 ; 14.010 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 6.575  ; 6.462  ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 6.575  ; 6.462  ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 4.963  ; 4.850  ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 5.161  ; 5.021  ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 4.547  ; 4.489  ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 5.626  ; 5.478  ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 4.455  ; 4.377  ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 4.479  ; 4.386  ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 4.545  ; 4.469  ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 6.874  ; 6.603  ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 6.874  ; 6.603  ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 7.311  ; 7.228  ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 4.727  ; 4.699  ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 6.864  ; 6.543  ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 6.753  ; 6.445  ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 7.131  ; 7.107  ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 5.166  ; 5.011  ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 5.627  ; 5.498  ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 5.939  ; 5.772  ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 5.693  ; 5.543  ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 4.605  ; 4.556  ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 7.311  ; 7.228  ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 5.735  ; 5.607  ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 5.883  ; 5.697  ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 4.712  ; 4.678  ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 5.956  ; 5.803  ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 5.624  ; 5.489  ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 5.663  ; 5.548  ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 6.248  ; 6.246  ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 4.981  ; 4.934  ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 5.287  ; 5.155  ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 4.922  ; 4.827  ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 5.004  ; 4.894  ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 5.337  ; 5.231  ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 4.665  ; 4.595  ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 4.625  ; 4.558  ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 4.658  ; 4.589  ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 5.528  ; 5.380  ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 4.646  ; 4.578  ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 4.920  ; 4.807  ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 4.893  ; 4.781  ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 5.721  ; 5.560  ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.950  ; 4.818  ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 6.248  ; 6.246  ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 4.792  ; 4.904  ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 6.717  ; 6.683  ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 4.374  ; 4.302  ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 6.717  ; 6.683  ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 4.580  ; 4.497  ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 4.946  ; 4.858  ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 4.616  ; 4.544  ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 5.325  ; 5.221  ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 4.902  ; 4.783  ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 4.936  ; 4.845  ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 5.073  ; 4.911  ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 4.995  ; 4.931  ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 5.405  ; 5.316  ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 5.423  ; 5.334  ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 5.848  ; 5.733  ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 4.626  ; 4.567  ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 4.641  ; 4.586  ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 4.644  ; 4.582  ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 5.001  ; 4.919  ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 4.513  ; 4.452  ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 4.271  ; 4.255  ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 4.270  ; 4.254  ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 5.099  ; 5.013  ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 4.839  ; 4.752  ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 4.876  ; 4.754  ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 4.654  ; 4.613  ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 4.836  ; 4.676  ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 4.961  ; 4.872  ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 4.811  ; 4.660  ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 4.873  ; 4.759  ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 4.757  ; 4.624  ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 4.596  ; 4.514  ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 5.136  ; 4.964  ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 5.566  ; 5.393  ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 6.695  ; 6.503  ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 4.731  ; 4.597  ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 5.076  ; 4.925  ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 6.599  ; 6.503  ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 5.648  ; 5.519  ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 5.055  ; 4.854  ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 4.802  ; 4.643  ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 4.532  ; 4.426  ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 6.227  ; 5.917  ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 4.490  ; 4.399  ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 4.785  ; 4.632  ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 4.950  ; 4.824  ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 5.574  ; 5.371  ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 5.155  ; 5.011  ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 4.741  ; 4.695  ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 5.550  ; 5.353  ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 5.191  ; 5.025  ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 5.175  ; 5.028  ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 5.218  ; 5.057  ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 5.815  ; 5.545  ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 4.899  ; 4.791  ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 5.701  ; 5.472  ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 5.807  ; 5.559  ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 4.481  ; 4.376  ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 4.884  ; 4.775  ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 4.450  ; 4.353  ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 4.483  ; 4.377  ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 5.224  ; 5.075  ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 5.721  ; 5.600  ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 5.266  ; 5.159  ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 4.975  ; 4.859  ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 6.695  ; 6.461  ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 6.405  ; 6.204  ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 7.874  ; 7.632  ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 5.173  ; 5.026  ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 5.307  ; 5.204  ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 4.987  ; 4.887  ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 4.850  ; 4.717  ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 4.735  ; 4.686  ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 4.757  ; 4.703  ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 5.729  ; 5.612  ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 6.195  ; 6.160  ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 6.165  ; 5.990  ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 5.417  ; 5.228  ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 5.322  ; 5.174  ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 4.519  ; 4.425  ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 4.559  ; 4.486  ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 5.025  ; 4.835  ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 4.582  ; 4.512  ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 5.843  ; 5.601  ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 6.419  ; 6.219  ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 4.894  ; 4.782  ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 4.620  ; 4.544  ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 5.242  ; 5.061  ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 5.559  ; 5.393  ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 4.825  ; 4.669  ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 5.263  ; 5.079  ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 5.598  ; 5.439  ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 7.874  ; 7.632  ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 5.480  ; 5.399  ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 5.713  ; 5.579  ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 6.007  ; 5.806  ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 7.306  ; 6.957  ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 6.000  ; 5.816  ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.970  ; 5.802  ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 5.376  ; 5.297  ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 7.742  ; 7.902  ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 7.742  ; 7.902  ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.131 ; 11.648 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 3.892  ; 3.816  ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 5.934  ; 5.824  ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 4.386  ; 4.276  ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 4.570  ; 4.434  ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 3.980  ; 3.923  ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 5.020  ; 4.878  ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 3.892  ; 3.816  ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 3.921  ; 3.829  ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 3.978  ; 3.903  ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 5.433  ; 5.128  ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 5.433  ; 5.128  ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 4.037  ; 3.988  ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 4.157  ; 4.129  ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 6.211  ; 5.901  ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 6.102  ; 5.805  ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 6.524  ; 6.503  ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 4.580  ; 4.429  ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 5.023  ; 4.897  ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 5.322  ; 5.159  ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 5.086  ; 4.939  ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 4.037  ; 3.988  ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 6.692  ; 6.615  ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 5.127  ; 5.002  ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 5.264  ; 5.084  ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 4.144  ; 4.110  ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 5.337  ; 5.189  ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 5.019  ; 4.889  ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 5.057  ; 4.946  ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 4.062  ; 3.996  ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 4.401  ; 4.355  ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 4.694  ; 4.566  ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 4.345  ; 4.253  ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 4.424  ; 4.317  ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 4.740  ; 4.637  ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 4.100  ; 4.031  ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 4.062  ; 3.996  ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 4.094  ; 4.025  ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 4.928  ; 4.784  ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 4.082  ; 4.014  ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 4.345  ; 4.235  ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 4.319  ; 4.210  ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 5.113  ; 4.956  ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.373  ; 4.244  ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 5.671  ; 5.672  ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 4.219  ; 4.328  ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 3.718  ; 3.702  ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 3.814  ; 3.743  ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 6.120  ; 6.091  ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 4.012  ; 3.931  ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 4.364  ; 4.278  ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 4.052  ; 3.981  ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 4.726  ; 4.625  ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 4.327  ; 4.211  ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 4.354  ; 4.264  ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 4.491  ; 4.334  ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 4.415  ; 4.352  ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 4.808  ; 4.722  ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 4.825  ; 4.739  ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 5.233  ; 5.122  ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 4.059  ; 4.001  ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 4.074  ; 4.020  ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 4.078  ; 4.017  ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 4.420  ; 4.340  ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 3.952  ; 3.893  ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 3.719  ; 3.703  ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 3.718  ; 3.702  ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 4.515  ; 4.432  ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 4.266  ; 4.181  ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 4.298  ; 4.178  ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 4.087  ; 4.048  ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 4.264  ; 4.109  ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 4.383  ; 4.297  ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 4.240  ; 4.094  ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 4.299  ; 4.188  ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 4.188  ; 4.058  ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 4.033  ; 3.953  ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 4.552  ; 4.385  ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 4.965  ; 4.796  ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 3.893  ; 3.798  ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 4.163  ; 4.032  ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 4.493  ; 4.346  ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 6.014  ; 5.923  ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 5.043  ; 4.917  ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 4.473  ; 4.279  ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 4.231  ; 4.076  ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 3.971  ; 3.868  ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 5.599  ; 5.299  ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 3.931  ; 3.842  ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 4.214  ; 4.066  ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 4.373  ; 4.250  ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 4.972  ; 4.775  ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 4.570  ; 4.429  ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 4.172  ; 4.126  ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 4.949  ; 4.758  ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 4.604  ; 4.443  ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 4.589  ; 4.446  ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 4.630  ; 4.473  ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 5.203  ; 4.942  ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 4.325  ; 4.219  ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 5.094  ; 4.872  ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 5.196  ; 4.955  ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 3.923  ; 3.820  ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 4.310  ; 4.203  ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 3.893  ; 3.798  ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 3.925  ; 3.821  ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 4.636  ; 4.491  ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 5.113  ; 4.994  ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 4.676  ; 4.572  ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 4.397  ; 4.284  ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 6.047  ; 5.821  ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 5.768  ; 5.573  ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 3.959  ; 3.867  ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 4.587  ; 4.444  ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 4.715  ; 4.614  ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 4.408  ; 4.311  ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 4.276  ; 4.146  ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 4.167  ; 4.117  ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 4.187  ; 4.134  ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 5.121  ; 5.006  ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 5.625  ; 5.593  ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 5.538  ; 5.368  ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 4.821  ; 4.638  ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 4.730  ; 4.586  ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 3.959  ; 3.867  ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 3.991  ; 3.920  ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 4.445  ; 4.260  ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 4.019  ; 3.950  ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 5.229  ; 4.995  ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 5.783  ; 5.589  ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 4.319  ; 4.209  ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 4.056  ; 3.981  ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 4.653  ; 4.477  ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 4.957  ; 4.795  ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 4.253  ; 4.101  ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 4.673  ; 4.494  ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 4.995  ; 4.839  ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 7.180  ; 6.946  ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 4.883  ; 4.803  ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 5.105  ; 4.974  ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 5.387  ; 5.192  ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 6.634  ; 6.297  ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 5.381  ; 5.203  ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.352  ; 5.189  ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 4.781  ; 4.702  ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 7.113  ; 7.264  ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 7.113  ; 7.264  ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 5.308 ;    ;    ; 5.199 ;
; IO8_2[7]   ; LED[3]      ; 5.242 ;    ;    ; 5.125 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 5.142 ;    ;    ; 5.036 ;
; IO8_2[7]   ; LED[3]      ; 5.079 ;    ;    ; 4.965 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 4.502 ; 4.404 ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 6.709 ; 6.595 ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 5.030 ; 4.916 ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 5.200 ; 5.102 ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 4.502 ; 4.404 ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 5.515 ; 5.438 ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 4.509 ; 4.411 ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 4.559 ; 4.445 ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 4.670 ; 4.572 ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 4.973 ; 4.875 ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 5.006 ; 4.929 ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 6.979 ; 6.865 ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 6.994 ; 6.880 ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 7.496 ; 7.474 ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 5.331 ; 5.217 ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 5.780 ; 5.666 ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 6.039 ; 5.925 ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 6.523 ; 6.409 ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 4.973 ; 4.875 ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 7.393 ; 7.395 ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 5.784 ; 5.670 ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 6.260 ; 6.162 ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 5.015 ; 4.938 ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 5.936 ; 5.859 ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 5.654 ; 5.577 ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 5.486 ; 5.409 ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 4.607 ; 4.513 ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 5.434 ; 5.357 ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 4.643 ; 4.566 ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 4.607 ; 4.530 ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 4.641 ; 4.564 ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 6.452 ; 6.354 ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 5.014 ; 4.900 ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 4.727 ; 4.613 ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 4.627 ; 4.513 ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 5.750 ; 5.636 ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 4.967 ; 4.853 ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 4.965 ; 4.851 ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 4.917 ; 4.803 ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 4.987 ; 4.873 ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 5.525 ; 5.411 ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 6.356 ; 6.358 ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 4.250 ; 4.152 ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 5.973 ; 5.875 ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 6.128 ; 6.130 ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 4.512 ; 4.414 ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 4.629 ; 4.531 ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 6.680 ; 6.566 ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 4.250 ; 4.152 ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 5.071 ; 4.957 ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 4.626 ; 4.528 ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 5.116 ; 5.002 ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 4.971 ; 4.857 ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 5.444 ; 5.367 ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 5.727 ; 5.650 ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 5.804 ; 5.727 ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 5.857 ; 5.780 ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 4.970 ; 4.893 ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 4.760 ; 4.683 ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 5.342 ; 5.265 ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 5.110 ; 5.033 ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 4.575 ; 4.498 ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 4.715 ; 4.638 ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 4.977 ; 4.900 ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 4.692 ; 4.615 ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 4.854 ; 4.756 ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 4.724 ; 4.647 ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 4.684 ; 4.570 ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 4.965 ; 4.888 ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 5.384 ; 5.270 ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 5.327 ; 5.213 ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 5.030 ; 4.916 ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 4.678 ; 4.564 ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 5.256 ; 5.142 ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 5.664 ; 5.550 ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 4.571 ; 4.457 ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 5.705 ; 5.591 ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 5.934 ; 5.820 ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 7.075 ; 7.053 ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 5.370 ; 5.256 ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 5.496 ; 5.382 ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 5.075 ; 4.961 ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 5.225 ; 5.111 ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 5.630 ; 5.516 ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 5.443 ; 5.329 ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 5.058 ; 4.944 ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 4.571 ; 4.457 ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 5.328 ; 5.214 ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 5.061 ; 4.947 ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 4.595 ; 4.481 ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 4.974 ; 4.860 ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 4.849 ; 4.735 ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 5.028 ; 4.914 ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 5.273 ; 5.159 ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 5.539 ; 5.425 ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 4.880 ; 4.766 ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 5.669 ; 5.555 ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 5.449 ; 5.335 ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 5.302 ; 5.188 ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 5.449 ; 5.335 ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 5.548 ; 5.434 ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 4.881 ; 4.767 ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 4.925 ; 4.811 ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 4.886 ; 4.772 ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 4.986 ; 4.872 ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 4.959 ; 4.845 ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 5.234 ; 5.120 ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 4.620 ; 4.506 ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 4.593 ; 4.479 ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 4.938 ; 4.824 ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 5.235 ; 5.121 ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 4.593 ; 4.479 ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 5.667 ; 5.553 ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 4.934 ; 4.820 ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 4.614 ; 4.500 ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 5.272 ; 5.158 ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 6.171 ; 6.149 ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 5.423 ; 5.309 ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 5.582 ; 5.468 ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 4.994 ; 4.880 ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 5.337 ; 5.223 ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 5.744 ; 5.646 ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 5.249 ; 5.135 ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 4.845 ; 4.731 ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 6.391 ; 6.277 ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 4.613 ; 4.499 ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 4.978 ; 4.864 ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 4.854 ; 4.740 ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 5.802 ; 5.688 ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 5.627 ; 5.513 ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 5.265 ; 5.151 ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 5.301 ; 5.187 ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 6.041 ; 5.927 ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 6.051 ; 5.937 ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 5.575 ; 5.461 ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 5.303 ; 5.189 ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 6.314 ; 6.200 ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 5.910 ; 5.796 ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 5.250 ; 5.136 ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 5.596 ; 5.482 ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 5.512 ; 5.398 ; Rise       ; clk50           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 3.952 ; 3.854 ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 6.035 ; 5.921 ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 4.424 ; 4.310 ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 4.623 ; 4.525 ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 3.952 ; 3.854 ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 4.928 ; 4.851 ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 3.959 ; 3.861 ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 3.972 ; 3.858 ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 4.114 ; 4.016 ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 4.405 ; 4.307 ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 4.440 ; 4.363 ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 6.295 ; 6.181 ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 6.309 ; 6.195 ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 6.849 ; 6.827 ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 4.712 ; 4.598 ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 5.144 ; 5.030 ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 5.392 ; 5.278 ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 5.856 ; 5.742 ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 4.405 ; 4.307 ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 6.786 ; 6.788 ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 5.148 ; 5.034 ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 5.639 ; 5.541 ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 4.448 ; 4.371 ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 5.332 ; 5.255 ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 5.062 ; 4.985 ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 4.900 ; 4.823 ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 4.036 ; 3.922 ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 4.851 ; 4.774 ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 4.090 ; 4.013 ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 4.057 ; 3.980 ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 4.088 ; 4.011 ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 5.824 ; 5.726 ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 4.408 ; 4.294 ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 4.133 ; 4.019 ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 4.036 ; 3.922 ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 5.115 ; 5.001 ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 4.363 ; 4.249 ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 4.361 ; 4.247 ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 4.314 ; 4.200 ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 4.382 ; 4.268 ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 4.899 ; 4.785 ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 5.789 ; 5.791 ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 3.710 ; 3.612 ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 5.365 ; 5.267 ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 5.572 ; 5.574 ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 3.962 ; 3.864 ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 4.074 ; 3.976 ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 6.007 ; 5.893 ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 3.710 ; 3.612 ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 4.463 ; 4.349 ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 4.072 ; 3.974 ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 4.506 ; 4.392 ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 4.367 ; 4.253 ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 4.860 ; 4.783 ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 5.132 ; 5.055 ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 5.205 ; 5.128 ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 5.257 ; 5.180 ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 4.405 ; 4.328 ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 4.204 ; 4.127 ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 4.762 ; 4.685 ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 4.539 ; 4.462 ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 4.026 ; 3.949 ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 4.160 ; 4.083 ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 4.412 ; 4.335 ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 4.138 ; 4.061 ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 4.290 ; 4.192 ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 4.168 ; 4.091 ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 4.092 ; 3.978 ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 4.400 ; 4.323 ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 4.764 ; 4.650 ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 4.709 ; 4.595 ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 4.423 ; 4.309 ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 4.086 ; 3.972 ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 4.641 ; 4.527 ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 5.032 ; 4.918 ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 3.983 ; 3.869 ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 5.072 ; 4.958 ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 5.292 ; 5.178 ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 6.445 ; 6.423 ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 4.750 ; 4.636 ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 4.872 ; 4.758 ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 4.468 ; 4.354 ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 4.611 ; 4.497 ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 5.000 ; 4.886 ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 4.821 ; 4.707 ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 4.451 ; 4.337 ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 3.983 ; 3.869 ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 4.710 ; 4.596 ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 4.454 ; 4.340 ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 4.007 ; 3.893 ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 4.369 ; 4.255 ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 4.250 ; 4.136 ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 4.423 ; 4.309 ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 4.658 ; 4.544 ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 4.913 ; 4.799 ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 4.280 ; 4.166 ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 5.038 ; 4.924 ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 4.826 ; 4.712 ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 4.685 ; 4.571 ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 4.826 ; 4.712 ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 4.921 ; 4.807 ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 4.281 ; 4.167 ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 4.322 ; 4.208 ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 4.285 ; 4.171 ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 4.382 ; 4.268 ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 4.356 ; 4.242 ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 4.619 ; 4.505 ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 4.030 ; 3.916 ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 4.005 ; 3.891 ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 4.336 ; 4.222 ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 4.621 ; 4.507 ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 4.005 ; 3.891 ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 5.035 ; 4.921 ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 4.332 ; 4.218 ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 4.025 ; 3.911 ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 4.656 ; 4.542 ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 5.577 ; 5.555 ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 4.801 ; 4.687 ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 4.954 ; 4.840 ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 4.389 ; 4.275 ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 4.718 ; 4.604 ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 5.145 ; 5.047 ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 4.634 ; 4.520 ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 4.246 ; 4.132 ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 5.730 ; 5.616 ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 4.024 ; 3.910 ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 4.374 ; 4.260 ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 4.254 ; 4.140 ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 5.164 ; 5.050 ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 4.997 ; 4.883 ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 4.650 ; 4.536 ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 4.684 ; 4.570 ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 5.394 ; 5.280 ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 5.405 ; 5.291 ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 4.947 ; 4.833 ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 4.685 ; 4.571 ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 5.656 ; 5.542 ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 5.269 ; 5.155 ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 4.635 ; 4.521 ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 4.967 ; 4.853 ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 4.885 ; 4.771 ; Rise       ; clk50           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 4.359     ; 4.457     ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 6.450     ; 6.564     ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 4.865     ; 4.979     ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 5.011     ; 5.109     ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 4.359     ; 4.457     ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 5.323     ; 5.400     ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 4.376     ; 4.474     ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 4.407     ; 4.521     ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 4.551     ; 4.649     ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 4.801     ; 4.899     ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 4.869     ; 4.946     ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 6.612     ; 6.726     ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 6.598     ; 6.712     ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 7.358     ; 7.380     ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 5.126     ; 5.240     ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 5.592     ; 5.706     ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 5.808     ; 5.922     ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 6.195     ; 6.309     ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 4.801     ; 4.899     ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 7.238     ; 7.236     ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 5.591     ; 5.705     ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 5.962     ; 6.060     ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 4.881     ; 4.958     ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 5.766     ; 5.843     ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 5.488     ; 5.565     ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 5.361     ; 5.438     ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 4.477     ; 4.572     ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 5.264     ; 5.341     ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 4.533     ; 4.610     ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 4.495     ; 4.572     ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 4.533     ; 4.610     ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 6.129     ; 6.227     ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 4.823     ; 4.937     ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 4.598     ; 4.712     ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 4.477     ; 4.591     ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 5.556     ; 5.670     ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 4.784     ; 4.898     ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 4.787     ; 4.901     ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 4.723     ; 4.837     ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 4.818     ; 4.932     ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 5.247     ; 5.361     ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 6.301     ; 6.299     ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 4.160     ; 4.258     ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 5.770     ; 5.868     ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 6.110     ; 6.108     ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 4.368     ; 4.466     ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 4.499     ; 4.597     ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 6.365     ; 6.479     ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 4.160     ; 4.258     ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 4.922     ; 5.036     ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 4.490     ; 4.588     ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 4.944     ; 5.058     ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 4.803     ; 4.917     ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 5.325     ; 5.402     ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 5.526     ; 5.603     ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 5.653     ; 5.730     ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 5.686     ; 5.763     ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 4.821     ; 4.898     ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 4.661     ; 4.738     ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 5.174     ; 5.251     ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 4.976     ; 5.053     ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 4.464     ; 4.541     ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 4.603     ; 4.680     ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 4.835     ; 4.912     ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 4.596     ; 4.673     ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 4.696     ; 4.794     ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 4.631     ; 4.708     ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 4.551     ; 4.665     ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 4.826     ; 4.903     ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 5.176     ; 5.290     ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 5.096     ; 5.210     ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 4.867     ; 4.981     ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 4.536     ; 4.650     ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 5.023     ; 5.137     ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 5.473     ; 5.587     ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 4.412     ; 4.526     ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 5.436     ; 5.550     ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 5.630     ; 5.744     ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 6.881     ; 6.903     ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 5.202     ; 5.316     ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 5.348     ; 5.462     ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 4.902     ; 5.016     ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 4.970     ; 5.084     ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 5.338     ; 5.452     ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 5.223     ; 5.337     ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 4.882     ; 4.996     ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 4.412     ; 4.526     ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 5.096     ; 5.210     ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 4.863     ; 4.977     ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 4.440     ; 4.554     ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 4.792     ; 4.906     ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 4.653     ; 4.767     ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 4.857     ; 4.971     ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 5.035     ; 5.149     ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 5.250     ; 5.364     ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 4.681     ; 4.795     ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 5.413     ; 5.527     ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 5.191     ; 5.305     ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 5.039     ; 5.153     ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 5.150     ; 5.264     ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 5.383     ; 5.497     ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 4.769     ; 4.883     ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 4.741     ; 4.855     ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 4.675     ; 4.789     ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 4.819     ; 4.933     ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 4.764     ; 4.878     ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 5.016     ; 5.130     ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 4.462     ; 4.576     ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 4.442     ; 4.556     ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 4.739     ; 4.853     ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 5.025     ; 5.139     ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 4.442     ; 4.556     ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 5.405     ; 5.519     ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 4.742     ; 4.856     ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 4.458     ; 4.572     ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 5.079     ; 5.193     ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 6.135     ; 6.157     ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 5.134     ; 5.248     ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 5.284     ; 5.398     ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 4.806     ; 4.920     ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 5.114     ; 5.228     ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 5.586     ; 5.684     ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 5.001     ; 5.115     ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 4.737     ; 4.851     ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 6.052     ; 6.166     ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 4.459     ; 4.573     ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 4.782     ; 4.896     ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 4.746     ; 4.860     ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 5.604     ; 5.718     ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 5.347     ; 5.461     ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 5.013     ; 5.127     ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 5.097     ; 5.211     ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 5.742     ; 5.856     ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 5.760     ; 5.874     ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 5.275     ; 5.389     ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 5.105     ; 5.219     ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 5.996     ; 6.110     ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 5.610     ; 5.724     ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 5.006     ; 5.120     ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 5.318     ; 5.432     ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 5.370     ; 5.484     ; Rise       ; clk50           ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 3.811     ; 3.909     ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 5.782     ; 5.896     ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 4.261     ; 4.375     ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 4.437     ; 4.535     ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 3.811     ; 3.909     ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 4.741     ; 4.818     ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 3.828     ; 3.926     ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 3.821     ; 3.935     ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 3.996     ; 4.094     ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 4.235     ; 4.333     ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 4.305     ; 4.382     ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 5.938     ; 6.052     ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 5.924     ; 6.038     ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 6.715     ; 6.737     ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 4.512     ; 4.626     ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 4.959     ; 5.073     ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 5.165     ; 5.279     ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 5.537     ; 5.651     ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 4.235     ; 4.333     ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 6.637     ; 6.635     ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 4.958     ; 5.072     ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 5.349     ; 5.447     ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 4.317     ; 4.394     ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 5.165     ; 5.242     ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 4.900     ; 4.977     ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 4.776     ; 4.853     ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 3.888     ; 4.002     ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 4.684     ; 4.761     ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 3.981     ; 4.058     ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 3.946     ; 4.023     ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 3.982     ; 4.059     ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 5.510     ; 5.608     ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 4.220     ; 4.334     ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 4.005     ; 4.119     ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 3.888     ; 4.002     ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 4.924     ; 5.038     ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 4.182     ; 4.296     ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 4.185     ; 4.299     ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 4.124     ; 4.238     ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 4.215     ; 4.329     ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 4.627     ; 4.741     ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 5.737     ; 5.735     ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 3.620     ; 3.718     ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 5.166     ; 5.264     ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 5.554     ; 5.552     ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 3.819     ; 3.917     ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 3.945     ; 4.043     ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 5.701     ; 5.815     ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 3.620     ; 3.718     ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 4.315     ; 4.429     ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 3.937     ; 4.035     ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 4.337     ; 4.451     ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 4.201     ; 4.315     ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 4.742     ; 4.819     ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 4.936     ; 5.013     ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 5.058     ; 5.135     ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 5.089     ; 5.166     ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 4.259     ; 4.336     ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 4.106     ; 4.183     ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 4.598     ; 4.675     ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 4.407     ; 4.484     ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 3.916     ; 3.993     ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 4.050     ; 4.127     ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 4.273     ; 4.350     ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 4.043     ; 4.120     ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 4.134     ; 4.232     ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 4.077     ; 4.154     ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 3.959     ; 4.073     ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 4.264     ; 4.341     ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 4.559     ; 4.673     ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 4.482     ; 4.596     ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 4.263     ; 4.377     ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 3.945     ; 4.059     ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 4.413     ; 4.527     ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 4.844     ; 4.958     ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 3.826     ; 3.940     ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 4.810     ; 4.924     ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 4.996     ; 5.110     ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 6.258     ; 6.280     ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 4.584     ; 4.698     ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 4.725     ; 4.839     ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 4.296     ; 4.410     ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 4.361     ; 4.475     ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 4.715     ; 4.829     ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 4.605     ; 4.719     ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 4.277     ; 4.391     ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 3.826     ; 3.940     ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 4.482     ; 4.596     ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 4.260     ; 4.374     ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 3.853     ; 3.967     ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 4.190     ; 4.304     ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 4.058     ; 4.172     ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 4.253     ; 4.367     ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 4.424     ; 4.538     ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 4.630     ; 4.744     ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 4.084     ; 4.198     ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 4.787     ; 4.901     ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 4.574     ; 4.688     ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 4.428     ; 4.542     ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 4.534     ; 4.648     ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 4.759     ; 4.873     ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 4.170     ; 4.284     ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 4.142     ; 4.256     ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 4.079     ; 4.193     ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 4.218     ; 4.332     ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 4.164     ; 4.278     ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 4.405     ; 4.519     ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 3.873     ; 3.987     ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 3.855     ; 3.969     ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 4.141     ; 4.255     ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 4.414     ; 4.528     ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 3.855     ; 3.969     ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 4.778     ; 4.892     ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 4.143     ; 4.257     ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 3.870     ; 3.984     ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 4.466     ; 4.580     ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 5.541     ; 5.563     ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 4.520     ; 4.634     ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 4.663     ; 4.777     ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 4.204     ; 4.318     ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 4.499     ; 4.613     ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 4.989     ; 5.087     ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 4.391     ; 4.505     ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 4.138     ; 4.252     ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 5.400     ; 5.514     ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 3.871     ; 3.985     ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 4.181     ; 4.295     ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 4.146     ; 4.260     ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 4.970     ; 5.084     ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 4.723     ; 4.837     ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 4.403     ; 4.517     ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 4.484     ; 4.598     ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 5.102     ; 5.216     ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 5.120     ; 5.234     ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 4.655     ; 4.769     ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 4.491     ; 4.605     ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 5.345     ; 5.459     ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 4.976     ; 5.090     ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 4.397     ; 4.511     ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 4.696     ; 4.810     ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 4.745     ; 4.859     ; Rise       ; clk50           ;
+-------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 51.518 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                        ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7]  ; Greater than 1 Billion ; Yes                     ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 51.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ;                        ;              ;                  ; 18.489       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[4] ;                        ;              ;                  ; 17.137       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 15.892       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 51.530                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ;                        ;              ;                  ; 18.874       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[6] ;                        ;              ;                  ; 16.764       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 15.892       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 51.669                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 18.314       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 16.676       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.679       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 51.877                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ;                        ;              ;                  ; 18.691       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[7] ;                        ;              ;                  ; 17.294       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 15.892       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 51.910                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 18.322       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 16.909       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.679       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.073                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ;                        ;              ;                  ; 18.500       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[5] ;                        ;              ;                  ; 17.681       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 15.892       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.400                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 18.309       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 17.889       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.202       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 18.510       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 17.701       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.202       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 18.511       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 17.706       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.202       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 52.443                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 18.328       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 17.436       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.679       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.648                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ;                        ;              ;                  ; 18.391       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[3] ;                        ;              ;                  ; 18.055       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.202       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 52.837                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 18.313       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 17.487       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.037       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 52.896                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 18.850       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 17.367       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.679       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 53.459                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ;                        ;              ;                  ; 19.057       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ;                        ;              ;                  ; 17.365       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.037       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 53.769                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ;                        ;              ;                  ; 18.845       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ;                        ;              ;                  ; 17.887       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.037       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 53.882                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ;                        ;              ;                  ; 18.848       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ;                        ;              ;                  ; 17.997       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.037       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 48.0 MHz  ; 48.0 MHz        ; altera_reserved_tck ;      ;
; 67.24 MHz ; 67.24 MHz       ; clk50               ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk50               ; 5.127  ; 0.000         ;
; altera_reserved_tck ; 39.583 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk50               ; 0.378 ; 0.000         ;
; altera_reserved_tck ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.252 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.641 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk50               ; 9.663  ; 0.000             ;
; altera_reserved_tck ; 49.298 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.127 ; IO8_2[6]                                                                                                                                                                                                                                                                                                                                                                                   ; LED[2]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; 0.000      ; 4.873      ;
; 5.186 ; IO8_2[7]                                                                                                                                                                                                                                                                                                                                                                                   ; LED[3]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; 0.000      ; 4.814      ;
; 6.961 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 12.987     ;
; 7.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 12.684     ;
; 7.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_249|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 12.517     ;
; 7.564 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 12.380     ;
; 7.623 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 12.319     ;
; 7.662 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 12.308     ;
; 7.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.073     ; 12.285     ;
; 7.681 ; SignalDistributor:inst7|StatusLED[1]                                                                                                                                                                                                                                                                                                                                                       ; LED[1]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; -0.485     ; 6.834      ;
; 7.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 12.174     ;
; 7.820 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 12.151     ;
; 7.835 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 12.113     ;
; 7.859 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 12.079     ;
; 7.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 12.029     ;
; 8.002 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.940     ;
; 8.182 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.759     ;
; 8.183 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.758     ;
; 8.196 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 11.752     ;
; 8.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 11.740     ;
; 8.231 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 11.713     ;
; 8.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 11.656     ;
; 8.296 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 11.675     ;
; 8.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_291|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.639     ;
; 8.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_246|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 11.642     ;
; 8.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 11.609     ;
; 8.381 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[111]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.577     ;
; 8.420 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[160]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.522     ;
; 8.423 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[97]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 11.525     ;
; 8.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_255|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.066     ; 11.524     ;
; 8.437 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 11.507     ;
; 8.443 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.063     ; 11.516     ;
; 8.458 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.066     ; 11.498     ;
; 8.468 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 11.505     ;
; 8.475 ; async_transmitter:inst2|TxD_shift[0]                                                                                                                                                                                                                                                                                                                                                       ; IO8_2[1]                                                                                                                                                                                                                                                                                                                 ; clk50        ; clk50       ; 20.000       ; -0.473     ; 6.052      ;
; 8.497 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.444     ;
; 8.497 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 11.466     ;
; 8.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_258|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.066     ; 11.416     ;
; 8.560 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.382     ;
; 8.561 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[104]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.380     ;
; 8.594 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 11.370     ;
; 8.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 11.317     ;
; 8.651 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.066     ; 11.305     ;
; 8.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 11.290     ;
; 8.693 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[98]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 11.254     ;
; 8.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.063     ; 11.252     ;
; 8.713 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.063     ; 11.246     ;
; 8.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.197     ;
; 8.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.186     ;
; 8.773 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 11.173     ;
; 8.792 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 11.156     ;
; 8.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 11.170     ;
; 8.797 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 11.166     ;
; 8.827 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[166]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 11.109     ;
; 8.838 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 11.109     ;
; 8.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.118     ;
; 8.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 11.083     ;
; 8.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 11.070     ;
; 8.895 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 11.052     ;
; 8.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_294|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 11.044     ;
; 8.901 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 11.049     ;
; 8.901 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 11.063     ;
; 8.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_285|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 11.040     ;
; 8.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 11.040     ;
; 8.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.063     ; 11.049     ;
; 8.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_353|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 11.046     ;
; 8.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_261|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 11.016     ;
; 8.953 ; SignalDistributor:inst7|DataToContactsZ[124]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[4]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.488     ; 5.559      ;
; 8.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_243|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 10.986     ;
; 8.972 ; async_transmitter:inst2|TxD_state[3]                                                                                                                                                                                                                                                                                                                                                       ; IO8_2[1]                                                                                                                                                                                                                                                                                                                 ; clk50        ; clk50       ; 20.000       ; -0.485     ; 5.543      ;
; 8.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 10.957     ;
; 8.985 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 10.959     ;
; 8.996 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.078     ; 10.948     ;
; 9.000 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_282|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.075     ; 10.947     ;
; 9.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.051     ; 10.967     ;
; 9.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_335|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 10.965     ;
; 9.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 10.947     ;
; 9.022 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 10.926     ;
; 9.033 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.064     ; 10.925     ;
; 9.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 10.866     ;
; 9.082 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.063     ; 10.877     ;
; 9.089 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[167]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 10.849     ;
; 9.091 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.074     ; 10.857     ;
; 9.092 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.048     ; 10.882     ;
; 9.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_392|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.059     ; 10.869     ;
; 9.103 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 10.833     ;
; 9.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.058     ; 10.859     ;
; 9.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 10.828     ;
; 9.119 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[170]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 10.818     ;
; 9.119 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[161]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 10.823     ;
; 9.122 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 10.848     ;
; 9.126 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 10.820     ;
; 9.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.084     ; 10.803     ;
; 9.137 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.082     ; 10.803     ;
; 9.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_288|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 10.802     ;
; 9.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 10.783     ;
; 9.160 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.049     ; 10.813     ;
; 9.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.044     ; 10.813     ;
; 9.166 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.080     ; 10.776     ;
; 9.173 ; SignalDistributor:inst7|DataToContactsZ[134]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[14]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.497     ; 5.330      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 10.785     ;
; 39.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 10.750     ;
; 39.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 10.743     ;
; 39.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 10.564     ;
; 41.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 9.315      ;
; 41.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 8.937      ;
; 42.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 8.225      ;
; 42.220 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 8.142      ;
; 42.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.325      ; 7.854      ;
; 42.658 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 7.694      ;
; 42.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 7.655      ;
; 42.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 7.590      ;
; 43.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 7.345      ;
; 43.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 7.053      ;
; 43.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 7.043      ;
; 43.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 6.383      ;
; 44.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 6.165      ;
; 44.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 5.919      ;
; 44.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 5.775      ;
; 45.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.338      ; 4.597      ;
; 46.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 3.863      ;
; 46.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 3.511      ;
; 47.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 3.332      ;
; 47.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 3.302      ;
; 47.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 3.256      ;
; 47.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 2.975      ;
; 48.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.319      ; 2.300      ;
; 49.085 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.257      ;
; 91.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 8.006      ;
; 91.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.971      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.964      ;
; 92.129 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.829      ;
; 92.132 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.826      ;
; 92.140 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.794      ;
; 92.143 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.791      ;
; 92.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.787      ;
; 92.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.785      ;
; 92.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.784      ;
; 92.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.608      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.605      ;
; 93.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.939      ;
; 93.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.876      ;
; 93.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.874      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.086 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.863      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.823      ;
; 93.221 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.732      ;
; 93.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.731      ;
; 93.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.731      ;
; 93.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.716      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.712      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.704      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.704      ;
; 93.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.703      ;
; 93.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.702      ;
; 93.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.701      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.036      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.043      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.429      ; 1.045      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.045      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.045      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.429      ; 1.047      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.047      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.048      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.429      ; 1.050      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.431      ; 1.052      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.429      ; 1.051      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.429      ; 1.051      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.429      ; 1.051      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.052      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.424      ; 1.048      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.052      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.052      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.052      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.056      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.054      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.431      ; 1.057      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.056      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.056      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.422      ; 1.049      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.431      ; 1.060      ;
; 0.400 ; SignalDistributor:inst7|StatusLED[1]                                                                                                                                                                                     ; SignalDistributor:inst7|StatusLED[1]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SignalDistributor:inst7|ReceivedFrameCountFull[1]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[1]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SignalDistributor:inst7|ReceivedFrameCountFull[2]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[2]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.060      ;
; 0.400 ; async_transmitter:inst2|TxD_state[1]                                                                                                                                                                                     ; async_transmitter:inst2|TxD_state[1]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; async_transmitter:inst2|TxD_state[0]                                                                                                                                                                                     ; async_transmitter:inst2|TxD_state[0]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; async_transmitter:inst2|TxD_state[3]                                                                                                                                                                                     ; async_transmitter:inst2|TxD_state[3]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; async_receiver:inst1|OversamplingCnt[2]                                                                                                                                                                                  ; async_receiver:inst1|OversamplingCnt[2]                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; async_receiver:inst1|RxD_state[3]                                                                                                                                                                                        ; async_receiver:inst1|RxD_state[3]                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; async_receiver:inst1|RxD_state[2]                                                                                                                                                                                        ; async_receiver:inst1|RxD_state[2]                                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; async_receiver:inst1|OversamplingCnt[1]                                                                                                                                                                                  ; async_receiver:inst1|OversamplingCnt[1]                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[2]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[2]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|ReceivedFrameCountFull[0]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[0]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|ReceivedFrameCountFull[3]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[3]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|ReceivedFrameCountFull[4]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[4]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|ReceivedFrameCountFull[5]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[5]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|ReceivedFrameCountFull[7]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[7]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|ReceivedFrameCountFull[6]                                                                                                                                                                        ; SignalDistributor:inst7|ReceivedFrameCountFull[6]                                                                                                                                                                           ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_transmitter:inst2|TxD_shift[7]                                                                                                                                                                                     ; async_transmitter:inst2|TxD_shift[7]                                                                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|DataOut[7]                                                                                                                                                                                       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.423      ; 1.054      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrptr_g[0]                                                                                                                                               ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.418      ; 1.049      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[0]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[0]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[1]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[1]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[3]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[3]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[4]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[4]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[5]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[5]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[6]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[6]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|SentFramesCountFull[7]                                                                                                                                                                           ; SignalDistributor:inst7|SentFramesCountFull[7]                                                                                                                                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SignalDistributor:inst7|State~21                                                                                                                                                                                         ; SignalDistributor:inst7|State~21                                                                                                                                                                                            ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_receiver:inst1|RxD_bit                                                                                                                                                                                             ; async_receiver:inst1|RxD_bit                                                                                                                                                                                                ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_receiver:inst1|Filter_cnt[0]                                                                                                                                                                                       ; async_receiver:inst1|Filter_cnt[0]                                                                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; async_receiver:inst1|Filter_cnt[1]                                                                                                                                                                                       ; async_receiver:inst1|Filter_cnt[1]                                                                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.422      ; 1.055      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.062      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.064      ;
; 0.404 ; SignalDistributor:inst7|DataOut[2]                                                                                                                                                                                       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.423      ; 1.057      ;
; 0.404 ; SignalDistributor:inst7|DataOut[3]                                                                                                                                                                                       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.423      ; 1.057      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.424      ; 1.059      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.424      ; 1.062      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.423      ; 1.062      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.422      ; 1.062      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.420      ; 1.060      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.072      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.430      ; 1.073      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.421      ; 1.066      ;
; 0.415 ; async_receiver:inst1|OversamplingCnt[0]                                                                                                                                                                                  ; async_receiver:inst1|OversamplingCnt[0]                                                                                                                                                                                     ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; async_receiver:inst1|BaudTickGen:tickgen|Acc[4]                                                                                                                                                                          ; async_receiver:inst1|BaudTickGen:tickgen|Acc[4]                                                                                                                                                                             ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.421      ; 1.068      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.422      ; 1.070      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.428      ; 1.078      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.429      ; 1.080      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.424      ; 1.075      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.717      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.725      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.731      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_526|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_526|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_511|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_511|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_493|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_493|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_378|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_378|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_357|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_357|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_331|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_331|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_523|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_523|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_490|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_490|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_345|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_345|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_307|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_307|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_265|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_265|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_259|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_259|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 3.116      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.193      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.213      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_238|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_84|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.215      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.216      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.216      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.216      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.216      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.216      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.216      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.216      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.217      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.214      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_147|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.203      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_238|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_238|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_239|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_241|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_241|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_241|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
; 95.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.211      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.892      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.177      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.224      ;
; 1.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.224      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 1.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.219      ;
; 2.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.405      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.547      ;
; 2.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.555      ;
; 2.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.555      ;
; 2.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.555      ;
; 2.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.555      ;
; 2.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.555      ;
; 2.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.555      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_299|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_302|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 3.821      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.819      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.824      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.819      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.819      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.819      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.819      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.819      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.819      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.819      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.821      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.803      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.803      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.803      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_403|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.803      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_address_reg0 ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_we_reg       ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_address_reg0 ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_we_reg       ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_address_reg0 ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_we_reg       ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_we_reg       ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_we_reg        ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_we_reg        ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_we_reg        ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_we_reg        ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_we_reg       ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_datain_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_we_reg        ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_address_reg0   ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_we_reg         ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_we_reg        ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_we_reg        ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_we_reg        ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_address_reg0  ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                      ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_we_reg                                                                                                            ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_address_reg0 ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_datain_reg0   ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_we_reg        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0   ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0   ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_address_reg0   ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_we_reg         ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_datain_reg0   ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~porta_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~porta_we_reg       ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_datain_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_we_reg       ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_we_reg       ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_we_reg        ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_datain_reg0    ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_datain_reg0   ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_we_reg        ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                        ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~portb_address_reg0                                                                                                                        ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~portb_address_reg0                                                                                                                        ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~portb_address_reg0                                                                                                                        ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~portb_address_reg0                                                                                                                        ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~portb_address_reg0                                                                                                                        ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                        ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~portb_address_reg0                                                                                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~portb_address_reg0                                                                                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~portb_address_reg0                                                                                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~portb_address_reg0                                                                                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~portb_address_reg0                                                                                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~portb_address_reg0                                                                                                                        ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                          ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                         ;
; 49.302 ; 49.532       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                          ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~portb_address_reg0                                                                                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~portb_address_reg0                                                                                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~portb_address_reg0                                                                                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~portb_address_reg0                                                                                                                        ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                         ;
; 49.303 ; 49.533       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                         ;
; 49.304 ; 49.534       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~portb_address_reg0                                                                                                                        ;
; 49.304 ; 49.534       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                         ;
; 49.396 ; 49.612       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_372|dffs[0] ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_372|dffs[1] ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_372|dffs[2] ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[0] ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[0] ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[1] ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[2] ;
; 49.435 ; 49.619       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_376|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_348|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_348|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_348|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_349|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_351|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_351|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_351|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_352|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_360|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_360|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_363|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_363|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_363|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_364|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_369|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_369|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_369|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_370|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_427|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_430|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_431|dffs[0] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_431|dffs[1] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_431|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_434|dffs[2] ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                     ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                      ;
; 49.436 ; 49.620       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.044 ; 3.366 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.699 ; 7.503 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 5.484 ; 5.433 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 4.957 ; 5.126 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 5.484 ; 5.433 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 4.751 ; 4.762 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 5.367 ; 5.347 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 4.735 ; 4.854 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 5.147 ; 5.115 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 4.925 ; 4.948 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 4.893 ; 4.925 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 4.702 ; 4.779 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; 4.095 ; 4.190 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; 4.660 ; 4.709 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; 4.702 ; 4.779 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 5.325 ; 5.490 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 4.362 ; 4.453 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 4.270 ; 4.405 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 4.602 ; 4.795 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 5.018 ; 5.117 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 4.749 ; 4.764 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 4.921 ; 5.035 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 4.780 ; 4.896 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 5.290 ; 5.300 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 4.571 ; 4.549 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 4.538 ; 4.622 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 5.325 ; 5.490 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 4.657 ; 4.665 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 4.870 ; 5.015 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 4.546 ; 4.582 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 4.441 ; 4.525 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 4.540 ; 4.592 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 5.384 ; 5.419 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 4.888 ; 4.925 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 4.675 ; 4.738 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 5.323 ; 5.398 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 4.946 ; 4.902 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 4.904 ; 4.979 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 4.983 ; 4.951 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 5.037 ; 5.214 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 4.943 ; 5.079 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 4.935 ; 5.068 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 5.384 ; 5.419 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 5.368 ; 5.390 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 5.183 ; 5.310 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 4.957 ; 5.124 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.221 ; 4.316 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 4.381 ; 4.402 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 4.665 ; 4.766 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 6.382 ; 6.386 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 5.832 ; 5.895 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 5.005 ; 5.090 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 5.320 ; 5.313 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 5.303 ; 5.370 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 5.474 ; 5.571 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 6.382 ; 6.386 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 6.365 ; 6.327 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 5.041 ; 5.080 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 4.912 ; 5.006 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 4.683 ; 4.719 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 4.870 ; 4.912 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 5.477 ; 5.594 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 5.257 ; 5.322 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 5.213 ; 5.233 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 4.827 ; 4.920 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 4.956 ; 5.038 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 5.108 ; 5.140 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 4.353 ; 4.430 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 4.817 ; 4.949 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 4.806 ; 4.820 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 4.868 ; 5.017 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 4.656 ; 4.695 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 4.838 ; 4.907 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 5.609 ; 5.580 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 5.127 ; 5.167 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 4.754 ; 4.814 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 5.062 ; 5.196 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 4.984 ; 5.075 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 4.734 ; 4.859 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 4.575 ; 4.671 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 5.270 ; 5.386 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 5.432 ; 5.390 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 5.624 ; 5.687 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 4.631 ; 4.735 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 5.448 ; 5.588 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 5.209 ; 5.366 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 5.624 ; 5.687 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 5.542 ; 5.676 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 5.129 ; 5.183 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 4.821 ; 4.918 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 4.610 ; 4.717 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 5.077 ; 5.136 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 5.293 ; 5.230 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 4.782 ; 4.998 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 5.185 ; 5.222 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 4.808 ; 4.913 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 4.353 ; 4.452 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 4.337 ; 4.445 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 4.377 ; 4.512 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 4.377 ; 4.489 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 4.473 ; 4.653 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 4.932 ; 5.099 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 4.718 ; 4.801 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 5.243 ; 5.368 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 5.320 ; 5.275 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 4.805 ; 4.898 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 5.012 ; 5.099 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 5.053 ; 5.134 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 5.070 ; 5.062 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 4.839 ; 4.976 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 4.706 ; 4.824 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 5.178 ; 5.348 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 4.521 ; 4.567 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 4.833 ; 4.903 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 4.805 ; 4.804 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 5.830 ; 5.858 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 4.699 ; 4.757 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 5.685 ; 5.621 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 4.966 ; 5.018 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 5.486 ; 5.595 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 5.030 ; 5.054 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 4.858 ; 4.924 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 5.422 ; 5.407 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 5.516 ; 5.560 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 5.830 ; 5.858 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 5.291 ; 5.411 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 4.621 ; 4.707 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 4.384 ; 4.564 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 5.344 ; 5.513 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 5.095 ; 5.143 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 5.317 ; 5.418 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 5.148 ; 5.253 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 4.300 ; 4.440 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 4.605 ; 4.701 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 4.847 ; 4.953 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 4.791 ; 4.926 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 4.787 ; 4.864 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 4.621 ; 4.706 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 4.934 ; 5.060 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 4.671 ; 4.780 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 4.930 ; 5.027 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 4.947 ; 5.048 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 5.049 ; 5.214 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 5.091 ; 5.256 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 5.279 ; 5.361 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 5.720 ; 5.656 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.264 ; 5.391 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 5.267 ; 5.382 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.175  ; 1.048  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.238 ; -1.420 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; -3.580 ; -3.631 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; -3.968 ; -4.097 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; -3.943 ; -4.012 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; -3.580 ; -3.631 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; -3.657 ; -3.734 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; -3.705 ; -3.774 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; -3.962 ; -4.015 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; -3.606 ; -3.691 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; -3.630 ; -3.667 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; -3.377 ; -3.475 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; -3.377 ; -3.475 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; -3.902 ; -3.885 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; -3.829 ; -3.845 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; -3.259 ; -3.410 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; -3.538 ; -3.587 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; -3.373 ; -3.461 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; -3.259 ; -3.410 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; -4.052 ; -4.207 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; -3.815 ; -3.864 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; -3.543 ; -3.647 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; -3.766 ; -3.834 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; -4.110 ; -4.157 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; -3.540 ; -3.599 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; -3.421 ; -3.441 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; -4.079 ; -4.227 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; -3.698 ; -3.798 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; -3.519 ; -3.584 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; -3.740 ; -3.790 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; -3.544 ; -3.595 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; -3.516 ; -3.549 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; -3.299 ; -3.311 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; -3.866 ; -3.861 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; -3.560 ; -3.653 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; -3.597 ; -3.675 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; -3.567 ; -3.632 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; -3.651 ; -3.729 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; -3.627 ; -3.618 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; -3.921 ; -4.033 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; -4.116 ; -4.248 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; -3.927 ; -4.005 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; -3.983 ; -4.086 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; -4.048 ; -4.170 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; -4.086 ; -4.227 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; -3.868 ; -3.972 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; -3.428 ; -3.515 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; -3.299 ; -3.311 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; -3.887 ; -3.969 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; -3.226 ; -3.330 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; -3.745 ; -3.843 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; -3.850 ; -3.802 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; -3.643 ; -3.712 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; -3.841 ; -3.942 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; -3.841 ; -3.927 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; -3.759 ; -3.862 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; -4.128 ; -4.097 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; -3.750 ; -3.846 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; -3.617 ; -3.721 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; -3.786 ; -3.839 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; -3.733 ; -3.860 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; -3.774 ; -3.863 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; -3.700 ; -3.789 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; -4.146 ; -4.249 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; -3.774 ; -3.887 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; -3.608 ; -3.684 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; -3.739 ; -3.863 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; -3.226 ; -3.330 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; -3.447 ; -3.464 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; -3.729 ; -3.744 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; -3.951 ; -3.971 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; -3.678 ; -3.772 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; -3.962 ; -3.999 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; -3.932 ; -4.004 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; -3.681 ; -3.842 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; -3.709 ; -3.774 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; -3.510 ; -3.622 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; -3.698 ; -3.817 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; -3.912 ; -3.998 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; -3.561 ; -3.692 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; -3.651 ; -3.818 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; -3.560 ; -3.665 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; -3.075 ; -3.180 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; -3.746 ; -3.819 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; -4.096 ; -4.239 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; -3.642 ; -3.813 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; -3.621 ; -3.703 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; -3.075 ; -3.180 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; -3.349 ; -3.381 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; -3.975 ; -4.113 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; -3.334 ; -3.467 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; -3.538 ; -3.620 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; -3.275 ; -3.422 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; -3.996 ; -4.130 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; -3.868 ; -3.921 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; -3.322 ; -3.387 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; -3.440 ; -3.531 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; -3.270 ; -3.415 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; -3.222 ; -3.376 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; -3.322 ; -3.370 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; -3.552 ; -3.679 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; -3.843 ; -3.924 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; -3.230 ; -3.383 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; -4.199 ; -4.260 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; -4.036 ; -4.142 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; -3.927 ; -4.030 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; -3.850 ; -3.954 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; -3.893 ; -3.984 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; -3.634 ; -3.610 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; -3.302 ; -3.436 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; -3.466 ; -3.565 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; -3.851 ; -3.919 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; -3.516 ; -3.639 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; -3.461 ; -3.589 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; -3.937 ; -3.995 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; -3.071 ; -3.176 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; -3.643 ; -3.734 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; -3.966 ; -3.977 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; -3.496 ; -3.577 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; -3.597 ; -3.761 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; -3.578 ; -3.709 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; -3.857 ; -3.907 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; -4.561 ; -4.580 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; -3.953 ; -4.017 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; -4.495 ; -4.592 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; -3.726 ; -3.799 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; -3.645 ; -3.777 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; -3.530 ; -3.653 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; -3.959 ; -3.985 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; -3.812 ; -3.904 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; -3.956 ; -4.097 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; -4.249 ; -4.318 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; -3.450 ; -3.541 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; -3.806 ; -3.889 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; -3.808 ; -3.921 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; -3.681 ; -3.785 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; -3.956 ; -4.061 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; -3.331 ; -3.373 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; -3.071 ; -3.176 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; -3.258 ; -3.397 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; -4.028 ; -4.161 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; -3.295 ; -3.435 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; -3.849 ; -3.965 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; -3.409 ; -3.467 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; -4.218 ; -4.260 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; -4.022 ; -4.110 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; -4.022 ; -4.151 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; -4.021 ; -4.166 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.688 ; 12.916 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 6.177  ; 5.899  ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 6.177  ; 5.899  ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 4.633  ; 4.459  ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 4.827  ; 4.610  ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 4.221  ; 4.128  ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 5.290  ; 5.015  ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 4.138  ; 4.029  ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 4.178  ; 4.042  ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 4.222  ; 4.112  ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 6.525  ; 6.000  ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 6.525  ; 6.000  ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 6.772  ; 6.532  ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 4.408  ; 4.313  ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 6.457  ; 5.991  ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 6.358  ; 5.901  ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 6.576  ; 6.431  ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 4.834  ; 4.593  ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 5.255  ; 5.057  ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 5.572  ; 5.302  ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 5.351  ; 5.078  ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 4.281  ; 4.196  ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 6.772  ; 6.532  ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 5.363  ; 5.160  ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 5.555  ; 5.202  ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 4.402  ; 4.300  ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 5.606  ; 5.315  ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 5.290  ; 5.038  ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 5.323  ; 5.096  ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 5.757  ; 5.642  ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 4.654  ; 4.539  ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 4.971  ; 4.716  ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 4.627  ; 4.427  ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 4.698  ; 4.488  ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 4.977  ; 4.818  ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 4.344  ; 4.235  ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 4.303  ; 4.202  ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 4.338  ; 4.230  ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 5.168  ; 4.949  ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 4.323  ; 4.221  ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 4.594  ; 4.425  ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 4.565  ; 4.401  ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 5.354  ; 5.095  ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.615  ; 4.434  ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 5.757  ; 5.642  ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 4.407  ; 4.577  ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 6.194  ; 6.038  ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 4.073  ; 3.966  ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 6.194  ; 6.038  ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 4.259  ; 4.138  ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 4.612  ; 4.464  ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 4.299  ; 4.191  ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 4.970  ; 4.796  ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 4.582  ; 4.397  ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 4.600  ; 4.449  ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 4.759  ; 4.511  ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 4.669  ; 4.532  ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 5.063  ; 4.869  ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 5.077  ; 4.885  ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 5.489  ; 5.246  ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 4.320  ; 4.193  ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 4.332  ; 4.207  ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 4.334  ; 4.204  ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 4.681  ; 4.510  ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 4.216  ; 4.090  ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 3.975  ; 3.914  ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 3.974  ; 3.912  ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 4.775  ; 4.597  ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 4.529  ; 4.358  ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 4.554  ; 4.371  ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 4.347  ; 4.236  ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 4.528  ; 4.301  ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 4.646  ; 4.463  ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 4.500  ; 4.286  ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 4.561  ; 4.369  ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 4.451  ; 4.252  ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 4.279  ; 4.154  ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 4.821  ; 4.559  ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 5.223  ; 4.943  ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 6.335  ; 5.897  ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 4.415  ; 4.226  ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 4.751  ; 4.515  ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 6.089  ; 5.867  ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 5.289  ; 5.060  ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 4.737  ; 4.453  ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 4.486  ; 4.268  ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 4.225  ; 4.076  ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 5.845  ; 5.414  ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 4.179  ; 4.050  ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 4.463  ; 4.258  ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 4.618  ; 4.433  ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 5.228  ; 4.919  ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 4.829  ; 4.600  ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 4.404  ; 4.324  ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 5.230  ; 4.909  ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 4.855  ; 4.614  ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 4.850  ; 4.615  ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 4.889  ; 4.640  ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 5.488  ; 5.076  ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 4.570  ; 4.410  ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 5.374  ; 5.007  ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 5.485  ; 5.087  ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 4.177  ; 4.030  ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 4.563  ; 4.392  ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 4.143  ; 4.009  ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 4.178  ; 4.030  ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 4.899  ; 4.658  ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 5.361  ; 5.129  ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 4.935  ; 4.729  ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 4.652  ; 4.469  ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 6.335  ; 5.897  ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 6.010  ; 5.677  ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 7.415  ; 6.951  ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 4.849  ; 4.612  ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 4.962  ; 4.768  ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 4.653  ; 4.496  ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 4.520  ; 4.338  ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 4.396  ; 4.317  ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 4.420  ; 4.331  ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 5.379  ; 5.143  ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 5.703  ; 5.558  ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 5.822  ; 5.470  ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 5.090  ; 4.785  ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 4.984  ; 4.752  ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 4.212  ; 4.076  ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 4.241  ; 4.132  ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 4.704  ; 4.435  ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 4.261  ; 4.156  ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 5.469  ; 5.131  ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 6.050  ; 5.688  ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 4.574  ; 4.399  ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 4.302  ; 4.182  ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 4.891  ; 4.647  ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 5.215  ; 4.944  ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 4.505  ; 4.292  ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 4.918  ; 4.661  ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 5.239  ; 4.980  ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 7.415  ; 6.951  ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 5.123  ; 4.956  ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 5.352  ; 5.117  ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 5.641  ; 5.314  ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 6.893  ; 6.355  ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 5.651  ; 5.324  ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.594  ; 5.317  ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 5.023  ; 4.861  ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 6.986  ; 7.319  ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 6.986  ; 7.319  ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.361 ; 10.605 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 3.620  ; 3.514  ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 5.582  ; 5.313  ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 4.098  ; 3.930  ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 4.281  ; 4.072  ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 3.699  ; 3.608  ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 4.730  ; 4.464  ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 3.620  ; 3.514  ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 3.661  ; 3.530  ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 3.700  ; 3.593  ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 5.113  ; 4.684  ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 5.113  ; 4.684  ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 3.759  ; 3.676  ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 3.884  ; 3.791  ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 5.850  ; 5.401  ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 5.754  ; 5.314  ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 6.014  ; 5.876  ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 4.292  ; 4.058  ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 4.695  ; 4.504  ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 4.999  ; 4.739  ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 4.787  ; 4.524  ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 3.759  ; 3.676  ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 6.199  ; 5.970  ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 4.800  ; 4.604  ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 4.981  ; 4.642  ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 3.879  ; 3.780  ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 5.034  ; 4.754  ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 4.730  ; 4.487  ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 4.762  ; 4.543  ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 3.782  ; 3.684  ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 4.120  ; 4.008  ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 4.424  ; 4.177  ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 4.094  ; 3.900  ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 4.162  ; 3.959  ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 4.426  ; 4.273  ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 3.822  ; 3.717  ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 3.782  ; 3.684  ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 3.816  ; 3.711  ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 4.613  ; 4.401  ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 3.802  ; 3.702  ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 4.062  ; 3.898  ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 4.034  ; 3.874  ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 4.791  ; 4.541  ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.082  ; 3.907  ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 5.224  ; 5.115  ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 3.880  ; 4.045  ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 3.467  ; 3.406  ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 3.556  ; 3.453  ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 5.644  ; 5.496  ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 3.736  ; 3.618  ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 4.075  ; 3.933  ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 3.778  ; 3.673  ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 4.418  ; 4.250  ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 4.048  ; 3.870  ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 4.063  ; 3.918  ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 4.219  ; 3.980  ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 4.132  ; 4.000  ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 4.512  ; 4.324  ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 4.526  ; 4.340  ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 4.921  ; 4.686  ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 3.799  ; 3.674  ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 3.811  ; 3.689  ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 3.812  ; 3.687  ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 4.145  ; 3.979  ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 3.699  ; 3.577  ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 3.468  ; 3.408  ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 3.467  ; 3.406  ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 4.236  ; 4.064  ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 4.001  ; 3.835  ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 4.020  ; 3.843  ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 3.826  ; 3.718  ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 3.999  ; 3.779  ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 4.113  ; 3.935  ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 3.972  ; 3.765  ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 4.029  ; 3.844  ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 3.924  ; 3.731  ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 3.758  ; 3.637  ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 4.279  ; 4.026  ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 4.664  ; 4.395  ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 3.628  ; 3.498  ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 3.889  ; 3.706  ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 4.211  ; 3.984  ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 5.547  ; 5.335  ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 4.728  ; 4.506  ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 4.199  ; 3.925  ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 3.957  ; 3.747  ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 3.708  ; 3.563  ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 5.262  ; 4.847  ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 3.663  ; 3.538  ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 3.936  ; 3.738  ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 4.084  ; 3.906  ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 4.669  ; 4.371  ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 4.287  ; 4.066  ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 3.879  ; 3.802  ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 4.672  ; 4.362  ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 4.312  ; 4.078  ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 4.307  ; 4.080  ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 4.345  ; 4.105  ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 4.920  ; 4.522  ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 4.038  ; 3.883  ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 4.811  ; 4.457  ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 4.917  ; 4.534  ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 3.660  ; 3.519  ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 4.031  ; 3.866  ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 3.628  ; 3.498  ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 3.662  ; 3.519  ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 4.354  ; 4.121  ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 4.797  ; 4.574  ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 4.389  ; 4.190  ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 4.118  ; 3.940  ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 5.732  ; 5.311  ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 5.419  ; 5.099  ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 3.694  ; 3.562  ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 4.305  ; 4.076  ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 4.413  ; 4.226  ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 4.118  ; 3.966  ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 3.990  ; 3.813  ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 3.871  ; 3.793  ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 3.894  ; 3.807  ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 4.815  ; 4.587  ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 5.176  ; 5.037  ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 5.239  ; 4.899  ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 4.537  ; 4.243  ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 4.436  ; 4.211  ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 3.694  ; 3.562  ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 3.718  ; 3.613  ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 4.166  ; 3.906  ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 3.741  ; 3.639  ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 4.901  ; 4.575  ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 5.459  ; 5.110  ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 4.041  ; 3.871  ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 3.781  ; 3.664  ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 4.346  ; 4.110  ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 4.657  ; 4.396  ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 3.975  ; 3.770  ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 4.373  ; 4.125  ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 4.680  ; 4.430  ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 6.769  ; 6.322  ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 4.569  ; 4.407  ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 4.790  ; 4.562  ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 5.066  ; 4.751  ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 6.267  ; 5.749  ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 5.076  ; 4.760  ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.022  ; 4.754  ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 4.472  ; 4.315  ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 6.408  ; 6.726  ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 6.408  ; 6.726  ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 4.873 ;    ;    ; 4.676 ;
; IO8_2[7]   ; LED[3]      ; 4.814 ;    ;    ; 4.604 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 4.700 ;    ;    ; 4.509 ;
; IO8_2[7]   ; LED[3]      ; 4.643 ;    ;    ; 4.440 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 4.167 ; 4.092 ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 6.296 ; 6.203 ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 4.673 ; 4.580 ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 4.835 ; 4.760 ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 4.168 ; 4.093 ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 5.145 ; 5.046 ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 4.167 ; 4.092 ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 4.233 ; 4.140 ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 4.317 ; 4.242 ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 4.621 ; 4.546 ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 4.668 ; 4.569 ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 6.545 ; 6.452 ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 6.548 ; 6.455 ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 6.910 ; 6.862 ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 4.963 ; 4.870 ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 5.379 ; 5.286 ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 5.641 ; 5.548 ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 6.152 ; 6.059 ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 4.621 ; 4.546 ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 6.824 ; 6.797 ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 5.388 ; 5.295 ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 5.871 ; 5.796 ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 4.675 ; 4.576 ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 5.565 ; 5.466 ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 5.292 ; 5.193 ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 5.132 ; 5.033 ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 4.287 ; 4.191 ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 5.074 ; 4.975 ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 4.321 ; 4.222 ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 4.290 ; 4.191 ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 4.319 ; 4.220 ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 6.047 ; 5.972 ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 4.671 ; 4.578 ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 4.379 ; 4.286 ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 4.287 ; 4.194 ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 5.356 ; 5.263 ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 4.624 ; 4.531 ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 4.617 ; 4.524 ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 4.567 ; 4.474 ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 4.632 ; 4.539 ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 5.166 ; 5.073 ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 5.827 ; 5.800 ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 3.916 ; 3.841 ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 5.585 ; 5.510 ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 5.600 ; 5.573 ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 4.178 ; 4.103 ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 4.279 ; 4.204 ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 6.269 ; 6.176 ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 3.916 ; 3.841 ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 4.708 ; 4.615 ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 4.275 ; 4.200 ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 4.761 ; 4.668 ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 4.629 ; 4.536 ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 5.085 ; 4.986 ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 5.355 ; 5.256 ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 5.427 ; 5.328 ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 5.471 ; 5.372 ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 4.632 ; 4.533 ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 4.421 ; 4.322 ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 4.983 ; 4.884 ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 4.755 ; 4.656 ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 4.249 ; 4.150 ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 4.376 ; 4.277 ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 4.640 ; 4.541 ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 4.359 ; 4.260 ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 4.504 ; 4.429 ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 4.382 ; 4.283 ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 4.339 ; 4.246 ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 4.618 ; 4.519 ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 5.023 ; 4.930 ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 4.964 ; 4.871 ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 4.680 ; 4.587 ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 4.337 ; 4.244 ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 4.920 ; 4.827 ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 5.307 ; 5.214 ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 4.239 ; 4.146 ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 5.321 ; 5.228 ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 5.561 ; 5.468 ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 6.508 ; 6.460 ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 5.007 ; 4.914 ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 5.114 ; 5.021 ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 4.712 ; 4.619 ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 4.866 ; 4.773 ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 5.250 ; 5.157 ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 5.062 ; 4.969 ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 4.692 ; 4.599 ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 4.239 ; 4.146 ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 4.959 ; 4.866 ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 4.707 ; 4.614 ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 4.266 ; 4.173 ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 4.633 ; 4.540 ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 4.512 ; 4.419 ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 4.680 ; 4.587 ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 4.933 ; 4.840 ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 5.200 ; 5.107 ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 4.549 ; 4.456 ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 5.319 ; 5.226 ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 5.110 ; 5.017 ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 4.942 ; 4.849 ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 5.108 ; 5.015 ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 5.137 ; 5.044 ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 4.516 ; 4.423 ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 4.584 ; 4.491 ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 4.554 ; 4.461 ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 4.640 ; 4.547 ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 4.618 ; 4.525 ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 4.898 ; 4.805 ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 4.285 ; 4.192 ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 4.260 ; 4.167 ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 4.596 ; 4.503 ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 4.890 ; 4.797 ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 4.260 ; 4.167 ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 5.289 ; 5.196 ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 4.583 ; 4.490 ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 4.274 ; 4.181 ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 4.927 ; 4.834 ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 5.635 ; 5.587 ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 5.091 ; 4.998 ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 5.240 ; 5.147 ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 4.648 ; 4.555 ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 4.976 ; 4.883 ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 5.358 ; 5.283 ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 4.888 ; 4.795 ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 4.474 ; 4.381 ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 5.977 ; 5.884 ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 4.276 ; 4.183 ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 4.632 ; 4.539 ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 4.488 ; 4.395 ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 5.389 ; 5.296 ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 5.256 ; 5.163 ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 4.910 ; 4.817 ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 4.930 ; 4.837 ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 5.654 ; 5.561 ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 5.663 ; 5.570 ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 5.208 ; 5.115 ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 4.946 ; 4.853 ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 5.899 ; 5.806 ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 5.517 ; 5.424 ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 4.893 ; 4.800 ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 5.224 ; 5.131 ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 5.135 ; 5.042 ; Rise       ; clk50           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 3.678 ; 3.603 ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 5.680 ; 5.587 ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 4.122 ; 4.029 ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 4.320 ; 4.245 ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 3.679 ; 3.604 ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 4.621 ; 4.522 ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 3.678 ; 3.603 ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 3.699 ; 3.606 ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 3.822 ; 3.747 ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 4.113 ; 4.038 ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 4.163 ; 4.064 ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 5.918 ; 5.825 ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 5.922 ; 5.829 ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 6.319 ; 6.271 ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 4.400 ; 4.307 ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 4.799 ; 4.706 ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 5.051 ; 4.958 ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 5.542 ; 5.449 ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 4.113 ; 4.038 ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 6.279 ; 6.252 ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 4.808 ; 4.715 ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 5.314 ; 5.239 ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 4.170 ; 4.071 ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 5.024 ; 4.925 ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 4.762 ; 4.663 ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 4.608 ; 4.509 ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 3.751 ; 3.658 ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 4.552 ; 4.453 ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 3.830 ; 3.731 ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 3.801 ; 3.702 ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 3.828 ; 3.729 ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 5.483 ; 5.408 ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 4.119 ; 4.026 ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 3.839 ; 3.746 ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 3.751 ; 3.658 ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 4.777 ; 4.684 ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 4.074 ; 3.981 ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 4.068 ; 3.975 ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 4.020 ; 3.927 ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 4.083 ; 3.990 ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 4.595 ; 4.502 ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 5.323 ; 5.296 ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 3.437 ; 3.362 ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 5.040 ; 4.965 ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 5.104 ; 5.077 ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 3.689 ; 3.614 ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 3.785 ; 3.710 ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 5.654 ; 5.561 ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 3.437 ; 3.362 ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 4.156 ; 4.063 ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 3.782 ; 3.707 ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 4.206 ; 4.113 ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 4.079 ; 3.986 ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 4.564 ; 4.465 ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 4.822 ; 4.723 ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 4.892 ; 4.793 ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 4.934 ; 4.835 ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 4.130 ; 4.031 ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 3.925 ; 3.826 ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 4.465 ; 4.366 ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 4.246 ; 4.147 ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 3.762 ; 3.663 ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 3.883 ; 3.784 ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 4.136 ; 4.037 ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 3.867 ; 3.768 ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 4.002 ; 3.927 ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 3.888 ; 3.789 ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 3.801 ; 3.708 ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 4.115 ; 4.016 ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 4.458 ; 4.365 ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 4.401 ; 4.308 ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 4.128 ; 4.035 ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 3.799 ; 3.706 ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 4.359 ; 4.266 ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 4.730 ; 4.637 ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 3.704 ; 3.611 ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 4.743 ; 4.650 ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 4.975 ; 4.882 ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 5.933 ; 5.885 ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 4.443 ; 4.350 ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 4.544 ; 4.451 ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 4.160 ; 4.067 ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 4.307 ; 4.214 ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 4.676 ; 4.583 ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 4.494 ; 4.401 ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 4.140 ; 4.047 ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 3.704 ; 3.611 ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 4.397 ; 4.304 ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 4.153 ; 4.060 ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 3.731 ; 3.638 ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 4.082 ; 3.989 ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 3.967 ; 3.874 ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 4.128 ; 4.035 ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 4.371 ; 4.278 ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 4.627 ; 4.534 ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 4.003 ; 3.910 ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 4.741 ; 4.648 ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 4.541 ; 4.448 ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 4.379 ; 4.286 ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 4.540 ; 4.447 ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 4.567 ; 4.474 ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 3.971 ; 3.878 ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 4.035 ; 3.942 ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 4.008 ; 3.915 ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 4.090 ; 3.997 ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 4.069 ; 3.976 ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 4.337 ; 4.244 ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 3.750 ; 3.657 ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 3.726 ; 3.633 ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 4.049 ; 3.956 ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 4.331 ; 4.238 ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 3.726 ; 3.633 ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 4.713 ; 4.620 ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 4.036 ; 3.943 ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 3.740 ; 3.647 ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 4.366 ; 4.273 ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 5.096 ; 5.048 ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 4.523 ; 4.430 ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 4.667 ; 4.574 ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 4.098 ; 4.005 ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 4.412 ; 4.319 ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 4.822 ; 4.747 ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 4.329 ; 4.236 ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 3.931 ; 3.838 ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 5.373 ; 5.280 ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 3.741 ; 3.648 ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 4.083 ; 3.990 ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 3.945 ; 3.852 ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 4.809 ; 4.716 ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 4.682 ; 4.589 ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 4.350 ; 4.257 ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 4.369 ; 4.276 ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 5.064 ; 4.971 ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 5.073 ; 4.980 ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 4.636 ; 4.543 ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 4.385 ; 4.292 ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 5.299 ; 5.206 ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 4.932 ; 4.839 ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 4.334 ; 4.241 ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 4.651 ; 4.558 ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 4.565 ; 4.472 ; Rise       ; clk50           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 3.993     ; 4.068     ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 5.886     ; 5.979     ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 4.455     ; 4.548     ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 4.581     ; 4.656     ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 3.993     ; 4.068     ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 4.840     ; 4.939     ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 4.005     ; 4.080     ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 4.046     ; 4.139     ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 4.164     ; 4.239     ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 4.389     ; 4.464     ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 4.428     ; 4.527     ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 6.033     ; 6.126     ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 6.028     ; 6.121     ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 6.632     ; 6.680     ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 4.695     ; 4.788     ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 5.125     ; 5.218     ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 5.319     ; 5.412     ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 5.645     ; 5.738     ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 4.389     ; 4.464     ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 6.512     ; 6.539     ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 5.127     ; 5.220     ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 5.433     ; 5.508     ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 4.441     ; 4.540     ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 5.235     ; 5.334     ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 5.000     ; 5.099     ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 4.866     ; 4.965     ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 4.092     ; 4.191     ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 4.798     ; 4.897     ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 4.126     ; 4.225     ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 4.092     ; 4.191     ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 4.123     ; 4.222     ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 5.585     ; 5.660     ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 4.419     ; 4.512     ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 4.221     ; 4.314     ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 4.105     ; 4.198     ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 5.096     ; 5.189     ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 4.384     ; 4.477     ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 4.387     ; 4.480     ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 4.324     ; 4.417     ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 4.413     ; 4.506     ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 4.793     ; 4.886     ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 5.661     ; 5.688     ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 3.818     ; 3.893     ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 5.257     ; 5.332     ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 5.493     ; 5.520     ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 3.998     ; 4.073     ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 4.118     ; 4.193     ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 5.798     ; 5.891     ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 3.818     ; 3.893     ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 4.510     ; 4.603     ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 4.110     ; 4.185     ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 4.533     ; 4.626     ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 4.403     ; 4.496     ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 4.832     ; 4.931     ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 5.022     ; 5.121     ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 5.131     ; 5.230     ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 5.169     ; 5.268     ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 4.384     ; 4.483     ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 4.240     ; 4.339     ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 4.703     ; 4.802     ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 4.529     ; 4.628     ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 4.063     ; 4.162     ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 4.190     ; 4.289     ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 4.399     ; 4.498     ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 4.188     ; 4.287     ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 4.291     ; 4.366     ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 4.211     ; 4.310     ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 4.177     ; 4.270     ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 4.387     ; 4.486     ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 4.732     ; 4.825     ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 4.660     ; 4.753     ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 4.459     ; 4.552     ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 4.157     ; 4.250     ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 4.595     ; 4.688     ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 4.988     ; 5.081     ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 4.048     ; 4.141     ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 4.970     ; 5.063     ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 5.135     ; 5.228     ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 6.192     ; 6.240     ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 4.757     ; 4.850     ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 4.894     ; 4.987     ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 4.493     ; 4.586     ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 4.548     ; 4.641     ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 4.881     ; 4.974     ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 4.784     ; 4.877     ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 4.474     ; 4.567     ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 4.048     ; 4.141     ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 4.664     ; 4.757     ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 4.450     ; 4.543     ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 4.074     ; 4.167     ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 4.390     ; 4.483     ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 4.263     ; 4.356     ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 4.447     ; 4.540     ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 4.606     ; 4.699     ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 4.796     ; 4.889     ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 4.284     ; 4.377     ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 4.940     ; 5.033     ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 4.738     ; 4.831     ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 4.615     ; 4.708     ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 4.695     ; 4.788     ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 4.946     ; 5.039     ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 4.378     ; 4.471     ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 4.343     ; 4.436     ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 4.281     ; 4.374     ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 4.414     ; 4.507     ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 4.366     ; 4.459     ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 4.590     ; 4.683     ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 4.092     ; 4.185     ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 4.074     ; 4.167     ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 4.336     ; 4.429     ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 4.593     ; 4.686     ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 4.074     ; 4.167     ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 4.936     ; 5.029     ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 4.345     ; 4.438     ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 4.087     ; 4.180     ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 4.644     ; 4.737     ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 5.522     ; 5.570     ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 4.680     ; 4.773     ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 4.828     ; 4.921     ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 4.404     ; 4.497     ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 4.674     ; 4.767     ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 5.092     ; 5.167     ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 4.574     ; 4.667     ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 4.347     ; 4.440     ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 5.520     ; 5.613     ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 4.088     ; 4.181     ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 4.379     ; 4.472     ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 4.352     ; 4.445     ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 5.138     ; 5.231     ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 4.889     ; 4.982     ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 4.583     ; 4.676     ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 4.663     ; 4.756     ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 5.239     ; 5.332     ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 5.254     ; 5.347     ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 4.821     ; 4.914     ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 4.670     ; 4.763     ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 5.476     ; 5.569     ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 5.126     ; 5.219     ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 4.581     ; 4.674     ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 4.860     ; 4.953     ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 4.913     ; 5.006     ; Rise       ; clk50           ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 3.508     ; 3.583     ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 5.282     ; 5.375     ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 3.909     ; 4.002     ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 4.072     ; 4.147     ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 3.508     ; 3.583     ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 4.324     ; 4.423     ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 3.520     ; 3.595     ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 3.516     ; 3.609     ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 3.672     ; 3.747     ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 3.888     ; 3.963     ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 3.928     ; 4.027     ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 5.424     ; 5.517     ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 5.419     ; 5.512     ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 6.051     ; 6.099     ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 4.139     ; 4.232     ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 4.552     ; 4.645     ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 4.738     ; 4.831     ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 5.051     ; 5.144     ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 3.888     ; 3.963     ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 5.979     ; 6.006     ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 4.554     ; 4.647     ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 4.891     ; 4.966     ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 3.941     ; 4.040     ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 4.703     ; 4.802     ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 4.478     ; 4.577     ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 4.349     ; 4.448     ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 3.573     ; 3.666     ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 4.284     ; 4.383     ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 3.639     ; 3.738     ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 3.607     ; 3.706     ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 3.636     ; 3.735     ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 5.036     ; 5.111     ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 3.874     ; 3.967     ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 3.684     ; 3.777     ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 3.573     ; 3.666     ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 4.523     ; 4.616     ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 3.841     ; 3.934     ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 3.843     ; 3.936     ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 3.783     ; 3.876     ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 3.869     ; 3.962     ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 4.233     ; 4.326     ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 5.162     ; 5.189     ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 3.340     ; 3.415     ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 4.722     ; 4.797     ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 5.001     ; 5.028     ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 3.514     ; 3.589     ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 3.628     ; 3.703     ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 5.199     ; 5.292     ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 3.340     ; 3.415     ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 3.962     ; 4.055     ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 3.620     ; 3.695     ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 3.984     ; 4.077     ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 3.858     ; 3.951     ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 4.317     ; 4.416     ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 4.499     ; 4.598     ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 4.603     ; 4.702     ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 4.640     ; 4.739     ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 3.887     ; 3.986     ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 3.748     ; 3.847     ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 4.193     ; 4.292     ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 4.026     ; 4.125     ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 3.579     ; 3.678     ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 3.700     ; 3.799     ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 3.901     ; 4.000     ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 3.698     ; 3.797     ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 3.795     ; 3.870     ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 3.720     ; 3.819     ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 3.642     ; 3.735     ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 3.889     ; 3.988     ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 4.176     ; 4.269     ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 4.105     ; 4.198     ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 3.912     ; 4.005     ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 3.622     ; 3.715     ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 4.043     ; 4.136     ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 4.420     ; 4.513     ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 3.517     ; 3.610     ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 4.403     ; 4.496     ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 4.561     ; 4.654     ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 5.628     ; 5.676     ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 4.200     ; 4.293     ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 4.330     ; 4.423     ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 3.945     ; 4.038     ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 3.997     ; 4.090     ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 4.318     ; 4.411     ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 4.224     ; 4.317     ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 3.927     ; 4.020     ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 3.517     ; 3.610     ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 4.110     ; 4.203     ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 3.903     ; 3.996     ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 3.543     ; 3.636     ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 3.846     ; 3.939     ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 3.725     ; 3.818     ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 3.900     ; 3.993     ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 4.054     ; 4.147     ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 4.235     ; 4.328     ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 3.745     ; 3.838     ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 4.374     ; 4.467     ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 4.180     ; 4.273     ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 4.061     ; 4.154     ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 4.139     ; 4.232     ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 4.379     ; 4.472     ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 3.835     ; 3.928     ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 3.801     ; 3.894     ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 3.742     ; 3.835     ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 3.869     ; 3.962     ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 3.824     ; 3.917     ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 4.038     ; 4.131     ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 3.560     ; 3.653     ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 3.544     ; 3.637     ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 3.795     ; 3.888     ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 4.042     ; 4.135     ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 3.544     ; 3.637     ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 4.371     ; 4.464     ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 3.804     ; 3.897     ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 3.556     ; 3.649     ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 4.091     ; 4.184     ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 4.985     ; 5.033     ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 4.126     ; 4.219     ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 4.267     ; 4.360     ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 3.860     ; 3.953     ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 4.119     ; 4.212     ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 4.564     ; 4.639     ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 4.024     ; 4.117     ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 3.805     ; 3.898     ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 4.931     ; 5.024     ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 3.557     ; 3.650     ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 3.836     ; 3.929     ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 3.811     ; 3.904     ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 4.564     ; 4.657     ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 4.326     ; 4.419     ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 4.032     ; 4.125     ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 4.109     ; 4.202     ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 4.661     ; 4.754     ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 4.677     ; 4.770     ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 4.261     ; 4.354     ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 4.115     ; 4.208     ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 4.889     ; 4.982     ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 4.553     ; 4.646     ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 4.030     ; 4.123     ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 4.298     ; 4.391     ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 4.349     ; 4.442     ; Rise       ; clk50           ;
+-------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 52.091 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                        ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7]  ; Greater than 1 Billion ; Yes                     ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.091                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ;                        ;              ;                  ; 18.571       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[4] ;                        ;              ;                  ; 17.379       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 16.141       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.104                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ;                        ;              ;                  ; 18.982       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[6] ;                        ;              ;                  ; 16.981       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 16.141       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 52.189                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 18.412       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 16.864       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.913       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.384                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ;                        ;              ;                  ; 18.792       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[7] ;                        ;              ;                  ; 17.451       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 16.141       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 52.433                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 18.418       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 17.102       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.913       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.607                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ;                        ;              ;                  ; 18.579       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[5] ;                        ;              ;                  ; 17.887       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 16.141       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 18.411       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 18.065       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.413       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.897                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 18.592       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 17.892       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.413       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 52.921                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 18.591       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 17.917       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.413       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 52.959                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 18.435       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 17.611       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.913       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 53.093                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ;                        ;              ;                  ; 18.482       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[3] ;                        ;              ;                  ; 18.198       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 16.413       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 53.345                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 18.412       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 17.730       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.203       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 53.405                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 18.947       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 17.545       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 16.913       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 53.848                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ;                        ;              ;                  ; 19.152       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ;                        ;              ;                  ; 17.493       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.203       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 54.195                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ;                        ;              ;                  ; 18.943       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ;                        ;              ;                  ; 18.049       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.203       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 54.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ;                        ;              ;                  ; 18.945       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ;                        ;              ;                  ; 18.132       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 17.203       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk50               ; 7.083  ; 0.000         ;
; altera_reserved_tck ; 45.291 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk50               ; 0.134 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.650 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.777 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk50               ; 9.327  ; 0.000             ;
; altera_reserved_tck ; 49.448 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.083  ; IO8_2[6]                                                                                                                                                                                                                                                                                                                                                                                   ; LED[2]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; 0.000      ; 2.917      ;
; 7.126  ; IO8_2[7]                                                                                                                                                                                                                                                                                                                                                                                   ; LED[3]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; 0.000      ; 2.874      ;
; 11.007 ; SignalDistributor:inst7|StatusLED[1]                                                                                                                                                                                                                                                                                                                                                       ; LED[1]                                                                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; -0.075     ; 3.918      ;
; 11.431 ; IO16_2[10]                                                                                                                                                                                                                                                                                                                                                                                 ; SignalDistributor:inst7|DataToContactsR2[122]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.149     ; 3.427      ;
; 11.454 ; IO16_2[9]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.135     ; 3.418      ;
; 11.472 ; IO16_2[2]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[114]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.149     ; 3.386      ;
; 11.507 ; IO16_2[11]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.141     ; 3.359      ;
; 11.549 ; IO16_2[6]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.146     ; 3.312      ;
; 11.586 ; IO16_2[12]                                                                                                                                                                                                                                                                                                                                                                                 ; SignalDistributor:inst7|DataToContactsR2[124]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.141     ; 3.280      ;
; 11.598 ; IO16_2[11]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.124     ; 3.285      ;
; 11.630 ; IO16_2[8]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.135     ; 3.242      ;
; 11.636 ; IO16_2[7]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[119]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.131     ; 3.240      ;
; 11.654 ; IO16_2[7]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.146     ; 3.207      ;
; 11.656 ; IO16_2[9]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[121]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.138     ; 3.213      ;
; 11.661 ; IO16_2[7]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.146     ; 3.200      ;
; 11.676 ; IO16_2[11]                                                                                                                                                                                                                                                                                                                                                                                 ; SignalDistributor:inst7|DataToContactsR2[123]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.153     ; 3.178      ;
; 11.685 ; IO16_2[4]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[116]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.141     ; 3.181      ;
; 11.707 ; IO16_2[3]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[115]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.153     ; 3.147      ;
; 11.709 ; IO16_2[10]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.133     ; 3.165      ;
; 11.721 ; IO16_2[5]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[117]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.133     ; 3.153      ;
; 11.741 ; SignalDistributor:inst7|DataToContactsZ[134]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[14]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.083     ; 3.176      ;
; 11.744 ; IO16_2[0]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[112]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.130     ; 3.133      ;
; 11.753 ; IO16_2[10]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.133     ; 3.121      ;
; 11.758 ; IO16_2[8]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[120]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.132     ; 3.117      ;
; 11.760 ; IO16_2[9]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.149     ; 3.098      ;
; 11.768 ; IO16_2[6]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.147     ; 3.092      ;
; 11.779 ; IO16_2[6]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[118]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.130     ; 3.098      ;
; 11.814 ; SignalDistributor:inst7|DataToContactsR[134]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[14]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.085     ; 3.101      ;
; 11.821 ; IO16_2[1]                                                                                                                                                                                                                                                                                                                                                                                  ; SignalDistributor:inst7|DataToContactsR2[113]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.138     ; 3.048      ;
; 11.821 ; IO16_2[8]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.133     ; 3.053      ;
; 11.823 ; IO16_2[15]                                                                                                                                                                                                                                                                                                                                                                                 ; SignalDistributor:inst7|DataToContactsR2[127]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.132     ; 3.052      ;
; 11.823 ; IO16_2[15]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.132     ; 3.052      ;
; 11.826 ; IO16_2[12]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.141     ; 3.040      ;
; 11.829 ; IO16_2[5]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.125     ; 3.053      ;
; 11.833 ; IO16_2[0]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.133     ; 3.041      ;
; 11.834 ; IO16_2[12]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.141     ; 3.032      ;
; 11.850 ; async_transmitter:inst2|TxD_shift[0]                                                                                                                                                                                                                                                                                                                                                       ; IO8_2[1]                                                                                                                                                                                                                                                                                                                 ; clk50        ; clk50       ; 20.000       ; -0.065     ; 3.085      ;
; 11.853 ; IO8_2[7]                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[137]                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; -0.130     ; 3.024      ;
; 11.857 ; IO16_2[1]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.129     ; 3.021      ;
; 11.878 ; IO8_2[6]                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; -0.131     ; 2.998      ;
; 11.894 ; IO16_2[0]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.137     ; 2.976      ;
; 11.895 ; IO8_2[6]                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136]                                                                                                                                                                                                                                                                   ; clk50        ; clk50       ; 20.000       ; -0.130     ; 2.982      ;
; 11.907 ; IO16_2[15]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.127     ; 2.973      ;
; 11.913 ; IO8_2[7]                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                                                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; -0.130     ; 2.964      ;
; 11.981 ; SignalDistributor:inst7|DataToContactsZ[124]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[4]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.079     ; 2.940      ;
; 11.985 ; IO16_2[4]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.128     ; 2.894      ;
; 12.016 ; IO16_2[2]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.128     ; 2.863      ;
; 12.019 ; IO16_2[4]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.125     ; 2.863      ;
; 12.027 ; IO16_2[14]                                                                                                                                                                                                                                                                                                                                                                                 ; SignalDistributor:inst7|DataToContactsR2[126]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.130     ; 2.850      ;
; 12.028 ; IO16_2[5]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.128     ; 2.851      ;
; 12.031 ; IO16_2[13]                                                                                                                                                                                                                                                                                                                                                                                 ; SignalDistributor:inst7|DataToContactsR2[125]                                                                                                                                                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; -0.133     ; 2.843      ;
; 12.054 ; IO16_2[3]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.126     ; 2.827      ;
; 12.063 ; IO16_2[3]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.126     ; 2.818      ;
; 12.072 ; IO16_2[2]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.126     ; 2.809      ;
; 12.080 ; IO16_2[14]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.126     ; 2.801      ;
; 12.090 ; async_transmitter:inst2|TxD_state[3]                                                                                                                                                                                                                                                                                                                                                       ; IO8_2[1]                                                                                                                                                                                                                                                                                                                 ; clk50        ; clk50       ; 20.000       ; -0.076     ; 2.834      ;
; 12.094 ; IO16_2[1]                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.127     ; 2.786      ;
; 12.112 ; IO16_2[13]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.126     ; 2.769      ;
; 12.121 ; IO16_2[13]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                    ; clk50        ; clk50       ; 20.000       ; -0.126     ; 2.760      ;
; 12.165 ; IO8_2[0]                                                                                                                                                                                                                                                                                                                                                                                   ; async_receiver:inst1|RxD_sync[0]                                                                                                                                                                                                                                                                                         ; clk50        ; clk50       ; 20.000       ; -0.128     ; 2.714      ;
; 12.242 ; SignalDistributor:inst7|DataToContactsZ[128]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[8]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.079     ; 2.679      ;
; 12.243 ; IO16_2[14]                                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                       ; clk50        ; clk50       ; 20.000       ; -0.124     ; 2.640      ;
; 12.273 ; async_transmitter:inst2|TxD_state[2]                                                                                                                                                                                                                                                                                                                                                       ; IO8_2[1]                                                                                                                                                                                                                                                                                                                 ; clk50        ; clk50       ; 20.000       ; -0.076     ; 2.651      ;
; 12.331 ; SignalDistributor:inst7|DataToContactsR[132]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[12]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.077     ; 2.592      ;
; 12.377 ; SignalDistributor:inst7|DataToContactsR[128]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[8]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.077     ; 2.546      ;
; 12.399 ; SignalDistributor:inst7|DataToContactsZ[120]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[0]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.077     ; 2.524      ;
; 12.444 ; SignalDistributor:inst7|DataToContactsR[124]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[4]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.077     ; 2.479      ;
; 12.469 ; SignalDistributor:inst7|DataToContactsZ[133]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[13]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.083     ; 2.448      ;
; 12.543 ; SignalDistributor:inst7|DataToContactsR[121]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[1]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.084     ; 2.373      ;
; 12.596 ; SignalDistributor:inst7|DataToContactsR[120]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[0]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.077     ; 2.327      ;
; 12.661 ; SignalDistributor:inst7|DataToContactsR[123]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[3]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.254      ;
; 12.677 ; SignalDistributor:inst7|DataToContactsZ[132]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[12]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.084     ; 2.239      ;
; 12.679 ; SignalDistributor:inst7|DataToContactsZ[125]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[5]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.083     ; 2.238      ;
; 12.694 ; SignalDistributor:inst7|DataToContactsR[122]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[2]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.221      ;
; 12.694 ; SignalDistributor:inst7|DataToContactsZ[130]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[10]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.083     ; 2.223      ;
; 12.698 ; SignalDistributor:inst7|DataToContactsZ[129]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[9]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.083     ; 2.219      ;
; 12.708 ; SignalDistributor:inst7|DataToContactsR[133]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[13]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.084     ; 2.208      ;
; 12.708 ; SignalDistributor:inst7|DataToContactsR[130]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[10]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.207      ;
; 12.725 ; SignalDistributor:inst7|DataToContactsR[131]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[11]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.190      ;
; 12.727 ; SignalDistributor:inst7|DataToContactsZ[135]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[15]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.084     ; 2.189      ;
; 12.730 ; SignalDistributor:inst7|DataToContactsZ[131]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[11]                                                                                                                                                                                                                                                                                                               ; clk50        ; clk50       ; 20.000       ; -0.087     ; 2.183      ;
; 12.784 ; SignalDistributor:inst7|DataToContactsZ[126]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[6]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.131      ;
; 12.808 ; SignalDistributor:inst7|DataToContactsR[125]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[5]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.084     ; 2.108      ;
; 12.815 ; SignalDistributor:inst7|DataToContactsR[127]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[7]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.100      ;
; 12.825 ; SignalDistributor:inst7|DataToContactsR[129]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[9]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.084     ; 2.091      ;
; 12.826 ; SignalDistributor:inst7|DataToContactsZ[121]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[1]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.083     ; 2.091      ;
; 12.826 ; SignalDistributor:inst7|DataToContactsZ[123]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[3]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.087     ; 2.087      ;
; 12.839 ; SignalDistributor:inst7|DataToContactsR[126]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[6]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.076      ;
; 12.845 ; SignalDistributor:inst7|DataToContactsZ[122]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[2]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.085     ; 2.070      ;
; 12.853 ; SignalDistributor:inst7|DataToContactsZ[127]                                                                                                                                                                                                                                                                                                                                               ; IO16_2[7]                                                                                                                                                                                                                                                                                                                ; clk50        ; clk50       ; 20.000       ; -0.087     ; 2.060      ;
; 13.907 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.035     ; 6.065      ;
; 14.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.042     ; 5.791      ;
; 14.266 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.024     ; 5.717      ;
; 14.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.034     ; 5.679      ;
; 14.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_249|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.038     ; 5.658      ;
; 14.344 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.042     ; 5.621      ;
; 14.370 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.024     ; 5.613      ;
; 14.373 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.042     ; 5.592      ;
; 14.427 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[155]                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.044     ; 5.536      ;
; 14.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|output536a[0] ; clk50        ; clk50       ; 20.000       ; -0.024     ; 5.528      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 5.001      ;
; 45.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 4.939      ;
; 45.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.947      ;
; 45.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.880      ;
; 46.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.277      ;
; 46.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.093      ;
; 46.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 3.749      ;
; 46.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 3.726      ;
; 46.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.578      ;
; 46.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 3.575      ;
; 46.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.530      ;
; 46.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.468      ;
; 46.877 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 3.420      ;
; 47.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 3.271      ;
; 47.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.224      ;
; 47.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.950      ;
; 47.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 2.861      ;
; 47.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.729      ;
; 47.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.680      ;
; 48.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.164      ;
; 48.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.846      ;
; 48.654 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.653      ;
; 48.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.561      ;
; 48.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.558      ;
; 48.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 1.508      ;
; 48.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.395      ;
; 49.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.025      ;
; 49.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 0.584      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.715      ;
; 96.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.653      ;
; 96.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.661      ;
; 96.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.637      ;
; 96.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.634      ;
; 96.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.594      ;
; 96.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.575      ;
; 96.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.572      ;
; 96.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.583      ;
; 96.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.580      ;
; 96.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.516      ;
; 96.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.513      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.343      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.314      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.271      ;
; 96.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.270      ;
; 96.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.273      ;
; 96.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.272      ;
; 96.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.272      ;
; 96.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.267      ;
; 96.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.270      ;
; 96.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.271      ;
; 96.695 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.269      ;
; 96.700 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.264      ;
; 96.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.263      ;
; 96.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.263      ;
; 96.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.256      ;
; 96.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.254      ;
; 96.733 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.242      ;
; 96.733 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.242      ;
; 96.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.241      ;
; 96.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.244      ;
; 96.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.243      ;
; 96.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.243      ;
; 96.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.238      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.241      ;
; 96.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.240      ;
; 96.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.235      ;
; 96.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.234      ;
; 96.745 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.234      ;
; 96.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.227      ;
; 96.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.225      ;
; 96.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.198      ;
; 96.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.201      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.200      ;
; 96.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.200      ;
; 96.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.195      ;
; 96.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.198      ;
; 96.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.197      ;
; 96.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.192      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.191      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.191      ;
; 96.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.185      ;
; 96.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.184      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.181      ;
; 96.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.182      ;
; 96.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.179      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.178      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_444|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_441|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_440|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_440|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.180      ;
; 96.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.176      ;
; 96.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.178      ;
; 96.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.178      ;
; 96.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.177      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.466      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.467      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.466      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.466      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.466      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.469      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.463      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.468      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.469      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrptr_g[0]                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.218      ; 0.472      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; SignalDistributor:inst7|DataOut[7]                                                                                                           ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; SignalDistributor:inst7|DataOut[3]                                                                                                           ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; SignalDistributor:inst7|DataOut[2]                                                                                                           ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.482      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; SignalDistributor:inst7|DataOut[1]                                                                                                           ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.486      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrptr_g[7]                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.493      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.494      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; SignalDistributor:inst7|DataOut[5]                                                                                                           ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_datain_reg0                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.495      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.503      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.504      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.502      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.501      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.502      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.501      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.504      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.504      ;
; 0.179 ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrptr_g[5]                                                                   ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.503      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.506      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.507      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_402|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_357|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_357|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_526|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_526|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_511|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_511|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_384|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_378|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_378|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_268|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_227|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_493|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_493|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_429|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_345|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_345|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_336|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_331|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_331|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_307|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_307|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_265|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_265|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_259|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_259|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_256|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.657      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.124      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.124      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.124      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_517|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.124      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_517|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.124      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_517|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.124      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.124      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_520|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_520|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_520|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_523|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_523|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_523|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_524|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.121      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_529|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_529|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_529|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_530|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_531|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_531|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_531|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.112      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_484|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.121      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_427|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.106      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.125      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_106|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.122      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.111      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.111      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.111      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.111      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.111      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.105      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_244|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_244|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_247|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_250|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_250|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_250|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.120      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.889      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.021      ;
; 0.936 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.059      ;
; 0.936 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.059      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.062      ;
; 1.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.148      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][9]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.226      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.234      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.234      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.234      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.234      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.234      ;
; 1.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.234      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_274|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.897      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_286|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_287|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_290|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.898      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.884      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.897      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.897      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.897      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.897      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.897      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_283|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.897      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.897      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_299|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.899      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_address_reg0 ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_we_reg       ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_address_reg0  ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_we_reg        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~porta_address_reg0  ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~porta_we_reg        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~porta_address_reg0  ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~porta_we_reg        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_address_reg0  ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_address_reg0 ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_address_reg0 ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_address_reg0 ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_address_reg0 ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_address_reg0   ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~porta_we_reg         ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~porta_we_reg        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_address_reg0  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_address_reg0                                                                                                      ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|altsyncram_vlu:fifo_ram|ram_block5a0~porta_we_reg                                                                                                            ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~porta_datain_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~porta_datain_reg0   ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~porta_datain_reg0   ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_address_reg0  ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~porta_we_reg        ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_address_reg0   ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~porta_we_reg         ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~porta_datain_reg0   ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~porta_datain_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~porta_datain_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~porta_datain_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~porta_datain_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                         ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                         ;
; 49.448 ; 49.678       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a104~portb_address_reg0                                                                                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a112~portb_address_reg0                                                                                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a156~portb_address_reg0                                                                                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a164~portb_address_reg0                                                                                                                        ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                         ;
; 49.449 ; 49.679       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                          ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a100~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a116~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a120~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a124~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a132~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a136~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a140~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a148~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a152~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a160~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a168~portb_address_reg0                                                                                                                        ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                          ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                         ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                          ;
; 49.450 ; 49.680       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                         ;
; 49.451 ; 49.681       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8424:auto_generated|ram_block1a128~portb_address_reg0                                                                                                                        ;
; 49.466 ; 49.682       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                       ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_434|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_434|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_437|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_438|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_440|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_440|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_440|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_441|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_444|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_447|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_449|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_449|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_449|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_450|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_452|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_452|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_452|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_453|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_459|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_462|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_465|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467|dffs[1] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_467|dffs[2] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rjo:auto_generated|sld_reserved_DevBD_auto_signaltap_0_1_6aec:mgl_prim1|lpm_shiftreg:config_shiftreg_468|dffs[0] ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                               ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                               ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                               ;
; 49.508 ; 49.692       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.198 ; 1.491 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.965 ; 3.326 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 2.872 ; 3.569 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 2.707 ; 3.403 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 2.872 ; 3.569 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 2.530 ; 3.160 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 2.810 ; 3.480 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 2.619 ; 3.275 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 2.690 ; 3.329 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 2.601 ; 3.286 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 2.618 ; 3.266 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 2.525 ; 3.147 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; 2.256 ; 2.835 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; 2.494 ; 3.122 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; 2.525 ; 3.147 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 2.921 ; 3.654 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 2.378 ; 2.965 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 2.351 ; 2.950 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 2.550 ; 3.226 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 2.696 ; 3.355 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 2.553 ; 3.185 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 2.629 ; 3.316 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 2.567 ; 3.239 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 2.778 ; 3.447 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 2.472 ; 3.083 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 2.460 ; 3.078 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 2.921 ; 3.654 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 2.544 ; 3.164 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 2.696 ; 3.368 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 2.452 ; 3.064 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 2.414 ; 3.030 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 2.451 ; 3.071 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 2.866 ; 3.569 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 2.615 ; 3.256 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 2.536 ; 3.179 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 2.834 ; 3.528 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 2.652 ; 3.293 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 2.655 ; 3.315 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 2.642 ; 3.279 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 2.766 ; 3.451 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 2.676 ; 3.364 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 2.705 ; 3.370 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 2.860 ; 3.546 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 2.866 ; 3.569 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 2.813 ; 3.493 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 2.698 ; 3.414 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 2.334 ; 2.969 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 2.368 ; 2.973 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 2.524 ; 3.177 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 3.284 ; 4.045 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 3.029 ; 3.761 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 2.673 ; 3.329 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 2.787 ; 3.453 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 2.826 ; 3.499 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 2.886 ; 3.592 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 3.282 ; 4.045 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 3.284 ; 4.041 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 2.677 ; 3.342 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 2.632 ; 3.312 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 2.512 ; 3.174 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 2.599 ; 3.241 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 2.965 ; 3.685 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 2.801 ; 3.456 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 2.791 ; 3.462 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 2.583 ; 3.215 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 2.647 ; 3.319 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 2.725 ; 3.401 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 2.398 ; 3.018 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 2.673 ; 3.341 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 2.557 ; 3.178 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 2.690 ; 3.360 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 2.529 ; 3.166 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 2.570 ; 3.214 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 2.940 ; 3.616 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 2.717 ; 3.373 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 2.579 ; 3.238 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 2.745 ; 3.449 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 2.687 ; 3.358 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 2.559 ; 3.212 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 2.506 ; 3.161 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 2.854 ; 3.559 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 2.839 ; 3.509 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 2.980 ; 3.729 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 2.513 ; 3.166 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 2.980 ; 3.729 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 2.825 ; 3.513 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 2.979 ; 3.704 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 2.971 ; 3.729 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 2.741 ; 3.423 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 2.593 ; 3.260 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 2.492 ; 3.138 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 2.703 ; 3.393 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 2.803 ; 3.491 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 2.687 ; 3.394 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 2.770 ; 3.455 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 2.610 ; 3.268 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 2.395 ; 2.986 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 2.364 ; 2.988 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 2.399 ; 3.030 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 2.395 ; 3.012 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 2.488 ; 3.136 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 2.695 ; 3.387 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 2.579 ; 3.208 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 2.849 ; 3.568 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 2.762 ; 3.427 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 2.588 ; 3.252 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 2.675 ; 3.339 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 2.756 ; 3.424 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 2.715 ; 3.370 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 2.632 ; 3.303 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 2.565 ; 3.227 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 2.822 ; 3.551 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 2.469 ; 3.096 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 2.580 ; 3.232 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 2.559 ; 3.190 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 3.061 ; 3.805 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 2.532 ; 3.154 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 2.955 ; 3.646 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 2.658 ; 3.331 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 2.978 ; 3.705 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 2.692 ; 3.334 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 2.598 ; 3.265 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 2.907 ; 3.577 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 2.949 ; 3.690 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 3.061 ; 3.805 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 2.907 ; 3.575 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 2.523 ; 3.182 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 2.437 ; 3.067 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 2.929 ; 3.659 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 2.710 ; 3.371 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 2.871 ; 3.595 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 2.762 ; 3.443 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 2.370 ; 2.968 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 2.508 ; 3.147 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 2.614 ; 3.281 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 2.614 ; 3.274 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 2.577 ; 3.246 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 2.541 ; 3.210 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 2.678 ; 3.356 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 2.562 ; 3.233 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 2.675 ; 3.341 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 2.673 ; 3.344 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 2.788 ; 3.487 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 2.812 ; 3.517 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 2.809 ; 3.513 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 2.984 ; 3.684 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 2.845 ; 3.558 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 2.807 ; 3.505 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.867  ; 0.557  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.254 ; -0.528 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; -1.965 ; -2.541 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; -2.209 ; -2.832 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; -2.137 ; -2.769 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; -1.993 ; -2.593 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; -2.003 ; -2.581 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; -2.024 ; -2.606 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; -2.170 ; -2.800 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; -1.968 ; -2.569 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; -1.965 ; -2.541 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; -1.884 ; -2.463 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; -1.884 ; -2.463 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; -2.119 ; -2.727 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; -2.081 ; -2.698 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; -1.853 ; -2.412 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; -1.969 ; -2.561 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; -1.905 ; -2.500 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; -1.853 ; -2.412 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; -2.238 ; -2.881 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; -2.062 ; -2.662 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; -1.957 ; -2.542 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; -2.072 ; -2.700 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; -2.212 ; -2.851 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; -1.940 ; -2.506 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; -1.885 ; -2.463 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; -2.242 ; -2.884 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; -2.061 ; -2.639 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; -1.988 ; -2.571 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; -2.065 ; -2.653 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; -1.943 ; -2.510 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; -1.943 ; -2.505 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; -1.822 ; -2.380 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; -2.109 ; -2.718 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; -1.966 ; -2.536 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; -1.987 ; -2.558 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; -1.972 ; -2.563 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; -2.029 ; -2.609 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; -2.000 ; -2.589 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; -2.181 ; -2.827 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; -2.280 ; -2.936 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; -2.159 ; -2.788 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; -2.202 ; -2.847 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; -2.223 ; -2.864 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; -2.266 ; -2.928 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; -2.145 ; -2.782 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; -1.942 ; -2.507 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; -1.822 ; -2.380 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; -2.097 ; -2.715 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; -1.806 ; -2.351 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; -2.055 ; -2.646 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; -2.073 ; -2.673 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; -1.989 ; -2.565 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; -2.102 ; -2.715 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; -2.133 ; -2.774 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; -2.059 ; -2.659 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; -2.210 ; -2.855 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; -2.058 ; -2.647 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; -1.988 ; -2.587 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; -2.081 ; -2.704 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; -2.070 ; -2.669 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; -2.063 ; -2.663 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; -2.031 ; -2.614 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; -2.250 ; -2.878 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; -2.069 ; -2.676 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; -1.988 ; -2.556 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; -2.058 ; -2.655 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; -1.806 ; -2.351 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; -1.910 ; -2.488 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; -2.017 ; -2.608 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; -2.161 ; -2.783 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; -2.057 ; -2.652 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; -2.193 ; -2.820 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; -2.183 ; -2.800 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; -2.063 ; -2.675 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; -2.035 ; -2.615 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; -1.998 ; -2.613 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; -2.044 ; -2.654 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; -2.161 ; -2.818 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; -1.993 ; -2.578 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; -2.050 ; -2.658 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; -1.979 ; -2.556 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; -1.778 ; -2.329 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; -2.071 ; -2.696 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; -2.265 ; -2.933 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; -2.029 ; -2.647 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; -2.002 ; -2.573 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; -1.778 ; -2.329 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; -1.879 ; -2.441 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; -2.192 ; -2.819 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; -1.886 ; -2.448 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; -1.972 ; -2.530 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; -1.869 ; -2.422 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; -2.199 ; -2.821 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; -2.116 ; -2.718 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; -1.884 ; -2.445 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; -1.943 ; -2.544 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; -1.863 ; -2.415 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; -1.847 ; -2.394 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; -1.880 ; -2.443 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; -1.999 ; -2.569 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; -2.101 ; -2.703 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; -1.856 ; -2.403 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; -2.261 ; -2.897 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; -2.185 ; -2.825 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; -2.136 ; -2.755 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; -2.128 ; -2.772 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; -2.145 ; -2.771 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; -2.001 ; -2.575 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; -1.866 ; -2.428 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; -1.948 ; -2.503 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; -2.100 ; -2.707 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; -1.983 ; -2.578 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; -1.939 ; -2.539 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; -2.153 ; -2.749 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; -1.779 ; -2.330 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; -2.016 ; -2.618 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; -2.157 ; -2.769 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; -1.956 ; -2.567 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; -2.063 ; -2.706 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; -1.996 ; -2.590 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; -2.100 ; -2.701 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; -2.455 ; -3.096 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; -2.165 ; -2.788 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; -2.415 ; -3.089 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; -2.057 ; -2.677 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; -2.050 ; -2.671 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; -2.017 ; -2.634 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; -2.171 ; -2.798 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; -2.122 ; -2.757 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; -2.221 ; -2.894 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; -2.310 ; -2.983 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; -1.945 ; -2.546 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; -2.062 ; -2.665 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; -2.114 ; -2.738 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; -2.048 ; -2.641 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; -2.162 ; -2.799 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; -1.882 ; -2.445 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; -1.779 ; -2.330 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; -1.852 ; -2.401 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; -2.212 ; -2.847 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; -1.881 ; -2.430 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; -2.149 ; -2.791 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; -1.939 ; -2.510 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; -2.243 ; -2.885 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; -2.182 ; -2.819 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; -2.259 ; -2.926 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; -2.233 ; -2.894 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.443 ; 6.951 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 2.941 ; 3.128 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 2.941 ; 3.128 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 2.237 ; 2.313 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 2.295 ; 2.383 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 2.039 ; 2.105 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 2.517 ; 2.645 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 2.002 ; 2.053 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 2.014 ; 2.057 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 2.039 ; 2.097 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 2.973 ; 3.150 ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 2.973 ; 3.150 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 3.553 ; 3.749 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 2.130 ; 2.227 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 3.060 ; 3.223 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 3.010 ; 3.159 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 3.527 ; 3.705 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 2.296 ; 2.366 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 2.569 ; 2.688 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 2.693 ; 2.825 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 2.531 ; 2.652 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 2.086 ; 2.153 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 3.553 ; 3.749 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 2.636 ; 2.762 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 2.595 ; 2.720 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 2.156 ; 2.244 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 2.716 ; 2.870 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 2.570 ; 2.696 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 2.602 ; 2.740 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 3.055 ; 3.186 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 2.297 ; 2.404 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 2.336 ; 2.457 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 2.210 ; 2.306 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 2.238 ; 2.339 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 2.452 ; 2.556 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 2.134 ; 2.192 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 2.104 ; 2.161 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 2.127 ; 2.185 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 2.519 ; 2.623 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 2.117 ; 2.175 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 2.230 ; 2.292 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 2.212 ; 2.275 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 2.543 ; 2.669 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 2.227 ; 2.292 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 3.055 ; 3.186 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 2.273 ; 2.205 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 3.271 ; 3.425 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 1.955 ; 2.003 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 3.271 ; 3.425 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 2.053 ; 2.113 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 2.223 ; 2.306 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 2.095 ; 2.154 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 2.391 ; 2.500 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 2.197 ; 2.263 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 2.206 ; 2.291 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 2.260 ; 2.328 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 2.247 ; 2.340 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 2.446 ; 2.571 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 2.453 ; 2.582 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 2.642 ; 2.793 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 2.089 ; 2.165 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 2.101 ; 2.178 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 2.101 ; 2.177 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 2.261 ; 2.356 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 2.040 ; 2.107 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 1.951 ; 2.013 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 1.950 ; 2.012 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 2.318 ; 2.420 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 2.182 ; 2.268 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 2.180 ; 2.255 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 2.127 ; 2.209 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 2.162 ; 2.215 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 2.240 ; 2.338 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 2.156 ; 2.208 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 2.188 ; 2.251 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 2.137 ; 2.187 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 2.078 ; 2.134 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 2.294 ; 2.365 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 2.495 ; 2.594 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 3.206 ; 3.325 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 2.107 ; 2.154 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 2.248 ; 2.314 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 3.206 ; 3.325 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 2.530 ; 2.650 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 2.226 ; 2.285 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 2.130 ; 2.180 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 2.032 ; 2.078 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 2.740 ; 2.857 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 2.019 ; 2.063 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 2.127 ; 2.177 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 2.217 ; 2.290 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 2.477 ; 2.566 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 2.310 ; 2.386 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 2.161 ; 2.237 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 2.460 ; 2.567 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 2.318 ; 2.392 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 2.322 ; 2.403 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 2.338 ; 2.421 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 2.554 ; 2.665 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 2.215 ; 2.281 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 2.524 ; 2.624 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 2.561 ; 2.668 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 2.005 ; 2.048 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 2.207 ; 2.273 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 1.998 ; 2.039 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 2.008 ; 2.050 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 2.346 ; 2.432 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 2.578 ; 2.703 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 2.366 ; 2.457 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 2.247 ; 2.323 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 2.933 ; 3.123 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 2.863 ; 3.013 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 3.495 ; 3.736 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 2.318 ; 2.398 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 2.363 ; 2.466 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 2.250 ; 2.327 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 2.178 ; 2.230 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 2.153 ; 2.226 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 2.160 ; 2.237 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 2.567 ; 2.699 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 3.050 ; 3.155 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 2.725 ; 2.864 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 2.408 ; 2.497 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 2.380 ; 2.478 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 2.043 ; 2.085 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 2.058 ; 2.114 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 2.215 ; 2.273 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 2.068 ; 2.125 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 2.600 ; 2.692 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 2.847 ; 3.018 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 2.202 ; 2.272 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 2.075 ; 2.137 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 2.341 ; 2.412 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 2.490 ; 2.588 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 2.144 ; 2.196 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 2.331 ; 2.412 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 2.494 ; 2.587 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 3.495 ; 3.736 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 2.483 ; 2.606 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 2.559 ; 2.685 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 2.687 ; 2.806 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 3.236 ; 3.427 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 2.682 ; 2.816 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 2.684 ; 2.805 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 2.425 ; 2.537 ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 3.993 ; 3.792 ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 3.993 ; 3.792 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.261 ; 5.767 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 1.744 ; 1.794 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 2.646 ; 2.825 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 1.969 ; 2.042 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 2.025 ; 2.110 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 1.779 ; 1.842 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 2.241 ; 2.365 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 1.744 ; 1.794 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 1.754 ; 1.795 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 1.779 ; 1.834 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 2.396 ; 2.444 ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 2.396 ; 2.444 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 1.825 ; 1.889 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 1.869 ; 1.963 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 2.759 ; 2.915 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 2.710 ; 2.853 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 3.244 ; 3.417 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 2.024 ; 2.092 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 2.287 ; 2.401 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 2.407 ; 2.533 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 2.251 ; 2.367 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 1.825 ; 1.889 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 3.270 ; 3.460 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 2.353 ; 2.474 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 2.315 ; 2.435 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 1.895 ; 1.980 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 2.433 ; 2.582 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 2.293 ; 2.414 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 2.322 ; 2.456 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 1.841 ; 1.896 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 2.029 ; 2.133 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 2.067 ; 2.184 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 1.946 ; 2.040 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 1.972 ; 2.070 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 2.177 ; 2.277 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 1.871 ; 1.926 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 1.841 ; 1.896 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 1.863 ; 1.919 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 2.239 ; 2.339 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 1.854 ; 1.910 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 1.963 ; 2.023 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 1.945 ; 2.005 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 2.262 ; 2.384 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 1.960 ; 2.022 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 2.792 ; 2.920 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 2.003 ; 1.938 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 1.696 ; 1.744 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 1.698 ; 1.744 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 2.999 ; 3.149 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 1.792 ; 1.850 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 1.956 ; 2.036 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 1.832 ; 1.888 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 2.117 ; 2.221 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 1.929 ; 1.992 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 1.939 ; 2.020 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 1.991 ; 2.057 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 1.977 ; 2.066 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 2.172 ; 2.293 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 2.178 ; 2.303 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 2.361 ; 2.508 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 1.829 ; 1.903 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 1.840 ; 1.915 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 1.841 ; 1.915 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 1.995 ; 2.088 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 1.783 ; 1.849 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 1.696 ; 1.757 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 1.696 ; 1.756 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 2.051 ; 2.150 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 1.920 ; 2.004 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 1.915 ; 1.988 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 1.866 ; 1.946 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 1.898 ; 1.949 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 1.976 ; 2.071 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 1.891 ; 1.941 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 1.921 ; 1.982 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 1.873 ; 1.922 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 1.816 ; 1.871 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 2.023 ; 2.091 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 2.216 ; 2.311 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 1.739 ; 1.779 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 1.844 ; 1.888 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 1.978 ; 2.042 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 2.935 ; 3.052 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 2.250 ; 2.365 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 1.958 ; 2.015 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 1.865 ; 1.914 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 1.771 ; 1.815 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 2.452 ; 2.564 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 1.760 ; 1.801 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 1.863 ; 1.911 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 1.949 ; 2.019 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 2.199 ; 2.285 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 2.038 ; 2.112 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 1.896 ; 1.969 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 2.182 ; 2.285 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 2.046 ; 2.117 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 2.050 ; 2.128 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 2.066 ; 2.146 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 2.272 ; 2.378 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 1.948 ; 2.011 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 2.245 ; 2.340 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 2.280 ; 2.383 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 1.745 ; 1.786 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 1.941 ; 2.004 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 1.739 ; 1.779 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 1.748 ; 1.789 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 2.072 ; 2.156 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 2.296 ; 2.416 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 2.093 ; 2.181 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 1.979 ; 2.051 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 2.636 ; 2.818 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 2.569 ; 2.713 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 1.783 ; 1.824 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 2.047 ; 2.124 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 2.089 ; 2.188 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 1.982 ; 2.056 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 1.911 ; 1.961 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 1.888 ; 1.958 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 1.895 ; 1.969 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 2.285 ; 2.412 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 2.786 ; 2.889 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 2.435 ; 2.570 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 2.133 ; 2.218 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 2.106 ; 2.201 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 1.783 ; 1.824 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 1.797 ; 1.852 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 1.947 ; 2.003 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 1.806 ; 1.861 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 2.316 ; 2.405 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 2.553 ; 2.718 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 1.935 ; 2.002 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 1.812 ; 1.872 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 2.068 ; 2.136 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 2.211 ; 2.305 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 1.880 ; 1.929 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 2.059 ; 2.137 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 2.216 ; 2.305 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 3.177 ; 3.408 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 2.206 ; 2.324 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 2.279 ; 2.400 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 2.401 ; 2.515 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 2.927 ; 3.110 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 2.396 ; 2.525 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 2.399 ; 2.515 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 2.149 ; 2.256 ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 3.694 ; 3.498 ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 3.694 ; 3.498 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 2.481 ;    ;    ; 2.917 ;
; IO8_2[7]   ; LED[3]      ; 2.447 ;    ;    ; 2.874 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 2.408 ;    ;    ; 2.844 ;
; IO8_2[7]   ; LED[3]      ; 2.375 ;    ;    ; 2.803 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 2.039 ; 2.026 ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 2.989 ; 2.975 ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 2.286 ; 2.272 ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 2.346 ; 2.333 ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 2.039 ; 2.026 ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 2.492 ; 2.491 ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 2.052 ; 2.039 ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 2.069 ; 2.055 ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 2.129 ; 2.116 ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 2.243 ; 2.230 ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 2.281 ; 2.280 ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 3.132 ; 3.118 ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 3.130 ; 3.116 ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 3.691 ; 3.726 ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 2.408 ; 2.394 ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 2.659 ; 2.645 ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 2.759 ; 2.745 ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 2.909 ; 2.895 ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 2.243 ; 2.230 ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 3.622 ; 3.657 ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 2.658 ; 2.644 ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 2.809 ; 2.796 ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 2.287 ; 2.286 ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 2.694 ; 2.693 ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 2.604 ; 2.603 ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 2.496 ; 2.495 ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 2.105 ; 2.091 ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 2.499 ; 2.498 ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 2.124 ; 2.123 ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 2.109 ; 2.108 ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 2.128 ; 2.127 ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 2.885 ; 2.872 ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 2.262 ; 2.248 ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 2.161 ; 2.147 ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 2.105 ; 2.091 ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 2.642 ; 2.628 ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 2.245 ; 2.231 ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 2.247 ; 2.233 ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 2.220 ; 2.206 ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 2.261 ; 2.247 ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 2.458 ; 2.444 ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 3.155 ; 3.190 ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 1.953 ; 1.940 ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 2.670 ; 2.657 ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 3.070 ; 3.105 ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 2.043 ; 2.030 ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 2.112 ; 2.099 ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 2.952 ; 2.938 ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 1.953 ; 1.940 ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 2.308 ; 2.294 ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 2.109 ; 2.096 ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 2.320 ; 2.306 ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 2.253 ; 2.239 ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 2.473 ; 2.472 ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 2.585 ; 2.584 ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 2.625 ; 2.624 ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 2.665 ; 2.664 ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 2.255 ; 2.254 ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 2.184 ; 2.183 ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 2.422 ; 2.421 ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 2.327 ; 2.326 ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 2.092 ; 2.091 ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 2.163 ; 2.162 ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 2.267 ; 2.266 ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 2.159 ; 2.158 ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 2.195 ; 2.182 ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 2.164 ; 2.163 ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 2.138 ; 2.124 ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 2.261 ; 2.260 ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 2.420 ; 2.406 ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 2.388 ; 2.374 ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 2.277 ; 2.263 ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 2.127 ; 2.113 ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 2.353 ; 2.339 ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 2.526 ; 2.512 ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 2.067 ; 2.053 ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 2.557 ; 2.543 ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 2.624 ; 2.610 ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 3.443 ; 3.478 ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 2.427 ; 2.413 ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 2.497 ; 2.483 ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 2.299 ; 2.285 ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 2.329 ; 2.315 ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 2.513 ; 2.499 ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 2.455 ; 2.441 ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 2.290 ; 2.276 ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 2.067 ; 2.053 ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 2.402 ; 2.388 ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 2.277 ; 2.263 ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 2.078 ; 2.064 ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 2.245 ; 2.231 ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 2.183 ; 2.169 ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 2.274 ; 2.260 ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 2.347 ; 2.333 ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 2.450 ; 2.436 ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 2.194 ; 2.180 ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 2.517 ; 2.503 ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 2.427 ; 2.413 ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 2.360 ; 2.346 ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 2.407 ; 2.393 ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 2.552 ; 2.538 ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 2.231 ; 2.217 ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 2.223 ; 2.209 ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 2.193 ; 2.179 ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 2.258 ; 2.244 ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 2.231 ; 2.217 ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 2.342 ; 2.328 ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 2.095 ; 2.081 ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 2.081 ; 2.067 ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 2.224 ; 2.210 ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 2.352 ; 2.338 ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 2.081 ; 2.067 ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 2.533 ; 2.519 ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 2.231 ; 2.217 ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 2.090 ; 2.076 ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 2.372 ; 2.358 ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 3.089 ; 3.124 ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 2.402 ; 2.388 ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 2.461 ; 2.447 ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 2.252 ; 2.238 ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 2.392 ; 2.378 ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 2.587 ; 2.574 ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 2.348 ; 2.334 ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 2.219 ; 2.205 ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 2.844 ; 2.830 ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 2.094 ; 2.080 ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 2.241 ; 2.227 ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 2.221 ; 2.207 ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 2.661 ; 2.647 ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 2.518 ; 2.504 ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 2.346 ; 2.332 ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 2.392 ; 2.378 ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 2.698 ; 2.684 ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 2.697 ; 2.683 ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 2.468 ; 2.454 ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 2.389 ; 2.375 ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 2.828 ; 2.814 ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 2.647 ; 2.633 ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 2.349 ; 2.335 ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 2.500 ; 2.486 ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 2.504 ; 2.490 ; Rise       ; clk50           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 1.785 ; 1.772 ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 2.691 ; 2.677 ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 2.017 ; 2.003 ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 2.080 ; 2.067 ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 1.785 ; 1.772 ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 2.223 ; 2.222 ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 1.799 ; 1.786 ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 1.807 ; 1.793 ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 1.871 ; 1.858 ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 1.982 ; 1.969 ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 2.021 ; 2.020 ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 2.828 ; 2.814 ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 2.827 ; 2.813 ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 3.401 ; 3.436 ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 2.133 ; 2.119 ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 2.374 ; 2.360 ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 2.470 ; 2.456 ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 2.613 ; 2.599 ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 1.982 ; 1.969 ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 3.343 ; 3.378 ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 2.373 ; 2.359 ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 2.524 ; 2.511 ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 2.026 ; 2.025 ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 2.417 ; 2.416 ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 2.331 ; 2.330 ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 2.227 ; 2.226 ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 1.843 ; 1.829 ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 2.229 ; 2.228 ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 1.870 ; 1.869 ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 1.856 ; 1.855 ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 1.874 ; 1.873 ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 2.598 ; 2.585 ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 1.993 ; 1.979 ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 1.896 ; 1.882 ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 1.843 ; 1.829 ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 2.358 ; 2.344 ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 1.977 ; 1.963 ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 1.979 ; 1.965 ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 1.953 ; 1.939 ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 1.992 ; 1.978 ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 2.181 ; 2.167 ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 2.895 ; 2.930 ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 1.702 ; 1.689 ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 2.392 ; 2.379 ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 2.813 ; 2.848 ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 1.790 ; 1.777 ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 1.856 ; 1.843 ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 2.655 ; 2.641 ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 1.702 ; 1.689 ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 2.037 ; 2.023 ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 1.852 ; 1.839 ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 2.049 ; 2.035 ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 1.984 ; 1.970 ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 2.205 ; 2.204 ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 2.311 ; 2.310 ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 2.351 ; 2.350 ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 2.388 ; 2.387 ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 1.996 ; 1.995 ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 1.926 ; 1.925 ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 2.156 ; 2.155 ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 2.064 ; 2.063 ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 1.840 ; 1.839 ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 1.906 ; 1.905 ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 2.007 ; 2.006 ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 1.902 ; 1.901 ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 1.936 ; 1.923 ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 1.907 ; 1.906 ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 1.874 ; 1.860 ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 2.001 ; 2.000 ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 2.145 ; 2.131 ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 2.113 ; 2.099 ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 2.007 ; 1.993 ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 1.864 ; 1.850 ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 2.080 ; 2.066 ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 2.246 ; 2.232 ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 1.805 ; 1.791 ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 2.275 ; 2.261 ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 2.340 ; 2.326 ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 3.163 ; 3.198 ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 2.151 ; 2.137 ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 2.218 ; 2.204 ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 2.027 ; 2.013 ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 2.057 ; 2.043 ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 2.234 ; 2.220 ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 2.178 ; 2.164 ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 2.020 ; 2.006 ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 1.805 ; 1.791 ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 2.127 ; 2.113 ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 2.007 ; 1.993 ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 1.816 ; 1.802 ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 1.976 ; 1.962 ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 1.917 ; 1.903 ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 2.004 ; 1.990 ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 2.074 ; 2.060 ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 2.173 ; 2.159 ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 1.928 ; 1.914 ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 2.238 ; 2.224 ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 2.151 ; 2.137 ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 2.087 ; 2.073 ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 2.132 ; 2.118 ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 2.271 ; 2.257 ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 1.963 ; 1.949 ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 1.954 ; 1.940 ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 1.927 ; 1.913 ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 1.989 ; 1.975 ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 1.962 ; 1.948 ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 2.069 ; 2.055 ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 1.832 ; 1.818 ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 1.819 ; 1.805 ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 1.956 ; 1.942 ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 2.080 ; 2.066 ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 1.819 ; 1.805 ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 2.253 ; 2.239 ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 1.963 ; 1.949 ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 1.828 ; 1.814 ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 2.098 ; 2.084 ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 2.824 ; 2.859 ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 2.127 ; 2.113 ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 2.185 ; 2.171 ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 1.983 ; 1.969 ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 2.118 ; 2.104 ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 2.312 ; 2.299 ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 2.076 ; 2.062 ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 1.951 ; 1.937 ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 2.551 ; 2.537 ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 1.831 ; 1.817 ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 1.974 ; 1.960 ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 1.953 ; 1.939 ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 2.375 ; 2.361 ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 2.239 ; 2.225 ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 2.075 ; 2.061 ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 2.117 ; 2.103 ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 2.410 ; 2.396 ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 2.410 ; 2.396 ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 2.192 ; 2.178 ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 2.115 ; 2.101 ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 2.535 ; 2.521 ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 2.362 ; 2.348 ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 2.077 ; 2.063 ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 2.221 ; 2.207 ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 2.225 ; 2.211 ; Rise       ; clk50           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 2.069     ; 2.082     ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 3.165     ; 3.179     ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 2.340     ; 2.354     ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 2.416     ; 2.429     ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 2.069     ; 2.082     ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 2.591     ; 2.592     ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 2.082     ; 2.095     ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 2.094     ; 2.108     ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 2.181     ; 2.194     ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 2.300     ; 2.313     ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 2.349     ; 2.350     ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 3.274     ; 3.288     ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 3.271     ; 3.285     ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 3.855     ; 3.820     ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 2.471     ; 2.485     ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 2.763     ; 2.777     ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 2.871     ; 2.885     ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 3.040     ; 3.054     ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 2.300     ; 2.313     ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 3.787     ; 3.752     ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 2.762     ; 2.776     ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 2.942     ; 2.955     ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 2.358     ; 2.359     ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 2.823     ; 2.824     ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 2.713     ; 2.714     ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 2.604     ; 2.605     ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 2.133     ; 2.147     ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 2.600     ; 2.601     ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 2.173     ; 2.174     ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 2.154     ; 2.155     ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 2.173     ; 2.174     ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 3.006     ; 3.019     ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 2.307     ; 2.321     ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 2.202     ; 2.216     ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 2.133     ; 2.147     ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 2.744     ; 2.758     ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 2.288     ; 2.302     ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 2.292     ; 2.306     ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 2.256     ; 2.270     ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 2.309     ; 2.323     ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 2.517     ; 2.531     ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 3.259     ; 3.224     ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 1.977     ; 1.990     ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 2.790     ; 2.803     ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 3.170     ; 3.135     ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 2.071     ; 2.084     ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 2.152     ; 2.165     ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 3.093     ; 3.107     ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 1.977     ; 1.990     ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 2.370     ; 2.384     ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 2.147     ; 2.160     ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 2.385     ; 2.399     ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 2.305     ; 2.319     ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 2.577     ; 2.578     ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 2.694     ; 2.695     ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 2.752     ; 2.753     ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 2.782     ; 2.783     ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 2.317     ; 2.318     ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 2.246     ; 2.247     ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 2.503     ; 2.504     ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 2.408     ; 2.409     ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 2.133     ; 2.134     ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 2.213     ; 2.214     ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 2.333     ; 2.334     ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 2.216     ; 2.217     ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 2.246     ; 2.259     ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 2.223     ; 2.224     ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 2.178     ; 2.192     ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 2.326     ; 2.327     ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 2.494     ; 2.508     ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 2.453     ; 2.467     ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 2.330     ; 2.344     ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 2.164     ; 2.178     ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 2.407     ; 2.421     ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 2.628     ; 2.642     ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 2.090     ; 2.104     ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 2.632     ; 2.646     ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 2.712     ; 2.726     ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 3.557     ; 3.522     ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 2.507     ; 2.521     ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 2.584     ; 2.598     ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 2.357     ; 2.371     ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 2.375     ; 2.389     ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 2.575     ; 2.589     ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 2.528     ; 2.542     ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 2.348     ; 2.362     ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 2.090     ; 2.104     ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 2.452     ; 2.466     ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 2.336     ; 2.350     ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 2.103     ; 2.117     ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 2.289     ; 2.303     ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 2.214     ; 2.228     ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 2.332     ; 2.346     ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 2.408     ; 2.422     ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 2.516     ; 2.530     ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 2.228     ; 2.242     ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 2.599     ; 2.613     ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 2.489     ; 2.503     ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 2.409     ; 2.423     ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 2.463     ; 2.477     ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 2.663     ; 2.677     ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 2.293     ; 2.307     ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 2.263     ; 2.277     ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 2.228     ; 2.242     ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 2.310     ; 2.324     ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 2.275     ; 2.289     ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 2.403     ; 2.417     ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 2.121     ; 2.135     ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 2.106     ; 2.120     ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 2.262     ; 2.276     ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 2.409     ; 2.423     ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 2.106     ; 2.120     ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 2.607     ; 2.621     ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 2.267     ; 2.281     ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 2.115     ; 2.129     ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 2.433     ; 2.447     ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 3.178     ; 3.143     ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 2.455     ; 2.469     ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 2.532     ; 2.546     ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 2.300     ; 2.314     ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 2.456     ; 2.470     ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 2.708     ; 2.721     ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 2.396     ; 2.410     ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 2.275     ; 2.289     ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 2.951     ; 2.965     ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 2.119     ; 2.133     ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 2.288     ; 2.302     ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 2.280     ; 2.294     ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 2.771     ; 2.785     ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 2.584     ; 2.598     ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 2.394     ; 2.408     ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 2.453     ; 2.467     ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 2.793     ; 2.807     ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 2.794     ; 2.808     ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 2.529     ; 2.543     ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 2.452     ; 2.466     ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 2.931     ; 2.945     ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 2.723     ; 2.737     ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 2.394     ; 2.408     ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 2.561     ; 2.575     ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 2.602     ; 2.616     ; Rise       ; clk50           ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; IO8_1[*]    ; clk50      ; 1.813     ; 1.826     ; Rise       ; clk50           ;
;  IO8_1[0]   ; clk50      ; 2.859     ; 2.873     ; Rise       ; clk50           ;
;  IO8_1[1]   ; clk50      ; 2.067     ; 2.081     ; Rise       ; clk50           ;
;  IO8_1[2]   ; clk50      ; 2.146     ; 2.159     ; Rise       ; clk50           ;
;  IO8_1[3]   ; clk50      ; 1.813     ; 1.826     ; Rise       ; clk50           ;
;  IO8_1[4]   ; clk50      ; 2.319     ; 2.320     ; Rise       ; clk50           ;
;  IO8_1[5]   ; clk50      ; 1.827     ; 1.840     ; Rise       ; clk50           ;
;  IO8_1[6]   ; clk50      ; 1.830     ; 1.844     ; Rise       ; clk50           ;
;  IO8_1[7]   ; clk50      ; 1.921     ; 1.934     ; Rise       ; clk50           ;
; IO16_1[*]   ; clk50      ; 2.036     ; 2.049     ; Rise       ; clk50           ;
;  IO16_1[0]  ; clk50      ; 2.086     ; 2.087     ; Rise       ; clk50           ;
;  IO16_1[1]  ; clk50      ; 2.964     ; 2.978     ; Rise       ; clk50           ;
;  IO16_1[2]  ; clk50      ; 2.961     ; 2.975     ; Rise       ; clk50           ;
;  IO16_1[3]  ; clk50      ; 3.560     ; 3.525     ; Rise       ; clk50           ;
;  IO16_1[4]  ; clk50      ; 2.193     ; 2.207     ; Rise       ; clk50           ;
;  IO16_1[5]  ; clk50      ; 2.474     ; 2.488     ; Rise       ; clk50           ;
;  IO16_1[6]  ; clk50      ; 2.577     ; 2.591     ; Rise       ; clk50           ;
;  IO16_1[7]  ; clk50      ; 2.738     ; 2.752     ; Rise       ; clk50           ;
;  IO16_1[8]  ; clk50      ; 2.036     ; 2.049     ; Rise       ; clk50           ;
;  IO16_1[9]  ; clk50      ; 3.503     ; 3.468     ; Rise       ; clk50           ;
;  IO16_1[10] ; clk50      ; 2.472     ; 2.486     ; Rise       ; clk50           ;
;  IO16_1[11] ; clk50      ; 2.652     ; 2.665     ; Rise       ; clk50           ;
;  IO16_1[12] ; clk50      ; 2.094     ; 2.095     ; Rise       ; clk50           ;
;  IO16_1[13] ; clk50      ; 2.541     ; 2.542     ; Rise       ; clk50           ;
;  IO16_1[14] ; clk50      ; 2.435     ; 2.436     ; Rise       ; clk50           ;
;  IO16_1[15] ; clk50      ; 2.330     ; 2.331     ; Rise       ; clk50           ;
; IO16_2[*]   ; clk50      ; 1.868     ; 1.882     ; Rise       ; clk50           ;
;  IO16_2[0]  ; clk50      ; 2.326     ; 2.327     ; Rise       ; clk50           ;
;  IO16_2[1]  ; clk50      ; 1.917     ; 1.918     ; Rise       ; clk50           ;
;  IO16_2[2]  ; clk50      ; 1.898     ; 1.899     ; Rise       ; clk50           ;
;  IO16_2[3]  ; clk50      ; 1.917     ; 1.918     ; Rise       ; clk50           ;
;  IO16_2[4]  ; clk50      ; 2.713     ; 2.726     ; Rise       ; clk50           ;
;  IO16_2[5]  ; clk50      ; 2.036     ; 2.050     ; Rise       ; clk50           ;
;  IO16_2[6]  ; clk50      ; 1.935     ; 1.949     ; Rise       ; clk50           ;
;  IO16_2[7]  ; clk50      ; 1.868     ; 1.882     ; Rise       ; clk50           ;
;  IO16_2[8]  ; clk50      ; 2.455     ; 2.469     ; Rise       ; clk50           ;
;  IO16_2[9]  ; clk50      ; 2.017     ; 2.031     ; Rise       ; clk50           ;
;  IO16_2[10] ; clk50      ; 2.021     ; 2.035     ; Rise       ; clk50           ;
;  IO16_2[11] ; clk50      ; 1.987     ; 2.001     ; Rise       ; clk50           ;
;  IO16_2[12] ; clk50      ; 2.038     ; 2.052     ; Rise       ; clk50           ;
;  IO16_2[13] ; clk50      ; 2.237     ; 2.251     ; Rise       ; clk50           ;
;  IO16_2[14] ; clk50      ; 2.996     ; 2.961     ; Rise       ; clk50           ;
; IO32_1[*]   ; clk50      ; 1.725     ; 1.738     ; Rise       ; clk50           ;
;  IO32_1[0]  ; clk50      ; 2.506     ; 2.519     ; Rise       ; clk50           ;
;  IO32_1[1]  ; clk50      ; 2.910     ; 2.875     ; Rise       ; clk50           ;
;  IO32_1[2]  ; clk50      ; 1.817     ; 1.830     ; Rise       ; clk50           ;
;  IO32_1[3]  ; clk50      ; 1.893     ; 1.906     ; Rise       ; clk50           ;
;  IO32_1[4]  ; clk50      ; 2.790     ; 2.804     ; Rise       ; clk50           ;
;  IO32_1[5]  ; clk50      ; 1.725     ; 1.738     ; Rise       ; clk50           ;
;  IO32_1[6]  ; clk50      ; 2.096     ; 2.110     ; Rise       ; clk50           ;
;  IO32_1[7]  ; clk50      ; 1.888     ; 1.901     ; Rise       ; clk50           ;
;  IO32_1[8]  ; clk50      ; 2.111     ; 2.125     ; Rise       ; clk50           ;
;  IO32_1[9]  ; clk50      ; 2.033     ; 2.047     ; Rise       ; clk50           ;
;  IO32_1[10] ; clk50      ; 2.305     ; 2.306     ; Rise       ; clk50           ;
;  IO32_1[11] ; clk50      ; 2.416     ; 2.417     ; Rise       ; clk50           ;
;  IO32_1[12] ; clk50      ; 2.473     ; 2.474     ; Rise       ; clk50           ;
;  IO32_1[13] ; clk50      ; 2.501     ; 2.502     ; Rise       ; clk50           ;
;  IO32_1[14] ; clk50      ; 2.055     ; 2.056     ; Rise       ; clk50           ;
;  IO32_1[15] ; clk50      ; 1.986     ; 1.987     ; Rise       ; clk50           ;
;  IO32_1[16] ; clk50      ; 2.234     ; 2.235     ; Rise       ; clk50           ;
;  IO32_1[17] ; clk50      ; 2.142     ; 2.143     ; Rise       ; clk50           ;
;  IO32_1[18] ; clk50      ; 1.878     ; 1.879     ; Rise       ; clk50           ;
;  IO32_1[19] ; clk50      ; 1.954     ; 1.955     ; Rise       ; clk50           ;
;  IO32_1[20] ; clk50      ; 2.070     ; 2.071     ; Rise       ; clk50           ;
;  IO32_1[21] ; clk50      ; 1.957     ; 1.958     ; Rise       ; clk50           ;
;  IO32_1[22] ; clk50      ; 1.984     ; 1.997     ; Rise       ; clk50           ;
;  IO32_1[23] ; clk50      ; 1.964     ; 1.965     ; Rise       ; clk50           ;
;  IO32_1[24] ; clk50      ; 1.912     ; 1.926     ; Rise       ; clk50           ;
;  IO32_1[25] ; clk50      ; 2.064     ; 2.065     ; Rise       ; clk50           ;
;  IO32_1[26] ; clk50      ; 2.216     ; 2.230     ; Rise       ; clk50           ;
;  IO32_1[27] ; clk50      ; 2.175     ; 2.189     ; Rise       ; clk50           ;
;  IO32_1[28] ; clk50      ; 2.058     ; 2.072     ; Rise       ; clk50           ;
;  IO32_1[29] ; clk50      ; 1.898     ; 1.912     ; Rise       ; clk50           ;
;  IO32_1[30] ; clk50      ; 2.131     ; 2.145     ; Rise       ; clk50           ;
;  IO32_1[31] ; clk50      ; 2.343     ; 2.357     ; Rise       ; clk50           ;
; IO32_2[*]   ; clk50      ; 1.827     ; 1.841     ; Rise       ; clk50           ;
;  IO32_2[0]  ; clk50      ; 2.347     ; 2.361     ; Rise       ; clk50           ;
;  IO32_2[1]  ; clk50      ; 2.424     ; 2.438     ; Rise       ; clk50           ;
;  IO32_2[2]  ; clk50      ; 3.275     ; 3.240     ; Rise       ; clk50           ;
;  IO32_2[3]  ; clk50      ; 2.227     ; 2.241     ; Rise       ; clk50           ;
;  IO32_2[4]  ; clk50      ; 2.302     ; 2.316     ; Rise       ; clk50           ;
;  IO32_2[5]  ; clk50      ; 2.083     ; 2.097     ; Rise       ; clk50           ;
;  IO32_2[6]  ; clk50      ; 2.100     ; 2.114     ; Rise       ; clk50           ;
;  IO32_2[7]  ; clk50      ; 2.292     ; 2.306     ; Rise       ; clk50           ;
;  IO32_2[8]  ; clk50      ; 2.247     ; 2.261     ; Rise       ; clk50           ;
;  IO32_2[9]  ; clk50      ; 2.075     ; 2.089     ; Rise       ; clk50           ;
;  IO32_2[10] ; clk50      ; 1.827     ; 1.841     ; Rise       ; clk50           ;
;  IO32_2[11] ; clk50      ; 2.174     ; 2.188     ; Rise       ; clk50           ;
;  IO32_2[12] ; clk50      ; 2.063     ; 2.077     ; Rise       ; clk50           ;
;  IO32_2[13] ; clk50      ; 1.839     ; 1.853     ; Rise       ; clk50           ;
;  IO32_2[14] ; clk50      ; 2.017     ; 2.031     ; Rise       ; clk50           ;
;  IO32_2[15] ; clk50      ; 1.946     ; 1.960     ; Rise       ; clk50           ;
;  IO32_2[16] ; clk50      ; 2.059     ; 2.073     ; Rise       ; clk50           ;
;  IO32_2[17] ; clk50      ; 2.132     ; 2.146     ; Rise       ; clk50           ;
;  IO32_2[18] ; clk50      ; 2.235     ; 2.249     ; Rise       ; clk50           ;
;  IO32_2[19] ; clk50      ; 1.960     ; 1.974     ; Rise       ; clk50           ;
;  IO32_2[20] ; clk50      ; 2.315     ; 2.329     ; Rise       ; clk50           ;
;  IO32_2[21] ; clk50      ; 2.210     ; 2.224     ; Rise       ; clk50           ;
;  IO32_2[22] ; clk50      ; 2.133     ; 2.147     ; Rise       ; clk50           ;
;  IO32_2[23] ; clk50      ; 2.185     ; 2.199     ; Rise       ; clk50           ;
;  IO32_2[24] ; clk50      ; 2.377     ; 2.391     ; Rise       ; clk50           ;
;  IO32_2[25] ; clk50      ; 2.021     ; 2.035     ; Rise       ; clk50           ;
;  IO32_2[26] ; clk50      ; 1.993     ; 2.007     ; Rise       ; clk50           ;
;  IO32_2[27] ; clk50      ; 1.959     ; 1.973     ; Rise       ; clk50           ;
;  IO32_2[28] ; clk50      ; 2.038     ; 2.052     ; Rise       ; clk50           ;
;  IO32_2[29] ; clk50      ; 2.004     ; 2.018     ; Rise       ; clk50           ;
;  IO32_2[30] ; clk50      ; 2.127     ; 2.141     ; Rise       ; clk50           ;
;  IO32_2[31] ; clk50      ; 1.857     ; 1.871     ; Rise       ; clk50           ;
; IO32_3[*]   ; clk50      ; 1.842     ; 1.856     ; Rise       ; clk50           ;
;  IO32_3[0]  ; clk50      ; 1.992     ; 2.006     ; Rise       ; clk50           ;
;  IO32_3[1]  ; clk50      ; 2.134     ; 2.148     ; Rise       ; clk50           ;
;  IO32_3[2]  ; clk50      ; 1.842     ; 1.856     ; Rise       ; clk50           ;
;  IO32_3[3]  ; clk50      ; 2.324     ; 2.338     ; Rise       ; clk50           ;
;  IO32_3[4]  ; clk50      ; 1.997     ; 2.011     ; Rise       ; clk50           ;
;  IO32_3[5]  ; clk50      ; 1.852     ; 1.866     ; Rise       ; clk50           ;
;  IO32_3[6]  ; clk50      ; 2.156     ; 2.170     ; Rise       ; clk50           ;
;  IO32_3[7]  ; clk50      ; 2.911     ; 2.876     ; Rise       ; clk50           ;
;  IO32_3[8]  ; clk50      ; 2.177     ; 2.191     ; Rise       ; clk50           ;
;  IO32_3[9]  ; clk50      ; 2.252     ; 2.266     ; Rise       ; clk50           ;
;  IO32_3[10] ; clk50      ; 2.028     ; 2.042     ; Rise       ; clk50           ;
;  IO32_3[11] ; clk50      ; 2.178     ; 2.192     ; Rise       ; clk50           ;
;  IO32_3[12] ; clk50      ; 2.427     ; 2.440     ; Rise       ; clk50           ;
;  IO32_3[13] ; clk50      ; 2.121     ; 2.135     ; Rise       ; clk50           ;
;  IO32_3[14] ; clk50      ; 2.004     ; 2.018     ; Rise       ; clk50           ;
;  IO32_3[15] ; clk50      ; 2.652     ; 2.666     ; Rise       ; clk50           ;
;  IO32_3[16] ; clk50      ; 1.855     ; 1.869     ; Rise       ; clk50           ;
;  IO32_3[17] ; clk50      ; 2.018     ; 2.032     ; Rise       ; clk50           ;
;  IO32_3[18] ; clk50      ; 2.009     ; 2.023     ; Rise       ; clk50           ;
;  IO32_3[19] ; clk50      ; 2.480     ; 2.494     ; Rise       ; clk50           ;
;  IO32_3[20] ; clk50      ; 2.302     ; 2.316     ; Rise       ; clk50           ;
;  IO32_3[21] ; clk50      ; 2.120     ; 2.134     ; Rise       ; clk50           ;
;  IO32_3[22] ; clk50      ; 2.176     ; 2.190     ; Rise       ; clk50           ;
;  IO32_3[23] ; clk50      ; 2.501     ; 2.515     ; Rise       ; clk50           ;
;  IO32_3[24] ; clk50      ; 2.503     ; 2.517     ; Rise       ; clk50           ;
;  IO32_3[25] ; clk50      ; 2.249     ; 2.263     ; Rise       ; clk50           ;
;  IO32_3[26] ; clk50      ; 2.174     ; 2.188     ; Rise       ; clk50           ;
;  IO32_3[27] ; clk50      ; 2.633     ; 2.647     ; Rise       ; clk50           ;
;  IO32_3[28] ; clk50      ; 2.435     ; 2.449     ; Rise       ; clk50           ;
;  IO32_3[29] ; clk50      ; 2.120     ; 2.134     ; Rise       ; clk50           ;
;  IO32_3[30] ; clk50      ; 2.279     ; 2.293     ; Rise       ; clk50           ;
;  IO32_3[31] ; clk50      ; 2.318     ; 2.332     ; Rise       ; clk50           ;
+-------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 56.318 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                        ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7]  ; Greater than 1 Billion ; Yes                     ;
+-------------+----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.318                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4] ;                        ;              ;                  ; 19.327       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[4] ;                        ;              ;                  ; 18.758       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 18.233       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 56.319                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ;                        ;              ;                  ; 19.254       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ;                        ;              ;                  ; 18.535       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 18.530       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.327                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6] ;                        ;              ;                  ; 19.526       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[6] ;                        ;              ;                  ; 18.568       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 18.233       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 56.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ;                        ;              ;                  ; 19.259       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ;                        ;              ;                  ; 18.629       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 18.530       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.515                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7] ;                        ;              ;                  ; 19.456       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[7] ;                        ;              ;                  ; 18.826       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 18.233       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5] ;                        ;              ;                  ; 19.330       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[5] ;                        ;              ;                  ; 19.001       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;                        ;              ;                  ; 18.233       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 56.679                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ;                        ;              ;                  ; 19.259       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ;                        ;              ;                  ; 18.890       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 18.530       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2] ;                        ;              ;                  ; 19.336       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[2] ;                        ;              ;                  ; 19.024       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 18.361       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1] ;                        ;              ;                  ; 19.337       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[1] ;                        ;              ;                  ; 19.023       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 18.361       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.751                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0] ;                        ;              ;                  ; 19.289       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[0] ;                        ;              ;                  ; 19.101       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 18.361       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                            ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 56.815                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  clk50                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3] ;                        ;              ;                  ; 19.282       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[3] ;                        ;              ;                  ; 19.172       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;                        ;              ;                  ; 18.361       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 56.878                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ;                        ;              ;                  ; 19.255       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4] ;                        ;              ;                  ; 18.926       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 18.697       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 56.941                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ;                        ;              ;                  ; 19.534       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ;                        ;              ;                  ; 18.877       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;                        ;              ;                  ; 18.530       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 57.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ;                        ;              ;                  ; 19.595       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ;                        ;              ;                  ; 18.885       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 18.697       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 57.325                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ;                        ;              ;                  ; 19.529       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ;                        ;              ;                  ; 19.099       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 18.697       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                           ;
; Synchronization Node    ; fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 57.398                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  clk50                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ;                        ;              ;                  ; 19.532       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|alt_synch_pipe_66d:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ;                        ;              ;                  ; 19.169       ;
;  fifo1:inst30|dcfifo:dcfifo_component|dcfifo_mmh1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;                        ;              ;                  ; 18.697       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 4.692  ; 0.134 ; 46.893   ; 0.777   ; 9.327               ;
;  altera_reserved_tck ; 38.831 ; 0.186 ; 46.893   ; 0.777   ; 49.298              ;
;  clk50               ; 4.692  ; 0.134 ; N/A      ; N/A     ; 9.327               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk50               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.089 ; 3.366 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.805 ; 7.693 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 6.121 ; 6.318 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 5.597 ; 5.966 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 6.121 ; 6.318 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 5.373 ; 5.556 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 6.015 ; 6.225 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 5.378 ; 5.647 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 5.788 ; 5.953 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 5.550 ; 5.778 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 5.523 ; 5.751 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 5.324 ; 5.575 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; 4.695 ; 4.931 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; 5.277 ; 5.500 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; 5.324 ; 5.575 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 5.992 ; 6.357 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 4.976 ; 5.210 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 4.879 ; 5.155 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 5.236 ; 5.592 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 5.666 ; 5.946 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 5.367 ; 5.572 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 5.560 ; 5.880 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 5.409 ; 5.728 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 5.932 ; 6.166 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 5.173 ; 5.327 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 5.157 ; 5.411 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 5.992 ; 6.357 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 5.268 ; 5.459 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 5.523 ; 5.823 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 5.165 ; 5.359 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 5.052 ; 5.306 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 5.150 ; 5.386 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 6.034 ; 6.283 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 5.521 ; 5.748 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 5.294 ; 5.546 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 5.971 ; 6.283 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 5.558 ; 5.728 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 5.525 ; 5.802 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 5.600 ; 5.787 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 5.704 ; 6.041 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 5.582 ; 5.926 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 5.589 ; 5.880 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 6.034 ; 6.281 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 6.001 ; 6.269 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 5.843 ; 6.152 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 5.590 ; 5.963 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.809 ; 5.074 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 4.977 ; 5.177 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 5.282 ; 5.574 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 7.091 ; 7.375 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 6.513 ; 6.836 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 5.653 ; 5.926 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 5.971 ; 6.184 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 5.960 ; 6.228 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 6.138 ; 6.466 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 7.091 ; 7.375 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 7.063 ; 7.302 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 5.673 ; 5.922 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 5.542 ; 5.851 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 5.287 ; 5.519 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 5.486 ; 5.742 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 6.156 ; 6.476 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 5.903 ; 6.178 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 5.862 ; 6.079 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 5.468 ; 5.733 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 5.593 ; 5.879 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 5.752 ; 5.981 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 4.957 ; 5.193 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 5.469 ; 5.742 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 5.426 ; 5.617 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 5.528 ; 5.827 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 5.275 ; 5.489 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 5.466 ; 5.719 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 6.280 ; 6.467 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 5.777 ; 6.007 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 5.371 ; 5.627 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 5.699 ; 6.052 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 5.617 ; 5.921 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 5.358 ; 5.665 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 5.183 ; 5.469 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 5.922 ; 6.257 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 6.084 ; 6.254 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 6.297 ; 6.582 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 5.246 ; 5.536 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 6.114 ; 6.478 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 5.863 ; 6.219 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 6.297 ; 6.582 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 6.227 ; 6.580 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 5.759 ; 6.013 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 5.446 ; 5.752 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 5.227 ; 5.511 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 5.708 ; 5.989 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 5.923 ; 6.081 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 5.441 ; 5.801 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 5.850 ; 6.070 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 5.456 ; 5.730 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 4.965 ; 5.208 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 4.940 ; 5.221 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 4.987 ; 5.294 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 4.991 ; 5.270 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 5.100 ; 5.438 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 5.572 ; 5.934 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 5.352 ; 5.607 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 5.909 ; 6.226 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 5.946 ; 6.133 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 5.427 ; 5.728 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 5.651 ; 5.927 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 5.707 ; 5.946 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 5.701 ; 5.899 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 5.472 ; 5.798 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 5.322 ; 5.635 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 5.845 ; 6.207 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 5.116 ; 5.351 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 5.458 ; 5.703 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 5.425 ; 5.625 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 6.497 ; 6.791 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 5.320 ; 5.547 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 6.358 ; 6.510 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 5.606 ; 5.855 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 6.179 ; 6.453 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 5.678 ; 5.877 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 5.481 ; 5.754 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 6.088 ; 6.296 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 6.166 ; 6.448 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 6.497 ; 6.791 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 5.978 ; 6.256 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 5.227 ; 5.512 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 5.003 ; 5.320 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 6.027 ; 6.377 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 5.733 ; 5.983 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 5.960 ; 6.295 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 5.804 ; 6.104 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 4.914 ; 5.191 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 5.222 ; 5.498 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 5.484 ; 5.761 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 5.433 ; 5.726 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 5.402 ; 5.681 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 5.223 ; 5.504 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 5.568 ; 5.905 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 5.289 ; 5.596 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 5.561 ; 5.860 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 5.578 ; 5.890 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 5.713 ; 6.044 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 5.752 ; 6.095 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 5.919 ; 6.249 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 6.369 ; 6.573 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.918 ; 6.261 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 5.917 ; 6.250 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.416  ; 1.332  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.254 ; -0.528 ; Rise       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; -1.965 ; -2.541 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; -2.209 ; -2.832 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; -2.137 ; -2.769 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; -1.993 ; -2.593 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; -2.003 ; -2.581 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; -2.024 ; -2.606 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; -2.170 ; -2.800 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; -1.968 ; -2.569 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; -1.965 ; -2.541 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; -1.884 ; -2.463 ; Rise       ; clk50               ;
;  IO8_2[0]           ; clk50               ; -1.884 ; -2.463 ; Rise       ; clk50               ;
;  IO8_2[6]           ; clk50               ; -2.119 ; -2.727 ; Rise       ; clk50               ;
;  IO8_2[7]           ; clk50               ; -2.081 ; -2.698 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; -1.853 ; -2.412 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; -1.969 ; -2.561 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; -1.905 ; -2.500 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; -1.853 ; -2.412 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; -2.238 ; -2.881 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; -2.062 ; -2.662 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; -1.957 ; -2.542 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; -2.072 ; -2.700 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; -2.212 ; -2.851 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; -1.940 ; -2.506 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; -1.885 ; -2.463 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; -2.242 ; -2.884 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; -2.061 ; -2.639 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; -1.988 ; -2.571 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; -2.065 ; -2.653 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; -1.943 ; -2.510 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; -1.943 ; -2.505 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; -1.822 ; -2.380 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; -2.109 ; -2.718 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; -1.966 ; -2.536 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; -1.987 ; -2.558 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; -1.972 ; -2.563 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; -2.029 ; -2.609 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; -2.000 ; -2.589 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; -2.181 ; -2.827 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; -2.280 ; -2.936 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; -2.159 ; -2.788 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; -2.202 ; -2.847 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; -2.223 ; -2.864 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; -2.266 ; -2.928 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; -2.145 ; -2.782 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; -1.942 ; -2.507 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; -1.822 ; -2.380 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; -2.097 ; -2.715 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; -1.806 ; -2.351 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; -2.055 ; -2.646 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; -2.073 ; -2.673 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; -1.989 ; -2.565 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; -2.102 ; -2.715 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; -2.133 ; -2.774 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; -2.059 ; -2.659 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; -2.210 ; -2.855 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; -2.058 ; -2.647 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; -1.988 ; -2.587 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; -2.081 ; -2.704 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; -2.070 ; -2.669 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; -2.063 ; -2.663 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; -2.031 ; -2.614 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; -2.250 ; -2.878 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; -2.069 ; -2.676 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; -1.988 ; -2.556 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; -2.058 ; -2.655 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; -1.806 ; -2.351 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; -1.910 ; -2.488 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; -2.017 ; -2.608 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; -2.161 ; -2.783 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; -2.057 ; -2.652 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; -2.193 ; -2.820 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; -2.183 ; -2.800 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; -2.063 ; -2.675 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; -2.035 ; -2.615 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; -1.998 ; -2.613 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; -2.044 ; -2.654 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; -2.161 ; -2.818 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; -1.993 ; -2.578 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; -2.050 ; -2.658 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; -1.979 ; -2.556 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; -1.778 ; -2.329 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; -2.071 ; -2.696 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; -2.265 ; -2.933 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; -2.029 ; -2.647 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; -2.002 ; -2.573 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; -1.778 ; -2.329 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; -1.879 ; -2.441 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; -2.192 ; -2.819 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; -1.886 ; -2.448 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; -1.972 ; -2.530 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; -1.869 ; -2.422 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; -2.199 ; -2.821 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; -2.116 ; -2.718 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; -1.884 ; -2.445 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; -1.943 ; -2.544 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; -1.863 ; -2.415 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; -1.847 ; -2.394 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; -1.880 ; -2.443 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; -1.999 ; -2.569 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; -2.101 ; -2.703 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; -1.856 ; -2.403 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; -2.261 ; -2.897 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; -2.185 ; -2.825 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; -2.136 ; -2.755 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; -2.128 ; -2.772 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; -2.145 ; -2.771 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; -2.001 ; -2.575 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; -1.866 ; -2.428 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; -1.948 ; -2.503 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; -2.100 ; -2.707 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; -1.983 ; -2.578 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; -1.939 ; -2.539 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; -2.153 ; -2.749 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; -1.779 ; -2.330 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; -2.016 ; -2.618 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; -2.157 ; -2.769 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; -1.956 ; -2.567 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; -2.063 ; -2.706 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; -1.996 ; -2.590 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; -2.100 ; -2.701 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; -2.455 ; -3.096 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; -2.165 ; -2.788 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; -2.415 ; -3.089 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; -2.057 ; -2.677 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; -2.050 ; -2.671 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; -2.017 ; -2.634 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; -2.171 ; -2.798 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; -2.122 ; -2.757 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; -2.221 ; -2.894 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; -2.310 ; -2.983 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; -1.945 ; -2.546 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; -2.062 ; -2.665 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; -2.114 ; -2.738 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; -2.048 ; -2.641 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; -2.162 ; -2.799 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; -1.882 ; -2.445 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; -1.779 ; -2.330 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; -1.852 ; -2.401 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; -2.212 ; -2.847 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; -1.881 ; -2.430 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; -2.149 ; -2.791 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; -1.939 ; -2.510 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; -2.243 ; -2.885 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; -2.182 ; -2.819 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; -2.259 ; -2.926 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; -2.233 ; -2.894 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.502 ; 14.010 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 6.575  ; 6.462  ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 6.575  ; 6.462  ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 4.963  ; 4.850  ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 5.161  ; 5.021  ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 4.547  ; 4.489  ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 5.626  ; 5.478  ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 4.455  ; 4.377  ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 4.479  ; 4.386  ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 4.545  ; 4.469  ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 6.874  ; 6.603  ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 6.874  ; 6.603  ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 7.311  ; 7.228  ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 4.727  ; 4.699  ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 6.864  ; 6.543  ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 6.753  ; 6.445  ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 7.131  ; 7.107  ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 5.166  ; 5.011  ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 5.627  ; 5.498  ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 5.939  ; 5.772  ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 5.693  ; 5.543  ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 4.605  ; 4.556  ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 7.311  ; 7.228  ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 5.735  ; 5.607  ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 5.883  ; 5.697  ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 4.712  ; 4.678  ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 5.956  ; 5.803  ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 5.624  ; 5.489  ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 5.663  ; 5.548  ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 6.248  ; 6.246  ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 4.981  ; 4.934  ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 5.287  ; 5.155  ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 4.922  ; 4.827  ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 5.004  ; 4.894  ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 5.337  ; 5.231  ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 4.665  ; 4.595  ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 4.625  ; 4.558  ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 4.658  ; 4.589  ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 5.528  ; 5.380  ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 4.646  ; 4.578  ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 4.920  ; 4.807  ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 4.893  ; 4.781  ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 5.721  ; 5.560  ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 4.950  ; 4.818  ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 6.248  ; 6.246  ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 4.792  ; 4.904  ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 6.717  ; 6.683  ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 4.374  ; 4.302  ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 6.717  ; 6.683  ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 4.580  ; 4.497  ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 4.946  ; 4.858  ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 4.616  ; 4.544  ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 5.325  ; 5.221  ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 4.902  ; 4.783  ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 4.936  ; 4.845  ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 5.073  ; 4.911  ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 4.995  ; 4.931  ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 5.405  ; 5.316  ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 5.423  ; 5.334  ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 5.848  ; 5.733  ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 4.626  ; 4.567  ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 4.641  ; 4.586  ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 4.644  ; 4.582  ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 5.001  ; 4.919  ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 4.513  ; 4.452  ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 4.271  ; 4.255  ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 4.270  ; 4.254  ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 5.099  ; 5.013  ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 4.839  ; 4.752  ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 4.876  ; 4.754  ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 4.654  ; 4.613  ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 4.836  ; 4.676  ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 4.961  ; 4.872  ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 4.811  ; 4.660  ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 4.873  ; 4.759  ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 4.757  ; 4.624  ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 4.596  ; 4.514  ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 5.136  ; 4.964  ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 5.566  ; 5.393  ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 6.695  ; 6.503  ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 4.731  ; 4.597  ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 5.076  ; 4.925  ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 6.599  ; 6.503  ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 5.648  ; 5.519  ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 5.055  ; 4.854  ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 4.802  ; 4.643  ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 4.532  ; 4.426  ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 6.227  ; 5.917  ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 4.490  ; 4.399  ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 4.785  ; 4.632  ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 4.950  ; 4.824  ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 5.574  ; 5.371  ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 5.155  ; 5.011  ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 4.741  ; 4.695  ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 5.550  ; 5.353  ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 5.191  ; 5.025  ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 5.175  ; 5.028  ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 5.218  ; 5.057  ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 5.815  ; 5.545  ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 4.899  ; 4.791  ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 5.701  ; 5.472  ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 5.807  ; 5.559  ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 4.481  ; 4.376  ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 4.884  ; 4.775  ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 4.450  ; 4.353  ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 4.483  ; 4.377  ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 5.224  ; 5.075  ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 5.721  ; 5.600  ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 5.266  ; 5.159  ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 4.975  ; 4.859  ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 6.695  ; 6.461  ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 6.405  ; 6.204  ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 7.874  ; 7.632  ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 5.173  ; 5.026  ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 5.307  ; 5.204  ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 4.987  ; 4.887  ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 4.850  ; 4.717  ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 4.735  ; 4.686  ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 4.757  ; 4.703  ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 5.729  ; 5.612  ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 6.195  ; 6.160  ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 6.165  ; 5.990  ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 5.417  ; 5.228  ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 5.322  ; 5.174  ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 4.519  ; 4.425  ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 4.559  ; 4.486  ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 5.025  ; 4.835  ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 4.582  ; 4.512  ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 5.843  ; 5.601  ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 6.419  ; 6.219  ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 4.894  ; 4.782  ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 4.620  ; 4.544  ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 5.242  ; 5.061  ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 5.559  ; 5.393  ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 4.825  ; 4.669  ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 5.263  ; 5.079  ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 5.598  ; 5.439  ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 7.874  ; 7.632  ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 5.480  ; 5.399  ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 5.713  ; 5.579  ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 6.007  ; 5.806  ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 7.306  ; 6.957  ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 6.000  ; 5.816  ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 5.970  ; 5.802  ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 5.376  ; 5.297  ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 7.742  ; 7.902  ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 7.742  ; 7.902  ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.261 ; 5.767 ; Fall       ; altera_reserved_tck ;
; IO8_1[*]            ; clk50               ; 1.744 ; 1.794 ; Rise       ; clk50               ;
;  IO8_1[0]           ; clk50               ; 2.646 ; 2.825 ; Rise       ; clk50               ;
;  IO8_1[1]           ; clk50               ; 1.969 ; 2.042 ; Rise       ; clk50               ;
;  IO8_1[2]           ; clk50               ; 2.025 ; 2.110 ; Rise       ; clk50               ;
;  IO8_1[3]           ; clk50               ; 1.779 ; 1.842 ; Rise       ; clk50               ;
;  IO8_1[4]           ; clk50               ; 2.241 ; 2.365 ; Rise       ; clk50               ;
;  IO8_1[5]           ; clk50               ; 1.744 ; 1.794 ; Rise       ; clk50               ;
;  IO8_1[6]           ; clk50               ; 1.754 ; 1.795 ; Rise       ; clk50               ;
;  IO8_1[7]           ; clk50               ; 1.779 ; 1.834 ; Rise       ; clk50               ;
; IO8_2[*]            ; clk50               ; 2.396 ; 2.444 ; Rise       ; clk50               ;
;  IO8_2[1]           ; clk50               ; 2.396 ; 2.444 ; Rise       ; clk50               ;
; IO16_1[*]           ; clk50               ; 1.825 ; 1.889 ; Rise       ; clk50               ;
;  IO16_1[0]          ; clk50               ; 1.869 ; 1.963 ; Rise       ; clk50               ;
;  IO16_1[1]          ; clk50               ; 2.759 ; 2.915 ; Rise       ; clk50               ;
;  IO16_1[2]          ; clk50               ; 2.710 ; 2.853 ; Rise       ; clk50               ;
;  IO16_1[3]          ; clk50               ; 3.244 ; 3.417 ; Rise       ; clk50               ;
;  IO16_1[4]          ; clk50               ; 2.024 ; 2.092 ; Rise       ; clk50               ;
;  IO16_1[5]          ; clk50               ; 2.287 ; 2.401 ; Rise       ; clk50               ;
;  IO16_1[6]          ; clk50               ; 2.407 ; 2.533 ; Rise       ; clk50               ;
;  IO16_1[7]          ; clk50               ; 2.251 ; 2.367 ; Rise       ; clk50               ;
;  IO16_1[8]          ; clk50               ; 1.825 ; 1.889 ; Rise       ; clk50               ;
;  IO16_1[9]          ; clk50               ; 3.270 ; 3.460 ; Rise       ; clk50               ;
;  IO16_1[10]         ; clk50               ; 2.353 ; 2.474 ; Rise       ; clk50               ;
;  IO16_1[11]         ; clk50               ; 2.315 ; 2.435 ; Rise       ; clk50               ;
;  IO16_1[12]         ; clk50               ; 1.895 ; 1.980 ; Rise       ; clk50               ;
;  IO16_1[13]         ; clk50               ; 2.433 ; 2.582 ; Rise       ; clk50               ;
;  IO16_1[14]         ; clk50               ; 2.293 ; 2.414 ; Rise       ; clk50               ;
;  IO16_1[15]         ; clk50               ; 2.322 ; 2.456 ; Rise       ; clk50               ;
; IO16_2[*]           ; clk50               ; 1.841 ; 1.896 ; Rise       ; clk50               ;
;  IO16_2[0]          ; clk50               ; 2.029 ; 2.133 ; Rise       ; clk50               ;
;  IO16_2[1]          ; clk50               ; 2.067 ; 2.184 ; Rise       ; clk50               ;
;  IO16_2[2]          ; clk50               ; 1.946 ; 2.040 ; Rise       ; clk50               ;
;  IO16_2[3]          ; clk50               ; 1.972 ; 2.070 ; Rise       ; clk50               ;
;  IO16_2[4]          ; clk50               ; 2.177 ; 2.277 ; Rise       ; clk50               ;
;  IO16_2[5]          ; clk50               ; 1.871 ; 1.926 ; Rise       ; clk50               ;
;  IO16_2[6]          ; clk50               ; 1.841 ; 1.896 ; Rise       ; clk50               ;
;  IO16_2[7]          ; clk50               ; 1.863 ; 1.919 ; Rise       ; clk50               ;
;  IO16_2[8]          ; clk50               ; 2.239 ; 2.339 ; Rise       ; clk50               ;
;  IO16_2[9]          ; clk50               ; 1.854 ; 1.910 ; Rise       ; clk50               ;
;  IO16_2[10]         ; clk50               ; 1.963 ; 2.023 ; Rise       ; clk50               ;
;  IO16_2[11]         ; clk50               ; 1.945 ; 2.005 ; Rise       ; clk50               ;
;  IO16_2[12]         ; clk50               ; 2.262 ; 2.384 ; Rise       ; clk50               ;
;  IO16_2[13]         ; clk50               ; 1.960 ; 2.022 ; Rise       ; clk50               ;
;  IO16_2[14]         ; clk50               ; 2.792 ; 2.920 ; Rise       ; clk50               ;
;  IO16_2[15]         ; clk50               ; 2.003 ; 1.938 ; Rise       ; clk50               ;
; IO32_1[*]           ; clk50               ; 1.696 ; 1.744 ; Rise       ; clk50               ;
;  IO32_1[0]          ; clk50               ; 1.698 ; 1.744 ; Rise       ; clk50               ;
;  IO32_1[1]          ; clk50               ; 2.999 ; 3.149 ; Rise       ; clk50               ;
;  IO32_1[2]          ; clk50               ; 1.792 ; 1.850 ; Rise       ; clk50               ;
;  IO32_1[3]          ; clk50               ; 1.956 ; 2.036 ; Rise       ; clk50               ;
;  IO32_1[4]          ; clk50               ; 1.832 ; 1.888 ; Rise       ; clk50               ;
;  IO32_1[5]          ; clk50               ; 2.117 ; 2.221 ; Rise       ; clk50               ;
;  IO32_1[6]          ; clk50               ; 1.929 ; 1.992 ; Rise       ; clk50               ;
;  IO32_1[7]          ; clk50               ; 1.939 ; 2.020 ; Rise       ; clk50               ;
;  IO32_1[8]          ; clk50               ; 1.991 ; 2.057 ; Rise       ; clk50               ;
;  IO32_1[9]          ; clk50               ; 1.977 ; 2.066 ; Rise       ; clk50               ;
;  IO32_1[10]         ; clk50               ; 2.172 ; 2.293 ; Rise       ; clk50               ;
;  IO32_1[11]         ; clk50               ; 2.178 ; 2.303 ; Rise       ; clk50               ;
;  IO32_1[12]         ; clk50               ; 2.361 ; 2.508 ; Rise       ; clk50               ;
;  IO32_1[13]         ; clk50               ; 1.829 ; 1.903 ; Rise       ; clk50               ;
;  IO32_1[14]         ; clk50               ; 1.840 ; 1.915 ; Rise       ; clk50               ;
;  IO32_1[15]         ; clk50               ; 1.841 ; 1.915 ; Rise       ; clk50               ;
;  IO32_1[16]         ; clk50               ; 1.995 ; 2.088 ; Rise       ; clk50               ;
;  IO32_1[17]         ; clk50               ; 1.783 ; 1.849 ; Rise       ; clk50               ;
;  IO32_1[18]         ; clk50               ; 1.696 ; 1.757 ; Rise       ; clk50               ;
;  IO32_1[19]         ; clk50               ; 1.696 ; 1.756 ; Rise       ; clk50               ;
;  IO32_1[20]         ; clk50               ; 2.051 ; 2.150 ; Rise       ; clk50               ;
;  IO32_1[21]         ; clk50               ; 1.920 ; 2.004 ; Rise       ; clk50               ;
;  IO32_1[22]         ; clk50               ; 1.915 ; 1.988 ; Rise       ; clk50               ;
;  IO32_1[23]         ; clk50               ; 1.866 ; 1.946 ; Rise       ; clk50               ;
;  IO32_1[24]         ; clk50               ; 1.898 ; 1.949 ; Rise       ; clk50               ;
;  IO32_1[25]         ; clk50               ; 1.976 ; 2.071 ; Rise       ; clk50               ;
;  IO32_1[26]         ; clk50               ; 1.891 ; 1.941 ; Rise       ; clk50               ;
;  IO32_1[27]         ; clk50               ; 1.921 ; 1.982 ; Rise       ; clk50               ;
;  IO32_1[28]         ; clk50               ; 1.873 ; 1.922 ; Rise       ; clk50               ;
;  IO32_1[29]         ; clk50               ; 1.816 ; 1.871 ; Rise       ; clk50               ;
;  IO32_1[30]         ; clk50               ; 2.023 ; 2.091 ; Rise       ; clk50               ;
;  IO32_1[31]         ; clk50               ; 2.216 ; 2.311 ; Rise       ; clk50               ;
; IO32_2[*]           ; clk50               ; 1.739 ; 1.779 ; Rise       ; clk50               ;
;  IO32_2[0]          ; clk50               ; 1.844 ; 1.888 ; Rise       ; clk50               ;
;  IO32_2[1]          ; clk50               ; 1.978 ; 2.042 ; Rise       ; clk50               ;
;  IO32_2[2]          ; clk50               ; 2.935 ; 3.052 ; Rise       ; clk50               ;
;  IO32_2[3]          ; clk50               ; 2.250 ; 2.365 ; Rise       ; clk50               ;
;  IO32_2[4]          ; clk50               ; 1.958 ; 2.015 ; Rise       ; clk50               ;
;  IO32_2[5]          ; clk50               ; 1.865 ; 1.914 ; Rise       ; clk50               ;
;  IO32_2[6]          ; clk50               ; 1.771 ; 1.815 ; Rise       ; clk50               ;
;  IO32_2[7]          ; clk50               ; 2.452 ; 2.564 ; Rise       ; clk50               ;
;  IO32_2[8]          ; clk50               ; 1.760 ; 1.801 ; Rise       ; clk50               ;
;  IO32_2[9]          ; clk50               ; 1.863 ; 1.911 ; Rise       ; clk50               ;
;  IO32_2[10]         ; clk50               ; 1.949 ; 2.019 ; Rise       ; clk50               ;
;  IO32_2[11]         ; clk50               ; 2.199 ; 2.285 ; Rise       ; clk50               ;
;  IO32_2[12]         ; clk50               ; 2.038 ; 2.112 ; Rise       ; clk50               ;
;  IO32_2[13]         ; clk50               ; 1.896 ; 1.969 ; Rise       ; clk50               ;
;  IO32_2[14]         ; clk50               ; 2.182 ; 2.285 ; Rise       ; clk50               ;
;  IO32_2[15]         ; clk50               ; 2.046 ; 2.117 ; Rise       ; clk50               ;
;  IO32_2[16]         ; clk50               ; 2.050 ; 2.128 ; Rise       ; clk50               ;
;  IO32_2[17]         ; clk50               ; 2.066 ; 2.146 ; Rise       ; clk50               ;
;  IO32_2[18]         ; clk50               ; 2.272 ; 2.378 ; Rise       ; clk50               ;
;  IO32_2[19]         ; clk50               ; 1.948 ; 2.011 ; Rise       ; clk50               ;
;  IO32_2[20]         ; clk50               ; 2.245 ; 2.340 ; Rise       ; clk50               ;
;  IO32_2[21]         ; clk50               ; 2.280 ; 2.383 ; Rise       ; clk50               ;
;  IO32_2[22]         ; clk50               ; 1.745 ; 1.786 ; Rise       ; clk50               ;
;  IO32_2[23]         ; clk50               ; 1.941 ; 2.004 ; Rise       ; clk50               ;
;  IO32_2[24]         ; clk50               ; 1.739 ; 1.779 ; Rise       ; clk50               ;
;  IO32_2[25]         ; clk50               ; 1.748 ; 1.789 ; Rise       ; clk50               ;
;  IO32_2[26]         ; clk50               ; 2.072 ; 2.156 ; Rise       ; clk50               ;
;  IO32_2[27]         ; clk50               ; 2.296 ; 2.416 ; Rise       ; clk50               ;
;  IO32_2[28]         ; clk50               ; 2.093 ; 2.181 ; Rise       ; clk50               ;
;  IO32_2[29]         ; clk50               ; 1.979 ; 2.051 ; Rise       ; clk50               ;
;  IO32_2[30]         ; clk50               ; 2.636 ; 2.818 ; Rise       ; clk50               ;
;  IO32_2[31]         ; clk50               ; 2.569 ; 2.713 ; Rise       ; clk50               ;
; IO32_3[*]           ; clk50               ; 1.783 ; 1.824 ; Rise       ; clk50               ;
;  IO32_3[0]          ; clk50               ; 2.047 ; 2.124 ; Rise       ; clk50               ;
;  IO32_3[1]          ; clk50               ; 2.089 ; 2.188 ; Rise       ; clk50               ;
;  IO32_3[2]          ; clk50               ; 1.982 ; 2.056 ; Rise       ; clk50               ;
;  IO32_3[3]          ; clk50               ; 1.911 ; 1.961 ; Rise       ; clk50               ;
;  IO32_3[4]          ; clk50               ; 1.888 ; 1.958 ; Rise       ; clk50               ;
;  IO32_3[5]          ; clk50               ; 1.895 ; 1.969 ; Rise       ; clk50               ;
;  IO32_3[6]          ; clk50               ; 2.285 ; 2.412 ; Rise       ; clk50               ;
;  IO32_3[7]          ; clk50               ; 2.786 ; 2.889 ; Rise       ; clk50               ;
;  IO32_3[8]          ; clk50               ; 2.435 ; 2.570 ; Rise       ; clk50               ;
;  IO32_3[9]          ; clk50               ; 2.133 ; 2.218 ; Rise       ; clk50               ;
;  IO32_3[10]         ; clk50               ; 2.106 ; 2.201 ; Rise       ; clk50               ;
;  IO32_3[11]         ; clk50               ; 1.783 ; 1.824 ; Rise       ; clk50               ;
;  IO32_3[12]         ; clk50               ; 1.797 ; 1.852 ; Rise       ; clk50               ;
;  IO32_3[13]         ; clk50               ; 1.947 ; 2.003 ; Rise       ; clk50               ;
;  IO32_3[14]         ; clk50               ; 1.806 ; 1.861 ; Rise       ; clk50               ;
;  IO32_3[15]         ; clk50               ; 2.316 ; 2.405 ; Rise       ; clk50               ;
;  IO32_3[16]         ; clk50               ; 2.553 ; 2.718 ; Rise       ; clk50               ;
;  IO32_3[17]         ; clk50               ; 1.935 ; 2.002 ; Rise       ; clk50               ;
;  IO32_3[18]         ; clk50               ; 1.812 ; 1.872 ; Rise       ; clk50               ;
;  IO32_3[19]         ; clk50               ; 2.068 ; 2.136 ; Rise       ; clk50               ;
;  IO32_3[20]         ; clk50               ; 2.211 ; 2.305 ; Rise       ; clk50               ;
;  IO32_3[21]         ; clk50               ; 1.880 ; 1.929 ; Rise       ; clk50               ;
;  IO32_3[22]         ; clk50               ; 2.059 ; 2.137 ; Rise       ; clk50               ;
;  IO32_3[23]         ; clk50               ; 2.216 ; 2.305 ; Rise       ; clk50               ;
;  IO32_3[24]         ; clk50               ; 3.177 ; 3.408 ; Rise       ; clk50               ;
;  IO32_3[25]         ; clk50               ; 2.206 ; 2.324 ; Rise       ; clk50               ;
;  IO32_3[26]         ; clk50               ; 2.279 ; 2.400 ; Rise       ; clk50               ;
;  IO32_3[27]         ; clk50               ; 2.401 ; 2.515 ; Rise       ; clk50               ;
;  IO32_3[28]         ; clk50               ; 2.927 ; 3.110 ; Rise       ; clk50               ;
;  IO32_3[29]         ; clk50               ; 2.396 ; 2.525 ; Rise       ; clk50               ;
;  IO32_3[30]         ; clk50               ; 2.399 ; 2.515 ; Rise       ; clk50               ;
;  IO32_3[31]         ; clk50               ; 2.149 ; 2.256 ; Rise       ; clk50               ;
; LED[*]              ; clk50               ; 3.694 ; 3.498 ; Rise       ; clk50               ;
;  LED[1]             ; clk50               ; 3.694 ; 3.498 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 5.308 ;    ;    ; 5.199 ;
; IO8_2[7]   ; LED[3]      ; 5.242 ;    ;    ; 5.125 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO8_2[6]   ; LED[2]      ; 2.408 ;    ;    ; 2.844 ;
; IO8_2[7]   ; LED[3]      ; 2.375 ;    ;    ; 2.803 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_1[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_2[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16_2[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8_1[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[31]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[30]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[29]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[28]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[27]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[26]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[25]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[24]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[23]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[22]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[21]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[20]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[19]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[18]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[17]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[16]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_2[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[31]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[30]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[29]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[28]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[27]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[26]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[25]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[24]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[23]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[22]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[21]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[20]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[19]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[18]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[17]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[16]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_3[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[31]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[30]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[29]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[28]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[27]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[26]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[25]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[24]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[23]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[22]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[21]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[20]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[19]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[18]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[17]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[16]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO32_1[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_1[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_2[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16_2[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8_1[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_2[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_3[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[31]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[30]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[29]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[28]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[27]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[26]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[25]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[24]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[23]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[22]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[21]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[20]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[19]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[18]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO32_1[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO16_1[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IO16_1[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO16_1[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; IO16_1[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IO16_2[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO16_2[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO8_1[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO8_1[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO8_1[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO8_1[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; IO32_2[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO32_3[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; IO32_3[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO32_1[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO32_1[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO32_1[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO32_1[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IO32_1[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IO32_1[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IO16_1[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; IO16_1[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_2[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IO16_2[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; IO32_2[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; IO32_3[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IO32_1[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_1[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_1[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_1[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_1[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IO16_1[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; IO16_1[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_1[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_2[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_2[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IO16_2[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO16_2[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_2[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_2[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO16_2[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_1[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO8_1[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO8_1[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; IO32_2[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_2[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; IO32_3[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_3[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO32_1[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO32_1[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IO32_1[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 11684      ; 0        ; 70       ; 0        ;
; clk50               ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; clk50               ; false path ; 0        ; 0        ; 0        ;
; clk50               ; clk50               ; 21074      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 11684      ; 0        ; 70       ; 0        ;
; clk50               ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; clk50               ; false path ; 0        ; 0        ; 0        ;
; clk50               ; clk50               ; 21074      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1007       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk50               ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1007       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; clk50               ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 122   ; 122  ;
; Unconstrained Input Port Paths  ; 419   ; 419  ;
; Unconstrained Output Ports      ; 121   ; 121  ;
; Unconstrained Output Port Paths ; 241   ; 241  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.1 Build 190 01/19/2015 SJ Web Edition
    Info: Processing started: Sun Apr 05 05:19:16 2015
Info: Command: quartus_sta DevBD -c DevBD
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_mmh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DevBD.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst13|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.692               0.000 clk50 
    Info (332119):    38.831               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.393               0.000 clk50 
    Info (332119):     0.453               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 46.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.893               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.798
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.798               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.656               0.000 clk50 
    Info (332119):    49.446               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 51.518 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst13|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.127               0.000 clk50 
    Info (332119):    39.583               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 clk50 
    Info (332119):     0.401               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.252               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.641               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.663               0.000 clk50 
    Info (332119):    49.298               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 52.091 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst13|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.083               0.000 clk50 
    Info (332119):    45.291               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 clk50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.650               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.777               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.327               0.000 clk50 
    Info (332119):    49.448               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 56.318 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 736 megabytes
    Info: Processing ended: Sun Apr 05 05:19:23 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


