Analysis & Synthesis report for Main
Thu May 10 01:05:57 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu May 10 01:05:57 2018   ;
; Quartus II Version            ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                 ; Main                                    ;
; Top-level Entity Name         ; encoder                                 ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 2                                       ;
;     Dedicated logic registers ; 0                                       ;
; Total registers               ; 0                                       ;
; Total pins                    ; 6                                       ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 0                                       ;
; DSP block 9-bit elements      ; 0                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; encoder            ; Main               ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; encoder.bdf                      ; yes             ; User Block Diagram/Schematic File  ; G:/Archive/Literature/6 семестр/My 6 семетр/Курсач/My/encoder.bdf ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 2     ;
; Dedicated logic registers                     ; 0     ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 0     ;
;                                               ;       ;
; Total combinational functions                 ; 2     ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 0     ;
;     -- 5 input functions                      ; 0     ;
;     -- 4 input functions                      ; 0     ;
;     -- <=3 input functions                    ; 2     ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 2     ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 0     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2     ;
;                                               ;       ;
; Total registers                               ; 0     ;
;     -- Dedicated logic registers              ; 0     ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1     ;
;                                               ;       ;
; I/O pins                                      ; 6     ;
; Maximum fan-out node                          ; reg3  ;
; Maximum fan-out                               ; 2     ;
; Total fan-out                                 ; 6     ;
; Average fan-out                               ; 0.75  ;
+-----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |encoder                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 6    ; 0            ; |encoder            ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu May 10 01:05:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main
Warning: Tcl Script File lpm_or1.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_or1.qip
Warning: Tcl Script File MEMORY/ROM.qip not found
    Info: set_global_assignment -name QIP_FILE MEMORY/ROM.qip
Warning: Tcl Script File lpm_or2.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_or2.qip
Warning: Tcl Script File lpm_or3.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_or3.qip
Info: Found 1 design units, including 1 entities, in source file alu/alu_flag.bdf
    Info: Found entity 1: ALU_FLAG
Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd
    Info: Found design unit 1: lpm_dff0-SYN
    Info: Found entity 1: lpm_dff0
Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 2 design units, including 1 entities, in source file lpm_decode0.vhd
    Info: Found design unit 1: lpm_decode0-SYN
    Info: Found entity 1: lpm_decode0
Info: Found 1 design units, including 1 entities, in source file 20registers.bdf
    Info: Found entity 1: 20Registers
Info: Found 2 design units, including 1 entities, in source file lpm_inv0.vhd
    Info: Found design unit 1: lpm_inv0-SYN
    Info: Found entity 1: lpm_inv0
Info: Found 2 design units, including 1 entities, in source file alu/lpm_and0.vhd
    Info: Found design unit 1: lpm_and0-SYN
    Info: Found entity 1: lpm_and0
Info: Found 2 design units, including 1 entities, in source file alu/lpm_add_sub0.vhd
    Info: Found design unit 1: lpm_add_sub0-SYN
    Info: Found entity 1: lpm_add_sub0
Info: Found 2 design units, including 1 entities, in source file alu/lpm_clshift0.vhd
    Info: Found design unit 1: lpm_clshift0-SYN
    Info: Found entity 1: lpm_clshift0
Warning: Can't analyze file -- file STACK/Stack_register.bdf is missing
Info: Found 1 design units, including 1 entities, in source file alu/alu_nor.bdf
    Info: Found entity 1: ALU_NOR
Info: Found 2 design units, including 1 entities, in source file alu/lpm_or1.vhd
    Info: Found design unit 1: lpm_or1-SYN
    Info: Found entity 1: lpm_or1
Info: Found 1 design units, including 1 entities, in source file alu/alu_or.bdf
    Info: Found entity 1: ALU_OR
Info: Found 2 design units, including 1 entities, in source file alu/lpm_clshift1.vhd
    Info: Found design unit 1: lpm_clshift1-SYN
    Info: Found entity 1: lpm_clshift1
Info: Found 1 design units, including 1 entities, in source file alu/alu_srl.bdf
    Info: Found entity 1: ALU_SRL
Info: Found 1 design units, including 1 entities, in source file alu/alu_command_decoder.bdf
    Info: Found entity 1: ALU_COMMAND_DECODER
Info: Found 2 design units, including 1 entities, in source file alu/lpm_add_sub1.vhd
    Info: Found design unit 1: lpm_add_sub1-SYN
    Info: Found entity 1: lpm_add_sub1
Info: Found 1 design units, including 1 entities, in source file alu/alu_block.bdf
    Info: Found entity 1: ALU_BLOCK
Info: Found 1 design units, including 1 entities, in source file alu/alu_incs.bdf
    Info: Found entity 1: ALU_INCS
Info: Found 2 design units, including 1 entities, in source file alu/lpm_or2.vhd
    Info: Found design unit 1: lpm_or2-SYN
    Info: Found entity 1: lpm_or2
Info: Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info: Found design unit 1: lpm_constant0-SYN
    Info: Found entity 1: lpm_constant0
Info: Found 2 design units, including 1 entities, in source file alu/lpm_or3.vhd
    Info: Found design unit 1: lpm_or3-SYN
    Info: Found entity 1: lpm_or3
Info: Found 1 design units, including 1 entities, in source file alu/alu_zf_definer.bdf
    Info: Found entity 1: ALU_ZF_DEFINER
Info: Found 1 design units, including 1 entities, in source file stack/stack.bdf
    Info: Found entity 1: STACK
Info: Found 2 design units, including 1 entities, in source file stack/stack_register.vhd
    Info: Found design unit 1: stack_register-SYN
    Info: Found entity 1: stack_register
Info: Found 2 design units, including 1 entities, in source file stack/stack_pointer_decoder.vhd
    Info: Found design unit 1: stack_pointer_decoder-SYN
    Info: Found entity 1: stack_pointer_decoder
Info: Found 2 design units, including 1 entities, in source file stack/stack_pop_counter.vhd
    Info: Found design unit 1: stack_pop_counter-SYN
    Info: Found entity 1: stack_pop_counter
Info: Found 2 design units, including 1 entities, in source file stack/stack_push_counter.vhd
    Info: Found design unit 1: stack_push_counter-SYN
    Info: Found entity 1: stack_push_counter
Info: Found 2 design units, including 1 entities, in source file stack/push_pop_selector.vhd
    Info: Found design unit 1: push_pop_selector-SYN
    Info: Found entity 1: push_pop_selector
Info: Found 2 design units, including 1 entities, in source file stack/stack_pointer_register.vhd
    Info: Found design unit 1: stack_pointer_register-SYN
    Info: Found entity 1: stack_pointer_register
Info: Found 2 design units, including 1 entities, in source file stack/stack_register_mux.vhd
    Info: Found design unit 1: stack_register_mux-SYN
    Info: Found entity 1: stack_register_mux
Info: Found 2 design units, including 1 entities, in source file stack/address_invertor.vhd
    Info: Found design unit 1: address_invertor-SYN
    Info: Found entity 1: address_invertor
Info: Found 2 design units, including 1 entities, in source file stack/stack_pointer.vhd
    Info: Found design unit 1: stack_pointer-SYN
    Info: Found entity 1: stack_pointer
Info: Found 1 design units, including 1 entities, in source file mainblock.bdf
    Info: Found entity 1: MainBlock
Info: Found 1 design units, including 1 entities, in source file distributorblock.bdf
    Info: Found entity 1: DistributorBlock
Info: Found 1 design units, including 1 entities, in source file controlblock.bdf
    Info: Found entity 1: ControlBlock
Info: Found 2 design units, including 1 entities, in source file word_storage.vhd
    Info: Found design unit 1: word_storage-SYN
    Info: Found entity 1: word_storage
Info: Found 2 design units, including 1 entities, in source file lpm_decode2.vhd
    Info: Found design unit 1: lpm_decode2-SYN
    Info: Found entity 1: lpm_decode2
Info: Found 1 design units, including 1 entities, in source file commandparserblock.bdf
    Info: Found entity 1: CommandParserBlock
Info: Found 2 design units, including 1 entities, in source file lpm_dff3.vhd
    Info: Found design unit 1: lpm_dff3-SYN
    Info: Found entity 1: lpm_dff3
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub3.vhd
    Info: Found design unit 1: lpm_add_sub3-SYN
    Info: Found entity 1: lpm_add_sub3
Info: Found 2 design units, including 1 entities, in source file rom.vhd
    Info: Found design unit 1: rom-SYN
    Info: Found entity 1: ROM
Info: Found 2 design units, including 1 entities, in source file ram.vhd
    Info: Found design unit 1: ram-SYN
    Info: Found entity 1: RAM
Info: Found 2 design units, including 1 entities, in source file lpm_constant1.vhd
    Info: Found design unit 1: lpm_constant1-SYN
    Info: Found entity 1: lpm_constant1
Info: Found 2 design units, including 1 entities, in source file lpm_or16.vhd
    Info: Found design unit 1: lpm_or16-SYN
    Info: Found entity 1: lpm_or16
Info: Found 2 design units, including 1 entities, in source file lpm_or12.vhd
    Info: Found design unit 1: lpm_or12-SYN
    Info: Found entity 1: lpm_or12
Info: Found 2 design units, including 1 entities, in source file lpm_or11.vhd
    Info: Found design unit 1: lpm_or11-SYN
    Info: Found entity 1: lpm_or11
Info: Found 2 design units, including 1 entities, in source file lpm_dff4.vhd
    Info: Found design unit 1: lpm_dff4-SYN
    Info: Found entity 1: lpm_dff4
Info: Found 2 design units, including 1 entities, in source file registerdecoder.vhd
    Info: Found design unit 1: registerdecoder-SYN
    Info: Found entity 1: RegisterDecoder
Info: Found 2 design units, including 1 entities, in source file registermux.vhd
    Info: Found design unit 1: registermux-SYN
    Info: Found entity 1: registerMux
Info: Found 1 design units, including 1 entities, in source file registerblock.bdf
    Info: Found entity 1: RegisterBlock
Info: Found 2 design units, including 1 entities, in source file alu/alu_add.vhd
    Info: Found design unit 1: alu_add-SYN
    Info: Found entity 1: ALU_ADD
Info: Found 2 design units, including 1 entities, in source file alu/lpm_or4.vhd
    Info: Found design unit 1: lpm_or4-SYN
    Info: Found entity 1: lpm_or4
Info: Found 2 design units, including 1 entities, in source file /archive/literature/6 семестр/my 6 семетр/Курсач/akela/sifokursach/lpm_compare0.vhd
    Info: Found design unit 1: lpm_compare0-SYN
    Info: Found entity 1: lpm_compare0
Info: Found 2 design units, including 1 entities, in source file alu/ab_comparator.vhd
    Info: Found design unit 1: ab_comparator-SYN
    Info: Found entity 1: ab_comparator
Info: Found 2 design units, including 1 entities, in source file alu/aluflagor.vhd
    Info: Found design unit 1: aluflagor-SYN
    Info: Found entity 1: aluFlagOr
Info: Found 2 design units, including 1 entities, in source file alu/abor.vhd
    Info: Found design unit 1: abor-SYN
    Info: Found entity 1: abOr
Info: Found 1 design units, including 1 entities, in source file encoder.bdf
    Info: Found entity 1: encoder
Info: Elaborating entity "encoder" for the top level hierarchy
Warning: Pin "reg0" not connected
Warning: Ignored assignments for entity "Main" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Main -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Main -section_id "Root Region" was ignored
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reg0"
Info: Implemented 8 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 2 output pins
    Info: Implemented 2 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 291 megabytes
    Info: Processing ended: Thu May 10 01:05:57 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:11


