
nucleo-64_F072-master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002814  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  080028d4  080028d4  000128d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002e60  08002e60  00012e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002e64  08002e64  00012e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  08002e68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000003c  2000006c  08002ed4  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  200000a8  08002ed4  000200a8  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00002977  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000b99  00000000  00000000  00022a0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000168  00000000  00000000  000235a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00001581  00000000  00000000  00023710  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000009fb  00000000  00000000  00024c91  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      0000007c  00000000  00000000  0002568c  2**0
                  CONTENTS, READONLY
 15 .debug_frame  000009b8  00000000  00000000  00025708  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  000260c0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080028b8 	.word	0x080028b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	080028b8 	.word	0x080028b8

08000108 <main>:
char dist_OLED[5];

// Main program

int main()
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af02      	add	r7, sp, #8
	SystemClock_Config();
 800010e:	f000 f8c3 	bl	8000298 <SystemClock_Config>

	BSP_LED_Init();
 8000112:	f000 fe21 	bl	8000d58 <BSP_LED_Init>

	BSP_BT_Init();
 8000116:	f000 fedf 	bl	8000ed8 <BSP_BT_Init>

	BSP_BUZZER_INIT();
 800011a:	f000 fd01 	bl	8000b20 <BSP_BUZZER_INIT>

	BSP_TIMER_PWM_Init();
 800011e:	f000 fd45 	bl	8000bac <BSP_TIMER_PWM_Init>

	BSP_ULTRASONIC_ADC_INIT();
 8000122:	f001 fb71 	bl	8001808 <BSP_ULTRASONIC_ADC_INIT>

	BSP_NVIC_Init();
 8000126:	f000 fce1 	bl	8000aec <BSP_NVIC_Init>

	BSP_I2C1_Init();
 800012a:	f000 ffcf 	bl	80010cc <BSP_I2C1_Init>

	BSP_OLED_Init();
 800012e:	f001 fa0f 	bl	8001550 <BSP_OLED_Init>

	BSP_Console_Init();
 8000132:	f000 fdad 	bl	8000c90 <BSP_Console_Init>
	my_printf("Console Ready!\r\n");
 8000136:	4b35      	ldr	r3, [pc, #212]	; (800020c <main+0x104>)
 8000138:	0018      	movs	r0, r3
 800013a:	f000 fb83 	bl	8000844 <my_printf>
	  BSP_PutNumber(USART1, a);
	  }
	}*/
	while(1)
	{
		sprintf(dist_OLED,"%d",conversion(a,300,4095,15,400));
 800013e:	4b34      	ldr	r3, [pc, #208]	; (8000210 <main+0x108>)
 8000140:	8818      	ldrh	r0, [r3, #0]
 8000142:	4a34      	ldr	r2, [pc, #208]	; (8000214 <main+0x10c>)
 8000144:	2396      	movs	r3, #150	; 0x96
 8000146:	0059      	lsls	r1, r3, #1
 8000148:	23c8      	movs	r3, #200	; 0xc8
 800014a:	005b      	lsls	r3, r3, #1
 800014c:	9300      	str	r3, [sp, #0]
 800014e:	230f      	movs	r3, #15
 8000150:	f000 f870 	bl	8000234 <conversion>
 8000154:	0003      	movs	r3, r0
 8000156:	001a      	movs	r2, r3
 8000158:	492f      	ldr	r1, [pc, #188]	; (8000218 <main+0x110>)
 800015a:	4b30      	ldr	r3, [pc, #192]	; (800021c <main+0x114>)
 800015c:	0018      	movs	r0, r3
 800015e:	f001 fe89 	bl	8001e74 <siprintf>
		BSP_OLED_setXY(1,2);
 8000162:	2102      	movs	r1, #2
 8000164:	2001      	movs	r0, #1
 8000166:	f001 fac0 	bl	80016ea <BSP_OLED_setXY>
		BSP_OLED_SendStr("Distance");
 800016a:	4b2d      	ldr	r3, [pc, #180]	; (8000220 <main+0x118>)
 800016c:	0018      	movs	r0, r3
 800016e:	f001 fb15 	bl	800179c <BSP_OLED_SendStr>
		BSP_OLED_setXY(4,2);
 8000172:	2102      	movs	r1, #2
 8000174:	2004      	movs	r0, #4
 8000176:	f001 fab8 	bl	80016ea <BSP_OLED_setXY>
		BSP_OLED_SendStr(dist_OLED);
 800017a:	4b28      	ldr	r3, [pc, #160]	; (800021c <main+0x114>)
 800017c:	0018      	movs	r0, r3
 800017e:	f001 fb0d 	bl	800179c <BSP_OLED_SendStr>
		if( conversion(a,300,4095,15,400) < 100 )
 8000182:	4b23      	ldr	r3, [pc, #140]	; (8000210 <main+0x108>)
 8000184:	8818      	ldrh	r0, [r3, #0]
 8000186:	4a23      	ldr	r2, [pc, #140]	; (8000214 <main+0x10c>)
 8000188:	2396      	movs	r3, #150	; 0x96
 800018a:	0059      	lsls	r1, r3, #1
 800018c:	23c8      	movs	r3, #200	; 0xc8
 800018e:	005b      	lsls	r3, r3, #1
 8000190:	9300      	str	r3, [sp, #0]
 8000192:	230f      	movs	r3, #15
 8000194:	f000 f84e 	bl	8000234 <conversion>
 8000198:	0003      	movs	r3, r0
 800019a:	2b63      	cmp	r3, #99	; 0x63
 800019c:	d803      	bhi.n	80001a6 <main+0x9e>
		{
			BSP_OLED_SendStr(" ");
 800019e:	4b21      	ldr	r3, [pc, #132]	; (8000224 <main+0x11c>)
 80001a0:	0018      	movs	r0, r3
 80001a2:	f001 fafb 	bl	800179c <BSP_OLED_SendStr>
		}
		BSP_OLED_setXY(4,6);
 80001a6:	2106      	movs	r1, #6
 80001a8:	2004      	movs	r0, #4
 80001aa:	f001 fa9e 	bl	80016ea <BSP_OLED_setXY>
		BSP_OLED_SendStr("cm");
 80001ae:	4b1e      	ldr	r3, [pc, #120]	; (8000228 <main+0x120>)
 80001b0:	0018      	movs	r0, r3
 80001b2:	f001 faf3 	bl	800179c <BSP_OLED_SendStr>
		my_printf("adc = %05d\r", conversion(a,300,4095,15,400));
 80001b6:	4b16      	ldr	r3, [pc, #88]	; (8000210 <main+0x108>)
 80001b8:	8818      	ldrh	r0, [r3, #0]
 80001ba:	4a16      	ldr	r2, [pc, #88]	; (8000214 <main+0x10c>)
 80001bc:	2396      	movs	r3, #150	; 0x96
 80001be:	0059      	lsls	r1, r3, #1
 80001c0:	23c8      	movs	r3, #200	; 0xc8
 80001c2:	005b      	lsls	r3, r3, #1
 80001c4:	9300      	str	r3, [sp, #0]
 80001c6:	230f      	movs	r3, #15
 80001c8:	f000 f834 	bl	8000234 <conversion>
 80001cc:	0003      	movs	r3, r0
 80001ce:	001a      	movs	r2, r3
 80001d0:	4b16      	ldr	r3, [pc, #88]	; (800022c <main+0x124>)
 80001d2:	0011      	movs	r1, r2
 80001d4:	0018      	movs	r0, r3
 80001d6:	f000 fb35 	bl	8000844 <my_printf>
		BSP_PutNumber(USART1,conversion(a,300,4095,15,400));
 80001da:	4b0d      	ldr	r3, [pc, #52]	; (8000210 <main+0x108>)
 80001dc:	8818      	ldrh	r0, [r3, #0]
 80001de:	4a0d      	ldr	r2, [pc, #52]	; (8000214 <main+0x10c>)
 80001e0:	2396      	movs	r3, #150	; 0x96
 80001e2:	0059      	lsls	r1, r3, #1
 80001e4:	23c8      	movs	r3, #200	; 0xc8
 80001e6:	005b      	lsls	r3, r3, #1
 80001e8:	9300      	str	r3, [sp, #0]
 80001ea:	230f      	movs	r3, #15
 80001ec:	f000 f822 	bl	8000234 <conversion>
 80001f0:	0003      	movs	r3, r0
 80001f2:	001a      	movs	r2, r3
 80001f4:	4b0e      	ldr	r3, [pc, #56]	; (8000230 <main+0x128>)
 80001f6:	0011      	movs	r1, r2
 80001f8:	0018      	movs	r0, r3
 80001fa:	f000 ff06 	bl	800100a <BSP_PutNumber>
		//BSP_PutNumber(USART1,0x0A);
		BSP_DELAY_ms(500);
 80001fe:	23fa      	movs	r3, #250	; 0xfa
 8000200:	005b      	lsls	r3, r3, #1
 8000202:	0018      	movs	r0, r3
 8000204:	f000 ff36 	bl	8001074 <BSP_DELAY_ms>
	{
 8000208:	e799      	b.n	800013e <main+0x36>
 800020a:	46c0      	nop			; (mov r8, r8)
 800020c:	080028d4 	.word	0x080028d4
 8000210:	200000a2 	.word	0x200000a2
 8000214:	00000fff 	.word	0x00000fff
 8000218:	080028e8 	.word	0x080028e8
 800021c:	2000009c 	.word	0x2000009c
 8000220:	080028ec 	.word	0x080028ec
 8000224:	080028f8 	.word	0x080028f8
 8000228:	080028fc 	.word	0x080028fc
 800022c:	08002900 	.word	0x08002900
 8000230:	40013800 	.word	0x40013800

08000234 <conversion>:
 * 	HSE input Bypass Mode 			-> 8MHz
 * 	SYSCLK, AHB, APB1 				-> 48MHz
 *  PA8 as MCO with /16 prescaler 	-> 3MHz
 */
uint16_t conversion(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max)
{
 8000234:	b5b0      	push	{r4, r5, r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	0005      	movs	r5, r0
 800023c:	000c      	movs	r4, r1
 800023e:	0010      	movs	r0, r2
 8000240:	0019      	movs	r1, r3
 8000242:	1dbb      	adds	r3, r7, #6
 8000244:	1c2a      	adds	r2, r5, #0
 8000246:	801a      	strh	r2, [r3, #0]
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	1c22      	adds	r2, r4, #0
 800024c:	801a      	strh	r2, [r3, #0]
 800024e:	1cbb      	adds	r3, r7, #2
 8000250:	1c02      	adds	r2, r0, #0
 8000252:	801a      	strh	r2, [r3, #0]
 8000254:	003b      	movs	r3, r7
 8000256:	1c0a      	adds	r2, r1, #0
 8000258:	801a      	strh	r2, [r3, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800025a:	1dbb      	adds	r3, r7, #6
 800025c:	881a      	ldrh	r2, [r3, #0]
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	881b      	ldrh	r3, [r3, #0]
 8000262:	1ad3      	subs	r3, r2, r3
 8000264:	2218      	movs	r2, #24
 8000266:	18ba      	adds	r2, r7, r2
 8000268:	8811      	ldrh	r1, [r2, #0]
 800026a:	003a      	movs	r2, r7
 800026c:	8812      	ldrh	r2, [r2, #0]
 800026e:	1a8a      	subs	r2, r1, r2
 8000270:	435a      	muls	r2, r3
 8000272:	0010      	movs	r0, r2
 8000274:	1cbb      	adds	r3, r7, #2
 8000276:	881a      	ldrh	r2, [r3, #0]
 8000278:	1d3b      	adds	r3, r7, #4
 800027a:	881b      	ldrh	r3, [r3, #0]
 800027c:	1ad3      	subs	r3, r2, r3
 800027e:	0019      	movs	r1, r3
 8000280:	f001 fc9e 	bl	8001bc0 <__divsi3>
 8000284:	0003      	movs	r3, r0
 8000286:	b29a      	uxth	r2, r3
 8000288:	003b      	movs	r3, r7
 800028a:	881b      	ldrh	r3, [r3, #0]
 800028c:	18d3      	adds	r3, r2, r3
 800028e:	b29b      	uxth	r3, r3
}
 8000290:	0018      	movs	r0, r3
 8000292:	46bd      	mov	sp, r7
 8000294:	b002      	add	sp, #8
 8000296:	bdb0      	pop	{r4, r5, r7, pc}

08000298 <SystemClock_Config>:


static uint8_t SystemClock_Config()
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
	uint32_t	status;
	uint32_t	timeout;

	// Start HSE in Bypass Mode
	RCC->CR |= RCC_CR_HSEBYP;
 800029e:	4b70      	ldr	r3, [pc, #448]	; (8000460 <SystemClock_Config+0x1c8>)
 80002a0:	4a6f      	ldr	r2, [pc, #444]	; (8000460 <SystemClock_Config+0x1c8>)
 80002a2:	6812      	ldr	r2, [r2, #0]
 80002a4:	2180      	movs	r1, #128	; 0x80
 80002a6:	02c9      	lsls	r1, r1, #11
 80002a8:	430a      	orrs	r2, r1
 80002aa:	601a      	str	r2, [r3, #0]
	RCC->CR |= RCC_CR_HSEON;
 80002ac:	4b6c      	ldr	r3, [pc, #432]	; (8000460 <SystemClock_Config+0x1c8>)
 80002ae:	4a6c      	ldr	r2, [pc, #432]	; (8000460 <SystemClock_Config+0x1c8>)
 80002b0:	6812      	ldr	r2, [r2, #0]
 80002b2:	2180      	movs	r1, #128	; 0x80
 80002b4:	0249      	lsls	r1, r1, #9
 80002b6:	430a      	orrs	r2, r1
 80002b8:	601a      	str	r2, [r3, #0]

	// Wait until HSE is ready
	timeout = 1000;
 80002ba:	23fa      	movs	r3, #250	; 0xfa
 80002bc:	009b      	lsls	r3, r3, #2
 80002be:	607b      	str	r3, [r7, #4]

	do
	{
		status = RCC->CR & RCC_CR_HSERDY_Msk;
 80002c0:	4b67      	ldr	r3, [pc, #412]	; (8000460 <SystemClock_Config+0x1c8>)
 80002c2:	681a      	ldr	r2, [r3, #0]
 80002c4:	2380      	movs	r3, #128	; 0x80
 80002c6:	029b      	lsls	r3, r3, #10
 80002c8:	4013      	ands	r3, r2
 80002ca:	603b      	str	r3, [r7, #0]
		timeout--;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	3b01      	subs	r3, #1
 80002d0:	607b      	str	r3, [r7, #4]
	} while ((status == 0) && (timeout > 0));
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d102      	bne.n	80002de <SystemClock_Config+0x46>
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d1f0      	bne.n	80002c0 <SystemClock_Config+0x28>

	if (timeout == 0) return (1);	// HSE error
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d101      	bne.n	80002e8 <SystemClock_Config+0x50>
 80002e4:	2301      	movs	r3, #1
 80002e6:	e0b6      	b.n	8000456 <SystemClock_Config+0x1be>


	// Select HSE as PLL input source
	RCC->CFGR &= ~RCC_CFGR_PLLSRC_Msk;
 80002e8:	4b5d      	ldr	r3, [pc, #372]	; (8000460 <SystemClock_Config+0x1c8>)
 80002ea:	4a5d      	ldr	r2, [pc, #372]	; (8000460 <SystemClock_Config+0x1c8>)
 80002ec:	6852      	ldr	r2, [r2, #4]
 80002ee:	495d      	ldr	r1, [pc, #372]	; (8000464 <SystemClock_Config+0x1cc>)
 80002f0:	400a      	ands	r2, r1
 80002f2:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x02 <<RCC_CFGR_PLLSRC_Pos);
 80002f4:	4b5a      	ldr	r3, [pc, #360]	; (8000460 <SystemClock_Config+0x1c8>)
 80002f6:	4a5a      	ldr	r2, [pc, #360]	; (8000460 <SystemClock_Config+0x1c8>)
 80002f8:	6852      	ldr	r2, [r2, #4]
 80002fa:	2180      	movs	r1, #128	; 0x80
 80002fc:	0249      	lsls	r1, r1, #9
 80002fe:	430a      	orrs	r2, r1
 8000300:	605a      	str	r2, [r3, #4]

	// Set PLL PREDIV to /1
	RCC->CFGR2 = 0x00000000;
 8000302:	4b57      	ldr	r3, [pc, #348]	; (8000460 <SystemClock_Config+0x1c8>)
 8000304:	2200      	movs	r2, #0
 8000306:	62da      	str	r2, [r3, #44]	; 0x2c

	// Set PLL MUL to x6
	RCC->CFGR &= ~RCC_CFGR_PLLMUL_Msk;
 8000308:	4b55      	ldr	r3, [pc, #340]	; (8000460 <SystemClock_Config+0x1c8>)
 800030a:	4a55      	ldr	r2, [pc, #340]	; (8000460 <SystemClock_Config+0x1c8>)
 800030c:	6852      	ldr	r2, [r2, #4]
 800030e:	4956      	ldr	r1, [pc, #344]	; (8000468 <SystemClock_Config+0x1d0>)
 8000310:	400a      	ands	r2, r1
 8000312:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x04 <<RCC_CFGR_PLLMUL_Pos);
 8000314:	4b52      	ldr	r3, [pc, #328]	; (8000460 <SystemClock_Config+0x1c8>)
 8000316:	4a52      	ldr	r2, [pc, #328]	; (8000460 <SystemClock_Config+0x1c8>)
 8000318:	6852      	ldr	r2, [r2, #4]
 800031a:	2180      	movs	r1, #128	; 0x80
 800031c:	0349      	lsls	r1, r1, #13
 800031e:	430a      	orrs	r2, r1
 8000320:	605a      	str	r2, [r3, #4]

	// Enable the main PLL
	RCC-> CR |= RCC_CR_PLLON;
 8000322:	4b4f      	ldr	r3, [pc, #316]	; (8000460 <SystemClock_Config+0x1c8>)
 8000324:	4a4e      	ldr	r2, [pc, #312]	; (8000460 <SystemClock_Config+0x1c8>)
 8000326:	6812      	ldr	r2, [r2, #0]
 8000328:	2180      	movs	r1, #128	; 0x80
 800032a:	0449      	lsls	r1, r1, #17
 800032c:	430a      	orrs	r2, r1
 800032e:	601a      	str	r2, [r3, #0]

	// Wait until PLL is ready
	timeout = 1000;
 8000330:	23fa      	movs	r3, #250	; 0xfa
 8000332:	009b      	lsls	r3, r3, #2
 8000334:	607b      	str	r3, [r7, #4]

	do
	{
		status = RCC->CR & RCC_CR_PLLRDY_Msk;
 8000336:	4b4a      	ldr	r3, [pc, #296]	; (8000460 <SystemClock_Config+0x1c8>)
 8000338:	681a      	ldr	r2, [r3, #0]
 800033a:	2380      	movs	r3, #128	; 0x80
 800033c:	049b      	lsls	r3, r3, #18
 800033e:	4013      	ands	r3, r2
 8000340:	603b      	str	r3, [r7, #0]
		timeout--;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	3b01      	subs	r3, #1
 8000346:	607b      	str	r3, [r7, #4]
	} while ((status == 0) && (timeout > 0));
 8000348:	683b      	ldr	r3, [r7, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d102      	bne.n	8000354 <SystemClock_Config+0xbc>
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	2b00      	cmp	r3, #0
 8000352:	d1f0      	bne.n	8000336 <SystemClock_Config+0x9e>

	if (timeout == 0) return (2);	// PLL error
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d101      	bne.n	800035e <SystemClock_Config+0xc6>
 800035a:	2302      	movs	r3, #2
 800035c:	e07b      	b.n	8000456 <SystemClock_Config+0x1be>


	// Set AHB prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_HPRE_Msk;
 800035e:	4b40      	ldr	r3, [pc, #256]	; (8000460 <SystemClock_Config+0x1c8>)
 8000360:	4a3f      	ldr	r2, [pc, #252]	; (8000460 <SystemClock_Config+0x1c8>)
 8000362:	6852      	ldr	r2, [r2, #4]
 8000364:	21f0      	movs	r1, #240	; 0xf0
 8000366:	438a      	bics	r2, r1
 8000368:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800036a:	4b3d      	ldr	r3, [pc, #244]	; (8000460 <SystemClock_Config+0x1c8>)
 800036c:	4a3c      	ldr	r2, [pc, #240]	; (8000460 <SystemClock_Config+0x1c8>)
 800036e:	6852      	ldr	r2, [r2, #4]
 8000370:	605a      	str	r2, [r3, #4]

	//Set APB1 prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_PPRE_Msk;
 8000372:	4b3b      	ldr	r3, [pc, #236]	; (8000460 <SystemClock_Config+0x1c8>)
 8000374:	4a3a      	ldr	r2, [pc, #232]	; (8000460 <SystemClock_Config+0x1c8>)
 8000376:	6852      	ldr	r2, [r2, #4]
 8000378:	493c      	ldr	r1, [pc, #240]	; (800046c <SystemClock_Config+0x1d4>)
 800037a:	400a      	ands	r2, r1
 800037c:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PPRE_DIV1;
 800037e:	4b38      	ldr	r3, [pc, #224]	; (8000460 <SystemClock_Config+0x1c8>)
 8000380:	4a37      	ldr	r2, [pc, #220]	; (8000460 <SystemClock_Config+0x1c8>)
 8000382:	6852      	ldr	r2, [r2, #4]
 8000384:	605a      	str	r2, [r3, #4]

	// Enable FLASH Prefetch Buffer and set Flash Latency (required for high speed)
	FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 8000386:	4b3a      	ldr	r3, [pc, #232]	; (8000470 <SystemClock_Config+0x1d8>)
 8000388:	2211      	movs	r2, #17
 800038a:	601a      	str	r2, [r3, #0]

	// Select the main PLL as system clock source
	RCC->CFGR &= ~RCC_CFGR_SW;
 800038c:	4b34      	ldr	r3, [pc, #208]	; (8000460 <SystemClock_Config+0x1c8>)
 800038e:	4a34      	ldr	r2, [pc, #208]	; (8000460 <SystemClock_Config+0x1c8>)
 8000390:	6852      	ldr	r2, [r2, #4]
 8000392:	2103      	movs	r1, #3
 8000394:	438a      	bics	r2, r1
 8000396:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000398:	4b31      	ldr	r3, [pc, #196]	; (8000460 <SystemClock_Config+0x1c8>)
 800039a:	4a31      	ldr	r2, [pc, #196]	; (8000460 <SystemClock_Config+0x1c8>)
 800039c:	6852      	ldr	r2, [r2, #4]
 800039e:	2102      	movs	r1, #2
 80003a0:	430a      	orrs	r2, r1
 80003a2:	605a      	str	r2, [r3, #4]

	// Wait until PLL becomes main switch input
	timeout = 1000;
 80003a4:	23fa      	movs	r3, #250	; 0xfa
 80003a6:	009b      	lsls	r3, r3, #2
 80003a8:	607b      	str	r3, [r7, #4]

	do
	{
		status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 80003aa:	4b2d      	ldr	r3, [pc, #180]	; (8000460 <SystemClock_Config+0x1c8>)
 80003ac:	685b      	ldr	r3, [r3, #4]
 80003ae:	220c      	movs	r2, #12
 80003b0:	4013      	ands	r3, r2
 80003b2:	603b      	str	r3, [r7, #0]
		timeout--;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3b01      	subs	r3, #1
 80003b8:	607b      	str	r3, [r7, #4]
	} while ((status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 80003ba:	683b      	ldr	r3, [r7, #0]
 80003bc:	2b08      	cmp	r3, #8
 80003be:	d002      	beq.n	80003c6 <SystemClock_Config+0x12e>
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d1f1      	bne.n	80003aa <SystemClock_Config+0x112>

	if (timeout == 0) return (3);	// SW error
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d101      	bne.n	80003d0 <SystemClock_Config+0x138>
 80003cc:	2303      	movs	r3, #3
 80003ce:	e042      	b.n	8000456 <SystemClock_Config+0x1be>


	// Set MCO source as SYSCLK (48MHz)
	RCC->CFGR &= ~RCC_CFGR_MCO_Msk;
 80003d0:	4b23      	ldr	r3, [pc, #140]	; (8000460 <SystemClock_Config+0x1c8>)
 80003d2:	4a23      	ldr	r2, [pc, #140]	; (8000460 <SystemClock_Config+0x1c8>)
 80003d4:	6852      	ldr	r2, [r2, #4]
 80003d6:	4927      	ldr	r1, [pc, #156]	; (8000474 <SystemClock_Config+0x1dc>)
 80003d8:	400a      	ands	r2, r1
 80003da:	605a      	str	r2, [r3, #4]
	RCC->CFGR |=  RCC_CFGR_MCOSEL_SYSCLK;
 80003dc:	4b20      	ldr	r3, [pc, #128]	; (8000460 <SystemClock_Config+0x1c8>)
 80003de:	4a20      	ldr	r2, [pc, #128]	; (8000460 <SystemClock_Config+0x1c8>)
 80003e0:	6852      	ldr	r2, [r2, #4]
 80003e2:	2180      	movs	r1, #128	; 0x80
 80003e4:	04c9      	lsls	r1, r1, #19
 80003e6:	430a      	orrs	r2, r1
 80003e8:	605a      	str	r2, [r3, #4]

	// Set MCO prescaler to /16 -> 3MHz
	RCC->CFGR &= ~RCC_CFGR_MCOPRE_Msk;
 80003ea:	4b1d      	ldr	r3, [pc, #116]	; (8000460 <SystemClock_Config+0x1c8>)
 80003ec:	4a1c      	ldr	r2, [pc, #112]	; (8000460 <SystemClock_Config+0x1c8>)
 80003ee:	6852      	ldr	r2, [r2, #4]
 80003f0:	4921      	ldr	r1, [pc, #132]	; (8000478 <SystemClock_Config+0x1e0>)
 80003f2:	400a      	ands	r2, r1
 80003f4:	605a      	str	r2, [r3, #4]
	RCC->CFGR |=  RCC_CFGR_MCOPRE_DIV16;
 80003f6:	4b1a      	ldr	r3, [pc, #104]	; (8000460 <SystemClock_Config+0x1c8>)
 80003f8:	4a19      	ldr	r2, [pc, #100]	; (8000460 <SystemClock_Config+0x1c8>)
 80003fa:	6852      	ldr	r2, [r2, #4]
 80003fc:	2180      	movs	r1, #128	; 0x80
 80003fe:	05c9      	lsls	r1, r1, #23
 8000400:	430a      	orrs	r2, r1
 8000402:	605a      	str	r2, [r3, #4]

	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000404:	4b16      	ldr	r3, [pc, #88]	; (8000460 <SystemClock_Config+0x1c8>)
 8000406:	4a16      	ldr	r2, [pc, #88]	; (8000460 <SystemClock_Config+0x1c8>)
 8000408:	6952      	ldr	r2, [r2, #20]
 800040a:	2180      	movs	r1, #128	; 0x80
 800040c:	0289      	lsls	r1, r1, #10
 800040e:	430a      	orrs	r2, r1
 8000410:	615a      	str	r2, [r3, #20]

	// Configure PA8 as Alternate function
	GPIOA->MODER &= ~GPIO_MODER_MODER8_Msk;
 8000412:	2390      	movs	r3, #144	; 0x90
 8000414:	05db      	lsls	r3, r3, #23
 8000416:	2290      	movs	r2, #144	; 0x90
 8000418:	05d2      	lsls	r2, r2, #23
 800041a:	6812      	ldr	r2, [r2, #0]
 800041c:	4917      	ldr	r1, [pc, #92]	; (800047c <SystemClock_Config+0x1e4>)
 800041e:	400a      	ands	r2, r1
 8000420:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x02 <<GPIO_MODER_MODER8_Pos);
 8000422:	2390      	movs	r3, #144	; 0x90
 8000424:	05db      	lsls	r3, r3, #23
 8000426:	2290      	movs	r2, #144	; 0x90
 8000428:	05d2      	lsls	r2, r2, #23
 800042a:	6812      	ldr	r2, [r2, #0]
 800042c:	2180      	movs	r1, #128	; 0x80
 800042e:	0289      	lsls	r1, r1, #10
 8000430:	430a      	orrs	r2, r1
 8000432:	601a      	str	r2, [r3, #0]

	// Set to AF0 (MCO output)
	GPIOA->AFR[1] &= ~(0x0000000F);
 8000434:	2390      	movs	r3, #144	; 0x90
 8000436:	05db      	lsls	r3, r3, #23
 8000438:	2290      	movs	r2, #144	; 0x90
 800043a:	05d2      	lsls	r2, r2, #23
 800043c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800043e:	210f      	movs	r1, #15
 8000440:	438a      	bics	r2, r1
 8000442:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] |=  (0x00000000);
 8000444:	2390      	movs	r3, #144	; 0x90
 8000446:	05db      	lsls	r3, r3, #23
 8000448:	2290      	movs	r2, #144	; 0x90
 800044a:	05d2      	lsls	r2, r2, #23
 800044c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800044e:	625a      	str	r2, [r3, #36]	; 0x24

	// Update SystemCoreClock global variable
	SystemCoreClockUpdate();
 8000450:	f001 faac 	bl	80019ac <SystemCoreClockUpdate>
	return (0);
 8000454:	2300      	movs	r3, #0
}
 8000456:	0018      	movs	r0, r3
 8000458:	46bd      	mov	sp, r7
 800045a:	b002      	add	sp, #8
 800045c:	bd80      	pop	{r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	40021000 	.word	0x40021000
 8000464:	fffe7fff 	.word	0xfffe7fff
 8000468:	ffc3ffff 	.word	0xffc3ffff
 800046c:	fffff8ff 	.word	0xfffff8ff
 8000470:	40022000 	.word	0x40022000
 8000474:	f0ffffff 	.word	0xf0ffffff
 8000478:	8fffffff 	.word	0x8fffffff
 800047c:	fffcffff 	.word	0xfffcffff

08000480 <printchar>:

#include <stdarg.h>
#include "stm32f0xx.h"

static void printchar(char **str, int c)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	6039      	str	r1, [r7, #0]
	if (str) {
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d00a      	beq.n	80004a6 <printchar+0x26>
		**str = c;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	683a      	ldr	r2, [r7, #0]
 8000496:	b2d2      	uxtb	r2, r2
 8000498:	701a      	strb	r2, [r3, #0]
		++(*str);
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	1c5a      	adds	r2, r3, #1
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	601a      	str	r2, [r3, #0]
	else
	{
		while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
		USART2->TDR = c;
	}
}
 80004a4:	e00a      	b.n	80004bc <printchar+0x3c>
		while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <printchar+0x44>)
 80004aa:	69db      	ldr	r3, [r3, #28]
 80004ac:	2240      	movs	r2, #64	; 0x40
 80004ae:	4013      	ands	r3, r2
 80004b0:	2b40      	cmp	r3, #64	; 0x40
 80004b2:	d1f9      	bne.n	80004a8 <printchar+0x28>
		USART2->TDR = c;
 80004b4:	4b03      	ldr	r3, [pc, #12]	; (80004c4 <printchar+0x44>)
 80004b6:	683a      	ldr	r2, [r7, #0]
 80004b8:	b292      	uxth	r2, r2
 80004ba:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80004bc:	46c0      	nop			; (mov r8, r8)
 80004be:	46bd      	mov	sp, r7
 80004c0:	b002      	add	sp, #8
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	40004400 	.word	0x40004400

080004c8 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80004c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ca:	b087      	sub	sp, #28
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6178      	str	r0, [r7, #20]
 80004d0:	6139      	str	r1, [r7, #16]
 80004d2:	60fa      	str	r2, [r7, #12]
 80004d4:	60bb      	str	r3, [r7, #8]
	register int pc = 0, padchar = ' ';
 80004d6:	2400      	movs	r4, #0
 80004d8:	2320      	movs	r3, #32
 80004da:	607b      	str	r3, [r7, #4]

	if (width > 0) {
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	dd16      	ble.n	8000510 <prints+0x48>
		register int len = 0;
 80004e2:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80004e4:	693e      	ldr	r6, [r7, #16]
 80004e6:	e001      	b.n	80004ec <prints+0x24>
 80004e8:	3501      	adds	r5, #1
 80004ea:	3601      	adds	r6, #1
 80004ec:	7833      	ldrb	r3, [r6, #0]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d1fa      	bne.n	80004e8 <prints+0x20>
		if (len >= width) width = 0;
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	429d      	cmp	r5, r3
 80004f6:	db02      	blt.n	80004fe <prints+0x36>
 80004f8:	2300      	movs	r3, #0
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	e002      	b.n	8000504 <prints+0x3c>
		else width -= len;
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	1b5b      	subs	r3, r3, r5
 8000502:	60fb      	str	r3, [r7, #12]
		if (pad & PAD_ZERO) padchar = '0';
 8000504:	68bb      	ldr	r3, [r7, #8]
 8000506:	2202      	movs	r2, #2
 8000508:	4013      	ands	r3, r2
 800050a:	d001      	beq.n	8000510 <prints+0x48>
 800050c:	2330      	movs	r3, #48	; 0x30
 800050e:	607b      	str	r3, [r7, #4]
	}
	if (!(pad & PAD_RIGHT)) {
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	2201      	movs	r2, #1
 8000514:	4013      	ands	r3, r2
 8000516:	d119      	bne.n	800054c <prints+0x84>
		for ( ; width > 0; --width) {
 8000518:	e008      	b.n	800052c <prints+0x64>
			printchar (out, padchar);
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	6879      	ldr	r1, [r7, #4]
 800051e:	0018      	movs	r0, r3
 8000520:	f7ff ffae 	bl	8000480 <printchar>
			++pc;
 8000524:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	3b01      	subs	r3, #1
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	2b00      	cmp	r3, #0
 8000530:	dcf3      	bgt.n	800051a <prints+0x52>
		}
	}
	for ( ; *string ; ++string) {
 8000532:	e00b      	b.n	800054c <prints+0x84>
		printchar (out, *string);
 8000534:	693b      	ldr	r3, [r7, #16]
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	001a      	movs	r2, r3
 800053a:	697b      	ldr	r3, [r7, #20]
 800053c:	0011      	movs	r1, r2
 800053e:	0018      	movs	r0, r3
 8000540:	f7ff ff9e 	bl	8000480 <printchar>
		++pc;
 8000544:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 8000546:	693b      	ldr	r3, [r7, #16]
 8000548:	3301      	adds	r3, #1
 800054a:	613b      	str	r3, [r7, #16]
 800054c:	693b      	ldr	r3, [r7, #16]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d1ef      	bne.n	8000534 <prints+0x6c>
	}
	for ( ; width > 0; --width) {
 8000554:	e008      	b.n	8000568 <prints+0xa0>
		printchar (out, padchar);
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	6879      	ldr	r1, [r7, #4]
 800055a:	0018      	movs	r0, r3
 800055c:	f7ff ff90 	bl	8000480 <printchar>
		++pc;
 8000560:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	3b01      	subs	r3, #1
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	2b00      	cmp	r3, #0
 800056c:	dcf3      	bgt.n	8000556 <prints+0x8e>
	}

	return pc;
 800056e:	0023      	movs	r3, r4
}
 8000570:	0018      	movs	r0, r3
 8000572:	46bd      	mov	sp, r7
 8000574:	b007      	add	sp, #28
 8000576:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000578 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 8000578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800057a:	46c6      	mov	lr, r8
 800057c:	b500      	push	{lr}
 800057e:	b08a      	sub	sp, #40	; 0x28
 8000580:	af00      	add	r7, sp, #0
 8000582:	6178      	str	r0, [r7, #20]
 8000584:	6139      	str	r1, [r7, #16]
 8000586:	60fa      	str	r2, [r7, #12]
 8000588:	60bb      	str	r3, [r7, #8]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	4698      	mov	r8, r3
 800058e:	2500      	movs	r5, #0
	register unsigned int u = i;
 8000590:	693b      	ldr	r3, [r7, #16]
 8000592:	607b      	str	r3, [r7, #4]

	if (i == 0) {
 8000594:	693b      	ldr	r3, [r7, #16]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d119      	bne.n	80005ce <printi+0x56>
		print_buf[0] = '0';
 800059a:	2314      	movs	r3, #20
 800059c:	2208      	movs	r2, #8
 800059e:	4694      	mov	ip, r2
 80005a0:	44bc      	add	ip, r7
 80005a2:	4463      	add	r3, ip
 80005a4:	2230      	movs	r2, #48	; 0x30
 80005a6:	701a      	strb	r2, [r3, #0]
		print_buf[1] = '\0';
 80005a8:	2314      	movs	r3, #20
 80005aa:	2208      	movs	r2, #8
 80005ac:	4694      	mov	ip, r2
 80005ae:	44bc      	add	ip, r7
 80005b0:	4463      	add	r3, ip
 80005b2:	2200      	movs	r2, #0
 80005b4:	705a      	strb	r2, [r3, #1]
		return prints (out, print_buf, width, pad);
 80005b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80005b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80005ba:	2114      	movs	r1, #20
 80005bc:	2008      	movs	r0, #8
 80005be:	4684      	mov	ip, r0
 80005c0:	44bc      	add	ip, r7
 80005c2:	4461      	add	r1, ip
 80005c4:	6978      	ldr	r0, [r7, #20]
 80005c6:	f7ff ff7f 	bl	80004c8 <prints>
 80005ca:	0003      	movs	r3, r0
 80005cc:	e04f      	b.n	800066e <printi+0xf6>
	}

	if (sg && b == 10 && i < 0) {
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00a      	beq.n	80005ea <printi+0x72>
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	2b0a      	cmp	r3, #10
 80005d8:	d107      	bne.n	80005ea <printi+0x72>
 80005da:	693b      	ldr	r3, [r7, #16]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	da04      	bge.n	80005ea <printi+0x72>
		neg = 1;
 80005e0:	2301      	movs	r3, #1
 80005e2:	4698      	mov	r8, r3
		u = -i;
 80005e4:	693b      	ldr	r3, [r7, #16]
 80005e6:	425b      	negs	r3, r3
 80005e8:	607b      	str	r3, [r7, #4]
	}

	s = print_buf + PRINT_BUF_LEN-1;
 80005ea:	2314      	movs	r3, #20
 80005ec:	2208      	movs	r2, #8
 80005ee:	18ba      	adds	r2, r7, r2
 80005f0:	18d4      	adds	r4, r2, r3
 80005f2:	340b      	adds	r4, #11
	*s = '\0';
 80005f4:	2300      	movs	r3, #0
 80005f6:	7023      	strb	r3, [r4, #0]

	while (u) {
 80005f8:	e017      	b.n	800062a <printi+0xb2>
		t = u % b;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	0019      	movs	r1, r3
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f001 fada 	bl	8001bb8 <__aeabi_uidivmod>
 8000604:	000b      	movs	r3, r1
 8000606:	001e      	movs	r6, r3
		if( t >= 10 )
 8000608:	2e09      	cmp	r6, #9
 800060a:	dd02      	ble.n	8000612 <printi+0x9a>
			t += letbase - '0' - 10;
 800060c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800060e:	3b3a      	subs	r3, #58	; 0x3a
 8000610:	18f6      	adds	r6, r6, r3
		*--s = t + '0';
 8000612:	3c01      	subs	r4, #1
 8000614:	b2f3      	uxtb	r3, r6
 8000616:	3330      	adds	r3, #48	; 0x30
 8000618:	b2db      	uxtb	r3, r3
 800061a:	7023      	strb	r3, [r4, #0]
		u /= b;
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	0019      	movs	r1, r3
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f001 fa43 	bl	8001aac <__udivsi3>
 8000626:	0003      	movs	r3, r0
 8000628:	607b      	str	r3, [r7, #4]
	while (u) {
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d1e4      	bne.n	80005fa <printi+0x82>
	}

	if (neg) {
 8000630:	4643      	mov	r3, r8
 8000632:	2b00      	cmp	r3, #0
 8000634:	d013      	beq.n	800065e <printi+0xe6>
		if( width && (pad & PAD_ZERO) ) {
 8000636:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000638:	2b00      	cmp	r3, #0
 800063a:	d00d      	beq.n	8000658 <printi+0xe0>
 800063c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800063e:	2202      	movs	r2, #2
 8000640:	4013      	ands	r3, r2
 8000642:	d009      	beq.n	8000658 <printi+0xe0>
			printchar (out, '-');
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	212d      	movs	r1, #45	; 0x2d
 8000648:	0018      	movs	r0, r3
 800064a:	f7ff ff19 	bl	8000480 <printchar>
			++pc;
 800064e:	3501      	adds	r5, #1
			--width;
 8000650:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000652:	3b01      	subs	r3, #1
 8000654:	643b      	str	r3, [r7, #64]	; 0x40
 8000656:	e002      	b.n	800065e <printi+0xe6>
		}
		else {
			*--s = '-';
 8000658:	3c01      	subs	r4, #1
 800065a:	232d      	movs	r3, #45	; 0x2d
 800065c:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 800065e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000660:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000662:	6978      	ldr	r0, [r7, #20]
 8000664:	0021      	movs	r1, r4
 8000666:	f7ff ff2f 	bl	80004c8 <prints>
 800066a:	0003      	movs	r3, r0
 800066c:	195b      	adds	r3, r3, r5
}
 800066e:	0018      	movs	r0, r3
 8000670:	46bd      	mov	sp, r7
 8000672:	b00a      	add	sp, #40	; 0x28
 8000674:	bc04      	pop	{r2}
 8000676:	4690      	mov	r8, r2
 8000678:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800067a <print>:

static int print(char **out, const char *format, va_list args )
{
 800067a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067c:	b08b      	sub	sp, #44	; 0x2c
 800067e:	af04      	add	r7, sp, #16
 8000680:	60f8      	str	r0, [r7, #12]
 8000682:	60b9      	str	r1, [r7, #8]
 8000684:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 8000686:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8000688:	e0c7      	b.n	800081a <print+0x1a0>
		if (*format == '%') {
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b25      	cmp	r3, #37	; 0x25
 8000690:	d000      	beq.n	8000694 <print+0x1a>
 8000692:	e0b6      	b.n	8000802 <print+0x188>
			++format;
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	3301      	adds	r3, #1
 8000698:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 800069a:	2600      	movs	r6, #0
 800069c:	0035      	movs	r5, r6
			if (*format == '\0') break;
 800069e:	68bb      	ldr	r3, [r7, #8]
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d100      	bne.n	80006a8 <print+0x2e>
 80006a6:	e0be      	b.n	8000826 <print+0x1ac>
			if (*format == '%') goto out;
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b25      	cmp	r3, #37	; 0x25
 80006ae:	d100      	bne.n	80006b2 <print+0x38>
 80006b0:	e0a6      	b.n	8000800 <print+0x186>
			if (*format == '-') {
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b2d      	cmp	r3, #45	; 0x2d
 80006b8:	d10a      	bne.n	80006d0 <print+0x56>
				++format;
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	3301      	adds	r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 80006c0:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 80006c2:	e005      	b.n	80006d0 <print+0x56>
				++format;
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	3301      	adds	r3, #1
 80006c8:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 80006ca:	2302      	movs	r3, #2
 80006cc:	4333      	orrs	r3, r6
 80006ce:	001e      	movs	r6, r3
			while (*format == '0') {
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b30      	cmp	r3, #48	; 0x30
 80006d6:	d0f5      	beq.n	80006c4 <print+0x4a>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80006d8:	e00b      	b.n	80006f2 <print+0x78>
				width *= 10;
 80006da:	002b      	movs	r3, r5
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	195b      	adds	r3, r3, r5
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	001d      	movs	r5, r3
				width += *format - '0';
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	3b30      	subs	r3, #48	; 0x30
 80006ea:	18ed      	adds	r5, r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	3301      	adds	r3, #1
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b2f      	cmp	r3, #47	; 0x2f
 80006f8:	d903      	bls.n	8000702 <print+0x88>
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b39      	cmp	r3, #57	; 0x39
 8000700:	d9eb      	bls.n	80006da <print+0x60>
			}
			if( *format == 's' ) {
 8000702:	68bb      	ldr	r3, [r7, #8]
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b73      	cmp	r3, #115	; 0x73
 8000708:	d110      	bne.n	800072c <print+0xb2>
				register char *s = (char *)va_arg( args, int );
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	1d1a      	adds	r2, r3, #4
 800070e:	607a      	str	r2, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
				pc += prints (out, s?s:"(null)", width, pad);
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <print+0xa0>
 8000716:	0019      	movs	r1, r3
 8000718:	e000      	b.n	800071c <print+0xa2>
 800071a:	4949      	ldr	r1, [pc, #292]	; (8000840 <print+0x1c6>)
 800071c:	68f8      	ldr	r0, [r7, #12]
 800071e:	0033      	movs	r3, r6
 8000720:	002a      	movs	r2, r5
 8000722:	f7ff fed1 	bl	80004c8 <prints>
 8000726:	0003      	movs	r3, r0
 8000728:	18e4      	adds	r4, r4, r3
				continue;
 800072a:	e073      	b.n	8000814 <print+0x19a>
			}
			if( *format == 'd' ) {
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b64      	cmp	r3, #100	; 0x64
 8000732:	d10f      	bne.n	8000754 <print+0xda>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	1d1a      	adds	r2, r3, #4
 8000738:	607a      	str	r2, [r7, #4]
 800073a:	6819      	ldr	r1, [r3, #0]
 800073c:	68f8      	ldr	r0, [r7, #12]
 800073e:	2361      	movs	r3, #97	; 0x61
 8000740:	9302      	str	r3, [sp, #8]
 8000742:	9601      	str	r6, [sp, #4]
 8000744:	9500      	str	r5, [sp, #0]
 8000746:	2301      	movs	r3, #1
 8000748:	220a      	movs	r2, #10
 800074a:	f7ff ff15 	bl	8000578 <printi>
 800074e:	0003      	movs	r3, r0
 8000750:	18e4      	adds	r4, r4, r3
				continue;
 8000752:	e05f      	b.n	8000814 <print+0x19a>
			}
			if( *format == 'x' ) {
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b78      	cmp	r3, #120	; 0x78
 800075a:	d10f      	bne.n	800077c <print+0x102>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	1d1a      	adds	r2, r3, #4
 8000760:	607a      	str	r2, [r7, #4]
 8000762:	6819      	ldr	r1, [r3, #0]
 8000764:	68f8      	ldr	r0, [r7, #12]
 8000766:	2361      	movs	r3, #97	; 0x61
 8000768:	9302      	str	r3, [sp, #8]
 800076a:	9601      	str	r6, [sp, #4]
 800076c:	9500      	str	r5, [sp, #0]
 800076e:	2300      	movs	r3, #0
 8000770:	2210      	movs	r2, #16
 8000772:	f7ff ff01 	bl	8000578 <printi>
 8000776:	0003      	movs	r3, r0
 8000778:	18e4      	adds	r4, r4, r3
				continue;
 800077a:	e04b      	b.n	8000814 <print+0x19a>
			}
			if( *format == 'X' ) {
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b58      	cmp	r3, #88	; 0x58
 8000782:	d10f      	bne.n	80007a4 <print+0x12a>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	1d1a      	adds	r2, r3, #4
 8000788:	607a      	str	r2, [r7, #4]
 800078a:	6819      	ldr	r1, [r3, #0]
 800078c:	68f8      	ldr	r0, [r7, #12]
 800078e:	2341      	movs	r3, #65	; 0x41
 8000790:	9302      	str	r3, [sp, #8]
 8000792:	9601      	str	r6, [sp, #4]
 8000794:	9500      	str	r5, [sp, #0]
 8000796:	2300      	movs	r3, #0
 8000798:	2210      	movs	r2, #16
 800079a:	f7ff feed 	bl	8000578 <printi>
 800079e:	0003      	movs	r3, r0
 80007a0:	18e4      	adds	r4, r4, r3
				continue;
 80007a2:	e037      	b.n	8000814 <print+0x19a>
			}
			if( *format == 'u' ) {
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b75      	cmp	r3, #117	; 0x75
 80007aa:	d10f      	bne.n	80007cc <print+0x152>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	1d1a      	adds	r2, r3, #4
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	6819      	ldr	r1, [r3, #0]
 80007b4:	68f8      	ldr	r0, [r7, #12]
 80007b6:	2361      	movs	r3, #97	; 0x61
 80007b8:	9302      	str	r3, [sp, #8]
 80007ba:	9601      	str	r6, [sp, #4]
 80007bc:	9500      	str	r5, [sp, #0]
 80007be:	2300      	movs	r3, #0
 80007c0:	220a      	movs	r2, #10
 80007c2:	f7ff fed9 	bl	8000578 <printi>
 80007c6:	0003      	movs	r3, r0
 80007c8:	18e4      	adds	r4, r4, r3
				continue;
 80007ca:	e023      	b.n	8000814 <print+0x19a>
			}
			if( *format == 'c' ) {
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	2b63      	cmp	r3, #99	; 0x63
 80007d2:	d11f      	bne.n	8000814 <print+0x19a>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	1d1a      	adds	r2, r3, #4
 80007d8:	607a      	str	r2, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	b2da      	uxtb	r2, r3
 80007de:	2314      	movs	r3, #20
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	701a      	strb	r2, [r3, #0]
				scr[1] = '\0';
 80007e4:	2314      	movs	r3, #20
 80007e6:	18fb      	adds	r3, r7, r3
 80007e8:	2200      	movs	r2, #0
 80007ea:	705a      	strb	r2, [r3, #1]
				pc += prints (out, scr, width, pad);
 80007ec:	2314      	movs	r3, #20
 80007ee:	18f9      	adds	r1, r7, r3
 80007f0:	68f8      	ldr	r0, [r7, #12]
 80007f2:	0033      	movs	r3, r6
 80007f4:	002a      	movs	r2, r5
 80007f6:	f7ff fe67 	bl	80004c8 <prints>
 80007fa:	0003      	movs	r3, r0
 80007fc:	18e4      	adds	r4, r4, r3
				continue;
 80007fe:	e009      	b.n	8000814 <print+0x19a>
			if (*format == '%') goto out;
 8000800:	46c0      	nop			; (mov r8, r8)
			}
		}
		else {
		out:
			printchar (out, *format);
 8000802:	68bb      	ldr	r3, [r7, #8]
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	001a      	movs	r2, r3
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	0011      	movs	r1, r2
 800080c:	0018      	movs	r0, r3
 800080e:	f7ff fe37 	bl	8000480 <printchar>
			++pc;
 8000812:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	3301      	adds	r3, #1
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d000      	beq.n	8000824 <print+0x1aa>
 8000822:	e732      	b.n	800068a <print+0x10>
 8000824:	e000      	b.n	8000828 <print+0x1ae>
			if (*format == '\0') break;
 8000826:	46c0      	nop			; (mov r8, r8)
		}
	}
	if (out) **out = '\0';
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d003      	beq.n	8000836 <print+0x1bc>
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 8000836:	0023      	movs	r3, r4
}
 8000838:	0018      	movs	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	b007      	add	sp, #28
 800083e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000840:	0800290c 	.word	0x0800290c

08000844 <my_printf>:

int my_printf(const char *format, ...)
{
 8000844:	b40f      	push	{r0, r1, r2, r3}
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
        va_list args;

        va_start( args, format );
 800084c:	2314      	movs	r3, #20
 800084e:	18fb      	adds	r3, r7, r3
 8000850:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	693b      	ldr	r3, [r7, #16]
 8000856:	0019      	movs	r1, r3
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff ff0e 	bl	800067a <print>
 800085e:	0003      	movs	r3, r0
}
 8000860:	0018      	movs	r0, r3
 8000862:	46bd      	mov	sp, r7
 8000864:	b002      	add	sp, #8
 8000866:	bc80      	pop	{r7}
 8000868:	bc08      	pop	{r3}
 800086a:	b004      	add	sp, #16
 800086c:	4718      	bx	r3

0800086e <my_sprintf>:

int my_sprintf(char *out, const char *format, ...)
{
 800086e:	b40e      	push	{r1, r2, r3}
 8000870:	b580      	push	{r7, lr}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
        va_list args;

        va_start( args, format );
 8000878:	2320      	movs	r3, #32
 800087a:	18fb      	adds	r3, r7, r3
 800087c:	60fb      	str	r3, [r7, #12]
        return print( &out, format, args );
 800087e:	68fa      	ldr	r2, [r7, #12]
 8000880:	69f9      	ldr	r1, [r7, #28]
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	0018      	movs	r0, r3
 8000886:	f7ff fef8 	bl	800067a <print>
 800088a:	0003      	movs	r3, r0
}
 800088c:	0018      	movs	r0, r3
 800088e:	46bd      	mov	sp, r7
 8000890:	b005      	add	sp, #20
 8000892:	bc80      	pop	{r7}
 8000894:	bc08      	pop	{r3}
 8000896:	b003      	add	sp, #12
 8000898:	4718      	bx	r3
 800089a:	46c0      	nop			; (mov r8, r8)

0800089c <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
}
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80008aa:	e7fe      	b.n	80008aa <HardFault_Handler+0x4>

080008ac <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
}
 80008b0:	46c0      	nop			; (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	af00      	add	r7, sp, #0
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  // HAL_IncTick();
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <USART1_IRQHandler>:

extern uint8_t	console_rx_byte;
extern uint8_t	console_rx_irq;

void USART1_IRQHandler()
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	af00      	add	r7, sp, #0
	// Test for RXNE pending interrupt
	if ((USART1->ISR & USART_ISR_RXNE) == USART_ISR_RXNE)
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <USART1_IRQHandler+0x2a>)
 80008d0:	69db      	ldr	r3, [r3, #28]
 80008d2:	2220      	movs	r2, #32
 80008d4:	4013      	ands	r3, r2
 80008d6:	2b20      	cmp	r3, #32
 80008d8:	d108      	bne.n	80008ec <USART1_IRQHandler+0x22>
	{
		// RXNE flags automatically clears when reading RDR.

		// Store incoming byte
		console_rx_byte = USART1->RDR;
 80008da:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <USART1_IRQHandler+0x2a>)
 80008dc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80008de:	b29b      	uxth	r3, r3
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4b05      	ldr	r3, [pc, #20]	; (80008f8 <USART1_IRQHandler+0x2e>)
 80008e4:	701a      	strb	r2, [r3, #0]
	console_rx_irq = 1;
 80008e6:	4b05      	ldr	r3, [pc, #20]	; (80008fc <USART1_IRQHandler+0x32>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	701a      	strb	r2, [r3, #0]
	}
}
 80008ec:	46c0      	nop			; (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	40013800 	.word	0x40013800
 80008f8:	200000a1 	.word	0x200000a1
 80008fc:	20000088 	.word	0x20000088

08000900 <TIM16_IRQHandler>:

extern uint8_t timebase_irq;
extern uint8_t oc_inter;

void TIM16_IRQHandler()
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
	// Test for TIM6 update pending interrupt

	if ((TIM16->SR & TIM_SR_UIF) == TIM_SR_UIF)
 8000904:	4b15      	ldr	r3, [pc, #84]	; (800095c <TIM16_IRQHandler+0x5c>)
 8000906:	691b      	ldr	r3, [r3, #16]
 8000908:	2201      	movs	r2, #1
 800090a:	4013      	ands	r3, r2
 800090c:	2b01      	cmp	r3, #1
 800090e:	d10d      	bne.n	800092c <TIM16_IRQHandler+0x2c>
	{
		//clear flag
		TIM16->SR &= ~TIM_SR_UIF;
 8000910:	4b12      	ldr	r3, [pc, #72]	; (800095c <TIM16_IRQHandler+0x5c>)
 8000912:	4a12      	ldr	r2, [pc, #72]	; (800095c <TIM16_IRQHandler+0x5c>)
 8000914:	6912      	ldr	r2, [r2, #16]
 8000916:	2101      	movs	r1, #1
 8000918:	438a      	bics	r2, r1
 800091a:	611a      	str	r2, [r3, #16]

		//timebase_irq = 1;
		TIM1->CR1 |= TIM_CR1_CEN;
 800091c:	4b10      	ldr	r3, [pc, #64]	; (8000960 <TIM16_IRQHandler+0x60>)
 800091e:	4a10      	ldr	r2, [pc, #64]	; (8000960 <TIM16_IRQHandler+0x60>)
 8000920:	6812      	ldr	r2, [r2, #0]
 8000922:	2101      	movs	r1, #1
 8000924:	430a      	orrs	r2, r1
 8000926:	601a      	str	r2, [r3, #0]
		BSP_LED_On();
 8000928:	f000 faba 	bl	8000ea0 <BSP_LED_On>
	}
	if ((TIM16->SR & TIM_SR_CC1IF) == TIM_SR_CC1IF)
 800092c:	4b0b      	ldr	r3, [pc, #44]	; (800095c <TIM16_IRQHandler+0x5c>)
 800092e:	691b      	ldr	r3, [r3, #16]
 8000930:	2202      	movs	r2, #2
 8000932:	4013      	ands	r3, r2
 8000934:	2b02      	cmp	r3, #2
 8000936:	d10d      	bne.n	8000954 <TIM16_IRQHandler+0x54>
	{
		//clear flag
		TIM16->SR &= ~TIM_SR_CC1IF;
 8000938:	4b08      	ldr	r3, [pc, #32]	; (800095c <TIM16_IRQHandler+0x5c>)
 800093a:	4a08      	ldr	r2, [pc, #32]	; (800095c <TIM16_IRQHandler+0x5c>)
 800093c:	6912      	ldr	r2, [r2, #16]
 800093e:	2102      	movs	r1, #2
 8000940:	438a      	bics	r2, r1
 8000942:	611a      	str	r2, [r3, #16]

		TIM1->CR1 &= ~TIM_CR1_CEN;
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <TIM16_IRQHandler+0x60>)
 8000946:	4a06      	ldr	r2, [pc, #24]	; (8000960 <TIM16_IRQHandler+0x60>)
 8000948:	6812      	ldr	r2, [r2, #0]
 800094a:	2101      	movs	r1, #1
 800094c:	438a      	bics	r2, r1
 800094e:	601a      	str	r2, [r3, #0]
		BSP_LED_Off();
 8000950:	f000 fab3 	bl	8000eba <BSP_LED_Off>
	}
}
 8000954:	46c0      	nop			; (mov r8, r8)
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	40014400 	.word	0x40014400
 8000960:	40012c00 	.word	0x40012c00

08000964 <ADC1_COMP_IRQHandler>:

extern uint16_t a;

void ADC1_COMP_IRQHandler (void){
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0

	if ((ADC1->ISR & ADC_ISR_EOC) == ADC_ISR_EOC)
 8000968:	4b1b      	ldr	r3, [pc, #108]	; (80009d8 <ADC1_COMP_IRQHandler+0x74>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2204      	movs	r2, #4
 800096e:	4013      	ands	r3, r2
 8000970:	2b04      	cmp	r3, #4
 8000972:	d12d      	bne.n	80009d0 <ADC1_COMP_IRQHandler+0x6c>
		{
			ADC1->ISR |= ADC_ISR_EOC;
 8000974:	4b18      	ldr	r3, [pc, #96]	; (80009d8 <ADC1_COMP_IRQHandler+0x74>)
 8000976:	4a18      	ldr	r2, [pc, #96]	; (80009d8 <ADC1_COMP_IRQHandler+0x74>)
 8000978:	6812      	ldr	r2, [r2, #0]
 800097a:	2104      	movs	r1, #4
 800097c:	430a      	orrs	r2, r1
 800097e:	601a      	str	r2, [r3, #0]
			a=ADC1->DR - 50;
 8000980:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <ADC1_COMP_IRQHandler+0x74>)
 8000982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000984:	b29b      	uxth	r3, r3
 8000986:	3b32      	subs	r3, #50	; 0x32
 8000988:	b29a      	uxth	r2, r3
 800098a:	4b14      	ldr	r3, [pc, #80]	; (80009dc <ADC1_COMP_IRQHandler+0x78>)
 800098c:	801a      	strh	r2, [r3, #0]
			if(a<310){
 800098e:	4b13      	ldr	r3, [pc, #76]	; (80009dc <ADC1_COMP_IRQHandler+0x78>)
 8000990:	881a      	ldrh	r2, [r3, #0]
 8000992:	2336      	movs	r3, #54	; 0x36
 8000994:	33ff      	adds	r3, #255	; 0xff
 8000996:	429a      	cmp	r2, r3
 8000998:	d806      	bhi.n	80009a8 <ADC1_COMP_IRQHandler+0x44>
				TIM16->CCR1 = 200;
 800099a:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <ADC1_COMP_IRQHandler+0x7c>)
 800099c:	22c8      	movs	r2, #200	; 0xc8
 800099e:	635a      	str	r2, [r3, #52]	; 0x34
				TIM16->ARR = 210;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <ADC1_COMP_IRQHandler+0x7c>)
 80009a2:	22d2      	movs	r2, #210	; 0xd2
 80009a4:	62da      	str	r2, [r3, #44]	; 0x2c
				TIM16->CCR1 = 200;
				TIM16->ARR = a;
			}
		}

}
 80009a6:	e013      	b.n	80009d0 <ADC1_COMP_IRQHandler+0x6c>
			}else if(a>1000){
 80009a8:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <ADC1_COMP_IRQHandler+0x78>)
 80009aa:	881a      	ldrh	r2, [r3, #0]
 80009ac:	23fa      	movs	r3, #250	; 0xfa
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d906      	bls.n	80009c2 <ADC1_COMP_IRQHandler+0x5e>
				TIM16->CCR1 = 0;
 80009b4:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <ADC1_COMP_IRQHandler+0x7c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	635a      	str	r2, [r3, #52]	; 0x34
				TIM16->ARR = 210;
 80009ba:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <ADC1_COMP_IRQHandler+0x7c>)
 80009bc:	22d2      	movs	r2, #210	; 0xd2
 80009be:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80009c0:	e006      	b.n	80009d0 <ADC1_COMP_IRQHandler+0x6c>
				TIM16->CCR1 = 200;
 80009c2:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <ADC1_COMP_IRQHandler+0x7c>)
 80009c4:	22c8      	movs	r2, #200	; 0xc8
 80009c6:	635a      	str	r2, [r3, #52]	; 0x34
				TIM16->ARR = a;
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <ADC1_COMP_IRQHandler+0x7c>)
 80009ca:	4a04      	ldr	r2, [pc, #16]	; (80009dc <ADC1_COMP_IRQHandler+0x78>)
 80009cc:	8812      	ldrh	r2, [r2, #0]
 80009ce:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80009d0:	46c0      	nop			; (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	40012400 	.word	0x40012400
 80009dc:	200000a2 	.word	0x200000a2
 80009e0:	40014400 	.word	0x40014400

080009e4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	0002      	movs	r2, r0
 80009ec:	1dfb      	adds	r3, r7, #7
 80009ee:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <NVIC_EnableIRQ+0x28>)
 80009f2:	1dfa      	adds	r2, r7, #7
 80009f4:	7812      	ldrb	r2, [r2, #0]
 80009f6:	0011      	movs	r1, r2
 80009f8:	221f      	movs	r2, #31
 80009fa:	400a      	ands	r2, r1
 80009fc:	2101      	movs	r1, #1
 80009fe:	4091      	lsls	r1, r2
 8000a00:	000a      	movs	r2, r1
 8000a02:	601a      	str	r2, [r3, #0]
}
 8000a04:	46c0      	nop			; (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	b002      	add	sp, #8
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	e000e100 	.word	0xe000e100

08000a10 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a10:	b5b0      	push	{r4, r5, r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	0002      	movs	r2, r0
 8000a18:	6039      	str	r1, [r7, #0]
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000a1e:	1dfb      	adds	r3, r7, #7
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	2b7f      	cmp	r3, #127	; 0x7f
 8000a24:	d932      	bls.n	8000a8c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a26:	4c2f      	ldr	r4, [pc, #188]	; (8000ae4 <NVIC_SetPriority+0xd4>)
 8000a28:	1dfb      	adds	r3, r7, #7
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	001a      	movs	r2, r3
 8000a2e:	230f      	movs	r3, #15
 8000a30:	4013      	ands	r3, r2
 8000a32:	3b08      	subs	r3, #8
 8000a34:	0899      	lsrs	r1, r3, #2
 8000a36:	4a2b      	ldr	r2, [pc, #172]	; (8000ae4 <NVIC_SetPriority+0xd4>)
 8000a38:	1dfb      	adds	r3, r7, #7
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	230f      	movs	r3, #15
 8000a40:	4003      	ands	r3, r0
 8000a42:	3b08      	subs	r3, #8
 8000a44:	089b      	lsrs	r3, r3, #2
 8000a46:	3306      	adds	r3, #6
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	18d3      	adds	r3, r2, r3
 8000a4c:	3304      	adds	r3, #4
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	1dfa      	adds	r2, r7, #7
 8000a52:	7812      	ldrb	r2, [r2, #0]
 8000a54:	0010      	movs	r0, r2
 8000a56:	2203      	movs	r2, #3
 8000a58:	4002      	ands	r2, r0
 8000a5a:	00d2      	lsls	r2, r2, #3
 8000a5c:	20ff      	movs	r0, #255	; 0xff
 8000a5e:	4090      	lsls	r0, r2
 8000a60:	0002      	movs	r2, r0
 8000a62:	43d2      	mvns	r2, r2
 8000a64:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	019b      	lsls	r3, r3, #6
 8000a6a:	20ff      	movs	r0, #255	; 0xff
 8000a6c:	4018      	ands	r0, r3
 8000a6e:	1dfb      	adds	r3, r7, #7
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	001d      	movs	r5, r3
 8000a74:	2303      	movs	r3, #3
 8000a76:	402b      	ands	r3, r5
 8000a78:	00db      	lsls	r3, r3, #3
 8000a7a:	4098      	lsls	r0, r3
 8000a7c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a7e:	431a      	orrs	r2, r3
 8000a80:	1d8b      	adds	r3, r1, #6
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	18e3      	adds	r3, r4, r3
 8000a86:	3304      	adds	r3, #4
 8000a88:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a8a:	e027      	b.n	8000adc <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a8c:	4c16      	ldr	r4, [pc, #88]	; (8000ae8 <NVIC_SetPriority+0xd8>)
 8000a8e:	1dfb      	adds	r3, r7, #7
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	b25b      	sxtb	r3, r3
 8000a94:	089b      	lsrs	r3, r3, #2
 8000a96:	4914      	ldr	r1, [pc, #80]	; (8000ae8 <NVIC_SetPriority+0xd8>)
 8000a98:	1dfa      	adds	r2, r7, #7
 8000a9a:	7812      	ldrb	r2, [r2, #0]
 8000a9c:	b252      	sxtb	r2, r2
 8000a9e:	0892      	lsrs	r2, r2, #2
 8000aa0:	32c0      	adds	r2, #192	; 0xc0
 8000aa2:	0092      	lsls	r2, r2, #2
 8000aa4:	5852      	ldr	r2, [r2, r1]
 8000aa6:	1df9      	adds	r1, r7, #7
 8000aa8:	7809      	ldrb	r1, [r1, #0]
 8000aaa:	0008      	movs	r0, r1
 8000aac:	2103      	movs	r1, #3
 8000aae:	4001      	ands	r1, r0
 8000ab0:	00c9      	lsls	r1, r1, #3
 8000ab2:	20ff      	movs	r0, #255	; 0xff
 8000ab4:	4088      	lsls	r0, r1
 8000ab6:	0001      	movs	r1, r0
 8000ab8:	43c9      	mvns	r1, r1
 8000aba:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000abc:	683a      	ldr	r2, [r7, #0]
 8000abe:	0192      	lsls	r2, r2, #6
 8000ac0:	20ff      	movs	r0, #255	; 0xff
 8000ac2:	4010      	ands	r0, r2
 8000ac4:	1dfa      	adds	r2, r7, #7
 8000ac6:	7812      	ldrb	r2, [r2, #0]
 8000ac8:	0015      	movs	r5, r2
 8000aca:	2203      	movs	r2, #3
 8000acc:	402a      	ands	r2, r5
 8000ace:	00d2      	lsls	r2, r2, #3
 8000ad0:	4090      	lsls	r0, r2
 8000ad2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	33c0      	adds	r3, #192	; 0xc0
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	511a      	str	r2, [r3, r4]
}
 8000adc:	46c0      	nop			; (mov r8, r8)
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	b002      	add	sp, #8
 8000ae2:	bdb0      	pop	{r4, r5, r7, pc}
 8000ae4:	e000ed00 	.word	0xe000ed00
 8000ae8:	e000e100 	.word	0xe000e100

08000aec <BSP_NVIC_Init>:
#include "bsp.h"

void BSP_NVIC_Init()
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
	// Set priority level 0 for TIM16 interrupt
	NVIC_SetPriority(TIM16_IRQn, 0);
 8000af0:	2100      	movs	r1, #0
 8000af2:	2015      	movs	r0, #21
 8000af4:	f7ff ff8c 	bl	8000a10 <NVIC_SetPriority>

	// Enable TIM16 interrupts
	NVIC_EnableIRQ(TIM16_IRQn);
 8000af8:	2015      	movs	r0, #21
 8000afa:	f7ff ff73 	bl	80009e4 <NVIC_EnableIRQ>

	// Set priority level 1 for ADC1 interrupt
	NVIC_SetPriority(ADC1_IRQn, 1);
 8000afe:	2101      	movs	r1, #1
 8000b00:	200c      	movs	r0, #12
 8000b02:	f7ff ff85 	bl	8000a10 <NVIC_SetPriority>

	// Enable ADC1 interrupts
	NVIC_EnableIRQ(ADC1_IRQn);
 8000b06:	200c      	movs	r0, #12
 8000b08:	f7ff ff6c 	bl	80009e4 <NVIC_EnableIRQ>

	// Set priority level 2 for USART1 interrupt
	NVIC_SetPriority(USART1_IRQn, 2);
 8000b0c:	2102      	movs	r1, #2
 8000b0e:	201b      	movs	r0, #27
 8000b10:	f7ff ff7e 	bl	8000a10 <NVIC_SetPriority>

	// Enable USART1 interrupts
	NVIC_EnableIRQ(USART1_IRQn);
 8000b14:	201b      	movs	r0, #27
 8000b16:	f7ff ff65 	bl	80009e4 <NVIC_EnableIRQ>
}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <BSP_BUZZER_INIT>:

void BSP_BUZZER_INIT()
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0

	RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 8000b24:	4b1e      	ldr	r3, [pc, #120]	; (8000ba0 <BSP_BUZZER_INIT+0x80>)
 8000b26:	4a1e      	ldr	r2, [pc, #120]	; (8000ba0 <BSP_BUZZER_INIT+0x80>)
 8000b28:	6992      	ldr	r2, [r2, #24]
 8000b2a:	2180      	movs	r1, #128	; 0x80
 8000b2c:	0289      	lsls	r1, r1, #10
 8000b2e:	430a      	orrs	r2, r1
 8000b30:	619a      	str	r2, [r3, #24]

	TIM16->CR1 = 0x0000;
 8000b32:	4b1c      	ldr	r3, [pc, #112]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
	TIM16->CR2 = 0x0000;
 8000b38:	4b1a      	ldr	r3, [pc, #104]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	605a      	str	r2, [r3, #4]

	TIM16->PSC = (uint16_t) 48000 -1;
 8000b3e:	4b19      	ldr	r3, [pc, #100]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b40:	4a19      	ldr	r2, [pc, #100]	; (8000ba8 <BSP_BUZZER_INIT+0x88>)
 8000b42:	629a      	str	r2, [r3, #40]	; 0x28

	TIM16->ARR = (uint16_t) 500 -1;
 8000b44:	4b17      	ldr	r3, [pc, #92]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b46:	22f4      	movs	r2, #244	; 0xf4
 8000b48:	32ff      	adds	r2, #255	; 0xff
 8000b4a:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM16->CCMR1 |= (0x06 <<TIM_CCMR1_OC1M_Pos);// | TIM_CCMR1_OC1PE;
 8000b4c:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b4e:	4a15      	ldr	r2, [pc, #84]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b50:	6992      	ldr	r2, [r2, #24]
 8000b52:	2160      	movs	r1, #96	; 0x60
 8000b54:	430a      	orrs	r2, r1
 8000b56:	619a      	str	r2, [r3, #24]

	TIM16->CCR1 = 200;
 8000b58:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b5a:	22c8      	movs	r2, #200	; 0xc8
 8000b5c:	635a      	str	r2, [r3, #52]	; 0x34

	TIM16->CR1 |= TIM_CR1_ARPE;
 8000b5e:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b60:	4a10      	ldr	r2, [pc, #64]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b62:	6812      	ldr	r2, [r2, #0]
 8000b64:	2180      	movs	r1, #128	; 0x80
 8000b66:	430a      	orrs	r2, r1
 8000b68:	601a      	str	r2, [r3, #0]

	TIM16->DIER |= TIM_DIER_UIE;
 8000b6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b6e:	68d2      	ldr	r2, [r2, #12]
 8000b70:	2101      	movs	r1, #1
 8000b72:	430a      	orrs	r2, r1
 8000b74:	60da      	str	r2, [r3, #12]
	TIM16->DIER |= TIM_DIER_CC1IE;
 8000b76:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b78:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b7a:	68d2      	ldr	r2, [r2, #12]
 8000b7c:	2102      	movs	r1, #2
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	60da      	str	r2, [r3, #12]


	TIM16->CCER |= TIM_CCER_CC1E;
 8000b82:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b84:	4a07      	ldr	r2, [pc, #28]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b86:	6a12      	ldr	r2, [r2, #32]
 8000b88:	2101      	movs	r1, #1
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	621a      	str	r2, [r3, #32]
	TIM16->CR1 |= TIM_CR1_CEN;
 8000b8e:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b90:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <BSP_BUZZER_INIT+0x84>)
 8000b92:	6812      	ldr	r2, [r2, #0]
 8000b94:	2101      	movs	r1, #1
 8000b96:	430a      	orrs	r2, r1
 8000b98:	601a      	str	r2, [r3, #0]

}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40014400 	.word	0x40014400
 8000ba8:	0000bb7f 	.word	0x0000bb7f

08000bac <BSP_TIMER_PWM_Init>:
/*
 * Set up PWM output for buzzer
 */

void BSP_TIMER_PWM_Init()
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000bb0:	4b34      	ldr	r3, [pc, #208]	; (8000c84 <BSP_TIMER_PWM_Init+0xd8>)
 8000bb2:	4a34      	ldr	r2, [pc, #208]	; (8000c84 <BSP_TIMER_PWM_Init+0xd8>)
 8000bb4:	6952      	ldr	r2, [r2, #20]
 8000bb6:	2180      	movs	r1, #128	; 0x80
 8000bb8:	0289      	lsls	r1, r1, #10
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	615a      	str	r2, [r3, #20]

	// Configure PA8 as Alternate Function
	GPIOA->MODER &= ~GPIO_MODER_MODER8_Msk;
 8000bbe:	2390      	movs	r3, #144	; 0x90
 8000bc0:	05db      	lsls	r3, r3, #23
 8000bc2:	2290      	movs	r2, #144	; 0x90
 8000bc4:	05d2      	lsls	r2, r2, #23
 8000bc6:	6812      	ldr	r2, [r2, #0]
 8000bc8:	492f      	ldr	r1, [pc, #188]	; (8000c88 <BSP_TIMER_PWM_Init+0xdc>)
 8000bca:	400a      	ands	r2, r1
 8000bcc:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |=  (0x02 <<GPIO_MODER_MODER8_Pos);
 8000bce:	2390      	movs	r3, #144	; 0x90
 8000bd0:	05db      	lsls	r3, r3, #23
 8000bd2:	2290      	movs	r2, #144	; 0x90
 8000bd4:	05d2      	lsls	r2, r2, #23
 8000bd6:	6812      	ldr	r2, [r2, #0]
 8000bd8:	2180      	movs	r1, #128	; 0x80
 8000bda:	0289      	lsls	r1, r1, #10
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	601a      	str	r2, [r3, #0]

	// Set PA8 to AF2 (TIM1)
	GPIOA->AFR[1] &= ~(0x0000000F);
 8000be0:	2390      	movs	r3, #144	; 0x90
 8000be2:	05db      	lsls	r3, r3, #23
 8000be4:	2290      	movs	r2, #144	; 0x90
 8000be6:	05d2      	lsls	r2, r2, #23
 8000be8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000bea:	210f      	movs	r1, #15
 8000bec:	438a      	bics	r2, r1
 8000bee:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] |=  (0x00000002);
 8000bf0:	2390      	movs	r3, #144	; 0x90
 8000bf2:	05db      	lsls	r3, r3, #23
 8000bf4:	2290      	movs	r2, #144	; 0x90
 8000bf6:	05d2      	lsls	r2, r2, #23
 8000bf8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000bfa:	2102      	movs	r1, #2
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	625a      	str	r2, [r3, #36]	; 0x24

	// Enable TIM1 clock
	RCC -> APB2ENR |= RCC_APB2ENR_TIM1EN;
 8000c00:	4b20      	ldr	r3, [pc, #128]	; (8000c84 <BSP_TIMER_PWM_Init+0xd8>)
 8000c02:	4a20      	ldr	r2, [pc, #128]	; (8000c84 <BSP_TIMER_PWM_Init+0xd8>)
 8000c04:	6992      	ldr	r2, [r2, #24]
 8000c06:	2180      	movs	r1, #128	; 0x80
 8000c08:	0109      	lsls	r1, r1, #4
 8000c0a:	430a      	orrs	r2, r1
 8000c0c:	619a      	str	r2, [r3, #24]

	// Reset TIM1 configuration
	TIM1->CR1  = 0x0000;
 8000c0e:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
	TIM1->CR2  = 0x0000;
 8000c14:	4b1d      	ldr	r3, [pc, #116]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	605a      	str	r2, [r3, #4]
	TIM1->CCER = 0x0000;
 8000c1a:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	621a      	str	r2, [r3, #32]

	// Set TIM1 prescaler
	// Fck = 48MHz -> /48 = 1MHz counting frequency (1s resolution)
	TIM1->PSC = (uint16_t) 48 -1;
 8000c20:	4b1a      	ldr	r3, [pc, #104]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c22:	222f      	movs	r2, #47	; 0x2f
 8000c24:	629a      	str	r2, [r3, #40]	; 0x28

	// Set Auto-Reload to period = 500ms
	TIM1->ARR = (uint16_t) 500;
 8000c26:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c28:	22fa      	movs	r2, #250	; 0xfa
 8000c2a:	0052      	lsls	r2, r2, #1
 8000c2c:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable Auto-Reload Preload register
	TIM1->CR1 |= TIM_CR1_ARPE;
 8000c2e:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c30:	4a16      	ldr	r2, [pc, #88]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c32:	6812      	ldr	r2, [r2, #0]
 8000c34:	2180      	movs	r1, #128	; 0x80
 8000c36:	430a      	orrs	r2, r1
 8000c38:	601a      	str	r2, [r3, #0]

	// Setup Input Capture
	TIM1->CCMR1 = 0x0000;
 8000c3a:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	619a      	str	r2, [r3, #24]
	TIM1->CCMR2 = 0x0000;
 8000c40:	4b12      	ldr	r3, [pc, #72]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	61da      	str	r2, [r3, #28]

	// Setup PWM mode 1 output
	TIM1->CCMR1 |= (0x06 <<TIM_CCMR1_OC1M_Pos) | TIM_CCMR1_OC1PE;
 8000c46:	4b11      	ldr	r3, [pc, #68]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c48:	4a10      	ldr	r2, [pc, #64]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c4a:	6992      	ldr	r2, [r2, #24]
 8000c4c:	2168      	movs	r1, #104	; 0x68
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	619a      	str	r2, [r3, #24]

	// Set default PWM values
	TIM1->CCR1 = 250;
 8000c52:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c54:	22fa      	movs	r2, #250	; 0xfa
 8000c56:	635a      	str	r2, [r3, #52]	; 0x34

	// Enable Outputs
	TIM1->CCER |= TIM_CCER_CC1E;
 8000c58:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c5a:	4a0c      	ldr	r2, [pc, #48]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c5c:	6a12      	ldr	r2, [r2, #32]
 8000c5e:	2101      	movs	r1, #1
 8000c60:	430a      	orrs	r2, r1
 8000c62:	621a      	str	r2, [r3, #32]

	// Enable Main output
	TIM1->BDTR |= TIM_BDTR_MOE;
 8000c64:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c66:	4a09      	ldr	r2, [pc, #36]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c68:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000c6a:	2180      	movs	r1, #128	; 0x80
 8000c6c:	0209      	lsls	r1, r1, #8
 8000c6e:	430a      	orrs	r2, r1
 8000c70:	645a      	str	r2, [r3, #68]	; 0x44

	// Enable TIM1
	TIM1->CR1 |= TIM_CR1_CEN;
 8000c72:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c74:	4a05      	ldr	r2, [pc, #20]	; (8000c8c <BSP_TIMER_PWM_Init+0xe0>)
 8000c76:	6812      	ldr	r2, [r2, #0]
 8000c78:	2101      	movs	r1, #1
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	601a      	str	r2, [r3, #0]
}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40021000 	.word	0x40021000
 8000c88:	fffcffff 	.word	0xfffcffff
 8000c8c:	40012c00 	.word	0x40012c00

08000c90 <BSP_Console_Init>:

void BSP_Console_Init()
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000c94:	4b2b      	ldr	r3, [pc, #172]	; (8000d44 <BSP_Console_Init+0xb4>)
 8000c96:	4a2b      	ldr	r2, [pc, #172]	; (8000d44 <BSP_Console_Init+0xb4>)
 8000c98:	6952      	ldr	r2, [r2, #20]
 8000c9a:	2180      	movs	r1, #128	; 0x80
 8000c9c:	0289      	lsls	r1, r1, #10
 8000c9e:	430a      	orrs	r2, r1
 8000ca0:	615a      	str	r2, [r3, #20]

	// Configure PA2 and PA3 as Alternate function
	GPIOA->MODER &= ~(GPIO_MODER_MODER2_Msk | GPIO_MODER_MODER3_Msk);
 8000ca2:	2390      	movs	r3, #144	; 0x90
 8000ca4:	05db      	lsls	r3, r3, #23
 8000ca6:	2290      	movs	r2, #144	; 0x90
 8000ca8:	05d2      	lsls	r2, r2, #23
 8000caa:	6812      	ldr	r2, [r2, #0]
 8000cac:	21f0      	movs	r1, #240	; 0xf0
 8000cae:	438a      	bics	r2, r1
 8000cb0:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |=  (0x02 <<GPIO_MODER_MODER2_Pos) | (0x02 <<GPIO_MODER_MODER3_Pos);
 8000cb2:	2390      	movs	r3, #144	; 0x90
 8000cb4:	05db      	lsls	r3, r3, #23
 8000cb6:	2290      	movs	r2, #144	; 0x90
 8000cb8:	05d2      	lsls	r2, r2, #23
 8000cba:	6812      	ldr	r2, [r2, #0]
 8000cbc:	21a0      	movs	r1, #160	; 0xa0
 8000cbe:	430a      	orrs	r2, r1
 8000cc0:	601a      	str	r2, [r3, #0]

	// Set PA2 and PA3 to AF1 (USART2)
	GPIOA->AFR[0] &= ~(0x0000FF00);
 8000cc2:	2390      	movs	r3, #144	; 0x90
 8000cc4:	05db      	lsls	r3, r3, #23
 8000cc6:	2290      	movs	r2, #144	; 0x90
 8000cc8:	05d2      	lsls	r2, r2, #23
 8000cca:	6a12      	ldr	r2, [r2, #32]
 8000ccc:	491e      	ldr	r1, [pc, #120]	; (8000d48 <BSP_Console_Init+0xb8>)
 8000cce:	400a      	ands	r2, r1
 8000cd0:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |=  (0x00001100);
 8000cd2:	2390      	movs	r3, #144	; 0x90
 8000cd4:	05db      	lsls	r3, r3, #23
 8000cd6:	2290      	movs	r2, #144	; 0x90
 8000cd8:	05d2      	lsls	r2, r2, #23
 8000cda:	6a12      	ldr	r2, [r2, #32]
 8000cdc:	2188      	movs	r1, #136	; 0x88
 8000cde:	0149      	lsls	r1, r1, #5
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	621a      	str	r2, [r3, #32]

	// Enable USART2 clock
	RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8000ce4:	4b17      	ldr	r3, [pc, #92]	; (8000d44 <BSP_Console_Init+0xb4>)
 8000ce6:	4a17      	ldr	r2, [pc, #92]	; (8000d44 <BSP_Console_Init+0xb4>)
 8000ce8:	69d2      	ldr	r2, [r2, #28]
 8000cea:	2180      	movs	r1, #128	; 0x80
 8000cec:	0289      	lsls	r1, r1, #10
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	61da      	str	r2, [r3, #28]

	// Clear USART2 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART2->CR1 = 0x00000000;
 8000cf2:	4b16      	ldr	r3, [pc, #88]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
	USART2->CR2 = 0x00000000;
 8000cf8:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	605a      	str	r2, [r3, #4]
	USART2->CR3 = 0x00000000;
 8000cfe:	4b13      	ldr	r3, [pc, #76]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	609a      	str	r2, [r3, #8]

	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->CFGR3 &= ~RCC_CFGR3_USART2SW_Msk;
 8000d04:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <BSP_Console_Init+0xb4>)
 8000d06:	4a0f      	ldr	r2, [pc, #60]	; (8000d44 <BSP_Console_Init+0xb4>)
 8000d08:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000d0a:	4911      	ldr	r1, [pc, #68]	; (8000d50 <BSP_Console_Init+0xc0>)
 8000d0c:	400a      	ands	r2, r1
 8000d0e:	631a      	str	r2, [r3, #48]	; 0x30
	// BRR = 417 -> Actual BaudRate = 115107.9137 -> 0.08% error
	//
	// With OVER8=1 and Fck=48MHz, USARTDIV = 2*48E6/115200 = 833.3333
	// BRR = 833 -> Actual BaudRate = 115246.0984 -> 0.04% error (better choice)

	USART2->CR1 |= USART_CR1_OVER8;
 8000d10:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d12:	4a0e      	ldr	r2, [pc, #56]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d14:	6812      	ldr	r2, [r2, #0]
 8000d16:	2180      	movs	r1, #128	; 0x80
 8000d18:	0209      	lsls	r1, r1, #8
 8000d1a:	430a      	orrs	r2, r1
 8000d1c:	601a      	str	r2, [r3, #0]
	USART2->BRR = 833;
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d20:	4a0c      	ldr	r2, [pc, #48]	; (8000d54 <BSP_Console_Init+0xc4>)
 8000d22:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000d24:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d26:	4a09      	ldr	r2, [pc, #36]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	210c      	movs	r1, #12
 8000d2c:	430a      	orrs	r2, r1
 8000d2e:	601a      	str	r2, [r3, #0]

	// Enable USART2
	USART2->CR1 |= USART_CR1_UE;
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d32:	4a06      	ldr	r2, [pc, #24]	; (8000d4c <BSP_Console_Init+0xbc>)
 8000d34:	6812      	ldr	r2, [r2, #0]
 8000d36:	2101      	movs	r1, #1
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	601a      	str	r2, [r3, #0]
}
 8000d3c:	46c0      	nop			; (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	40021000 	.word	0x40021000
 8000d48:	ffff00ff 	.word	0xffff00ff
 8000d4c:	40004400 	.word	0x40004400
 8000d50:	fffcffff 	.word	0xfffcffff
 8000d54:	00000341 	.word	0x00000341

08000d58 <BSP_LED_Init>:
void BSP_LED_Init()
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000d5c:	4b20      	ldr	r3, [pc, #128]	; (8000de0 <BSP_LED_Init+0x88>)
 8000d5e:	4a20      	ldr	r2, [pc, #128]	; (8000de0 <BSP_LED_Init+0x88>)
 8000d60:	6952      	ldr	r2, [r2, #20]
 8000d62:	2180      	movs	r1, #128	; 0x80
 8000d64:	0289      	lsls	r1, r1, #10
 8000d66:	430a      	orrs	r2, r1
 8000d68:	615a      	str	r2, [r3, #20]

	// Configure PA5 as output
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 8000d6a:	2390      	movs	r3, #144	; 0x90
 8000d6c:	05db      	lsls	r3, r3, #23
 8000d6e:	2290      	movs	r2, #144	; 0x90
 8000d70:	05d2      	lsls	r2, r2, #23
 8000d72:	6812      	ldr	r2, [r2, #0]
 8000d74:	491b      	ldr	r1, [pc, #108]	; (8000de4 <BSP_LED_Init+0x8c>)
 8000d76:	400a      	ands	r2, r1
 8000d78:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x01 <<GPIO_MODER_MODER5_Pos);
 8000d7a:	2390      	movs	r3, #144	; 0x90
 8000d7c:	05db      	lsls	r3, r3, #23
 8000d7e:	2290      	movs	r2, #144	; 0x90
 8000d80:	05d2      	lsls	r2, r2, #23
 8000d82:	6812      	ldr	r2, [r2, #0]
 8000d84:	2180      	movs	r1, #128	; 0x80
 8000d86:	00c9      	lsls	r1, r1, #3
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	601a      	str	r2, [r3, #0]

	// Configure PA5 as Push-Pull output
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT_5;
 8000d8c:	2390      	movs	r3, #144	; 0x90
 8000d8e:	05db      	lsls	r3, r3, #23
 8000d90:	2290      	movs	r2, #144	; 0x90
 8000d92:	05d2      	lsls	r2, r2, #23
 8000d94:	6852      	ldr	r2, [r2, #4]
 8000d96:	2120      	movs	r1, #32
 8000d98:	438a      	bics	r2, r1
 8000d9a:	605a      	str	r2, [r3, #4]

	// Configure PA5 as High-Speed Output
	GPIOA->OSPEEDR &= ~GPIO_OSPEEDR_OSPEEDR5_Msk;
 8000d9c:	2390      	movs	r3, #144	; 0x90
 8000d9e:	05db      	lsls	r3, r3, #23
 8000da0:	2290      	movs	r2, #144	; 0x90
 8000da2:	05d2      	lsls	r2, r2, #23
 8000da4:	6892      	ldr	r2, [r2, #8]
 8000da6:	490f      	ldr	r1, [pc, #60]	; (8000de4 <BSP_LED_Init+0x8c>)
 8000da8:	400a      	ands	r2, r1
 8000daa:	609a      	str	r2, [r3, #8]
	GPIOA->OSPEEDR |= (0x03 <<GPIO_OSPEEDR_OSPEEDR5_Pos);
 8000dac:	2390      	movs	r3, #144	; 0x90
 8000dae:	05db      	lsls	r3, r3, #23
 8000db0:	2290      	movs	r2, #144	; 0x90
 8000db2:	05d2      	lsls	r2, r2, #23
 8000db4:	6892      	ldr	r2, [r2, #8]
 8000db6:	21c0      	movs	r1, #192	; 0xc0
 8000db8:	0109      	lsls	r1, r1, #4
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	609a      	str	r2, [r3, #8]

	// Disable PA5 Pull-up/Pull-down
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPDR5_Msk;
 8000dbe:	2390      	movs	r3, #144	; 0x90
 8000dc0:	05db      	lsls	r3, r3, #23
 8000dc2:	2290      	movs	r2, #144	; 0x90
 8000dc4:	05d2      	lsls	r2, r2, #23
 8000dc6:	68d2      	ldr	r2, [r2, #12]
 8000dc8:	4906      	ldr	r1, [pc, #24]	; (8000de4 <BSP_LED_Init+0x8c>)
 8000dca:	400a      	ands	r2, r1
 8000dcc:	60da      	str	r2, [r3, #12]

	// Set Initial State OFF
	GPIOA->BSRR = GPIO_BSRR_BR_5;
 8000dce:	2390      	movs	r3, #144	; 0x90
 8000dd0:	05db      	lsls	r3, r3, #23
 8000dd2:	2280      	movs	r2, #128	; 0x80
 8000dd4:	0392      	lsls	r2, r2, #14
 8000dd6:	619a      	str	r2, [r3, #24]
}
 8000dd8:	46c0      	nop			; (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	40021000 	.word	0x40021000
 8000de4:	fffff3ff 	.word	0xfffff3ff

08000de8 <BSP_LED_Toggle>:

void BSP_LED_Toggle()
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= GPIO_ODR_5;
 8000dec:	2390      	movs	r3, #144	; 0x90
 8000dee:	05db      	lsls	r3, r3, #23
 8000df0:	2290      	movs	r2, #144	; 0x90
 8000df2:	05d2      	lsls	r2, r2, #23
 8000df4:	6952      	ldr	r2, [r2, #20]
 8000df6:	2120      	movs	r1, #32
 8000df8:	404a      	eors	r2, r1
 8000dfa:	615a      	str	r2, [r3, #20]
}
 8000dfc:	46c0      	nop			; (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <BSP_PB_Init>:
 * BSP_PB_Init()
 * Initialize Push-Button pin (PC13) as input without Pull-up/Pull-down
 */

void BSP_PB_Init()
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	af00      	add	r7, sp, #0
	// Enable GPIOC clock
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8000e06:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <BSP_PB_Init+0x3a>)
 8000e08:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <BSP_PB_Init+0x3a>)
 8000e0a:	6952      	ldr	r2, [r2, #20]
 8000e0c:	2180      	movs	r1, #128	; 0x80
 8000e0e:	0309      	lsls	r1, r1, #12
 8000e10:	430a      	orrs	r2, r1
 8000e12:	615a      	str	r2, [r3, #20]

	// Configure PC13 as input
	GPIOC->MODER &= ~GPIO_MODER_MODER13_Msk;
 8000e14:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <BSP_PB_Init+0x3e>)
 8000e16:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <BSP_PB_Init+0x3e>)
 8000e18:	6812      	ldr	r2, [r2, #0]
 8000e1a:	490a      	ldr	r1, [pc, #40]	; (8000e44 <BSP_PB_Init+0x42>)
 8000e1c:	400a      	ands	r2, r1
 8000e1e:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= (0x00 <<GPIO_MODER_MODER13_Pos);
 8000e20:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <BSP_PB_Init+0x3e>)
 8000e22:	4a07      	ldr	r2, [pc, #28]	; (8000e40 <BSP_PB_Init+0x3e>)
 8000e24:	6812      	ldr	r2, [r2, #0]
 8000e26:	601a      	str	r2, [r3, #0]

	// Disable PC13 Pull-up/Pull-down
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPDR13_Msk;
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <BSP_PB_Init+0x3e>)
 8000e2a:	4a05      	ldr	r2, [pc, #20]	; (8000e40 <BSP_PB_Init+0x3e>)
 8000e2c:	68d2      	ldr	r2, [r2, #12]
 8000e2e:	4905      	ldr	r1, [pc, #20]	; (8000e44 <BSP_PB_Init+0x42>)
 8000e30:	400a      	ands	r2, r1
 8000e32:	60da      	str	r2, [r3, #12]
}
 8000e34:	46c0      	nop			; (mov r8, r8)
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	48000800 	.word	0x48000800
 8000e44:	f3ffffff 	.word	0xf3ffffff

08000e48 <BSP_TIMER_Timebase_Init>:

void BSP_TIMER_Timebase_Init()
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	// Enable TIM6 clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8000e4c:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <BSP_TIMER_Timebase_Init+0x48>)
 8000e4e:	4a10      	ldr	r2, [pc, #64]	; (8000e90 <BSP_TIMER_Timebase_Init+0x48>)
 8000e50:	69d2      	ldr	r2, [r2, #28]
 8000e52:	2110      	movs	r1, #16
 8000e54:	430a      	orrs	r2, r1
 8000e56:	61da      	str	r2, [r3, #28]

	// Reset TIM6 configuration
	TIM6->CR1 = 0x0000;
 8000e58:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
	TIM6->CR2 = 0x0000;
 8000e5e:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	605a      	str	r2, [r3, #4]

	// Set TIM6 prescaler
	// Fck = 48MHz -> /48000 = 1KHz counting frequency
	TIM6->PSC = (uint16_t) 48000 -1;
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e66:	4a0c      	ldr	r2, [pc, #48]	; (8000e98 <BSP_TIMER_Timebase_Init+0x50>)
 8000e68:	629a      	str	r2, [r3, #40]	; 0x28

	// Set TIM6 auto-reload register for 1s
	TIM6->ARR = (uint16_t) 1000 -1;
 8000e6a:	4b0a      	ldr	r3, [pc, #40]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e6c:	4a0b      	ldr	r2, [pc, #44]	; (8000e9c <BSP_TIMER_Timebase_Init+0x54>)
 8000e6e:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable auto-reload preload
	TIM6->CR1 |= TIM_CR1_ARPE;
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e72:	4a08      	ldr	r2, [pc, #32]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e74:	6812      	ldr	r2, [r2, #0]
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	601a      	str	r2, [r3, #0]

	// Start TIM6 counter
	TIM6->CR1 |= TIM_CR1_CEN;
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e7e:	4a05      	ldr	r2, [pc, #20]	; (8000e94 <BSP_TIMER_Timebase_Init+0x4c>)
 8000e80:	6812      	ldr	r2, [r2, #0]
 8000e82:	2101      	movs	r1, #1
 8000e84:	430a      	orrs	r2, r1
 8000e86:	601a      	str	r2, [r3, #0]
}
 8000e88:	46c0      	nop			; (mov r8, r8)
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	40021000 	.word	0x40021000
 8000e94:	40001000 	.word	0x40001000
 8000e98:	0000bb7f 	.word	0x0000bb7f
 8000e9c:	000003e7 	.word	0x000003e7

08000ea0 <BSP_LED_On>:

void BSP_LED_On()
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= GPIO_BSRR_BS_5;
 8000ea4:	2390      	movs	r3, #144	; 0x90
 8000ea6:	05db      	lsls	r3, r3, #23
 8000ea8:	2290      	movs	r2, #144	; 0x90
 8000eaa:	05d2      	lsls	r2, r2, #23
 8000eac:	6992      	ldr	r2, [r2, #24]
 8000eae:	2120      	movs	r1, #32
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	619a      	str	r2, [r3, #24]
}
 8000eb4:	46c0      	nop			; (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <BSP_LED_Off>:
 * BSP_LED_Off()
 * Turn OFF LED on PA5
 */

void BSP_LED_Off()
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= GPIO_BSRR_BR_5;
 8000ebe:	2390      	movs	r3, #144	; 0x90
 8000ec0:	05db      	lsls	r3, r3, #23
 8000ec2:	2290      	movs	r2, #144	; 0x90
 8000ec4:	05d2      	lsls	r2, r2, #23
 8000ec6:	6992      	ldr	r2, [r2, #24]
 8000ec8:	2180      	movs	r1, #128	; 0x80
 8000eca:	0389      	lsls	r1, r1, #14
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	619a      	str	r2, [r3, #24]
}
 8000ed0:	46c0      	nop			; (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	46c0      	nop			; (mov r8, r8)

08000ed8 <BSP_BT_Init>:
 *  Created on: 3 sept. 2019
 *      Author: cyril
 */
#include "bt.h"

void BSP_BT_Init() {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0

	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000edc:	4b2e      	ldr	r3, [pc, #184]	; (8000f98 <BSP_BT_Init+0xc0>)
 8000ede:	4a2e      	ldr	r2, [pc, #184]	; (8000f98 <BSP_BT_Init+0xc0>)
 8000ee0:	6952      	ldr	r2, [r2, #20]
 8000ee2:	2180      	movs	r1, #128	; 0x80
 8000ee4:	0289      	lsls	r1, r1, #10
 8000ee6:	430a      	orrs	r2, r1
 8000ee8:	615a      	str	r2, [r3, #20]

	// Configure PA9 and PA10 as Alternate function
	GPIOA->MODER &= ~(GPIO_MODER_MODER9_Msk | GPIO_MODER_MODER10_Msk);
 8000eea:	2390      	movs	r3, #144	; 0x90
 8000eec:	05db      	lsls	r3, r3, #23
 8000eee:	2290      	movs	r2, #144	; 0x90
 8000ef0:	05d2      	lsls	r2, r2, #23
 8000ef2:	6812      	ldr	r2, [r2, #0]
 8000ef4:	4929      	ldr	r1, [pc, #164]	; (8000f9c <BSP_BT_Init+0xc4>)
 8000ef6:	400a      	ands	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x02 << GPIO_MODER_MODER9_Pos)
 8000efa:	2390      	movs	r3, #144	; 0x90
 8000efc:	05db      	lsls	r3, r3, #23
 8000efe:	2290      	movs	r2, #144	; 0x90
 8000f00:	05d2      	lsls	r2, r2, #23
 8000f02:	6812      	ldr	r2, [r2, #0]
 8000f04:	21a0      	movs	r1, #160	; 0xa0
 8000f06:	0389      	lsls	r1, r1, #14
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	601a      	str	r2, [r3, #0]
			| (0x02 << GPIO_MODER_MODER10_Pos);

	// Set PA9 and PA10 to AF1 (USART1)
	GPIOA->AFR[1] &= ~(0x00000FF0);
 8000f0c:	2390      	movs	r3, #144	; 0x90
 8000f0e:	05db      	lsls	r3, r3, #23
 8000f10:	2290      	movs	r2, #144	; 0x90
 8000f12:	05d2      	lsls	r2, r2, #23
 8000f14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f16:	4922      	ldr	r1, [pc, #136]	; (8000fa0 <BSP_BT_Init+0xc8>)
 8000f18:	400a      	ands	r2, r1
 8000f1a:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] |= (0x00000110);
 8000f1c:	2390      	movs	r3, #144	; 0x90
 8000f1e:	05db      	lsls	r3, r3, #23
 8000f20:	2290      	movs	r2, #144	; 0x90
 8000f22:	05d2      	lsls	r2, r2, #23
 8000f24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f26:	2188      	movs	r1, #136	; 0x88
 8000f28:	0049      	lsls	r1, r1, #1
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	625a      	str	r2, [r3, #36]	; 0x24

	// Enable USART1 clock
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8000f2e:	4b1a      	ldr	r3, [pc, #104]	; (8000f98 <BSP_BT_Init+0xc0>)
 8000f30:	4a19      	ldr	r2, [pc, #100]	; (8000f98 <BSP_BT_Init+0xc0>)
 8000f32:	6992      	ldr	r2, [r2, #24]
 8000f34:	2180      	movs	r1, #128	; 0x80
 8000f36:	01c9      	lsls	r1, r1, #7
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	619a      	str	r2, [r3, #24]

	// Clear USART1 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART1->CR1 = 0x00000000;
 8000f3c:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
	USART1->CR2 = 0x00000000;
 8000f42:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
	USART1->CR3 = 0x00000000;
 8000f48:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]

	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->CFGR3 &= ~RCC_CFGR3_USART1SW_Msk;
 8000f4e:	4b12      	ldr	r3, [pc, #72]	; (8000f98 <BSP_BT_Init+0xc0>)
 8000f50:	4a11      	ldr	r2, [pc, #68]	; (8000f98 <BSP_BT_Init+0xc0>)
 8000f52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000f54:	2103      	movs	r1, #3
 8000f56:	438a      	bics	r2, r1
 8000f58:	631a      	str	r2, [r3, #48]	; 0x30
	// BRR = 417 -> Baud Rate = 115107.9137 -> 0.08% error
	//
	// With OVER8=1 and Fck=48MHz, USARTDIV = 2*48E6/115200 = 833.3333
	// BRR = 833 -> Baud Rate = 115246.0984 -> 0.04% error (better)

	USART1->CR1 |= USART_CR1_OVER8;
 8000f5a:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f5c:	4a11      	ldr	r2, [pc, #68]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f5e:	6812      	ldr	r2, [r2, #0]
 8000f60:	2180      	movs	r1, #128	; 0x80
 8000f62:	0209      	lsls	r1, r1, #8
 8000f64:	430a      	orrs	r2, r1
 8000f66:	601a      	str	r2, [r3, #0]
	USART1->BRR = 833;
 8000f68:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f6a:	4a0f      	ldr	r2, [pc, #60]	; (8000fa8 <BSP_BT_Init+0xd0>)
 8000f6c:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART1->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000f6e:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f70:	4a0c      	ldr	r2, [pc, #48]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f72:	6812      	ldr	r2, [r2, #0]
 8000f74:	210c      	movs	r1, #12
 8000f76:	430a      	orrs	r2, r1
 8000f78:	601a      	str	r2, [r3, #0]

	// Enable USART1
	USART1->CR1 |= USART_CR1_UE;
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f7c:	4a09      	ldr	r2, [pc, #36]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f7e:	6812      	ldr	r2, [r2, #0]
 8000f80:	2101      	movs	r1, #1
 8000f82:	430a      	orrs	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]

	// Enable interrupt on RXNE event
	USART1->CR1 |= USART_CR1_RXNEIE;
 8000f86:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f88:	4a06      	ldr	r2, [pc, #24]	; (8000fa4 <BSP_BT_Init+0xcc>)
 8000f8a:	6812      	ldr	r2, [r2, #0]
 8000f8c:	2120      	movs	r1, #32
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	601a      	str	r2, [r3, #0]
}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	ffc3ffff 	.word	0xffc3ffff
 8000fa0:	fffff00f 	.word	0xfffff00f
 8000fa4:	40013800 	.word	0x40013800
 8000fa8:	00000341 	.word	0x00000341

08000fac <BSP_PutChar>:

/*
 * BSP_PutChar()
 * Send a character throw Usart
 */
void BSP_PutChar(USART_TypeDef* USARTx, uint8_t ch) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	000a      	movs	r2, r1
 8000fb6:	1cfb      	adds	r3, r7, #3
 8000fb8:	701a      	strb	r2, [r3, #0]
	while ((USARTx->ISR & USART_ISR_TC) != USART_ISR_TC)
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	69db      	ldr	r3, [r3, #28]
 8000fc0:	2240      	movs	r2, #64	; 0x40
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	2b40      	cmp	r3, #64	; 0x40
 8000fc6:	d1f9      	bne.n	8000fbc <BSP_PutChar+0x10>
		;
	USARTx->TDR = ch;
 8000fc8:	1cfb      	adds	r3, r7, #3
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b002      	add	sp, #8
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <BSP_PutString>:

/*
 * BSP_PutString()
 * Send a string throw Usart
 */
void BSP_PutString(USART_TypeDef* USARTx, uint8_t * str) {
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
 8000fe2:	6039      	str	r1, [r7, #0]
	while (*str != 0) {
 8000fe4:	e009      	b.n	8000ffa <BSP_PutString+0x20>
		BSP_PutChar(USARTx, *str);
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	781a      	ldrb	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	0011      	movs	r1, r2
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f7ff ffdc 	bl	8000fac <BSP_PutChar>
		str++;
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	603b      	str	r3, [r7, #0]
	while (*str != 0) {
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f1      	bne.n	8000fe6 <BSP_PutString+0xc>
	}
}
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	46bd      	mov	sp, r7
 8001006:	b002      	add	sp, #8
 8001008:	bd80      	pop	{r7, pc}

0800100a <BSP_PutNumber>:
 * BSP_PutNumber()
 * Send a number throw Usart
 */


void BSP_PutNumber(USART_TypeDef* USARTx, uint32_t x) {
 800100a:	b590      	push	{r4, r7, lr}
 800100c:	b087      	sub	sp, #28
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	6039      	str	r1, [r7, #0]
	char value[10]; //a temp array to hold results of conversion
	int i = 0; //loop index
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]

	do {
		value[i++] = (char) (x % 10) + '0'; //convert integer to character
 8001018:	697c      	ldr	r4, [r7, #20]
 800101a:	1c63      	adds	r3, r4, #1
 800101c:	617b      	str	r3, [r7, #20]
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	210a      	movs	r1, #10
 8001022:	0018      	movs	r0, r3
 8001024:	f000 fdc8 	bl	8001bb8 <__aeabi_uidivmod>
 8001028:	000b      	movs	r3, r1
 800102a:	b2db      	uxtb	r3, r3
 800102c:	3330      	adds	r3, #48	; 0x30
 800102e:	b2da      	uxtb	r2, r3
 8001030:	2308      	movs	r3, #8
 8001032:	18fb      	adds	r3, r7, r3
 8001034:	551a      	strb	r2, [r3, r4]
		x /= 10;
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	210a      	movs	r1, #10
 800103a:	0018      	movs	r0, r3
 800103c:	f000 fd36 	bl	8001aac <__udivsi3>
 8001040:	0003      	movs	r3, r0
 8001042:	603b      	str	r3, [r7, #0]
	} while (x);
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1e6      	bne.n	8001018 <BSP_PutNumber+0xe>

	while (i) //send data
 800104a:	e00c      	b.n	8001066 <BSP_PutNumber+0x5c>
	{
		BSP_PutChar(USARTx, value[--i]);
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3b01      	subs	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	2308      	movs	r3, #8
 8001054:	18fa      	adds	r2, r7, r3
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	18d3      	adds	r3, r2, r3
 800105a:	781a      	ldrb	r2, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	0011      	movs	r1, r2
 8001060:	0018      	movs	r0, r3
 8001062:	f7ff ffa3 	bl	8000fac <BSP_PutChar>
	while (i) //send data
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1ef      	bne.n	800104c <BSP_PutNumber+0x42>
	}
}
 800106c:	46c0      	nop			; (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	b007      	add	sp, #28
 8001072:	bd90      	pop	{r4, r7, pc}

08001074 <BSP_DELAY_ms>:

#include "delay.h"

void BSP_DELAY_ms(uint32_t delay)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	uint32_t	i;
	for(i=0; i<(delay*2500); i++);		// Tuned for ms at 48MHz
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	e002      	b.n	8001088 <BSP_DELAY_ms+0x14>
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	3301      	adds	r3, #1
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a04      	ldr	r2, [pc, #16]	; (800109c <BSP_DELAY_ms+0x28>)
 800108c:	435a      	muls	r2, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	429a      	cmp	r2, r3
 8001092:	d8f6      	bhi.n	8001082 <BSP_DELAY_ms+0xe>
}
 8001094:	46c0      	nop			; (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	b004      	add	sp, #16
 800109a:	bd80      	pop	{r7, pc}
 800109c:	000009c4 	.word	0x000009c4

080010a0 <BSP_DELAY_us>:

void BSP_DELAY_us(uint32_t delay)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	uint32_t	i;
	for(i=0; i<(delay*3); i++);		// Tuned for s at 48MHz
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	e002      	b.n	80010b4 <BSP_DELAY_us+0x14>
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	3301      	adds	r3, #1
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	0013      	movs	r3, r2
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	189a      	adds	r2, r3, r2
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d8f5      	bhi.n	80010ae <BSP_DELAY_us+0xe>
}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	46bd      	mov	sp, r7
 80010c6:	b004      	add	sp, #16
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	46c0      	nop			; (mov r8, r8)

080010cc <BSP_I2C1_Init>:
 */
#include "i2c.h"


void BSP_I2C1_Init()
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	// Pin configuration for I2C2 pins
	// SCL -> PB8
	// SDA -> PB9

	// Enable GPIOB clock
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 80010d0:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <BSP_I2C1_Init+0xc4>)
 80010d2:	4a2f      	ldr	r2, [pc, #188]	; (8001190 <BSP_I2C1_Init+0xc4>)
 80010d4:	6952      	ldr	r2, [r2, #20]
 80010d6:	2180      	movs	r1, #128	; 0x80
 80010d8:	02c9      	lsls	r1, r1, #11
 80010da:	430a      	orrs	r2, r1
 80010dc:	615a      	str	r2, [r3, #20]

	// Configure PB8, PB9 as AF mode
	GPIOB->MODER &= ~(GPIO_MODER_MODER8 | GPIO_MODER_MODER9);
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <BSP_I2C1_Init+0xc8>)
 80010e0:	4a2c      	ldr	r2, [pc, #176]	; (8001194 <BSP_I2C1_Init+0xc8>)
 80010e2:	6812      	ldr	r2, [r2, #0]
 80010e4:	492c      	ldr	r1, [pc, #176]	; (8001198 <BSP_I2C1_Init+0xcc>)
 80010e6:	400a      	ands	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= (0x02 <<16U) | (0x02 <<18U);
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <BSP_I2C1_Init+0xc8>)
 80010ec:	4a29      	ldr	r2, [pc, #164]	; (8001194 <BSP_I2C1_Init+0xc8>)
 80010ee:	6812      	ldr	r2, [r2, #0]
 80010f0:	21a0      	movs	r1, #160	; 0xa0
 80010f2:	0309      	lsls	r1, r1, #12
 80010f4:	430a      	orrs	r2, r1
 80010f6:	601a      	str	r2, [r3, #0]

	// Connect to I2C1 (AF1)
	GPIOB->AFR[1] &= ~(0x000000FF);
 80010f8:	4b26      	ldr	r3, [pc, #152]	; (8001194 <BSP_I2C1_Init+0xc8>)
 80010fa:	4a26      	ldr	r2, [pc, #152]	; (8001194 <BSP_I2C1_Init+0xc8>)
 80010fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80010fe:	21ff      	movs	r1, #255	; 0xff
 8001100:	438a      	bics	r2, r1
 8001102:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOB->AFR[1] |=   0x00000011;
 8001104:	4b23      	ldr	r3, [pc, #140]	; (8001194 <BSP_I2C1_Init+0xc8>)
 8001106:	4a23      	ldr	r2, [pc, #140]	; (8001194 <BSP_I2C1_Init+0xc8>)
 8001108:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800110a:	2111      	movs	r1, #17
 800110c:	430a      	orrs	r2, r1
 800110e:	625a      	str	r2, [r3, #36]	; 0x24

	// Setup Open-Drain
	GPIOB->OTYPER |= GPIO_OTYPER_OT_8 | GPIO_OTYPER_OT_9;
 8001110:	4b20      	ldr	r3, [pc, #128]	; (8001194 <BSP_I2C1_Init+0xc8>)
 8001112:	4a20      	ldr	r2, [pc, #128]	; (8001194 <BSP_I2C1_Init+0xc8>)
 8001114:	6852      	ldr	r2, [r2, #4]
 8001116:	21c0      	movs	r1, #192	; 0xc0
 8001118:	0089      	lsls	r1, r1, #2
 800111a:	430a      	orrs	r2, r1
 800111c:	605a      	str	r2, [r3, #4]

	// Select SYSCLK as I2C1 clock (48MHz)
	RCC->CFGR3 |= RCC_CFGR3_I2C1SW;
 800111e:	4b1c      	ldr	r3, [pc, #112]	; (8001190 <BSP_I2C1_Init+0xc4>)
 8001120:	4a1b      	ldr	r2, [pc, #108]	; (8001190 <BSP_I2C1_Init+0xc4>)
 8001122:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001124:	2110      	movs	r1, #16
 8001126:	430a      	orrs	r2, r1
 8001128:	631a      	str	r2, [r3, #48]	; 0x30

	// Enable I2C1 clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 800112a:	4b19      	ldr	r3, [pc, #100]	; (8001190 <BSP_I2C1_Init+0xc4>)
 800112c:	4a18      	ldr	r2, [pc, #96]	; (8001190 <BSP_I2C1_Init+0xc4>)
 800112e:	69d2      	ldr	r2, [r2, #28]
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	0389      	lsls	r1, r1, #14
 8001134:	430a      	orrs	r2, r1
 8001136:	61da      	str	r2, [r3, #28]

	// Make sure I2C1 is disabled
	I2C1->CR1 &= ~I2C_CR1_PE;
 8001138:	4b18      	ldr	r3, [pc, #96]	; (800119c <BSP_I2C1_Init+0xd0>)
 800113a:	4a18      	ldr	r2, [pc, #96]	; (800119c <BSP_I2C1_Init+0xd0>)
 800113c:	6812      	ldr	r2, [r2, #0]
 800113e:	2101      	movs	r1, #1
 8001140:	438a      	bics	r2, r1
 8001142:	601a      	str	r2, [r3, #0]

	// Reset I2C1 Configuration to default values
	I2C1->CR1 	  = 0x00000000;
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
	I2C1->CR2 	  = 0x00000000;
 800114a:	4b14      	ldr	r3, [pc, #80]	; (800119c <BSP_I2C1_Init+0xd0>)
 800114c:	2200      	movs	r2, #0
 800114e:	605a      	str	r2, [r3, #4]
	I2C1->TIMINGR = 0x00000000;
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]

	// Configure timing for 100kHz, 50% duty cycle
	I2C1->TIMINGR |= ((4 -1) <<I2C_TIMINGR_PRESC_Pos); // Clock prescaler /4 -> 12MHz
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001158:	4a10      	ldr	r2, [pc, #64]	; (800119c <BSP_I2C1_Init+0xd0>)
 800115a:	6912      	ldr	r2, [r2, #16]
 800115c:	21c0      	movs	r1, #192	; 0xc0
 800115e:	0589      	lsls	r1, r1, #22
 8001160:	430a      	orrs	r2, r1
 8001162:	611a      	str	r2, [r3, #16]
	I2C1->TIMINGR |= (60 	 <<I2C_TIMINGR_SCLH_Pos);  // High half-period = 5s
 8001164:	4b0d      	ldr	r3, [pc, #52]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001166:	4a0d      	ldr	r2, [pc, #52]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001168:	6912      	ldr	r2, [r2, #16]
 800116a:	21f0      	movs	r1, #240	; 0xf0
 800116c:	0189      	lsls	r1, r1, #6
 800116e:	430a      	orrs	r2, r1
 8001170:	611a      	str	r2, [r3, #16]
	I2C1->TIMINGR |= (60     <<I2C_TIMINGR_SCLL_Pos);  // Low  half-period = 5s
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001174:	4a09      	ldr	r2, [pc, #36]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001176:	6912      	ldr	r2, [r2, #16]
 8001178:	213c      	movs	r1, #60	; 0x3c
 800117a:	430a      	orrs	r2, r1
 800117c:	611a      	str	r2, [r3, #16]

	// Enable I2C1
	I2C1->CR1 |= I2C_CR1_PE;
 800117e:	4b07      	ldr	r3, [pc, #28]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001180:	4a06      	ldr	r2, [pc, #24]	; (800119c <BSP_I2C1_Init+0xd0>)
 8001182:	6812      	ldr	r2, [r2, #0]
 8001184:	2101      	movs	r1, #1
 8001186:	430a      	orrs	r2, r1
 8001188:	601a      	str	r2, [r3, #0]
}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40021000 	.word	0x40021000
 8001194:	48000400 	.word	0x48000400
 8001198:	fff0ffff 	.word	0xfff0ffff
 800119c:	40005400 	.word	0x40005400

080011a0 <BSP_I2C1_Read>:

uint8_t	BSP_I2C1_Read( uint8_t device_address,
                       uint8_t register_address,
                       uint8_t *buffer,
                       uint8_t nbytes )
{
 80011a0:	b590      	push	{r4, r7, lr}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	0004      	movs	r4, r0
 80011a8:	0008      	movs	r0, r1
 80011aa:	603a      	str	r2, [r7, #0]
 80011ac:	0019      	movs	r1, r3
 80011ae:	1dfb      	adds	r3, r7, #7
 80011b0:	1c22      	adds	r2, r4, #0
 80011b2:	701a      	strb	r2, [r3, #0]
 80011b4:	1dbb      	adds	r3, r7, #6
 80011b6:	1c02      	adds	r2, r0, #0
 80011b8:	701a      	strb	r2, [r3, #0]
 80011ba:	1d7b      	adds	r3, r7, #5
 80011bc:	1c0a      	adds	r2, r1, #0
 80011be:	701a      	strb	r2, [r3, #0]
	uint32_t 	timeout;	// Flag waiting timeout
	uint8_t		n;			// Loop counter

	// Set device address
	I2C1->CR2 &= ~I2C_CR2_SADD_Msk;
 80011c0:	4b5e      	ldr	r3, [pc, #376]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011c2:	4a5e      	ldr	r2, [pc, #376]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011c4:	6852      	ldr	r2, [r2, #4]
 80011c6:	0a92      	lsrs	r2, r2, #10
 80011c8:	0292      	lsls	r2, r2, #10
 80011ca:	605a      	str	r2, [r3, #4]
	I2C1->CR2 |= ((device_address <<1U) <<I2C_CR2_SADD_Pos);
 80011cc:	4b5b      	ldr	r3, [pc, #364]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011ce:	4a5b      	ldr	r2, [pc, #364]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011d0:	6852      	ldr	r2, [r2, #4]
 80011d2:	1df9      	adds	r1, r7, #7
 80011d4:	7809      	ldrb	r1, [r1, #0]
 80011d6:	0049      	lsls	r1, r1, #1
 80011d8:	430a      	orrs	r2, r1
 80011da:	605a      	str	r2, [r3, #4]

        // Set I2C in Write mode
	I2C1->CR2 &= ~I2C_CR2_RD_WRN;
 80011dc:	4b57      	ldr	r3, [pc, #348]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011de:	4a57      	ldr	r2, [pc, #348]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011e0:	6852      	ldr	r2, [r2, #4]
 80011e2:	4957      	ldr	r1, [pc, #348]	; (8001340 <BSP_I2C1_Read+0x1a0>)
 80011e4:	400a      	ands	r2, r1
 80011e6:	605a      	str	r2, [r3, #4]

	// Transfer NBYTES = 1, no AUTOEND
	I2C1->CR2 &= ~I2C_CR2_NBYTES;
 80011e8:	4b54      	ldr	r3, [pc, #336]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011ea:	4a54      	ldr	r2, [pc, #336]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011ec:	6852      	ldr	r2, [r2, #4]
 80011ee:	4955      	ldr	r1, [pc, #340]	; (8001344 <BSP_I2C1_Read+0x1a4>)
 80011f0:	400a      	ands	r2, r1
 80011f2:	605a      	str	r2, [r3, #4]
	I2C1->CR2 |= (1 <<16U);
 80011f4:	4b51      	ldr	r3, [pc, #324]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011f6:	4a51      	ldr	r2, [pc, #324]	; (800133c <BSP_I2C1_Read+0x19c>)
 80011f8:	6852      	ldr	r2, [r2, #4]
 80011fa:	2180      	movs	r1, #128	; 0x80
 80011fc:	0249      	lsls	r1, r1, #9
 80011fe:	430a      	orrs	r2, r1
 8001200:	605a      	str	r2, [r3, #4]
	I2C1->CR2 &= ~I2C_CR2_AUTOEND;
 8001202:	4b4e      	ldr	r3, [pc, #312]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001204:	4a4d      	ldr	r2, [pc, #308]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001206:	6852      	ldr	r2, [r2, #4]
 8001208:	494f      	ldr	r1, [pc, #316]	; (8001348 <BSP_I2C1_Read+0x1a8>)
 800120a:	400a      	ands	r2, r1
 800120c:	605a      	str	r2, [r3, #4]

	// Start I2C transaction
	I2C1->CR2 |= I2C_CR2_START;
 800120e:	4b4b      	ldr	r3, [pc, #300]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001210:	4a4a      	ldr	r2, [pc, #296]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001212:	6852      	ldr	r2, [r2, #4]
 8001214:	2180      	movs	r1, #128	; 0x80
 8001216:	0189      	lsls	r1, r1, #6
 8001218:	430a      	orrs	r2, r1
 800121a:	605a      	str	r2, [r3, #4]

	// Wait for TXIS with timeout
	timeout = 100000;
 800121c:	4b4b      	ldr	r3, [pc, #300]	; (800134c <BSP_I2C1_Read+0x1ac>)
 800121e:	60fb      	str	r3, [r7, #12]
	while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 8001220:	e007      	b.n	8001232 <BSP_I2C1_Read+0x92>
	{
		timeout--;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	3b01      	subs	r3, #1
 8001226:	60fb      	str	r3, [r7, #12]
		if (timeout == 0) return 1;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <BSP_I2C1_Read+0x92>
 800122e:	2301      	movs	r3, #1
 8001230:	e080      	b.n	8001334 <BSP_I2C1_Read+0x194>
	while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 8001232:	4b42      	ldr	r3, [pc, #264]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	2202      	movs	r2, #2
 8001238:	4013      	ands	r3, r2
 800123a:	2b02      	cmp	r3, #2
 800123c:	d1f1      	bne.n	8001222 <BSP_I2C1_Read+0x82>
	}

	// Send Register address
	I2C1->TXDR = register_address;
 800123e:	4b3f      	ldr	r3, [pc, #252]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001240:	1dba      	adds	r2, r7, #6
 8001242:	7812      	ldrb	r2, [r2, #0]
 8001244:	629a      	str	r2, [r3, #40]	; 0x28

	// Wait for TC with timeout
	timeout = 100000;
 8001246:	4b41      	ldr	r3, [pc, #260]	; (800134c <BSP_I2C1_Read+0x1ac>)
 8001248:	60fb      	str	r3, [r7, #12]
	while (((I2C1->ISR) & I2C_ISR_TC) != I2C_ISR_TC)
 800124a:	e007      	b.n	800125c <BSP_I2C1_Read+0xbc>
	{
		timeout--;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	3b01      	subs	r3, #1
 8001250:	60fb      	str	r3, [r7, #12]
		if (timeout == 0) return 2;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <BSP_I2C1_Read+0xbc>
 8001258:	2302      	movs	r3, #2
 800125a:	e06b      	b.n	8001334 <BSP_I2C1_Read+0x194>
	while (((I2C1->ISR) & I2C_ISR_TC) != I2C_ISR_TC)
 800125c:	4b37      	ldr	r3, [pc, #220]	; (800133c <BSP_I2C1_Read+0x19c>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	2240      	movs	r2, #64	; 0x40
 8001262:	4013      	ands	r3, r2
 8001264:	2b40      	cmp	r3, #64	; 0x40
 8001266:	d1f1      	bne.n	800124c <BSP_I2C1_Read+0xac>
	}

	// Set I2C in Read mode
	I2C1->CR2 |= I2C_CR2_RD_WRN;
 8001268:	4b34      	ldr	r3, [pc, #208]	; (800133c <BSP_I2C1_Read+0x19c>)
 800126a:	4a34      	ldr	r2, [pc, #208]	; (800133c <BSP_I2C1_Read+0x19c>)
 800126c:	6852      	ldr	r2, [r2, #4]
 800126e:	2180      	movs	r1, #128	; 0x80
 8001270:	00c9      	lsls	r1, r1, #3
 8001272:	430a      	orrs	r2, r1
 8001274:	605a      	str	r2, [r3, #4]

	// Transfer NBYTES, no AUTOEND
	I2C1->CR2 &= ~I2C_CR2_NBYTES;
 8001276:	4b31      	ldr	r3, [pc, #196]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001278:	4a30      	ldr	r2, [pc, #192]	; (800133c <BSP_I2C1_Read+0x19c>)
 800127a:	6852      	ldr	r2, [r2, #4]
 800127c:	4931      	ldr	r1, [pc, #196]	; (8001344 <BSP_I2C1_Read+0x1a4>)
 800127e:	400a      	ands	r2, r1
 8001280:	605a      	str	r2, [r3, #4]
	I2C1->CR2 |= (nbytes <<16U);
 8001282:	4b2e      	ldr	r3, [pc, #184]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001284:	4a2d      	ldr	r2, [pc, #180]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001286:	6852      	ldr	r2, [r2, #4]
 8001288:	1d79      	adds	r1, r7, #5
 800128a:	7809      	ldrb	r1, [r1, #0]
 800128c:	0409      	lsls	r1, r1, #16
 800128e:	430a      	orrs	r2, r1
 8001290:	605a      	str	r2, [r3, #4]
	I2C1->CR2 &= ~I2C_CR2_AUTOEND;
 8001292:	4b2a      	ldr	r3, [pc, #168]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001294:	4a29      	ldr	r2, [pc, #164]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001296:	6852      	ldr	r2, [r2, #4]
 8001298:	492b      	ldr	r1, [pc, #172]	; (8001348 <BSP_I2C1_Read+0x1a8>)
 800129a:	400a      	ands	r2, r1
 800129c:	605a      	str	r2, [r3, #4]

	// Re-Start transaction
	I2C1->CR2 |= I2C_CR2_START;
 800129e:	4b27      	ldr	r3, [pc, #156]	; (800133c <BSP_I2C1_Read+0x19c>)
 80012a0:	4a26      	ldr	r2, [pc, #152]	; (800133c <BSP_I2C1_Read+0x19c>)
 80012a2:	6852      	ldr	r2, [r2, #4]
 80012a4:	2180      	movs	r1, #128	; 0x80
 80012a6:	0189      	lsls	r1, r1, #6
 80012a8:	430a      	orrs	r2, r1
 80012aa:	605a      	str	r2, [r3, #4]

	n = nbytes;
 80012ac:	230b      	movs	r3, #11
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	1d7a      	adds	r2, r7, #5
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]

	while (n>0)
 80012b6:	e01f      	b.n	80012f8 <BSP_I2C1_Read+0x158>
	{
		// Wait for RXNE with timeout
		timeout = 100000;
 80012b8:	4b24      	ldr	r3, [pc, #144]	; (800134c <BSP_I2C1_Read+0x1ac>)
 80012ba:	60fb      	str	r3, [r7, #12]
		while (((I2C1->ISR) & I2C_ISR_RXNE) != I2C_ISR_RXNE)
 80012bc:	e007      	b.n	80012ce <BSP_I2C1_Read+0x12e>
		{
			timeout--;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
			if (timeout == 0) return 3;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <BSP_I2C1_Read+0x12e>
 80012ca:	2303      	movs	r3, #3
 80012cc:	e032      	b.n	8001334 <BSP_I2C1_Read+0x194>
		while (((I2C1->ISR) & I2C_ISR_RXNE) != I2C_ISR_RXNE)
 80012ce:	4b1b      	ldr	r3, [pc, #108]	; (800133c <BSP_I2C1_Read+0x19c>)
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	2204      	movs	r2, #4
 80012d4:	4013      	ands	r3, r2
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	d1f1      	bne.n	80012be <BSP_I2C1_Read+0x11e>
		}

		// Store data into buffer
		*buffer = I2C1->RXDR;
 80012da:	4b18      	ldr	r3, [pc, #96]	; (800133c <BSP_I2C1_Read+0x19c>)
 80012dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	701a      	strb	r2, [r3, #0]
		buffer++;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	3301      	adds	r3, #1
 80012e8:	603b      	str	r3, [r7, #0]
		n--;
 80012ea:	230b      	movs	r3, #11
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	781a      	ldrb	r2, [r3, #0]
 80012f0:	230b      	movs	r3, #11
 80012f2:	18fb      	adds	r3, r7, r3
 80012f4:	3a01      	subs	r2, #1
 80012f6:	701a      	strb	r2, [r3, #0]
	while (n>0)
 80012f8:	230b      	movs	r3, #11
 80012fa:	18fb      	adds	r3, r7, r3
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d1da      	bne.n	80012b8 <BSP_I2C1_Read+0x118>
	}

	// Generate STOP condition
	I2C1->CR2 |= I2C_CR2_STOP;
 8001302:	4b0e      	ldr	r3, [pc, #56]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001304:	4a0d      	ldr	r2, [pc, #52]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001306:	6852      	ldr	r2, [r2, #4]
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	01c9      	lsls	r1, r1, #7
 800130c:	430a      	orrs	r2, r1
 800130e:	605a      	str	r2, [r3, #4]

	// Wait for STOPF with timeout
	timeout = 100000;
 8001310:	4b0e      	ldr	r3, [pc, #56]	; (800134c <BSP_I2C1_Read+0x1ac>)
 8001312:	60fb      	str	r3, [r7, #12]
	while (((I2C1->ISR) & I2C_ISR_STOPF) != I2C_ISR_STOPF)
 8001314:	e007      	b.n	8001326 <BSP_I2C1_Read+0x186>
	{
		timeout--;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	3b01      	subs	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
		if (timeout == 0) return 4;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d101      	bne.n	8001326 <BSP_I2C1_Read+0x186>
 8001322:	2304      	movs	r3, #4
 8001324:	e006      	b.n	8001334 <BSP_I2C1_Read+0x194>
	while (((I2C1->ISR) & I2C_ISR_STOPF) != I2C_ISR_STOPF)
 8001326:	4b05      	ldr	r3, [pc, #20]	; (800133c <BSP_I2C1_Read+0x19c>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	2220      	movs	r2, #32
 800132c:	4013      	ands	r3, r2
 800132e:	2b20      	cmp	r3, #32
 8001330:	d1f1      	bne.n	8001316 <BSP_I2C1_Read+0x176>
	}

	// Return success
	return 0;
 8001332:	2300      	movs	r3, #0
}
 8001334:	0018      	movs	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	b005      	add	sp, #20
 800133a:	bd90      	pop	{r4, r7, pc}
 800133c:	40005400 	.word	0x40005400
 8001340:	fffffbff 	.word	0xfffffbff
 8001344:	ff00ffff 	.word	0xff00ffff
 8001348:	fdffffff 	.word	0xfdffffff
 800134c:	000186a0 	.word	0x000186a0

08001350 <BSP_OLED_SEND_CMD>:


uint8_t	BSP_OLED_SEND_CMD( uint8_t command )
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	0002      	movs	r2, r0
 8001358:	1dfb      	adds	r3, r7, #7
 800135a:	701a      	strb	r2, [r3, #0]
		uint32_t 	timeout;	// Flag waiting timeout

		// Set device address
		I2C1->CR2 &= ~I2C_CR2_SADD_Msk;
 800135c:	4b38      	ldr	r3, [pc, #224]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800135e:	4a38      	ldr	r2, [pc, #224]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 8001360:	6852      	ldr	r2, [r2, #4]
 8001362:	0a92      	lsrs	r2, r2, #10
 8001364:	0292      	lsls	r2, r2, #10
 8001366:	605a      	str	r2, [r3, #4]
		I2C1->CR2 |= ((0x3C <<1U) <<I2C_CR2_SADD_Pos);
 8001368:	4b35      	ldr	r3, [pc, #212]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800136a:	4a35      	ldr	r2, [pc, #212]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800136c:	6852      	ldr	r2, [r2, #4]
 800136e:	2178      	movs	r1, #120	; 0x78
 8001370:	430a      	orrs	r2, r1
 8001372:	605a      	str	r2, [r3, #4]

		// Set I2C in Write mode
		I2C1->CR2 &= ~I2C_CR2_RD_WRN;
 8001374:	4b32      	ldr	r3, [pc, #200]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 8001376:	4a32      	ldr	r2, [pc, #200]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 8001378:	6852      	ldr	r2, [r2, #4]
 800137a:	4932      	ldr	r1, [pc, #200]	; (8001444 <BSP_OLED_SEND_CMD+0xf4>)
 800137c:	400a      	ands	r2, r1
 800137e:	605a      	str	r2, [r3, #4]

		// Transfer NBYTES, with AUTOEND
		I2C1->CR2 &= ~I2C_CR2_NBYTES;
 8001380:	4b2f      	ldr	r3, [pc, #188]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 8001382:	4a2f      	ldr	r2, [pc, #188]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 8001384:	6852      	ldr	r2, [r2, #4]
 8001386:	4930      	ldr	r1, [pc, #192]	; (8001448 <BSP_OLED_SEND_CMD+0xf8>)
 8001388:	400a      	ands	r2, r1
 800138a:	605a      	str	r2, [r3, #4]
		I2C1->CR2 |= (2 <<16U);
 800138c:	4b2c      	ldr	r3, [pc, #176]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800138e:	4a2c      	ldr	r2, [pc, #176]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 8001390:	6852      	ldr	r2, [r2, #4]
 8001392:	2180      	movs	r1, #128	; 0x80
 8001394:	0289      	lsls	r1, r1, #10
 8001396:	430a      	orrs	r2, r1
 8001398:	605a      	str	r2, [r3, #4]
		I2C1->CR2 |= I2C_CR2_AUTOEND;
 800139a:	4b29      	ldr	r3, [pc, #164]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800139c:	4a28      	ldr	r2, [pc, #160]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800139e:	6852      	ldr	r2, [r2, #4]
 80013a0:	2180      	movs	r1, #128	; 0x80
 80013a2:	0489      	lsls	r1, r1, #18
 80013a4:	430a      	orrs	r2, r1
 80013a6:	605a      	str	r2, [r3, #4]

		// Clear STOPF flag
		I2C1->ICR |= I2C_ICR_STOPCF;
 80013a8:	4b25      	ldr	r3, [pc, #148]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 80013aa:	4a25      	ldr	r2, [pc, #148]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 80013ac:	69d2      	ldr	r2, [r2, #28]
 80013ae:	2120      	movs	r1, #32
 80013b0:	430a      	orrs	r2, r1
 80013b2:	61da      	str	r2, [r3, #28]

		// Start I2C transaction
		I2C1->CR2 |= I2C_CR2_START;
 80013b4:	4b22      	ldr	r3, [pc, #136]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 80013b6:	4a22      	ldr	r2, [pc, #136]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 80013b8:	6852      	ldr	r2, [r2, #4]
 80013ba:	2180      	movs	r1, #128	; 0x80
 80013bc:	0189      	lsls	r1, r1, #6
 80013be:	430a      	orrs	r2, r1
 80013c0:	605a      	str	r2, [r3, #4]

		// Wait for TXIS with timeout
		timeout = 100000;
 80013c2:	4b22      	ldr	r3, [pc, #136]	; (800144c <BSP_OLED_SEND_CMD+0xfc>)
 80013c4:	60fb      	str	r3, [r7, #12]
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 80013c6:	e007      	b.n	80013d8 <BSP_OLED_SEND_CMD+0x88>
		{
			timeout--;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	3b01      	subs	r3, #1
 80013cc:	60fb      	str	r3, [r7, #12]
			if (timeout == 0) return 1;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d101      	bne.n	80013d8 <BSP_OLED_SEND_CMD+0x88>
 80013d4:	2301      	movs	r3, #1
 80013d6:	e02f      	b.n	8001438 <BSP_OLED_SEND_CMD+0xe8>
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 80013d8:	4b19      	ldr	r3, [pc, #100]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	2202      	movs	r2, #2
 80013de:	4013      	ands	r3, r2
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d1f1      	bne.n	80013c8 <BSP_OLED_SEND_CMD+0x78>
		}

		// Send command code
		I2C1->TXDR = 0x80;
 80013e4:	4b16      	ldr	r3, [pc, #88]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 80013e6:	2280      	movs	r2, #128	; 0x80
 80013e8:	629a      	str	r2, [r3, #40]	; 0x28

		// Wait for TXIS with timeout
		timeout = 100000;
 80013ea:	4b18      	ldr	r3, [pc, #96]	; (800144c <BSP_OLED_SEND_CMD+0xfc>)
 80013ec:	60fb      	str	r3, [r7, #12]
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 80013ee:	e007      	b.n	8001400 <BSP_OLED_SEND_CMD+0xb0>
		{
			timeout--;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3b01      	subs	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
			if (timeout == 0) return 2;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d101      	bne.n	8001400 <BSP_OLED_SEND_CMD+0xb0>
 80013fc:	2302      	movs	r3, #2
 80013fe:	e01b      	b.n	8001438 <BSP_OLED_SEND_CMD+0xe8>
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	2202      	movs	r2, #2
 8001406:	4013      	ands	r3, r2
 8001408:	2b02      	cmp	r3, #2
 800140a:	d1f1      	bne.n	80013f0 <BSP_OLED_SEND_CMD+0xa0>
		}

		// Send data
		I2C1->TXDR = command;
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800140e:	1dfa      	adds	r2, r7, #7
 8001410:	7812      	ldrb	r2, [r2, #0]
 8001412:	629a      	str	r2, [r3, #40]	; 0x28

		// Wait for STOPF with timeout
		timeout = 100000;
 8001414:	4b0d      	ldr	r3, [pc, #52]	; (800144c <BSP_OLED_SEND_CMD+0xfc>)
 8001416:	60fb      	str	r3, [r7, #12]
		while (((I2C1->ISR) & I2C_ISR_STOPF) != I2C_ISR_STOPF)
 8001418:	e007      	b.n	800142a <BSP_OLED_SEND_CMD+0xda>
		{
			timeout--;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	3b01      	subs	r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
			if (timeout == 0) return 3;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <BSP_OLED_SEND_CMD+0xda>
 8001426:	2303      	movs	r3, #3
 8001428:	e006      	b.n	8001438 <BSP_OLED_SEND_CMD+0xe8>
		while (((I2C1->ISR) & I2C_ISR_STOPF) != I2C_ISR_STOPF)
 800142a:	4b05      	ldr	r3, [pc, #20]	; (8001440 <BSP_OLED_SEND_CMD+0xf0>)
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	2220      	movs	r2, #32
 8001430:	4013      	ands	r3, r2
 8001432:	2b20      	cmp	r3, #32
 8001434:	d1f1      	bne.n	800141a <BSP_OLED_SEND_CMD+0xca>
		}

		// Return success
		return 0;
 8001436:	2300      	movs	r3, #0
}
 8001438:	0018      	movs	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	b004      	add	sp, #16
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40005400 	.word	0x40005400
 8001444:	fffffbff 	.word	0xfffffbff
 8001448:	ff00ffff 	.word	0xff00ffff
 800144c:	000186a0 	.word	0x000186a0

08001450 <BSP_OLED_SEND_CHAR>:


uint8_t	BSP_OLED_SEND_CHAR( uint8_t command )
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	0002      	movs	r2, r0
 8001458:	1dfb      	adds	r3, r7, #7
 800145a:	701a      	strb	r2, [r3, #0]
		uint32_t 	timeout;	// Flag waiting timeout

		// Set device address
		I2C1->CR2 &= ~I2C_CR2_SADD_Msk;
 800145c:	4b38      	ldr	r3, [pc, #224]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800145e:	4a38      	ldr	r2, [pc, #224]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 8001460:	6852      	ldr	r2, [r2, #4]
 8001462:	0a92      	lsrs	r2, r2, #10
 8001464:	0292      	lsls	r2, r2, #10
 8001466:	605a      	str	r2, [r3, #4]
		I2C1->CR2 |= ((0x3C <<1U) <<I2C_CR2_SADD_Pos);
 8001468:	4b35      	ldr	r3, [pc, #212]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800146a:	4a35      	ldr	r2, [pc, #212]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800146c:	6852      	ldr	r2, [r2, #4]
 800146e:	2178      	movs	r1, #120	; 0x78
 8001470:	430a      	orrs	r2, r1
 8001472:	605a      	str	r2, [r3, #4]

		// Set I2C in Write mode
		I2C1->CR2 &= ~I2C_CR2_RD_WRN;
 8001474:	4b32      	ldr	r3, [pc, #200]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 8001476:	4a32      	ldr	r2, [pc, #200]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 8001478:	6852      	ldr	r2, [r2, #4]
 800147a:	4932      	ldr	r1, [pc, #200]	; (8001544 <BSP_OLED_SEND_CHAR+0xf4>)
 800147c:	400a      	ands	r2, r1
 800147e:	605a      	str	r2, [r3, #4]

		// Transfer NBYTES, with AUTOEND
		I2C1->CR2 &= ~I2C_CR2_NBYTES;
 8001480:	4b2f      	ldr	r3, [pc, #188]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 8001482:	4a2f      	ldr	r2, [pc, #188]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 8001484:	6852      	ldr	r2, [r2, #4]
 8001486:	4930      	ldr	r1, [pc, #192]	; (8001548 <BSP_OLED_SEND_CHAR+0xf8>)
 8001488:	400a      	ands	r2, r1
 800148a:	605a      	str	r2, [r3, #4]
		I2C1->CR2 |= (2 <<16U);
 800148c:	4b2c      	ldr	r3, [pc, #176]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800148e:	4a2c      	ldr	r2, [pc, #176]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 8001490:	6852      	ldr	r2, [r2, #4]
 8001492:	2180      	movs	r1, #128	; 0x80
 8001494:	0289      	lsls	r1, r1, #10
 8001496:	430a      	orrs	r2, r1
 8001498:	605a      	str	r2, [r3, #4]
		I2C1->CR2 |= I2C_CR2_AUTOEND;
 800149a:	4b29      	ldr	r3, [pc, #164]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800149c:	4a28      	ldr	r2, [pc, #160]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800149e:	6852      	ldr	r2, [r2, #4]
 80014a0:	2180      	movs	r1, #128	; 0x80
 80014a2:	0489      	lsls	r1, r1, #18
 80014a4:	430a      	orrs	r2, r1
 80014a6:	605a      	str	r2, [r3, #4]

		// Clear STOPF flag
		I2C1->ICR |= I2C_ICR_STOPCF;
 80014a8:	4b25      	ldr	r3, [pc, #148]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 80014aa:	4a25      	ldr	r2, [pc, #148]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 80014ac:	69d2      	ldr	r2, [r2, #28]
 80014ae:	2120      	movs	r1, #32
 80014b0:	430a      	orrs	r2, r1
 80014b2:	61da      	str	r2, [r3, #28]

		// Start I2C transaction
		I2C1->CR2 |= I2C_CR2_START;
 80014b4:	4b22      	ldr	r3, [pc, #136]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 80014b6:	4a22      	ldr	r2, [pc, #136]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 80014b8:	6852      	ldr	r2, [r2, #4]
 80014ba:	2180      	movs	r1, #128	; 0x80
 80014bc:	0189      	lsls	r1, r1, #6
 80014be:	430a      	orrs	r2, r1
 80014c0:	605a      	str	r2, [r3, #4]

		// Wait for TXIS with timeout
		timeout = 100000;
 80014c2:	4b22      	ldr	r3, [pc, #136]	; (800154c <BSP_OLED_SEND_CHAR+0xfc>)
 80014c4:	60fb      	str	r3, [r7, #12]
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 80014c6:	e007      	b.n	80014d8 <BSP_OLED_SEND_CHAR+0x88>
		{
			timeout--;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	60fb      	str	r3, [r7, #12]
			if (timeout == 0) return 1;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <BSP_OLED_SEND_CHAR+0x88>
 80014d4:	2301      	movs	r3, #1
 80014d6:	e02f      	b.n	8001538 <BSP_OLED_SEND_CHAR+0xe8>
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 80014d8:	4b19      	ldr	r3, [pc, #100]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	2202      	movs	r2, #2
 80014de:	4013      	ands	r3, r2
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d1f1      	bne.n	80014c8 <BSP_OLED_SEND_CHAR+0x78>
		}

		// Send command code
		I2C1->TXDR = 0x40;
 80014e4:	4b16      	ldr	r3, [pc, #88]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 80014e6:	2240      	movs	r2, #64	; 0x40
 80014e8:	629a      	str	r2, [r3, #40]	; 0x28

		// Wait for TXIS with timeout
		timeout = 100000;
 80014ea:	4b18      	ldr	r3, [pc, #96]	; (800154c <BSP_OLED_SEND_CHAR+0xfc>)
 80014ec:	60fb      	str	r3, [r7, #12]
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 80014ee:	e007      	b.n	8001500 <BSP_OLED_SEND_CHAR+0xb0>
		{
			timeout--;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
			if (timeout == 0) return 2;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d101      	bne.n	8001500 <BSP_OLED_SEND_CHAR+0xb0>
 80014fc:	2302      	movs	r3, #2
 80014fe:	e01b      	b.n	8001538 <BSP_OLED_SEND_CHAR+0xe8>
		while (((I2C1->ISR) & I2C_ISR_TXIS) != I2C_ISR_TXIS)
 8001500:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	2202      	movs	r2, #2
 8001506:	4013      	ands	r3, r2
 8001508:	2b02      	cmp	r3, #2
 800150a:	d1f1      	bne.n	80014f0 <BSP_OLED_SEND_CHAR+0xa0>
		}

		// Send data
		I2C1->TXDR = command;
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800150e:	1dfa      	adds	r2, r7, #7
 8001510:	7812      	ldrb	r2, [r2, #0]
 8001512:	629a      	str	r2, [r3, #40]	; 0x28

		// Wait for STOPF with timeout
		timeout = 100000;
 8001514:	4b0d      	ldr	r3, [pc, #52]	; (800154c <BSP_OLED_SEND_CHAR+0xfc>)
 8001516:	60fb      	str	r3, [r7, #12]
		while (((I2C1->ISR) & I2C_ISR_STOPF) != I2C_ISR_STOPF)
 8001518:	e007      	b.n	800152a <BSP_OLED_SEND_CHAR+0xda>
		{
			timeout--;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	3b01      	subs	r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
			if (timeout == 0) return 3;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <BSP_OLED_SEND_CHAR+0xda>
 8001526:	2303      	movs	r3, #3
 8001528:	e006      	b.n	8001538 <BSP_OLED_SEND_CHAR+0xe8>
		while (((I2C1->ISR) & I2C_ISR_STOPF) != I2C_ISR_STOPF)
 800152a:	4b05      	ldr	r3, [pc, #20]	; (8001540 <BSP_OLED_SEND_CHAR+0xf0>)
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	2220      	movs	r2, #32
 8001530:	4013      	ands	r3, r2
 8001532:	2b20      	cmp	r3, #32
 8001534:	d1f1      	bne.n	800151a <BSP_OLED_SEND_CHAR+0xca>
		}

		// Return success
		return 0;
 8001536:	2300      	movs	r3, #0
}
 8001538:	0018      	movs	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	b004      	add	sp, #16
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40005400 	.word	0x40005400
 8001544:	fffffbff 	.word	0xfffffbff
 8001548:	ff00ffff 	.word	0xff00ffff
 800154c:	000186a0 	.word	0x000186a0

08001550 <BSP_OLED_Init>:
#include "delay.h"

#define I2C_TIMEOUT	5000;

void BSP_OLED_Init()
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	BSP_DELAY_ms(10);
 8001554:	200a      	movs	r0, #10
 8001556:	f7ff fd8d 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_DISPLAYOFF);
 800155a:	20ae      	movs	r0, #174	; 0xae
 800155c:	f7ff fef8 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001560:	2032      	movs	r0, #50	; 0x32
 8001562:	f7ff fd87 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETDISPLAYCLOCKDIV);
 8001566:	20d5      	movs	r0, #213	; 0xd5
 8001568:	f7ff fef2 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x80);
 800156c:	2080      	movs	r0, #128	; 0x80
 800156e:	f7ff feef 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001572:	2032      	movs	r0, #50	; 0x32
 8001574:	f7ff fd7e 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETMULTIPLEX);
 8001578:	20a8      	movs	r0, #168	; 0xa8
 800157a:	f7ff fee9 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(SSD1306_LCDHEIGHT - 1);
 800157e:	203f      	movs	r0, #63	; 0x3f
 8001580:	f7ff fee6 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001584:	2032      	movs	r0, #50	; 0x32
 8001586:	f7ff fd75 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETDISPLAYOFFSET);
 800158a:	20d3      	movs	r0, #211	; 0xd3
 800158c:	f7ff fee0 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x00);
 8001590:	2000      	movs	r0, #0
 8001592:	f7ff fedd 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001596:	2032      	movs	r0, #50	; 0x32
 8001598:	f7ff fd6c 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETSTARTLINE | 0x0);
 800159c:	2040      	movs	r0, #64	; 0x40
 800159e:	f7ff fed7 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 80015a2:	2032      	movs	r0, #50	; 0x32
 80015a4:	f7ff fd66 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_CHARGEPUMP);
 80015a8:	208d      	movs	r0, #141	; 0x8d
 80015aa:	f7ff fed1 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x14);						// 0x10 -> External Vcc, 0x14 -> Internal Vcc
 80015ae:	2014      	movs	r0, #20
 80015b0:	f7ff fece 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 80015b4:	2032      	movs	r0, #50	; 0x32
 80015b6:	f7ff fd5d 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_MEMORYMODE);
 80015ba:	2020      	movs	r0, #32
 80015bc:	f7ff fec8 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x00);
 80015c0:	2000      	movs	r0, #0
 80015c2:	f7ff fec5 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 80015c6:	2032      	movs	r0, #50	; 0x32
 80015c8:	f7ff fd54 	bl	8001074 <BSP_DELAY_ms>

	//OLED_SendCommand(SSD1306_SEGREMAP);
	BSP_OLED_SEND_CMD(0xA1);
 80015cc:	20a1      	movs	r0, #161	; 0xa1
 80015ce:	f7ff febf 	bl	8001350 <BSP_OLED_SEND_CMD>

	BSP_OLED_SEND_CMD(SSD1306_COMSCANDEC);
 80015d2:	20c8      	movs	r0, #200	; 0xc8
 80015d4:	f7ff febc 	bl	8001350 <BSP_OLED_SEND_CMD>
	//OLED_SendCommand(SSD1306_COMSCANINC);

	BSP_DELAY_ms(50);
 80015d8:	2032      	movs	r0, #50	; 0x32
 80015da:	f7ff fd4b 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETCOMPINS);
 80015de:	20da      	movs	r0, #218	; 0xda
 80015e0:	f7ff feb6 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x12);
 80015e4:	2012      	movs	r0, #18
 80015e6:	f7ff feb3 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 80015ea:	2032      	movs	r0, #50	; 0x32
 80015ec:	f7ff fd42 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETCONTRAST);
 80015f0:	2081      	movs	r0, #129	; 0x81
 80015f2:	f7ff fead 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0xCF);						// 0x9F -> External Vcc, 0xCF -> Internal Vcc
 80015f6:	20cf      	movs	r0, #207	; 0xcf
 80015f8:	f7ff feaa 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 80015fc:	2032      	movs	r0, #50	; 0x32
 80015fe:	f7ff fd39 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETPRECHARGE);
 8001602:	20d9      	movs	r0, #217	; 0xd9
 8001604:	f7ff fea4 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0xF1);						// 0x22 -> External Vcc, 0xF1 -> Internal Vcc
 8001608:	20f1      	movs	r0, #241	; 0xf1
 800160a:	f7ff fea1 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 800160e:	2032      	movs	r0, #50	; 0x32
 8001610:	f7ff fd30 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_SETVCOMDETECT);
 8001614:	20db      	movs	r0, #219	; 0xdb
 8001616:	f7ff fe9b 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x40);
 800161a:	2040      	movs	r0, #64	; 0x40
 800161c:	f7ff fe98 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001620:	2032      	movs	r0, #50	; 0x32
 8001622:	f7ff fd27 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_DISPLAYALLON_RESUME);
 8001626:	20a4      	movs	r0, #164	; 0xa4
 8001628:	f7ff fe92 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 800162c:	2032      	movs	r0, #50	; 0x32
 800162e:	f7ff fd21 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_NORMALDISPLAY );
 8001632:	20a6      	movs	r0, #166	; 0xa6
 8001634:	f7ff fe8c 	bl	8001350 <BSP_OLED_SEND_CMD>
	//OLED_SendCommand(SSD1306_INVERTDISPLAY);
	BSP_DELAY_ms(50);
 8001638:	2032      	movs	r0, #50	; 0x32
 800163a:	f7ff fd1b 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_DEACTIVATE_SCROLL);
 800163e:	202e      	movs	r0, #46	; 0x2e
 8001640:	f7ff fe86 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001644:	2032      	movs	r0, #50	; 0x32
 8001646:	f7ff fd15 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(0x40);            	//Set Display Start line = 0
 800164a:	2040      	movs	r0, #64	; 0x40
 800164c:	f7ff fe80 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001650:	2032      	movs	r0, #50	; 0x32
 8001652:	f7ff fd0f 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(0xB0);            	//Set Display Start Page = 0
 8001656:	20b0      	movs	r0, #176	; 0xb0
 8001658:	f7ff fe7a 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 800165c:	2032      	movs	r0, #50	; 0x32
 800165e:	f7ff fd09 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_Clear();					// Clear Display
 8001662:	f000 f817 	bl	8001694 <BSP_OLED_Clear>
	BSP_DELAY_ms(50);
 8001666:	2032      	movs	r0, #50	; 0x32
 8001668:	f7ff fd04 	bl	8001074 <BSP_DELAY_ms>

	BSP_OLED_SEND_CMD(SSD1306_DISPLAYON);
 800166c:	20af      	movs	r0, #175	; 0xaf
 800166e:	f7ff fe6f 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001672:	2032      	movs	r0, #50	; 0x32
 8001674:	f7ff fcfe 	bl	8001074 <BSP_DELAY_ms>
}
 8001678:	46c0      	nop			; (mov r8, r8)
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <BSP_OLED_Off>:

void BSP_OLED_Off(void)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	af00      	add	r7, sp, #0
	BSP_OLED_SEND_CMD(0xAE);			   // Display OFF
 8001682:	20ae      	movs	r0, #174	; 0xae
 8001684:	f7ff fe64 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_DELAY_ms(50);
 8001688:	2032      	movs	r0, #50	; 0x32
 800168a:	f7ff fcf3 	bl	8001074 <BSP_DELAY_ms>
}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <BSP_OLED_Clear>:

void BSP_OLED_Clear(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
  unsigned char i,k;

  for(k=0;k<8;k++)
 800169a:	1dbb      	adds	r3, r7, #6
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
 80016a0:	e01b      	b.n	80016da <BSP_OLED_Clear+0x46>
  {
	  BSP_OLED_setXY(k,0);
 80016a2:	1dbb      	adds	r3, r7, #6
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2100      	movs	r1, #0
 80016a8:	0018      	movs	r0, r3
 80016aa:	f000 f81e 	bl	80016ea <BSP_OLED_setXY>
	  for(i=0;i<128;i++)
 80016ae:	1dfb      	adds	r3, r7, #7
 80016b0:	2200      	movs	r2, #0
 80016b2:	701a      	strb	r2, [r3, #0]
 80016b4:	e007      	b.n	80016c6 <BSP_OLED_Clear+0x32>
	  {
		  BSP_OLED_SEND_CHAR(0);         //clear all COL
 80016b6:	2000      	movs	r0, #0
 80016b8:	f7ff feca 	bl	8001450 <BSP_OLED_SEND_CHAR>
	  for(i=0;i<128;i++)
 80016bc:	1dfb      	adds	r3, r7, #7
 80016be:	781a      	ldrb	r2, [r3, #0]
 80016c0:	1dfb      	adds	r3, r7, #7
 80016c2:	3201      	adds	r2, #1
 80016c4:	701a      	strb	r2, [r3, #0]
 80016c6:	1dfb      	adds	r3, r7, #7
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	b25b      	sxtb	r3, r3
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	daf2      	bge.n	80016b6 <BSP_OLED_Clear+0x22>
  for(k=0;k<8;k++)
 80016d0:	1dbb      	adds	r3, r7, #6
 80016d2:	781a      	ldrb	r2, [r3, #0]
 80016d4:	1dbb      	adds	r3, r7, #6
 80016d6:	3201      	adds	r2, #1
 80016d8:	701a      	strb	r2, [r3, #0]
 80016da:	1dbb      	adds	r3, r7, #6
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b07      	cmp	r3, #7
 80016e0:	d9df      	bls.n	80016a2 <BSP_OLED_Clear+0xe>
	  }
  }
}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b002      	add	sp, #8
 80016e8:	bd80      	pop	{r7, pc}

080016ea <BSP_OLED_setXY>:

void BSP_OLED_setXY(uint8_t row, uint8_t col)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	0002      	movs	r2, r0
 80016f2:	1dfb      	adds	r3, r7, #7
 80016f4:	701a      	strb	r2, [r3, #0]
 80016f6:	1dbb      	adds	r3, r7, #6
 80016f8:	1c0a      	adds	r2, r1, #0
 80016fa:	701a      	strb	r2, [r3, #0]
	BSP_OLED_SEND_CMD(0xb0+row);         		//set page address
 80016fc:	1dfb      	adds	r3, r7, #7
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	3b50      	subs	r3, #80	; 0x50
 8001702:	b2db      	uxtb	r3, r3
 8001704:	0018      	movs	r0, r3
 8001706:	f7ff fe23 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x00+(8*col&0x0f));       	//set low col address
 800170a:	1dbb      	adds	r3, r7, #6
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2208      	movs	r2, #8
 8001714:	4013      	ands	r3, r2
 8001716:	b2db      	uxtb	r3, r3
 8001718:	0018      	movs	r0, r3
 800171a:	f7ff fe19 	bl	8001350 <BSP_OLED_SEND_CMD>
	BSP_OLED_SEND_CMD(0x10+((8*col>>4)&0x0f));  	//set high col address
 800171e:	1dbb      	adds	r3, r7, #6
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	111b      	asrs	r3, r3, #4
 8001726:	b2db      	uxtb	r3, r3
 8001728:	220f      	movs	r2, #15
 800172a:	4013      	ands	r3, r2
 800172c:	b2db      	uxtb	r3, r3
 800172e:	3310      	adds	r3, #16
 8001730:	b2db      	uxtb	r3, r3
 8001732:	0018      	movs	r0, r3
 8001734:	f7ff fe0c 	bl	8001350 <BSP_OLED_SEND_CMD>
}
 8001738:	46c0      	nop			; (mov r8, r8)
 800173a:	46bd      	mov	sp, r7
 800173c:	b002      	add	sp, #8
 800173e:	bd80      	pop	{r7, pc}

08001740 <BSP_OLED_PrintChar>:


void BSP_OLED_PrintChar(uint8_t byte)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	0002      	movs	r2, r0
 8001748:	1dfb      	adds	r3, r7, #7
 800174a:	701a      	strb	r2, [r3, #0]
	uint8_t	j;

	for (j=0; j<5; j++)
 800174c:	230f      	movs	r3, #15
 800174e:	18fb      	adds	r3, r7, r3
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]
 8001754:	e014      	b.n	8001780 <BSP_OLED_PrintChar+0x40>
	{
		BSP_OLED_SEND_CHAR(font5x8[(5*byte)+j]);
 8001756:	1dfb      	adds	r3, r7, #7
 8001758:	781a      	ldrb	r2, [r3, #0]
 800175a:	0013      	movs	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	189a      	adds	r2, r3, r2
 8001760:	230f      	movs	r3, #15
 8001762:	18fb      	adds	r3, r7, r3
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	18d3      	adds	r3, r2, r3
 8001768:	4a0b      	ldr	r2, [pc, #44]	; (8001798 <BSP_OLED_PrintChar+0x58>)
 800176a:	5cd3      	ldrb	r3, [r2, r3]
 800176c:	0018      	movs	r0, r3
 800176e:	f7ff fe6f 	bl	8001450 <BSP_OLED_SEND_CHAR>
	for (j=0; j<5; j++)
 8001772:	230f      	movs	r3, #15
 8001774:	18fb      	adds	r3, r7, r3
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	230f      	movs	r3, #15
 800177a:	18fb      	adds	r3, r7, r3
 800177c:	3201      	adds	r2, #1
 800177e:	701a      	strb	r2, [r3, #0]
 8001780:	230f      	movs	r3, #15
 8001782:	18fb      	adds	r3, r7, r3
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b04      	cmp	r3, #4
 8001788:	d9e5      	bls.n	8001756 <BSP_OLED_PrintChar+0x16>
	}
	BSP_OLED_SEND_CHAR(0x00);						// Space between chars
 800178a:	2000      	movs	r0, #0
 800178c:	f7ff fe60 	bl	8001450 <BSP_OLED_SEND_CHAR>
}
 8001790:	46c0      	nop			; (mov r8, r8)
 8001792:	46bd      	mov	sp, r7
 8001794:	b004      	add	sp, #16
 8001796:	bd80      	pop	{r7, pc}
 8001798:	08002914 	.word	0x08002914

0800179c <BSP_OLED_SendStr>:

void BSP_OLED_SendStr(uint8_t *string)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
	uint8_t j;

	while (*string)
 80017a4:	e025      	b.n	80017f2 <BSP_OLED_SendStr+0x56>
	{
		for (j=0; j<5; j++)
 80017a6:	230f      	movs	r3, #15
 80017a8:	18fb      	adds	r3, r7, r3
 80017aa:	2200      	movs	r2, #0
 80017ac:	701a      	strb	r2, [r3, #0]
 80017ae:	e015      	b.n	80017dc <BSP_OLED_SendStr+0x40>
		{
			BSP_OLED_SEND_CHAR(font5x8[(*string*5)+j]);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	001a      	movs	r2, r3
 80017b6:	0013      	movs	r3, r2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	189a      	adds	r2, r3, r2
 80017bc:	230f      	movs	r3, #15
 80017be:	18fb      	adds	r3, r7, r3
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	18d3      	adds	r3, r2, r3
 80017c4:	4a0f      	ldr	r2, [pc, #60]	; (8001804 <BSP_OLED_SendStr+0x68>)
 80017c6:	5cd3      	ldrb	r3, [r2, r3]
 80017c8:	0018      	movs	r0, r3
 80017ca:	f7ff fe41 	bl	8001450 <BSP_OLED_SEND_CHAR>
		for (j=0; j<5; j++)
 80017ce:	230f      	movs	r3, #15
 80017d0:	18fb      	adds	r3, r7, r3
 80017d2:	781a      	ldrb	r2, [r3, #0]
 80017d4:	230f      	movs	r3, #15
 80017d6:	18fb      	adds	r3, r7, r3
 80017d8:	3201      	adds	r2, #1
 80017da:	701a      	strb	r2, [r3, #0]
 80017dc:	230f      	movs	r3, #15
 80017de:	18fb      	adds	r3, r7, r3
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	d9e4      	bls.n	80017b0 <BSP_OLED_SendStr+0x14>
		}
		BSP_OLED_SEND_CHAR(0x00);						// Space between chars
 80017e6:	2000      	movs	r0, #0
 80017e8:	f7ff fe32 	bl	8001450 <BSP_OLED_SEND_CHAR>
		string++;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3301      	adds	r3, #1
 80017f0:	607b      	str	r3, [r7, #4]
	while (*string)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1d5      	bne.n	80017a6 <BSP_OLED_SendStr+0xa>
	}
}
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b004      	add	sp, #16
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	08002914 	.word	0x08002914

08001808 <BSP_ULTRASONIC_ADC_INIT>:
 *      Author: cyril
 */
#include "ultrason.h"

void BSP_ULTRASONIC_ADC_INIT()
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
	//set timer to trig ADC conversion
	RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;
 800180c:	4b3b      	ldr	r3, [pc, #236]	; (80018fc <BSP_ULTRASONIC_ADC_INIT+0xf4>)
 800180e:	4a3b      	ldr	r2, [pc, #236]	; (80018fc <BSP_ULTRASONIC_ADC_INIT+0xf4>)
 8001810:	6992      	ldr	r2, [r2, #24]
 8001812:	2180      	movs	r1, #128	; 0x80
 8001814:	0249      	lsls	r1, r1, #9
 8001816:	430a      	orrs	r2, r1
 8001818:	619a      	str	r2, [r3, #24]

	TIM15->CR1 = 0x0000;
 800181a:	4b39      	ldr	r3, [pc, #228]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
	TIM15->CR2 = 0x0000;
 8001820:	4b37      	ldr	r3, [pc, #220]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 8001822:	2200      	movs	r2, #0
 8001824:	605a      	str	r2, [r3, #4]

	TIM15->PSC = (uint16_t) 48 -1;
 8001826:	4b36      	ldr	r3, [pc, #216]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 8001828:	222f      	movs	r2, #47	; 0x2f
 800182a:	629a      	str	r2, [r3, #40]	; 0x28

	TIM15->ARR = (uint16_t) 1000 -1;
 800182c:	4b34      	ldr	r3, [pc, #208]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 800182e:	4a35      	ldr	r2, [pc, #212]	; (8001904 <BSP_ULTRASONIC_ADC_INIT+0xfc>)
 8001830:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM15->CR1 |= TIM_CR1_ARPE;
 8001832:	4b33      	ldr	r3, [pc, #204]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 8001834:	4a32      	ldr	r2, [pc, #200]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 8001836:	6812      	ldr	r2, [r2, #0]
 8001838:	2180      	movs	r1, #128	; 0x80
 800183a:	430a      	orrs	r2, r1
 800183c:	601a      	str	r2, [r3, #0]

	TIM15->CR2 |= (0x02 <<TIM_CR2_MMS_Pos);
 800183e:	4b30      	ldr	r3, [pc, #192]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 8001840:	4a2f      	ldr	r2, [pc, #188]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 8001842:	6852      	ldr	r2, [r2, #4]
 8001844:	2120      	movs	r1, #32
 8001846:	430a      	orrs	r2, r1
 8001848:	605a      	str	r2, [r3, #4]

	TIM15->CR1 |= TIM_CR1_CEN;
 800184a:	4b2d      	ldr	r3, [pc, #180]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 800184c:	4a2c      	ldr	r2, [pc, #176]	; (8001900 <BSP_ULTRASONIC_ADC_INIT+0xf8>)
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	2101      	movs	r1, #1
 8001852:	430a      	orrs	r2, r1
 8001854:	601a      	str	r2, [r3, #0]

	// Enable GPIOC clock
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8001856:	4b29      	ldr	r3, [pc, #164]	; (80018fc <BSP_ULTRASONIC_ADC_INIT+0xf4>)
 8001858:	4a28      	ldr	r2, [pc, #160]	; (80018fc <BSP_ULTRASONIC_ADC_INIT+0xf4>)
 800185a:	6952      	ldr	r2, [r2, #20]
 800185c:	2180      	movs	r1, #128	; 0x80
 800185e:	0309      	lsls	r1, r1, #12
 8001860:	430a      	orrs	r2, r1
 8001862:	615a      	str	r2, [r3, #20]

	// Configure pin PC1 as analog
	GPIOC->MODER &= ~(GPIO_MODER_MODER1_Msk);
 8001864:	4b28      	ldr	r3, [pc, #160]	; (8001908 <BSP_ULTRASONIC_ADC_INIT+0x100>)
 8001866:	4a28      	ldr	r2, [pc, #160]	; (8001908 <BSP_ULTRASONIC_ADC_INIT+0x100>)
 8001868:	6812      	ldr	r2, [r2, #0]
 800186a:	210c      	movs	r1, #12
 800186c:	438a      	bics	r2, r1
 800186e:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= (0x03 <<GPIO_MODER_MODER1_Pos);
 8001870:	4b25      	ldr	r3, [pc, #148]	; (8001908 <BSP_ULTRASONIC_ADC_INIT+0x100>)
 8001872:	4a25      	ldr	r2, [pc, #148]	; (8001908 <BSP_ULTRASONIC_ADC_INIT+0x100>)
 8001874:	6812      	ldr	r2, [r2, #0]
 8001876:	210c      	movs	r1, #12
 8001878:	430a      	orrs	r2, r1
 800187a:	601a      	str	r2, [r3, #0]

	// Enable ADC clock
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800187c:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <BSP_ULTRASONIC_ADC_INIT+0xf4>)
 800187e:	4a1f      	ldr	r2, [pc, #124]	; (80018fc <BSP_ULTRASONIC_ADC_INIT+0xf4>)
 8001880:	6992      	ldr	r2, [r2, #24]
 8001882:	2180      	movs	r1, #128	; 0x80
 8001884:	0089      	lsls	r1, r1, #2
 8001886:	430a      	orrs	r2, r1
 8001888:	619a      	str	r2, [r3, #24]

	// Reset ADC configuration
	ADC1->CR 	= 0x00000000;
 800188a:	4b20      	ldr	r3, [pc, #128]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
	ADC1->CFGR1  = 0x00000000;
 8001890:	4b1e      	ldr	r3, [pc, #120]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
	ADC1->CFGR2  = 0x00000000;
 8001896:	4b1d      	ldr	r3, [pc, #116]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
	ADC1->CHSELR = 0x00000000;
 800189c:	4b1b      	ldr	r3, [pc, #108]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 800189e:	2200      	movs	r2, #0
 80018a0:	629a      	str	r2, [r3, #40]	; 0x28

	// Enable 12-bit continuous conversion mode
	//ADC1->CFGR1 |= (0x00 <<ADC_CFGR1_RES_Pos) | ADC_CFGR1_CONT;

	//Trig ADC with TIM15
	ADC1->CFGR1 |= 0x04 << ADC_CFGR1_EXTSEL_Pos | ADC_CFGR1_EXTEN;
 80018a2:	4b1a      	ldr	r3, [pc, #104]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018a4:	4a19      	ldr	r2, [pc, #100]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018a6:	68d2      	ldr	r2, [r2, #12]
 80018a8:	21d0      	movs	r1, #208	; 0xd0
 80018aa:	0109      	lsls	r1, r1, #4
 80018ac:	430a      	orrs	r2, r1
 80018ae:	60da      	str	r2, [r3, #12]

	// Select PCLK/2 as ADC clock
	ADC1->CFGR2 |= (0x01 <<ADC_CFGR2_CKMODE_Pos);
 80018b0:	4b16      	ldr	r3, [pc, #88]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018b2:	4a16      	ldr	r2, [pc, #88]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018b4:	6912      	ldr	r2, [r2, #16]
 80018b6:	2180      	movs	r1, #128	; 0x80
 80018b8:	05c9      	lsls	r1, r1, #23
 80018ba:	430a      	orrs	r2, r1
 80018bc:	611a      	str	r2, [r3, #16]

	// Set sampling time to 28.5 ADC clock cycles
	ADC1->SMPR = 0x03;
 80018be:	4b13      	ldr	r3, [pc, #76]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018c0:	2203      	movs	r2, #3
 80018c2:	615a      	str	r2, [r3, #20]

	ADC1->IER |= ADC_IER_EOCIE;
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018c6:	4a11      	ldr	r2, [pc, #68]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018c8:	6852      	ldr	r2, [r2, #4]
 80018ca:	2104      	movs	r1, #4
 80018cc:	430a      	orrs	r2, r1
 80018ce:	605a      	str	r2, [r3, #4]

	// Select channel 11
	ADC1->CHSELR |= ADC_CHSELR_CHSEL11;
 80018d0:	4b0e      	ldr	r3, [pc, #56]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018d2:	4a0e      	ldr	r2, [pc, #56]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018d4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80018d6:	2180      	movs	r1, #128	; 0x80
 80018d8:	0109      	lsls	r1, r1, #4
 80018da:	430a      	orrs	r2, r1
 80018dc:	629a      	str	r2, [r3, #40]	; 0x28

	// Enable ADC
	ADC1->CR |= ADC_CR_ADEN;
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018e0:	4a0a      	ldr	r2, [pc, #40]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018e2:	6892      	ldr	r2, [r2, #8]
 80018e4:	2101      	movs	r1, #1
 80018e6:	430a      	orrs	r2, r1
 80018e8:	609a      	str	r2, [r3, #8]

	// Start conversion
	ADC1->CR |= ADC_CR_ADSTART;
 80018ea:	4b08      	ldr	r3, [pc, #32]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018ec:	4a07      	ldr	r2, [pc, #28]	; (800190c <BSP_ULTRASONIC_ADC_INIT+0x104>)
 80018ee:	6892      	ldr	r2, [r2, #8]
 80018f0:	2104      	movs	r1, #4
 80018f2:	430a      	orrs	r2, r1
 80018f4:	609a      	str	r2, [r3, #8]
}
 80018f6:	46c0      	nop			; (mov r8, r8)
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40021000 	.word	0x40021000
 8001900:	40014000 	.word	0x40014000
 8001904:	000003e7 	.word	0x000003e7
 8001908:	48000800 	.word	0x48000800
 800190c:	40012400 	.word	0x40012400
 8001910:	08002e68 	.word	0x08002e68
 8001914:	20000000 	.word	0x20000000
 8001918:	2000006c 	.word	0x2000006c
 800191c:	2000006c 	.word	0x2000006c
 8001920:	200000a8 	.word	0x200000a8

08001924 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001928:	4b1a      	ldr	r3, [pc, #104]	; (8001994 <SystemInit+0x70>)
 800192a:	4a1a      	ldr	r2, [pc, #104]	; (8001994 <SystemInit+0x70>)
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	2101      	movs	r1, #1
 8001930:	430a      	orrs	r2, r1
 8001932:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001934:	4b17      	ldr	r3, [pc, #92]	; (8001994 <SystemInit+0x70>)
 8001936:	4a17      	ldr	r2, [pc, #92]	; (8001994 <SystemInit+0x70>)
 8001938:	6852      	ldr	r2, [r2, #4]
 800193a:	4917      	ldr	r1, [pc, #92]	; (8001998 <SystemInit+0x74>)
 800193c:	400a      	ands	r2, r1
 800193e:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001940:	4b14      	ldr	r3, [pc, #80]	; (8001994 <SystemInit+0x70>)
 8001942:	4a14      	ldr	r2, [pc, #80]	; (8001994 <SystemInit+0x70>)
 8001944:	6812      	ldr	r2, [r2, #0]
 8001946:	4915      	ldr	r1, [pc, #84]	; (800199c <SystemInit+0x78>)
 8001948:	400a      	ands	r2, r1
 800194a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800194c:	4b11      	ldr	r3, [pc, #68]	; (8001994 <SystemInit+0x70>)
 800194e:	4a11      	ldr	r2, [pc, #68]	; (8001994 <SystemInit+0x70>)
 8001950:	6812      	ldr	r2, [r2, #0]
 8001952:	4913      	ldr	r1, [pc, #76]	; (80019a0 <SystemInit+0x7c>)
 8001954:	400a      	ands	r2, r1
 8001956:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001958:	4b0e      	ldr	r3, [pc, #56]	; (8001994 <SystemInit+0x70>)
 800195a:	4a0e      	ldr	r2, [pc, #56]	; (8001994 <SystemInit+0x70>)
 800195c:	6852      	ldr	r2, [r2, #4]
 800195e:	4911      	ldr	r1, [pc, #68]	; (80019a4 <SystemInit+0x80>)
 8001960:	400a      	ands	r2, r1
 8001962:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001964:	4b0b      	ldr	r3, [pc, #44]	; (8001994 <SystemInit+0x70>)
 8001966:	4a0b      	ldr	r2, [pc, #44]	; (8001994 <SystemInit+0x70>)
 8001968:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800196a:	210f      	movs	r1, #15
 800196c:	438a      	bics	r2, r1
 800196e:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <SystemInit+0x70>)
 8001972:	4a08      	ldr	r2, [pc, #32]	; (8001994 <SystemInit+0x70>)
 8001974:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001976:	490c      	ldr	r1, [pc, #48]	; (80019a8 <SystemInit+0x84>)
 8001978:	400a      	ands	r2, r1
 800197a:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <SystemInit+0x70>)
 800197e:	4a05      	ldr	r2, [pc, #20]	; (8001994 <SystemInit+0x70>)
 8001980:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001982:	2101      	movs	r1, #1
 8001984:	438a      	bics	r2, r1
 8001986:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001988:	4b02      	ldr	r3, [pc, #8]	; (8001994 <SystemInit+0x70>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]

}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40021000 	.word	0x40021000
 8001998:	08ffb80c 	.word	0x08ffb80c
 800199c:	fef6ffff 	.word	0xfef6ffff
 80019a0:	fffbffff 	.word	0xfffbffff
 80019a4:	ffc0ffff 	.word	0xffc0ffff
 80019a8:	fffcfe2c 	.word	0xfffcfe2c

080019ac <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	2300      	movs	r3, #0
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	2300      	movs	r3, #0
 80019c0:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80019c2:	4b35      	ldr	r3, [pc, #212]	; (8001a98 <SystemCoreClockUpdate+0xec>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	220c      	movs	r2, #12
 80019c8:	4013      	ands	r3, r2
 80019ca:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	d007      	beq.n	80019e2 <SystemCoreClockUpdate+0x36>
 80019d2:	2b08      	cmp	r3, #8
 80019d4:	d009      	beq.n	80019ea <SystemCoreClockUpdate+0x3e>
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d148      	bne.n	8001a6c <SystemCoreClockUpdate+0xc0>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80019da:	4b30      	ldr	r3, [pc, #192]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 80019dc:	4a30      	ldr	r2, [pc, #192]	; (8001aa0 <SystemCoreClockUpdate+0xf4>)
 80019de:	601a      	str	r2, [r3, #0]
      break;
 80019e0:	e048      	b.n	8001a74 <SystemCoreClockUpdate+0xc8>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80019e2:	4b2e      	ldr	r3, [pc, #184]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 80019e4:	4a2e      	ldr	r2, [pc, #184]	; (8001aa0 <SystemCoreClockUpdate+0xf4>)
 80019e6:	601a      	str	r2, [r3, #0]
      break;
 80019e8:	e044      	b.n	8001a74 <SystemCoreClockUpdate+0xc8>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 80019ea:	4b2b      	ldr	r3, [pc, #172]	; (8001a98 <SystemCoreClockUpdate+0xec>)
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	23f0      	movs	r3, #240	; 0xf0
 80019f0:	039b      	lsls	r3, r3, #14
 80019f2:	4013      	ands	r3, r2
 80019f4:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80019f6:	4b28      	ldr	r3, [pc, #160]	; (8001a98 <SystemCoreClockUpdate+0xec>)
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	23c0      	movs	r3, #192	; 0xc0
 80019fc:	025b      	lsls	r3, r3, #9
 80019fe:	4013      	ands	r3, r2
 8001a00:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	0c9b      	lsrs	r3, r3, #18
 8001a06:	3302      	adds	r3, #2
 8001a08:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 8001a0a:	4b23      	ldr	r3, [pc, #140]	; (8001a98 <SystemCoreClockUpdate+0xec>)
 8001a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0e:	220f      	movs	r2, #15
 8001a10:	4013      	ands	r3, r2
 8001a12:	3301      	adds	r3, #1
 8001a14:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	2380      	movs	r3, #128	; 0x80
 8001a1a:	025b      	lsls	r3, r3, #9
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d10a      	bne.n	8001a36 <SystemCoreClockUpdate+0x8a>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8001a20:	6839      	ldr	r1, [r7, #0]
 8001a22:	481f      	ldr	r0, [pc, #124]	; (8001aa0 <SystemCoreClockUpdate+0xf4>)
 8001a24:	f000 f842 	bl	8001aac <__udivsi3>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	001a      	movs	r2, r3
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	435a      	muls	r2, r3
 8001a30:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 8001a32:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
 8001a34:	e01e      	b.n	8001a74 <SystemCoreClockUpdate+0xc8>
      else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	23c0      	movs	r3, #192	; 0xc0
 8001a3a:	025b      	lsls	r3, r3, #9
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d10a      	bne.n	8001a56 <SystemCoreClockUpdate+0xaa>
        SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 8001a40:	6839      	ldr	r1, [r7, #0]
 8001a42:	4818      	ldr	r0, [pc, #96]	; (8001aa4 <SystemCoreClockUpdate+0xf8>)
 8001a44:	f000 f832 	bl	8001aac <__udivsi3>
 8001a48:	0003      	movs	r3, r0
 8001a4a:	001a      	movs	r2, r3
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	435a      	muls	r2, r3
 8001a50:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 8001a52:	601a      	str	r2, [r3, #0]
      break;
 8001a54:	e00e      	b.n	8001a74 <SystemCoreClockUpdate+0xc8>
        SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 8001a56:	6839      	ldr	r1, [r7, #0]
 8001a58:	4811      	ldr	r0, [pc, #68]	; (8001aa0 <SystemCoreClockUpdate+0xf4>)
 8001a5a:	f000 f827 	bl	8001aac <__udivsi3>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	001a      	movs	r2, r3
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	435a      	muls	r2, r3
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 8001a68:	601a      	str	r2, [r3, #0]
      break;
 8001a6a:	e003      	b.n	8001a74 <SystemCoreClockUpdate+0xc8>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 8001a6e:	4a0c      	ldr	r2, [pc, #48]	; (8001aa0 <SystemCoreClockUpdate+0xf4>)
 8001a70:	601a      	str	r2, [r3, #0]
      break;
 8001a72:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001a74:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <SystemCoreClockUpdate+0xec>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	091b      	lsrs	r3, r3, #4
 8001a7a:	220f      	movs	r2, #15
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <SystemCoreClockUpdate+0xfc>)
 8001a80:	5cd3      	ldrb	r3, [r2, r3]
 8001a82:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	40da      	lsrs	r2, r3
 8001a8c:	4b03      	ldr	r3, [pc, #12]	; (8001a9c <SystemCoreClockUpdate+0xf0>)
 8001a8e:	601a      	str	r2, [r3, #0]
}
 8001a90:	46c0      	nop			; (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b004      	add	sp, #16
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	20000004 	.word	0x20000004
 8001aa0:	007a1200 	.word	0x007a1200
 8001aa4:	02dc6c00 	.word	0x02dc6c00
 8001aa8:	08002e10 	.word	0x08002e10

08001aac <__udivsi3>:
 8001aac:	2200      	movs	r2, #0
 8001aae:	0843      	lsrs	r3, r0, #1
 8001ab0:	428b      	cmp	r3, r1
 8001ab2:	d374      	bcc.n	8001b9e <__udivsi3+0xf2>
 8001ab4:	0903      	lsrs	r3, r0, #4
 8001ab6:	428b      	cmp	r3, r1
 8001ab8:	d35f      	bcc.n	8001b7a <__udivsi3+0xce>
 8001aba:	0a03      	lsrs	r3, r0, #8
 8001abc:	428b      	cmp	r3, r1
 8001abe:	d344      	bcc.n	8001b4a <__udivsi3+0x9e>
 8001ac0:	0b03      	lsrs	r3, r0, #12
 8001ac2:	428b      	cmp	r3, r1
 8001ac4:	d328      	bcc.n	8001b18 <__udivsi3+0x6c>
 8001ac6:	0c03      	lsrs	r3, r0, #16
 8001ac8:	428b      	cmp	r3, r1
 8001aca:	d30d      	bcc.n	8001ae8 <__udivsi3+0x3c>
 8001acc:	22ff      	movs	r2, #255	; 0xff
 8001ace:	0209      	lsls	r1, r1, #8
 8001ad0:	ba12      	rev	r2, r2
 8001ad2:	0c03      	lsrs	r3, r0, #16
 8001ad4:	428b      	cmp	r3, r1
 8001ad6:	d302      	bcc.n	8001ade <__udivsi3+0x32>
 8001ad8:	1212      	asrs	r2, r2, #8
 8001ada:	0209      	lsls	r1, r1, #8
 8001adc:	d065      	beq.n	8001baa <__udivsi3+0xfe>
 8001ade:	0b03      	lsrs	r3, r0, #12
 8001ae0:	428b      	cmp	r3, r1
 8001ae2:	d319      	bcc.n	8001b18 <__udivsi3+0x6c>
 8001ae4:	e000      	b.n	8001ae8 <__udivsi3+0x3c>
 8001ae6:	0a09      	lsrs	r1, r1, #8
 8001ae8:	0bc3      	lsrs	r3, r0, #15
 8001aea:	428b      	cmp	r3, r1
 8001aec:	d301      	bcc.n	8001af2 <__udivsi3+0x46>
 8001aee:	03cb      	lsls	r3, r1, #15
 8001af0:	1ac0      	subs	r0, r0, r3
 8001af2:	4152      	adcs	r2, r2
 8001af4:	0b83      	lsrs	r3, r0, #14
 8001af6:	428b      	cmp	r3, r1
 8001af8:	d301      	bcc.n	8001afe <__udivsi3+0x52>
 8001afa:	038b      	lsls	r3, r1, #14
 8001afc:	1ac0      	subs	r0, r0, r3
 8001afe:	4152      	adcs	r2, r2
 8001b00:	0b43      	lsrs	r3, r0, #13
 8001b02:	428b      	cmp	r3, r1
 8001b04:	d301      	bcc.n	8001b0a <__udivsi3+0x5e>
 8001b06:	034b      	lsls	r3, r1, #13
 8001b08:	1ac0      	subs	r0, r0, r3
 8001b0a:	4152      	adcs	r2, r2
 8001b0c:	0b03      	lsrs	r3, r0, #12
 8001b0e:	428b      	cmp	r3, r1
 8001b10:	d301      	bcc.n	8001b16 <__udivsi3+0x6a>
 8001b12:	030b      	lsls	r3, r1, #12
 8001b14:	1ac0      	subs	r0, r0, r3
 8001b16:	4152      	adcs	r2, r2
 8001b18:	0ac3      	lsrs	r3, r0, #11
 8001b1a:	428b      	cmp	r3, r1
 8001b1c:	d301      	bcc.n	8001b22 <__udivsi3+0x76>
 8001b1e:	02cb      	lsls	r3, r1, #11
 8001b20:	1ac0      	subs	r0, r0, r3
 8001b22:	4152      	adcs	r2, r2
 8001b24:	0a83      	lsrs	r3, r0, #10
 8001b26:	428b      	cmp	r3, r1
 8001b28:	d301      	bcc.n	8001b2e <__udivsi3+0x82>
 8001b2a:	028b      	lsls	r3, r1, #10
 8001b2c:	1ac0      	subs	r0, r0, r3
 8001b2e:	4152      	adcs	r2, r2
 8001b30:	0a43      	lsrs	r3, r0, #9
 8001b32:	428b      	cmp	r3, r1
 8001b34:	d301      	bcc.n	8001b3a <__udivsi3+0x8e>
 8001b36:	024b      	lsls	r3, r1, #9
 8001b38:	1ac0      	subs	r0, r0, r3
 8001b3a:	4152      	adcs	r2, r2
 8001b3c:	0a03      	lsrs	r3, r0, #8
 8001b3e:	428b      	cmp	r3, r1
 8001b40:	d301      	bcc.n	8001b46 <__udivsi3+0x9a>
 8001b42:	020b      	lsls	r3, r1, #8
 8001b44:	1ac0      	subs	r0, r0, r3
 8001b46:	4152      	adcs	r2, r2
 8001b48:	d2cd      	bcs.n	8001ae6 <__udivsi3+0x3a>
 8001b4a:	09c3      	lsrs	r3, r0, #7
 8001b4c:	428b      	cmp	r3, r1
 8001b4e:	d301      	bcc.n	8001b54 <__udivsi3+0xa8>
 8001b50:	01cb      	lsls	r3, r1, #7
 8001b52:	1ac0      	subs	r0, r0, r3
 8001b54:	4152      	adcs	r2, r2
 8001b56:	0983      	lsrs	r3, r0, #6
 8001b58:	428b      	cmp	r3, r1
 8001b5a:	d301      	bcc.n	8001b60 <__udivsi3+0xb4>
 8001b5c:	018b      	lsls	r3, r1, #6
 8001b5e:	1ac0      	subs	r0, r0, r3
 8001b60:	4152      	adcs	r2, r2
 8001b62:	0943      	lsrs	r3, r0, #5
 8001b64:	428b      	cmp	r3, r1
 8001b66:	d301      	bcc.n	8001b6c <__udivsi3+0xc0>
 8001b68:	014b      	lsls	r3, r1, #5
 8001b6a:	1ac0      	subs	r0, r0, r3
 8001b6c:	4152      	adcs	r2, r2
 8001b6e:	0903      	lsrs	r3, r0, #4
 8001b70:	428b      	cmp	r3, r1
 8001b72:	d301      	bcc.n	8001b78 <__udivsi3+0xcc>
 8001b74:	010b      	lsls	r3, r1, #4
 8001b76:	1ac0      	subs	r0, r0, r3
 8001b78:	4152      	adcs	r2, r2
 8001b7a:	08c3      	lsrs	r3, r0, #3
 8001b7c:	428b      	cmp	r3, r1
 8001b7e:	d301      	bcc.n	8001b84 <__udivsi3+0xd8>
 8001b80:	00cb      	lsls	r3, r1, #3
 8001b82:	1ac0      	subs	r0, r0, r3
 8001b84:	4152      	adcs	r2, r2
 8001b86:	0883      	lsrs	r3, r0, #2
 8001b88:	428b      	cmp	r3, r1
 8001b8a:	d301      	bcc.n	8001b90 <__udivsi3+0xe4>
 8001b8c:	008b      	lsls	r3, r1, #2
 8001b8e:	1ac0      	subs	r0, r0, r3
 8001b90:	4152      	adcs	r2, r2
 8001b92:	0843      	lsrs	r3, r0, #1
 8001b94:	428b      	cmp	r3, r1
 8001b96:	d301      	bcc.n	8001b9c <__udivsi3+0xf0>
 8001b98:	004b      	lsls	r3, r1, #1
 8001b9a:	1ac0      	subs	r0, r0, r3
 8001b9c:	4152      	adcs	r2, r2
 8001b9e:	1a41      	subs	r1, r0, r1
 8001ba0:	d200      	bcs.n	8001ba4 <__udivsi3+0xf8>
 8001ba2:	4601      	mov	r1, r0
 8001ba4:	4152      	adcs	r2, r2
 8001ba6:	4610      	mov	r0, r2
 8001ba8:	4770      	bx	lr
 8001baa:	e7ff      	b.n	8001bac <__udivsi3+0x100>
 8001bac:	b501      	push	{r0, lr}
 8001bae:	2000      	movs	r0, #0
 8001bb0:	f000 f8f0 	bl	8001d94 <__aeabi_idiv0>
 8001bb4:	bd02      	pop	{r1, pc}
 8001bb6:	46c0      	nop			; (mov r8, r8)

08001bb8 <__aeabi_uidivmod>:
 8001bb8:	2900      	cmp	r1, #0
 8001bba:	d0f7      	beq.n	8001bac <__udivsi3+0x100>
 8001bbc:	e776      	b.n	8001aac <__udivsi3>
 8001bbe:	4770      	bx	lr

08001bc0 <__divsi3>:
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	430b      	orrs	r3, r1
 8001bc4:	d47f      	bmi.n	8001cc6 <__divsi3+0x106>
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	0843      	lsrs	r3, r0, #1
 8001bca:	428b      	cmp	r3, r1
 8001bcc:	d374      	bcc.n	8001cb8 <__divsi3+0xf8>
 8001bce:	0903      	lsrs	r3, r0, #4
 8001bd0:	428b      	cmp	r3, r1
 8001bd2:	d35f      	bcc.n	8001c94 <__divsi3+0xd4>
 8001bd4:	0a03      	lsrs	r3, r0, #8
 8001bd6:	428b      	cmp	r3, r1
 8001bd8:	d344      	bcc.n	8001c64 <__divsi3+0xa4>
 8001bda:	0b03      	lsrs	r3, r0, #12
 8001bdc:	428b      	cmp	r3, r1
 8001bde:	d328      	bcc.n	8001c32 <__divsi3+0x72>
 8001be0:	0c03      	lsrs	r3, r0, #16
 8001be2:	428b      	cmp	r3, r1
 8001be4:	d30d      	bcc.n	8001c02 <__divsi3+0x42>
 8001be6:	22ff      	movs	r2, #255	; 0xff
 8001be8:	0209      	lsls	r1, r1, #8
 8001bea:	ba12      	rev	r2, r2
 8001bec:	0c03      	lsrs	r3, r0, #16
 8001bee:	428b      	cmp	r3, r1
 8001bf0:	d302      	bcc.n	8001bf8 <__divsi3+0x38>
 8001bf2:	1212      	asrs	r2, r2, #8
 8001bf4:	0209      	lsls	r1, r1, #8
 8001bf6:	d065      	beq.n	8001cc4 <__divsi3+0x104>
 8001bf8:	0b03      	lsrs	r3, r0, #12
 8001bfa:	428b      	cmp	r3, r1
 8001bfc:	d319      	bcc.n	8001c32 <__divsi3+0x72>
 8001bfe:	e000      	b.n	8001c02 <__divsi3+0x42>
 8001c00:	0a09      	lsrs	r1, r1, #8
 8001c02:	0bc3      	lsrs	r3, r0, #15
 8001c04:	428b      	cmp	r3, r1
 8001c06:	d301      	bcc.n	8001c0c <__divsi3+0x4c>
 8001c08:	03cb      	lsls	r3, r1, #15
 8001c0a:	1ac0      	subs	r0, r0, r3
 8001c0c:	4152      	adcs	r2, r2
 8001c0e:	0b83      	lsrs	r3, r0, #14
 8001c10:	428b      	cmp	r3, r1
 8001c12:	d301      	bcc.n	8001c18 <__divsi3+0x58>
 8001c14:	038b      	lsls	r3, r1, #14
 8001c16:	1ac0      	subs	r0, r0, r3
 8001c18:	4152      	adcs	r2, r2
 8001c1a:	0b43      	lsrs	r3, r0, #13
 8001c1c:	428b      	cmp	r3, r1
 8001c1e:	d301      	bcc.n	8001c24 <__divsi3+0x64>
 8001c20:	034b      	lsls	r3, r1, #13
 8001c22:	1ac0      	subs	r0, r0, r3
 8001c24:	4152      	adcs	r2, r2
 8001c26:	0b03      	lsrs	r3, r0, #12
 8001c28:	428b      	cmp	r3, r1
 8001c2a:	d301      	bcc.n	8001c30 <__divsi3+0x70>
 8001c2c:	030b      	lsls	r3, r1, #12
 8001c2e:	1ac0      	subs	r0, r0, r3
 8001c30:	4152      	adcs	r2, r2
 8001c32:	0ac3      	lsrs	r3, r0, #11
 8001c34:	428b      	cmp	r3, r1
 8001c36:	d301      	bcc.n	8001c3c <__divsi3+0x7c>
 8001c38:	02cb      	lsls	r3, r1, #11
 8001c3a:	1ac0      	subs	r0, r0, r3
 8001c3c:	4152      	adcs	r2, r2
 8001c3e:	0a83      	lsrs	r3, r0, #10
 8001c40:	428b      	cmp	r3, r1
 8001c42:	d301      	bcc.n	8001c48 <__divsi3+0x88>
 8001c44:	028b      	lsls	r3, r1, #10
 8001c46:	1ac0      	subs	r0, r0, r3
 8001c48:	4152      	adcs	r2, r2
 8001c4a:	0a43      	lsrs	r3, r0, #9
 8001c4c:	428b      	cmp	r3, r1
 8001c4e:	d301      	bcc.n	8001c54 <__divsi3+0x94>
 8001c50:	024b      	lsls	r3, r1, #9
 8001c52:	1ac0      	subs	r0, r0, r3
 8001c54:	4152      	adcs	r2, r2
 8001c56:	0a03      	lsrs	r3, r0, #8
 8001c58:	428b      	cmp	r3, r1
 8001c5a:	d301      	bcc.n	8001c60 <__divsi3+0xa0>
 8001c5c:	020b      	lsls	r3, r1, #8
 8001c5e:	1ac0      	subs	r0, r0, r3
 8001c60:	4152      	adcs	r2, r2
 8001c62:	d2cd      	bcs.n	8001c00 <__divsi3+0x40>
 8001c64:	09c3      	lsrs	r3, r0, #7
 8001c66:	428b      	cmp	r3, r1
 8001c68:	d301      	bcc.n	8001c6e <__divsi3+0xae>
 8001c6a:	01cb      	lsls	r3, r1, #7
 8001c6c:	1ac0      	subs	r0, r0, r3
 8001c6e:	4152      	adcs	r2, r2
 8001c70:	0983      	lsrs	r3, r0, #6
 8001c72:	428b      	cmp	r3, r1
 8001c74:	d301      	bcc.n	8001c7a <__divsi3+0xba>
 8001c76:	018b      	lsls	r3, r1, #6
 8001c78:	1ac0      	subs	r0, r0, r3
 8001c7a:	4152      	adcs	r2, r2
 8001c7c:	0943      	lsrs	r3, r0, #5
 8001c7e:	428b      	cmp	r3, r1
 8001c80:	d301      	bcc.n	8001c86 <__divsi3+0xc6>
 8001c82:	014b      	lsls	r3, r1, #5
 8001c84:	1ac0      	subs	r0, r0, r3
 8001c86:	4152      	adcs	r2, r2
 8001c88:	0903      	lsrs	r3, r0, #4
 8001c8a:	428b      	cmp	r3, r1
 8001c8c:	d301      	bcc.n	8001c92 <__divsi3+0xd2>
 8001c8e:	010b      	lsls	r3, r1, #4
 8001c90:	1ac0      	subs	r0, r0, r3
 8001c92:	4152      	adcs	r2, r2
 8001c94:	08c3      	lsrs	r3, r0, #3
 8001c96:	428b      	cmp	r3, r1
 8001c98:	d301      	bcc.n	8001c9e <__divsi3+0xde>
 8001c9a:	00cb      	lsls	r3, r1, #3
 8001c9c:	1ac0      	subs	r0, r0, r3
 8001c9e:	4152      	adcs	r2, r2
 8001ca0:	0883      	lsrs	r3, r0, #2
 8001ca2:	428b      	cmp	r3, r1
 8001ca4:	d301      	bcc.n	8001caa <__divsi3+0xea>
 8001ca6:	008b      	lsls	r3, r1, #2
 8001ca8:	1ac0      	subs	r0, r0, r3
 8001caa:	4152      	adcs	r2, r2
 8001cac:	0843      	lsrs	r3, r0, #1
 8001cae:	428b      	cmp	r3, r1
 8001cb0:	d301      	bcc.n	8001cb6 <__divsi3+0xf6>
 8001cb2:	004b      	lsls	r3, r1, #1
 8001cb4:	1ac0      	subs	r0, r0, r3
 8001cb6:	4152      	adcs	r2, r2
 8001cb8:	1a41      	subs	r1, r0, r1
 8001cba:	d200      	bcs.n	8001cbe <__divsi3+0xfe>
 8001cbc:	4601      	mov	r1, r0
 8001cbe:	4152      	adcs	r2, r2
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4770      	bx	lr
 8001cc4:	e05d      	b.n	8001d82 <__divsi3+0x1c2>
 8001cc6:	0fca      	lsrs	r2, r1, #31
 8001cc8:	d000      	beq.n	8001ccc <__divsi3+0x10c>
 8001cca:	4249      	negs	r1, r1
 8001ccc:	1003      	asrs	r3, r0, #32
 8001cce:	d300      	bcc.n	8001cd2 <__divsi3+0x112>
 8001cd0:	4240      	negs	r0, r0
 8001cd2:	4053      	eors	r3, r2
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	469c      	mov	ip, r3
 8001cd8:	0903      	lsrs	r3, r0, #4
 8001cda:	428b      	cmp	r3, r1
 8001cdc:	d32d      	bcc.n	8001d3a <__divsi3+0x17a>
 8001cde:	0a03      	lsrs	r3, r0, #8
 8001ce0:	428b      	cmp	r3, r1
 8001ce2:	d312      	bcc.n	8001d0a <__divsi3+0x14a>
 8001ce4:	22fc      	movs	r2, #252	; 0xfc
 8001ce6:	0189      	lsls	r1, r1, #6
 8001ce8:	ba12      	rev	r2, r2
 8001cea:	0a03      	lsrs	r3, r0, #8
 8001cec:	428b      	cmp	r3, r1
 8001cee:	d30c      	bcc.n	8001d0a <__divsi3+0x14a>
 8001cf0:	0189      	lsls	r1, r1, #6
 8001cf2:	1192      	asrs	r2, r2, #6
 8001cf4:	428b      	cmp	r3, r1
 8001cf6:	d308      	bcc.n	8001d0a <__divsi3+0x14a>
 8001cf8:	0189      	lsls	r1, r1, #6
 8001cfa:	1192      	asrs	r2, r2, #6
 8001cfc:	428b      	cmp	r3, r1
 8001cfe:	d304      	bcc.n	8001d0a <__divsi3+0x14a>
 8001d00:	0189      	lsls	r1, r1, #6
 8001d02:	d03a      	beq.n	8001d7a <__divsi3+0x1ba>
 8001d04:	1192      	asrs	r2, r2, #6
 8001d06:	e000      	b.n	8001d0a <__divsi3+0x14a>
 8001d08:	0989      	lsrs	r1, r1, #6
 8001d0a:	09c3      	lsrs	r3, r0, #7
 8001d0c:	428b      	cmp	r3, r1
 8001d0e:	d301      	bcc.n	8001d14 <__divsi3+0x154>
 8001d10:	01cb      	lsls	r3, r1, #7
 8001d12:	1ac0      	subs	r0, r0, r3
 8001d14:	4152      	adcs	r2, r2
 8001d16:	0983      	lsrs	r3, r0, #6
 8001d18:	428b      	cmp	r3, r1
 8001d1a:	d301      	bcc.n	8001d20 <__divsi3+0x160>
 8001d1c:	018b      	lsls	r3, r1, #6
 8001d1e:	1ac0      	subs	r0, r0, r3
 8001d20:	4152      	adcs	r2, r2
 8001d22:	0943      	lsrs	r3, r0, #5
 8001d24:	428b      	cmp	r3, r1
 8001d26:	d301      	bcc.n	8001d2c <__divsi3+0x16c>
 8001d28:	014b      	lsls	r3, r1, #5
 8001d2a:	1ac0      	subs	r0, r0, r3
 8001d2c:	4152      	adcs	r2, r2
 8001d2e:	0903      	lsrs	r3, r0, #4
 8001d30:	428b      	cmp	r3, r1
 8001d32:	d301      	bcc.n	8001d38 <__divsi3+0x178>
 8001d34:	010b      	lsls	r3, r1, #4
 8001d36:	1ac0      	subs	r0, r0, r3
 8001d38:	4152      	adcs	r2, r2
 8001d3a:	08c3      	lsrs	r3, r0, #3
 8001d3c:	428b      	cmp	r3, r1
 8001d3e:	d301      	bcc.n	8001d44 <__divsi3+0x184>
 8001d40:	00cb      	lsls	r3, r1, #3
 8001d42:	1ac0      	subs	r0, r0, r3
 8001d44:	4152      	adcs	r2, r2
 8001d46:	0883      	lsrs	r3, r0, #2
 8001d48:	428b      	cmp	r3, r1
 8001d4a:	d301      	bcc.n	8001d50 <__divsi3+0x190>
 8001d4c:	008b      	lsls	r3, r1, #2
 8001d4e:	1ac0      	subs	r0, r0, r3
 8001d50:	4152      	adcs	r2, r2
 8001d52:	d2d9      	bcs.n	8001d08 <__divsi3+0x148>
 8001d54:	0843      	lsrs	r3, r0, #1
 8001d56:	428b      	cmp	r3, r1
 8001d58:	d301      	bcc.n	8001d5e <__divsi3+0x19e>
 8001d5a:	004b      	lsls	r3, r1, #1
 8001d5c:	1ac0      	subs	r0, r0, r3
 8001d5e:	4152      	adcs	r2, r2
 8001d60:	1a41      	subs	r1, r0, r1
 8001d62:	d200      	bcs.n	8001d66 <__divsi3+0x1a6>
 8001d64:	4601      	mov	r1, r0
 8001d66:	4663      	mov	r3, ip
 8001d68:	4152      	adcs	r2, r2
 8001d6a:	105b      	asrs	r3, r3, #1
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	d301      	bcc.n	8001d74 <__divsi3+0x1b4>
 8001d70:	4240      	negs	r0, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d500      	bpl.n	8001d78 <__divsi3+0x1b8>
 8001d76:	4249      	negs	r1, r1
 8001d78:	4770      	bx	lr
 8001d7a:	4663      	mov	r3, ip
 8001d7c:	105b      	asrs	r3, r3, #1
 8001d7e:	d300      	bcc.n	8001d82 <__divsi3+0x1c2>
 8001d80:	4240      	negs	r0, r0
 8001d82:	b501      	push	{r0, lr}
 8001d84:	2000      	movs	r0, #0
 8001d86:	f000 f805 	bl	8001d94 <__aeabi_idiv0>
 8001d8a:	bd02      	pop	{r1, pc}

08001d8c <__aeabi_idivmod>:
 8001d8c:	2900      	cmp	r1, #0
 8001d8e:	d0f8      	beq.n	8001d82 <__divsi3+0x1c2>
 8001d90:	e716      	b.n	8001bc0 <__divsi3>
 8001d92:	4770      	bx	lr

08001d94 <__aeabi_idiv0>:
 8001d94:	4770      	bx	lr
 8001d96:	46c0      	nop			; (mov r8, r8)

08001d98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d98:	480d      	ldr	r0, [pc, #52]	; (8001dd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d9a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d9c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d9e:	e003      	b.n	8001da8 <LoopCopyDataInit>

08001da0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8001da2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001da4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001da6:	3104      	adds	r1, #4

08001da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001da8:	480b      	ldr	r0, [pc, #44]	; (8001dd8 <LoopForever+0xa>)
  ldr r3, =_edata
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <LoopForever+0xe>)
  adds r2, r0, r1
 8001dac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001dae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001db0:	d3f6      	bcc.n	8001da0 <CopyDataInit>
  ldr r2, =_sbss
 8001db2:	4a0b      	ldr	r2, [pc, #44]	; (8001de0 <LoopForever+0x12>)
  b LoopFillZerobss
 8001db4:	e002      	b.n	8001dbc <LoopFillZerobss>

08001db6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  str  r3, [r2]
 8001db8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dba:	3204      	adds	r2, #4

08001dbc <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001dbc:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <LoopForever+0x16>)
  cmp r2, r3
 8001dbe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001dc0:	d3f9      	bcc.n	8001db6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001dc2:	f7ff fdaf 	bl	8001924 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001dc6:	f000 f811 	bl	8001dec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dca:	f7fe f99d 	bl	8000108 <main>

08001dce <LoopForever>:

LoopForever:
    b LoopForever
 8001dce:	e7fe      	b.n	8001dce <LoopForever>
  ldr   r0, =_estack
 8001dd0:	20004000 	.word	0x20004000
  ldr r3, =_sidata
 8001dd4:	08002e68 	.word	0x08002e68
  ldr r0, =_sdata
 8001dd8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ddc:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8001de0:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 8001de4:	200000a8 	.word	0x200000a8

08001de8 <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <CEC_CAN_IRQHandler>
	...

08001dec <__libc_init_array>:
 8001dec:	b570      	push	{r4, r5, r6, lr}
 8001dee:	2600      	movs	r6, #0
 8001df0:	4d0c      	ldr	r5, [pc, #48]	; (8001e24 <__libc_init_array+0x38>)
 8001df2:	4c0d      	ldr	r4, [pc, #52]	; (8001e28 <__libc_init_array+0x3c>)
 8001df4:	1b64      	subs	r4, r4, r5
 8001df6:	10a4      	asrs	r4, r4, #2
 8001df8:	42a6      	cmp	r6, r4
 8001dfa:	d109      	bne.n	8001e10 <__libc_init_array+0x24>
 8001dfc:	2600      	movs	r6, #0
 8001dfe:	f000 fd5d 	bl	80028bc <_init>
 8001e02:	4d0a      	ldr	r5, [pc, #40]	; (8001e2c <__libc_init_array+0x40>)
 8001e04:	4c0a      	ldr	r4, [pc, #40]	; (8001e30 <__libc_init_array+0x44>)
 8001e06:	1b64      	subs	r4, r4, r5
 8001e08:	10a4      	asrs	r4, r4, #2
 8001e0a:	42a6      	cmp	r6, r4
 8001e0c:	d105      	bne.n	8001e1a <__libc_init_array+0x2e>
 8001e0e:	bd70      	pop	{r4, r5, r6, pc}
 8001e10:	00b3      	lsls	r3, r6, #2
 8001e12:	58eb      	ldr	r3, [r5, r3]
 8001e14:	4798      	blx	r3
 8001e16:	3601      	adds	r6, #1
 8001e18:	e7ee      	b.n	8001df8 <__libc_init_array+0xc>
 8001e1a:	00b3      	lsls	r3, r6, #2
 8001e1c:	58eb      	ldr	r3, [r5, r3]
 8001e1e:	4798      	blx	r3
 8001e20:	3601      	adds	r6, #1
 8001e22:	e7f2      	b.n	8001e0a <__libc_init_array+0x1e>
 8001e24:	08002e60 	.word	0x08002e60
 8001e28:	08002e60 	.word	0x08002e60
 8001e2c:	08002e60 	.word	0x08002e60
 8001e30:	08002e64 	.word	0x08002e64

08001e34 <_siprintf_r>:
 8001e34:	b40c      	push	{r2, r3}
 8001e36:	b530      	push	{r4, r5, lr}
 8001e38:	b09d      	sub	sp, #116	; 0x74
 8001e3a:	9102      	str	r1, [sp, #8]
 8001e3c:	9106      	str	r1, [sp, #24]
 8001e3e:	490c      	ldr	r1, [pc, #48]	; (8001e70 <_siprintf_r+0x3c>)
 8001e40:	2582      	movs	r5, #130	; 0x82
 8001e42:	9104      	str	r1, [sp, #16]
 8001e44:	9107      	str	r1, [sp, #28]
 8001e46:	2101      	movs	r1, #1
 8001e48:	ab20      	add	r3, sp, #128	; 0x80
 8001e4a:	cb04      	ldmia	r3!, {r2}
 8001e4c:	ac02      	add	r4, sp, #8
 8001e4e:	4249      	negs	r1, r1
 8001e50:	81e1      	strh	r1, [r4, #14]
 8001e52:	00ad      	lsls	r5, r5, #2
 8001e54:	0021      	movs	r1, r4
 8001e56:	9301      	str	r3, [sp, #4]
 8001e58:	81a5      	strh	r5, [r4, #12]
 8001e5a:	f000 f90d 	bl	8002078 <_svfiprintf_r>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	9a02      	ldr	r2, [sp, #8]
 8001e62:	7013      	strb	r3, [r2, #0]
 8001e64:	b01d      	add	sp, #116	; 0x74
 8001e66:	bc30      	pop	{r4, r5}
 8001e68:	bc08      	pop	{r3}
 8001e6a:	b002      	add	sp, #8
 8001e6c:	4718      	bx	r3
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	7fffffff 	.word	0x7fffffff

08001e74 <siprintf>:
 8001e74:	b40e      	push	{r1, r2, r3}
 8001e76:	b510      	push	{r4, lr}
 8001e78:	b09d      	sub	sp, #116	; 0x74
 8001e7a:	a902      	add	r1, sp, #8
 8001e7c:	9002      	str	r0, [sp, #8]
 8001e7e:	6108      	str	r0, [r1, #16]
 8001e80:	480b      	ldr	r0, [pc, #44]	; (8001eb0 <siprintf+0x3c>)
 8001e82:	2482      	movs	r4, #130	; 0x82
 8001e84:	6088      	str	r0, [r1, #8]
 8001e86:	6148      	str	r0, [r1, #20]
 8001e88:	2001      	movs	r0, #1
 8001e8a:	4240      	negs	r0, r0
 8001e8c:	ab1f      	add	r3, sp, #124	; 0x7c
 8001e8e:	81c8      	strh	r0, [r1, #14]
 8001e90:	4808      	ldr	r0, [pc, #32]	; (8001eb4 <siprintf+0x40>)
 8001e92:	cb04      	ldmia	r3!, {r2}
 8001e94:	00a4      	lsls	r4, r4, #2
 8001e96:	6800      	ldr	r0, [r0, #0]
 8001e98:	9301      	str	r3, [sp, #4]
 8001e9a:	818c      	strh	r4, [r1, #12]
 8001e9c:	f000 f8ec 	bl	8002078 <_svfiprintf_r>
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	9a02      	ldr	r2, [sp, #8]
 8001ea4:	7013      	strb	r3, [r2, #0]
 8001ea6:	b01d      	add	sp, #116	; 0x74
 8001ea8:	bc10      	pop	{r4}
 8001eaa:	bc08      	pop	{r3}
 8001eac:	b003      	add	sp, #12
 8001eae:	4718      	bx	r3
 8001eb0:	7fffffff 	.word	0x7fffffff
 8001eb4:	20000008 	.word	0x20000008

08001eb8 <__ssputs_r>:
 8001eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eba:	688e      	ldr	r6, [r1, #8]
 8001ebc:	b085      	sub	sp, #20
 8001ebe:	0007      	movs	r7, r0
 8001ec0:	000c      	movs	r4, r1
 8001ec2:	9203      	str	r2, [sp, #12]
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	429e      	cmp	r6, r3
 8001ec8:	d839      	bhi.n	8001f3e <__ssputs_r+0x86>
 8001eca:	2390      	movs	r3, #144	; 0x90
 8001ecc:	898a      	ldrh	r2, [r1, #12]
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	421a      	tst	r2, r3
 8001ed2:	d034      	beq.n	8001f3e <__ssputs_r+0x86>
 8001ed4:	2503      	movs	r5, #3
 8001ed6:	6909      	ldr	r1, [r1, #16]
 8001ed8:	6823      	ldr	r3, [r4, #0]
 8001eda:	1a5b      	subs	r3, r3, r1
 8001edc:	9302      	str	r3, [sp, #8]
 8001ede:	6963      	ldr	r3, [r4, #20]
 8001ee0:	9802      	ldr	r0, [sp, #8]
 8001ee2:	435d      	muls	r5, r3
 8001ee4:	0feb      	lsrs	r3, r5, #31
 8001ee6:	195d      	adds	r5, r3, r5
 8001ee8:	9b01      	ldr	r3, [sp, #4]
 8001eea:	106d      	asrs	r5, r5, #1
 8001eec:	3301      	adds	r3, #1
 8001eee:	181b      	adds	r3, r3, r0
 8001ef0:	42ab      	cmp	r3, r5
 8001ef2:	d900      	bls.n	8001ef6 <__ssputs_r+0x3e>
 8001ef4:	001d      	movs	r5, r3
 8001ef6:	0553      	lsls	r3, r2, #21
 8001ef8:	d532      	bpl.n	8001f60 <__ssputs_r+0xa8>
 8001efa:	0029      	movs	r1, r5
 8001efc:	0038      	movs	r0, r7
 8001efe:	f000 fbb7 	bl	8002670 <_malloc_r>
 8001f02:	1e06      	subs	r6, r0, #0
 8001f04:	d109      	bne.n	8001f1a <__ssputs_r+0x62>
 8001f06:	230c      	movs	r3, #12
 8001f08:	603b      	str	r3, [r7, #0]
 8001f0a:	2340      	movs	r3, #64	; 0x40
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	89a2      	ldrh	r2, [r4, #12]
 8001f10:	4240      	negs	r0, r0
 8001f12:	4313      	orrs	r3, r2
 8001f14:	81a3      	strh	r3, [r4, #12]
 8001f16:	b005      	add	sp, #20
 8001f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f1a:	9a02      	ldr	r2, [sp, #8]
 8001f1c:	6921      	ldr	r1, [r4, #16]
 8001f1e:	f000 fb42 	bl	80025a6 <memcpy>
 8001f22:	89a3      	ldrh	r3, [r4, #12]
 8001f24:	4a14      	ldr	r2, [pc, #80]	; (8001f78 <__ssputs_r+0xc0>)
 8001f26:	401a      	ands	r2, r3
 8001f28:	2380      	movs	r3, #128	; 0x80
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	81a3      	strh	r3, [r4, #12]
 8001f2e:	9b02      	ldr	r3, [sp, #8]
 8001f30:	6126      	str	r6, [r4, #16]
 8001f32:	18f6      	adds	r6, r6, r3
 8001f34:	6026      	str	r6, [r4, #0]
 8001f36:	6165      	str	r5, [r4, #20]
 8001f38:	9e01      	ldr	r6, [sp, #4]
 8001f3a:	1aed      	subs	r5, r5, r3
 8001f3c:	60a5      	str	r5, [r4, #8]
 8001f3e:	9b01      	ldr	r3, [sp, #4]
 8001f40:	42b3      	cmp	r3, r6
 8001f42:	d200      	bcs.n	8001f46 <__ssputs_r+0x8e>
 8001f44:	001e      	movs	r6, r3
 8001f46:	0032      	movs	r2, r6
 8001f48:	9903      	ldr	r1, [sp, #12]
 8001f4a:	6820      	ldr	r0, [r4, #0]
 8001f4c:	f000 fb34 	bl	80025b8 <memmove>
 8001f50:	68a3      	ldr	r3, [r4, #8]
 8001f52:	2000      	movs	r0, #0
 8001f54:	1b9b      	subs	r3, r3, r6
 8001f56:	60a3      	str	r3, [r4, #8]
 8001f58:	6823      	ldr	r3, [r4, #0]
 8001f5a:	199e      	adds	r6, r3, r6
 8001f5c:	6026      	str	r6, [r4, #0]
 8001f5e:	e7da      	b.n	8001f16 <__ssputs_r+0x5e>
 8001f60:	002a      	movs	r2, r5
 8001f62:	0038      	movs	r0, r7
 8001f64:	f000 fbe2 	bl	800272c <_realloc_r>
 8001f68:	1e06      	subs	r6, r0, #0
 8001f6a:	d1e0      	bne.n	8001f2e <__ssputs_r+0x76>
 8001f6c:	6921      	ldr	r1, [r4, #16]
 8001f6e:	0038      	movs	r0, r7
 8001f70:	f000 fb34 	bl	80025dc <_free_r>
 8001f74:	e7c7      	b.n	8001f06 <__ssputs_r+0x4e>
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	fffffb7f 	.word	0xfffffb7f

08001f7c <__ssprint_r>:
 8001f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f7e:	6893      	ldr	r3, [r2, #8]
 8001f80:	b087      	sub	sp, #28
 8001f82:	9002      	str	r0, [sp, #8]
 8001f84:	000c      	movs	r4, r1
 8001f86:	0016      	movs	r6, r2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d063      	beq.n	8002054 <__ssprint_r+0xd8>
 8001f8c:	6813      	ldr	r3, [r2, #0]
 8001f8e:	9303      	str	r3, [sp, #12]
 8001f90:	2300      	movs	r3, #0
 8001f92:	001f      	movs	r7, r3
 8001f94:	9305      	str	r3, [sp, #20]
 8001f96:	2f00      	cmp	r7, #0
 8001f98:	d02e      	beq.n	8001ff8 <__ssprint_r+0x7c>
 8001f9a:	68a5      	ldr	r5, [r4, #8]
 8001f9c:	42af      	cmp	r7, r5
 8001f9e:	d349      	bcc.n	8002034 <__ssprint_r+0xb8>
 8001fa0:	2390      	movs	r3, #144	; 0x90
 8001fa2:	89a2      	ldrh	r2, [r4, #12]
 8001fa4:	00db      	lsls	r3, r3, #3
 8001fa6:	421a      	tst	r2, r3
 8001fa8:	d042      	beq.n	8002030 <__ssprint_r+0xb4>
 8001faa:	2003      	movs	r0, #3
 8001fac:	6921      	ldr	r1, [r4, #16]
 8001fae:	6823      	ldr	r3, [r4, #0]
 8001fb0:	1a5b      	subs	r3, r3, r1
 8001fb2:	9304      	str	r3, [sp, #16]
 8001fb4:	6963      	ldr	r3, [r4, #20]
 8001fb6:	4343      	muls	r3, r0
 8001fb8:	0fd8      	lsrs	r0, r3, #31
 8001fba:	18c3      	adds	r3, r0, r3
 8001fbc:	105b      	asrs	r3, r3, #1
 8001fbe:	9301      	str	r3, [sp, #4]
 8001fc0:	9b04      	ldr	r3, [sp, #16]
 8001fc2:	9801      	ldr	r0, [sp, #4]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	19db      	adds	r3, r3, r7
 8001fc8:	4283      	cmp	r3, r0
 8001fca:	d900      	bls.n	8001fce <__ssprint_r+0x52>
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	0553      	lsls	r3, r2, #21
 8001fd0:	d544      	bpl.n	800205c <__ssprint_r+0xe0>
 8001fd2:	9901      	ldr	r1, [sp, #4]
 8001fd4:	9802      	ldr	r0, [sp, #8]
 8001fd6:	f000 fb4b 	bl	8002670 <_malloc_r>
 8001fda:	1e05      	subs	r5, r0, #0
 8001fdc:	d114      	bne.n	8002008 <__ssprint_r+0x8c>
 8001fde:	230c      	movs	r3, #12
 8001fe0:	9a02      	ldr	r2, [sp, #8]
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	2340      	movs	r3, #64	; 0x40
 8001fe8:	89a2      	ldrh	r2, [r4, #12]
 8001fea:	4240      	negs	r0, r0
 8001fec:	4313      	orrs	r3, r2
 8001fee:	81a3      	strh	r3, [r4, #12]
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60b3      	str	r3, [r6, #8]
 8001ff4:	6073      	str	r3, [r6, #4]
 8001ff6:	e02f      	b.n	8002058 <__ssprint_r+0xdc>
 8001ff8:	9b03      	ldr	r3, [sp, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	9305      	str	r3, [sp, #20]
 8001ffe:	9b03      	ldr	r3, [sp, #12]
 8002000:	685f      	ldr	r7, [r3, #4]
 8002002:	3308      	adds	r3, #8
 8002004:	9303      	str	r3, [sp, #12]
 8002006:	e7c6      	b.n	8001f96 <__ssprint_r+0x1a>
 8002008:	9a04      	ldr	r2, [sp, #16]
 800200a:	6921      	ldr	r1, [r4, #16]
 800200c:	f000 facb 	bl	80025a6 <memcpy>
 8002010:	89a3      	ldrh	r3, [r4, #12]
 8002012:	4a18      	ldr	r2, [pc, #96]	; (8002074 <__ssprint_r+0xf8>)
 8002014:	401a      	ands	r2, r3
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	4313      	orrs	r3, r2
 800201a:	81a3      	strh	r3, [r4, #12]
 800201c:	9b04      	ldr	r3, [sp, #16]
 800201e:	6125      	str	r5, [r4, #16]
 8002020:	18ed      	adds	r5, r5, r3
 8002022:	6025      	str	r5, [r4, #0]
 8002024:	003d      	movs	r5, r7
 8002026:	9b01      	ldr	r3, [sp, #4]
 8002028:	9a04      	ldr	r2, [sp, #16]
 800202a:	6163      	str	r3, [r4, #20]
 800202c:	1a9b      	subs	r3, r3, r2
 800202e:	60a3      	str	r3, [r4, #8]
 8002030:	42af      	cmp	r7, r5
 8002032:	d200      	bcs.n	8002036 <__ssprint_r+0xba>
 8002034:	003d      	movs	r5, r7
 8002036:	002a      	movs	r2, r5
 8002038:	9905      	ldr	r1, [sp, #20]
 800203a:	6820      	ldr	r0, [r4, #0]
 800203c:	f000 fabc 	bl	80025b8 <memmove>
 8002040:	68a3      	ldr	r3, [r4, #8]
 8002042:	1b5b      	subs	r3, r3, r5
 8002044:	60a3      	str	r3, [r4, #8]
 8002046:	6823      	ldr	r3, [r4, #0]
 8002048:	195d      	adds	r5, r3, r5
 800204a:	68b3      	ldr	r3, [r6, #8]
 800204c:	6025      	str	r5, [r4, #0]
 800204e:	1bdb      	subs	r3, r3, r7
 8002050:	60b3      	str	r3, [r6, #8]
 8002052:	d1d1      	bne.n	8001ff8 <__ssprint_r+0x7c>
 8002054:	2000      	movs	r0, #0
 8002056:	6070      	str	r0, [r6, #4]
 8002058:	b007      	add	sp, #28
 800205a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800205c:	9a01      	ldr	r2, [sp, #4]
 800205e:	9802      	ldr	r0, [sp, #8]
 8002060:	f000 fb64 	bl	800272c <_realloc_r>
 8002064:	1e05      	subs	r5, r0, #0
 8002066:	d1d9      	bne.n	800201c <__ssprint_r+0xa0>
 8002068:	6921      	ldr	r1, [r4, #16]
 800206a:	9802      	ldr	r0, [sp, #8]
 800206c:	f000 fab6 	bl	80025dc <_free_r>
 8002070:	e7b5      	b.n	8001fde <__ssprint_r+0x62>
 8002072:	46c0      	nop			; (mov r8, r8)
 8002074:	fffffb7f 	.word	0xfffffb7f

08002078 <_svfiprintf_r>:
 8002078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800207a:	b09f      	sub	sp, #124	; 0x7c
 800207c:	9002      	str	r0, [sp, #8]
 800207e:	9305      	str	r3, [sp, #20]
 8002080:	898b      	ldrh	r3, [r1, #12]
 8002082:	000f      	movs	r7, r1
 8002084:	0016      	movs	r6, r2
 8002086:	061b      	lsls	r3, r3, #24
 8002088:	d511      	bpl.n	80020ae <_svfiprintf_r+0x36>
 800208a:	690b      	ldr	r3, [r1, #16]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d10e      	bne.n	80020ae <_svfiprintf_r+0x36>
 8002090:	2140      	movs	r1, #64	; 0x40
 8002092:	f000 faed 	bl	8002670 <_malloc_r>
 8002096:	6038      	str	r0, [r7, #0]
 8002098:	6138      	str	r0, [r7, #16]
 800209a:	2800      	cmp	r0, #0
 800209c:	d105      	bne.n	80020aa <_svfiprintf_r+0x32>
 800209e:	230c      	movs	r3, #12
 80020a0:	9a02      	ldr	r2, [sp, #8]
 80020a2:	3801      	subs	r0, #1
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	b01f      	add	sp, #124	; 0x7c
 80020a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020aa:	2340      	movs	r3, #64	; 0x40
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	2300      	movs	r3, #0
 80020b0:	ad06      	add	r5, sp, #24
 80020b2:	616b      	str	r3, [r5, #20]
 80020b4:	3320      	adds	r3, #32
 80020b6:	766b      	strb	r3, [r5, #25]
 80020b8:	3310      	adds	r3, #16
 80020ba:	76ab      	strb	r3, [r5, #26]
 80020bc:	0034      	movs	r4, r6
 80020be:	7823      	ldrb	r3, [r4, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d147      	bne.n	8002154 <_svfiprintf_r+0xdc>
 80020c4:	1ba3      	subs	r3, r4, r6
 80020c6:	9304      	str	r3, [sp, #16]
 80020c8:	d00d      	beq.n	80020e6 <_svfiprintf_r+0x6e>
 80020ca:	1ba3      	subs	r3, r4, r6
 80020cc:	0032      	movs	r2, r6
 80020ce:	0039      	movs	r1, r7
 80020d0:	9802      	ldr	r0, [sp, #8]
 80020d2:	f7ff fef1 	bl	8001eb8 <__ssputs_r>
 80020d6:	1c43      	adds	r3, r0, #1
 80020d8:	d100      	bne.n	80020dc <_svfiprintf_r+0x64>
 80020da:	e0b5      	b.n	8002248 <_svfiprintf_r+0x1d0>
 80020dc:	696a      	ldr	r2, [r5, #20]
 80020de:	9b04      	ldr	r3, [sp, #16]
 80020e0:	4694      	mov	ip, r2
 80020e2:	4463      	add	r3, ip
 80020e4:	616b      	str	r3, [r5, #20]
 80020e6:	7823      	ldrb	r3, [r4, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d100      	bne.n	80020ee <_svfiprintf_r+0x76>
 80020ec:	e0ac      	b.n	8002248 <_svfiprintf_r+0x1d0>
 80020ee:	2201      	movs	r2, #1
 80020f0:	2300      	movs	r3, #0
 80020f2:	4252      	negs	r2, r2
 80020f4:	606a      	str	r2, [r5, #4]
 80020f6:	a902      	add	r1, sp, #8
 80020f8:	3254      	adds	r2, #84	; 0x54
 80020fa:	1852      	adds	r2, r2, r1
 80020fc:	3401      	adds	r4, #1
 80020fe:	602b      	str	r3, [r5, #0]
 8002100:	60eb      	str	r3, [r5, #12]
 8002102:	60ab      	str	r3, [r5, #8]
 8002104:	7013      	strb	r3, [r2, #0]
 8002106:	65ab      	str	r3, [r5, #88]	; 0x58
 8002108:	4e58      	ldr	r6, [pc, #352]	; (800226c <_svfiprintf_r+0x1f4>)
 800210a:	2205      	movs	r2, #5
 800210c:	7821      	ldrb	r1, [r4, #0]
 800210e:	0030      	movs	r0, r6
 8002110:	f000 fa3e 	bl	8002590 <memchr>
 8002114:	1c62      	adds	r2, r4, #1
 8002116:	2800      	cmp	r0, #0
 8002118:	d120      	bne.n	800215c <_svfiprintf_r+0xe4>
 800211a:	6829      	ldr	r1, [r5, #0]
 800211c:	06cb      	lsls	r3, r1, #27
 800211e:	d504      	bpl.n	800212a <_svfiprintf_r+0xb2>
 8002120:	2353      	movs	r3, #83	; 0x53
 8002122:	ae02      	add	r6, sp, #8
 8002124:	3020      	adds	r0, #32
 8002126:	199b      	adds	r3, r3, r6
 8002128:	7018      	strb	r0, [r3, #0]
 800212a:	070b      	lsls	r3, r1, #28
 800212c:	d504      	bpl.n	8002138 <_svfiprintf_r+0xc0>
 800212e:	2353      	movs	r3, #83	; 0x53
 8002130:	202b      	movs	r0, #43	; 0x2b
 8002132:	ae02      	add	r6, sp, #8
 8002134:	199b      	adds	r3, r3, r6
 8002136:	7018      	strb	r0, [r3, #0]
 8002138:	7823      	ldrb	r3, [r4, #0]
 800213a:	2b2a      	cmp	r3, #42	; 0x2a
 800213c:	d016      	beq.n	800216c <_svfiprintf_r+0xf4>
 800213e:	2000      	movs	r0, #0
 8002140:	210a      	movs	r1, #10
 8002142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002144:	7822      	ldrb	r2, [r4, #0]
 8002146:	3a30      	subs	r2, #48	; 0x30
 8002148:	2a09      	cmp	r2, #9
 800214a:	d955      	bls.n	80021f8 <_svfiprintf_r+0x180>
 800214c:	2800      	cmp	r0, #0
 800214e:	d015      	beq.n	800217c <_svfiprintf_r+0x104>
 8002150:	9309      	str	r3, [sp, #36]	; 0x24
 8002152:	e013      	b.n	800217c <_svfiprintf_r+0x104>
 8002154:	2b25      	cmp	r3, #37	; 0x25
 8002156:	d0b5      	beq.n	80020c4 <_svfiprintf_r+0x4c>
 8002158:	3401      	adds	r4, #1
 800215a:	e7b0      	b.n	80020be <_svfiprintf_r+0x46>
 800215c:	2301      	movs	r3, #1
 800215e:	1b80      	subs	r0, r0, r6
 8002160:	4083      	lsls	r3, r0
 8002162:	6829      	ldr	r1, [r5, #0]
 8002164:	0014      	movs	r4, r2
 8002166:	430b      	orrs	r3, r1
 8002168:	602b      	str	r3, [r5, #0]
 800216a:	e7cd      	b.n	8002108 <_svfiprintf_r+0x90>
 800216c:	9b05      	ldr	r3, [sp, #20]
 800216e:	1d18      	adds	r0, r3, #4
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	9005      	str	r0, [sp, #20]
 8002174:	2b00      	cmp	r3, #0
 8002176:	db39      	blt.n	80021ec <_svfiprintf_r+0x174>
 8002178:	9309      	str	r3, [sp, #36]	; 0x24
 800217a:	0014      	movs	r4, r2
 800217c:	7823      	ldrb	r3, [r4, #0]
 800217e:	2b2e      	cmp	r3, #46	; 0x2e
 8002180:	d10b      	bne.n	800219a <_svfiprintf_r+0x122>
 8002182:	7863      	ldrb	r3, [r4, #1]
 8002184:	1c62      	adds	r2, r4, #1
 8002186:	2b2a      	cmp	r3, #42	; 0x2a
 8002188:	d13e      	bne.n	8002208 <_svfiprintf_r+0x190>
 800218a:	9b05      	ldr	r3, [sp, #20]
 800218c:	3402      	adds	r4, #2
 800218e:	1d1a      	adds	r2, r3, #4
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	9205      	str	r2, [sp, #20]
 8002194:	2b00      	cmp	r3, #0
 8002196:	db34      	blt.n	8002202 <_svfiprintf_r+0x18a>
 8002198:	9307      	str	r3, [sp, #28]
 800219a:	4e35      	ldr	r6, [pc, #212]	; (8002270 <_svfiprintf_r+0x1f8>)
 800219c:	7821      	ldrb	r1, [r4, #0]
 800219e:	2203      	movs	r2, #3
 80021a0:	0030      	movs	r0, r6
 80021a2:	f000 f9f5 	bl	8002590 <memchr>
 80021a6:	2800      	cmp	r0, #0
 80021a8:	d006      	beq.n	80021b8 <_svfiprintf_r+0x140>
 80021aa:	2340      	movs	r3, #64	; 0x40
 80021ac:	1b80      	subs	r0, r0, r6
 80021ae:	4083      	lsls	r3, r0
 80021b0:	682a      	ldr	r2, [r5, #0]
 80021b2:	3401      	adds	r4, #1
 80021b4:	4313      	orrs	r3, r2
 80021b6:	602b      	str	r3, [r5, #0]
 80021b8:	7821      	ldrb	r1, [r4, #0]
 80021ba:	2206      	movs	r2, #6
 80021bc:	482d      	ldr	r0, [pc, #180]	; (8002274 <_svfiprintf_r+0x1fc>)
 80021be:	1c66      	adds	r6, r4, #1
 80021c0:	7629      	strb	r1, [r5, #24]
 80021c2:	f000 f9e5 	bl	8002590 <memchr>
 80021c6:	2800      	cmp	r0, #0
 80021c8:	d046      	beq.n	8002258 <_svfiprintf_r+0x1e0>
 80021ca:	4b2b      	ldr	r3, [pc, #172]	; (8002278 <_svfiprintf_r+0x200>)
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d12f      	bne.n	8002230 <_svfiprintf_r+0x1b8>
 80021d0:	6829      	ldr	r1, [r5, #0]
 80021d2:	9b05      	ldr	r3, [sp, #20]
 80021d4:	2207      	movs	r2, #7
 80021d6:	05c9      	lsls	r1, r1, #23
 80021d8:	d528      	bpl.n	800222c <_svfiprintf_r+0x1b4>
 80021da:	189b      	adds	r3, r3, r2
 80021dc:	4393      	bics	r3, r2
 80021de:	3308      	adds	r3, #8
 80021e0:	9305      	str	r3, [sp, #20]
 80021e2:	696b      	ldr	r3, [r5, #20]
 80021e4:	9a03      	ldr	r2, [sp, #12]
 80021e6:	189b      	adds	r3, r3, r2
 80021e8:	616b      	str	r3, [r5, #20]
 80021ea:	e767      	b.n	80020bc <_svfiprintf_r+0x44>
 80021ec:	425b      	negs	r3, r3
 80021ee:	60eb      	str	r3, [r5, #12]
 80021f0:	2302      	movs	r3, #2
 80021f2:	430b      	orrs	r3, r1
 80021f4:	602b      	str	r3, [r5, #0]
 80021f6:	e7c0      	b.n	800217a <_svfiprintf_r+0x102>
 80021f8:	434b      	muls	r3, r1
 80021fa:	3401      	adds	r4, #1
 80021fc:	189b      	adds	r3, r3, r2
 80021fe:	2001      	movs	r0, #1
 8002200:	e7a0      	b.n	8002144 <_svfiprintf_r+0xcc>
 8002202:	2301      	movs	r3, #1
 8002204:	425b      	negs	r3, r3
 8002206:	e7c7      	b.n	8002198 <_svfiprintf_r+0x120>
 8002208:	2300      	movs	r3, #0
 800220a:	0014      	movs	r4, r2
 800220c:	200a      	movs	r0, #10
 800220e:	001a      	movs	r2, r3
 8002210:	606b      	str	r3, [r5, #4]
 8002212:	7821      	ldrb	r1, [r4, #0]
 8002214:	3930      	subs	r1, #48	; 0x30
 8002216:	2909      	cmp	r1, #9
 8002218:	d903      	bls.n	8002222 <_svfiprintf_r+0x1aa>
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0bd      	beq.n	800219a <_svfiprintf_r+0x122>
 800221e:	9207      	str	r2, [sp, #28]
 8002220:	e7bb      	b.n	800219a <_svfiprintf_r+0x122>
 8002222:	4342      	muls	r2, r0
 8002224:	3401      	adds	r4, #1
 8002226:	1852      	adds	r2, r2, r1
 8002228:	2301      	movs	r3, #1
 800222a:	e7f2      	b.n	8002212 <_svfiprintf_r+0x19a>
 800222c:	3307      	adds	r3, #7
 800222e:	e7d5      	b.n	80021dc <_svfiprintf_r+0x164>
 8002230:	ab05      	add	r3, sp, #20
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	003a      	movs	r2, r7
 8002236:	4b11      	ldr	r3, [pc, #68]	; (800227c <_svfiprintf_r+0x204>)
 8002238:	0029      	movs	r1, r5
 800223a:	9802      	ldr	r0, [sp, #8]
 800223c:	e000      	b.n	8002240 <_svfiprintf_r+0x1c8>
 800223e:	bf00      	nop
 8002240:	9003      	str	r0, [sp, #12]
 8002242:	9b03      	ldr	r3, [sp, #12]
 8002244:	3301      	adds	r3, #1
 8002246:	d1cc      	bne.n	80021e2 <_svfiprintf_r+0x16a>
 8002248:	89bb      	ldrh	r3, [r7, #12]
 800224a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800224c:	065b      	lsls	r3, r3, #25
 800224e:	d400      	bmi.n	8002252 <_svfiprintf_r+0x1da>
 8002250:	e729      	b.n	80020a6 <_svfiprintf_r+0x2e>
 8002252:	2001      	movs	r0, #1
 8002254:	4240      	negs	r0, r0
 8002256:	e726      	b.n	80020a6 <_svfiprintf_r+0x2e>
 8002258:	ab05      	add	r3, sp, #20
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	003a      	movs	r2, r7
 800225e:	4b07      	ldr	r3, [pc, #28]	; (800227c <_svfiprintf_r+0x204>)
 8002260:	0029      	movs	r1, r5
 8002262:	9802      	ldr	r0, [sp, #8]
 8002264:	f000 f87a 	bl	800235c <_printf_i>
 8002268:	e7ea      	b.n	8002240 <_svfiprintf_r+0x1c8>
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	08002e2c 	.word	0x08002e2c
 8002270:	08002e32 	.word	0x08002e32
 8002274:	08002e36 	.word	0x08002e36
 8002278:	00000000 	.word	0x00000000
 800227c:	08001eb9 	.word	0x08001eb9

08002280 <_printf_common>:
 8002280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002282:	0015      	movs	r5, r2
 8002284:	9301      	str	r3, [sp, #4]
 8002286:	688a      	ldr	r2, [r1, #8]
 8002288:	690b      	ldr	r3, [r1, #16]
 800228a:	9000      	str	r0, [sp, #0]
 800228c:	000c      	movs	r4, r1
 800228e:	4293      	cmp	r3, r2
 8002290:	da00      	bge.n	8002294 <_printf_common+0x14>
 8002292:	0013      	movs	r3, r2
 8002294:	0022      	movs	r2, r4
 8002296:	602b      	str	r3, [r5, #0]
 8002298:	3243      	adds	r2, #67	; 0x43
 800229a:	7812      	ldrb	r2, [r2, #0]
 800229c:	2a00      	cmp	r2, #0
 800229e:	d001      	beq.n	80022a4 <_printf_common+0x24>
 80022a0:	3301      	adds	r3, #1
 80022a2:	602b      	str	r3, [r5, #0]
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	069b      	lsls	r3, r3, #26
 80022a8:	d502      	bpl.n	80022b0 <_printf_common+0x30>
 80022aa:	682b      	ldr	r3, [r5, #0]
 80022ac:	3302      	adds	r3, #2
 80022ae:	602b      	str	r3, [r5, #0]
 80022b0:	2706      	movs	r7, #6
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	401f      	ands	r7, r3
 80022b6:	d027      	beq.n	8002308 <_printf_common+0x88>
 80022b8:	0023      	movs	r3, r4
 80022ba:	3343      	adds	r3, #67	; 0x43
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	1e5a      	subs	r2, r3, #1
 80022c0:	4193      	sbcs	r3, r2
 80022c2:	6822      	ldr	r2, [r4, #0]
 80022c4:	0692      	lsls	r2, r2, #26
 80022c6:	d430      	bmi.n	800232a <_printf_common+0xaa>
 80022c8:	0022      	movs	r2, r4
 80022ca:	9901      	ldr	r1, [sp, #4]
 80022cc:	3243      	adds	r2, #67	; 0x43
 80022ce:	9800      	ldr	r0, [sp, #0]
 80022d0:	9e08      	ldr	r6, [sp, #32]
 80022d2:	47b0      	blx	r6
 80022d4:	1c43      	adds	r3, r0, #1
 80022d6:	d025      	beq.n	8002324 <_printf_common+0xa4>
 80022d8:	2306      	movs	r3, #6
 80022da:	6820      	ldr	r0, [r4, #0]
 80022dc:	682a      	ldr	r2, [r5, #0]
 80022de:	68e1      	ldr	r1, [r4, #12]
 80022e0:	4003      	ands	r3, r0
 80022e2:	2500      	movs	r5, #0
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d103      	bne.n	80022f0 <_printf_common+0x70>
 80022e8:	1a8d      	subs	r5, r1, r2
 80022ea:	43eb      	mvns	r3, r5
 80022ec:	17db      	asrs	r3, r3, #31
 80022ee:	401d      	ands	r5, r3
 80022f0:	68a3      	ldr	r3, [r4, #8]
 80022f2:	6922      	ldr	r2, [r4, #16]
 80022f4:	4293      	cmp	r3, r2
 80022f6:	dd01      	ble.n	80022fc <_printf_common+0x7c>
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	18ed      	adds	r5, r5, r3
 80022fc:	2700      	movs	r7, #0
 80022fe:	42bd      	cmp	r5, r7
 8002300:	d120      	bne.n	8002344 <_printf_common+0xc4>
 8002302:	2000      	movs	r0, #0
 8002304:	e010      	b.n	8002328 <_printf_common+0xa8>
 8002306:	3701      	adds	r7, #1
 8002308:	68e3      	ldr	r3, [r4, #12]
 800230a:	682a      	ldr	r2, [r5, #0]
 800230c:	1a9b      	subs	r3, r3, r2
 800230e:	429f      	cmp	r7, r3
 8002310:	dad2      	bge.n	80022b8 <_printf_common+0x38>
 8002312:	0022      	movs	r2, r4
 8002314:	2301      	movs	r3, #1
 8002316:	3219      	adds	r2, #25
 8002318:	9901      	ldr	r1, [sp, #4]
 800231a:	9800      	ldr	r0, [sp, #0]
 800231c:	9e08      	ldr	r6, [sp, #32]
 800231e:	47b0      	blx	r6
 8002320:	1c43      	adds	r3, r0, #1
 8002322:	d1f0      	bne.n	8002306 <_printf_common+0x86>
 8002324:	2001      	movs	r0, #1
 8002326:	4240      	negs	r0, r0
 8002328:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800232a:	2030      	movs	r0, #48	; 0x30
 800232c:	18e1      	adds	r1, r4, r3
 800232e:	3143      	adds	r1, #67	; 0x43
 8002330:	7008      	strb	r0, [r1, #0]
 8002332:	0021      	movs	r1, r4
 8002334:	1c5a      	adds	r2, r3, #1
 8002336:	3145      	adds	r1, #69	; 0x45
 8002338:	7809      	ldrb	r1, [r1, #0]
 800233a:	18a2      	adds	r2, r4, r2
 800233c:	3243      	adds	r2, #67	; 0x43
 800233e:	3302      	adds	r3, #2
 8002340:	7011      	strb	r1, [r2, #0]
 8002342:	e7c1      	b.n	80022c8 <_printf_common+0x48>
 8002344:	0022      	movs	r2, r4
 8002346:	2301      	movs	r3, #1
 8002348:	321a      	adds	r2, #26
 800234a:	9901      	ldr	r1, [sp, #4]
 800234c:	9800      	ldr	r0, [sp, #0]
 800234e:	9e08      	ldr	r6, [sp, #32]
 8002350:	47b0      	blx	r6
 8002352:	1c43      	adds	r3, r0, #1
 8002354:	d0e6      	beq.n	8002324 <_printf_common+0xa4>
 8002356:	3701      	adds	r7, #1
 8002358:	e7d1      	b.n	80022fe <_printf_common+0x7e>
	...

0800235c <_printf_i>:
 800235c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800235e:	b08b      	sub	sp, #44	; 0x2c
 8002360:	9206      	str	r2, [sp, #24]
 8002362:	000a      	movs	r2, r1
 8002364:	3243      	adds	r2, #67	; 0x43
 8002366:	9307      	str	r3, [sp, #28]
 8002368:	9005      	str	r0, [sp, #20]
 800236a:	9204      	str	r2, [sp, #16]
 800236c:	7e0a      	ldrb	r2, [r1, #24]
 800236e:	000c      	movs	r4, r1
 8002370:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002372:	2a6e      	cmp	r2, #110	; 0x6e
 8002374:	d100      	bne.n	8002378 <_printf_i+0x1c>
 8002376:	e08f      	b.n	8002498 <_printf_i+0x13c>
 8002378:	d817      	bhi.n	80023aa <_printf_i+0x4e>
 800237a:	2a63      	cmp	r2, #99	; 0x63
 800237c:	d02c      	beq.n	80023d8 <_printf_i+0x7c>
 800237e:	d808      	bhi.n	8002392 <_printf_i+0x36>
 8002380:	2a00      	cmp	r2, #0
 8002382:	d100      	bne.n	8002386 <_printf_i+0x2a>
 8002384:	e099      	b.n	80024ba <_printf_i+0x15e>
 8002386:	2a58      	cmp	r2, #88	; 0x58
 8002388:	d054      	beq.n	8002434 <_printf_i+0xd8>
 800238a:	0026      	movs	r6, r4
 800238c:	3642      	adds	r6, #66	; 0x42
 800238e:	7032      	strb	r2, [r6, #0]
 8002390:	e029      	b.n	80023e6 <_printf_i+0x8a>
 8002392:	2a64      	cmp	r2, #100	; 0x64
 8002394:	d001      	beq.n	800239a <_printf_i+0x3e>
 8002396:	2a69      	cmp	r2, #105	; 0x69
 8002398:	d1f7      	bne.n	800238a <_printf_i+0x2e>
 800239a:	6821      	ldr	r1, [r4, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	0608      	lsls	r0, r1, #24
 80023a0:	d523      	bpl.n	80023ea <_printf_i+0x8e>
 80023a2:	1d11      	adds	r1, r2, #4
 80023a4:	6019      	str	r1, [r3, #0]
 80023a6:	6815      	ldr	r5, [r2, #0]
 80023a8:	e025      	b.n	80023f6 <_printf_i+0x9a>
 80023aa:	2a73      	cmp	r2, #115	; 0x73
 80023ac:	d100      	bne.n	80023b0 <_printf_i+0x54>
 80023ae:	e088      	b.n	80024c2 <_printf_i+0x166>
 80023b0:	d808      	bhi.n	80023c4 <_printf_i+0x68>
 80023b2:	2a6f      	cmp	r2, #111	; 0x6f
 80023b4:	d029      	beq.n	800240a <_printf_i+0xae>
 80023b6:	2a70      	cmp	r2, #112	; 0x70
 80023b8:	d1e7      	bne.n	800238a <_printf_i+0x2e>
 80023ba:	2220      	movs	r2, #32
 80023bc:	6809      	ldr	r1, [r1, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	6022      	str	r2, [r4, #0]
 80023c2:	e003      	b.n	80023cc <_printf_i+0x70>
 80023c4:	2a75      	cmp	r2, #117	; 0x75
 80023c6:	d020      	beq.n	800240a <_printf_i+0xae>
 80023c8:	2a78      	cmp	r2, #120	; 0x78
 80023ca:	d1de      	bne.n	800238a <_printf_i+0x2e>
 80023cc:	0022      	movs	r2, r4
 80023ce:	2178      	movs	r1, #120	; 0x78
 80023d0:	3245      	adds	r2, #69	; 0x45
 80023d2:	7011      	strb	r1, [r2, #0]
 80023d4:	4a6c      	ldr	r2, [pc, #432]	; (8002588 <_printf_i+0x22c>)
 80023d6:	e030      	b.n	800243a <_printf_i+0xde>
 80023d8:	000e      	movs	r6, r1
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	3642      	adds	r6, #66	; 0x42
 80023de:	1d11      	adds	r1, r2, #4
 80023e0:	6019      	str	r1, [r3, #0]
 80023e2:	6813      	ldr	r3, [r2, #0]
 80023e4:	7033      	strb	r3, [r6, #0]
 80023e6:	2301      	movs	r3, #1
 80023e8:	e079      	b.n	80024de <_printf_i+0x182>
 80023ea:	0649      	lsls	r1, r1, #25
 80023ec:	d5d9      	bpl.n	80023a2 <_printf_i+0x46>
 80023ee:	1d11      	adds	r1, r2, #4
 80023f0:	6019      	str	r1, [r3, #0]
 80023f2:	2300      	movs	r3, #0
 80023f4:	5ed5      	ldrsh	r5, [r2, r3]
 80023f6:	2d00      	cmp	r5, #0
 80023f8:	da03      	bge.n	8002402 <_printf_i+0xa6>
 80023fa:	232d      	movs	r3, #45	; 0x2d
 80023fc:	9a04      	ldr	r2, [sp, #16]
 80023fe:	426d      	negs	r5, r5
 8002400:	7013      	strb	r3, [r2, #0]
 8002402:	4b62      	ldr	r3, [pc, #392]	; (800258c <_printf_i+0x230>)
 8002404:	270a      	movs	r7, #10
 8002406:	9303      	str	r3, [sp, #12]
 8002408:	e02f      	b.n	800246a <_printf_i+0x10e>
 800240a:	6820      	ldr	r0, [r4, #0]
 800240c:	6819      	ldr	r1, [r3, #0]
 800240e:	0605      	lsls	r5, r0, #24
 8002410:	d503      	bpl.n	800241a <_printf_i+0xbe>
 8002412:	1d08      	adds	r0, r1, #4
 8002414:	6018      	str	r0, [r3, #0]
 8002416:	680d      	ldr	r5, [r1, #0]
 8002418:	e005      	b.n	8002426 <_printf_i+0xca>
 800241a:	0640      	lsls	r0, r0, #25
 800241c:	d5f9      	bpl.n	8002412 <_printf_i+0xb6>
 800241e:	680d      	ldr	r5, [r1, #0]
 8002420:	1d08      	adds	r0, r1, #4
 8002422:	6018      	str	r0, [r3, #0]
 8002424:	b2ad      	uxth	r5, r5
 8002426:	4b59      	ldr	r3, [pc, #356]	; (800258c <_printf_i+0x230>)
 8002428:	2708      	movs	r7, #8
 800242a:	9303      	str	r3, [sp, #12]
 800242c:	2a6f      	cmp	r2, #111	; 0x6f
 800242e:	d018      	beq.n	8002462 <_printf_i+0x106>
 8002430:	270a      	movs	r7, #10
 8002432:	e016      	b.n	8002462 <_printf_i+0x106>
 8002434:	3145      	adds	r1, #69	; 0x45
 8002436:	700a      	strb	r2, [r1, #0]
 8002438:	4a54      	ldr	r2, [pc, #336]	; (800258c <_printf_i+0x230>)
 800243a:	9203      	str	r2, [sp, #12]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	6821      	ldr	r1, [r4, #0]
 8002440:	1d10      	adds	r0, r2, #4
 8002442:	6018      	str	r0, [r3, #0]
 8002444:	6815      	ldr	r5, [r2, #0]
 8002446:	0608      	lsls	r0, r1, #24
 8002448:	d522      	bpl.n	8002490 <_printf_i+0x134>
 800244a:	07cb      	lsls	r3, r1, #31
 800244c:	d502      	bpl.n	8002454 <_printf_i+0xf8>
 800244e:	2320      	movs	r3, #32
 8002450:	4319      	orrs	r1, r3
 8002452:	6021      	str	r1, [r4, #0]
 8002454:	2710      	movs	r7, #16
 8002456:	2d00      	cmp	r5, #0
 8002458:	d103      	bne.n	8002462 <_printf_i+0x106>
 800245a:	2320      	movs	r3, #32
 800245c:	6822      	ldr	r2, [r4, #0]
 800245e:	439a      	bics	r2, r3
 8002460:	6022      	str	r2, [r4, #0]
 8002462:	0023      	movs	r3, r4
 8002464:	2200      	movs	r2, #0
 8002466:	3343      	adds	r3, #67	; 0x43
 8002468:	701a      	strb	r2, [r3, #0]
 800246a:	6863      	ldr	r3, [r4, #4]
 800246c:	60a3      	str	r3, [r4, #8]
 800246e:	2b00      	cmp	r3, #0
 8002470:	db5c      	blt.n	800252c <_printf_i+0x1d0>
 8002472:	2204      	movs	r2, #4
 8002474:	6821      	ldr	r1, [r4, #0]
 8002476:	4391      	bics	r1, r2
 8002478:	6021      	str	r1, [r4, #0]
 800247a:	2d00      	cmp	r5, #0
 800247c:	d158      	bne.n	8002530 <_printf_i+0x1d4>
 800247e:	9e04      	ldr	r6, [sp, #16]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d064      	beq.n	800254e <_printf_i+0x1f2>
 8002484:	0026      	movs	r6, r4
 8002486:	9b03      	ldr	r3, [sp, #12]
 8002488:	3642      	adds	r6, #66	; 0x42
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	7033      	strb	r3, [r6, #0]
 800248e:	e05e      	b.n	800254e <_printf_i+0x1f2>
 8002490:	0648      	lsls	r0, r1, #25
 8002492:	d5da      	bpl.n	800244a <_printf_i+0xee>
 8002494:	b2ad      	uxth	r5, r5
 8002496:	e7d8      	b.n	800244a <_printf_i+0xee>
 8002498:	6809      	ldr	r1, [r1, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	0608      	lsls	r0, r1, #24
 800249e:	d505      	bpl.n	80024ac <_printf_i+0x150>
 80024a0:	1d11      	adds	r1, r2, #4
 80024a2:	6019      	str	r1, [r3, #0]
 80024a4:	6813      	ldr	r3, [r2, #0]
 80024a6:	6962      	ldr	r2, [r4, #20]
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	e006      	b.n	80024ba <_printf_i+0x15e>
 80024ac:	0649      	lsls	r1, r1, #25
 80024ae:	d5f7      	bpl.n	80024a0 <_printf_i+0x144>
 80024b0:	1d11      	adds	r1, r2, #4
 80024b2:	6019      	str	r1, [r3, #0]
 80024b4:	6813      	ldr	r3, [r2, #0]
 80024b6:	8aa2      	ldrh	r2, [r4, #20]
 80024b8:	801a      	strh	r2, [r3, #0]
 80024ba:	2300      	movs	r3, #0
 80024bc:	9e04      	ldr	r6, [sp, #16]
 80024be:	6123      	str	r3, [r4, #16]
 80024c0:	e054      	b.n	800256c <_printf_i+0x210>
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	1d11      	adds	r1, r2, #4
 80024c6:	6019      	str	r1, [r3, #0]
 80024c8:	6816      	ldr	r6, [r2, #0]
 80024ca:	2100      	movs	r1, #0
 80024cc:	6862      	ldr	r2, [r4, #4]
 80024ce:	0030      	movs	r0, r6
 80024d0:	f000 f85e 	bl	8002590 <memchr>
 80024d4:	2800      	cmp	r0, #0
 80024d6:	d001      	beq.n	80024dc <_printf_i+0x180>
 80024d8:	1b80      	subs	r0, r0, r6
 80024da:	6060      	str	r0, [r4, #4]
 80024dc:	6863      	ldr	r3, [r4, #4]
 80024de:	6123      	str	r3, [r4, #16]
 80024e0:	2300      	movs	r3, #0
 80024e2:	9a04      	ldr	r2, [sp, #16]
 80024e4:	7013      	strb	r3, [r2, #0]
 80024e6:	e041      	b.n	800256c <_printf_i+0x210>
 80024e8:	6923      	ldr	r3, [r4, #16]
 80024ea:	0032      	movs	r2, r6
 80024ec:	9906      	ldr	r1, [sp, #24]
 80024ee:	9805      	ldr	r0, [sp, #20]
 80024f0:	9d07      	ldr	r5, [sp, #28]
 80024f2:	47a8      	blx	r5
 80024f4:	1c43      	adds	r3, r0, #1
 80024f6:	d043      	beq.n	8002580 <_printf_i+0x224>
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	2500      	movs	r5, #0
 80024fc:	079b      	lsls	r3, r3, #30
 80024fe:	d40f      	bmi.n	8002520 <_printf_i+0x1c4>
 8002500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002502:	68e0      	ldr	r0, [r4, #12]
 8002504:	4298      	cmp	r0, r3
 8002506:	da3d      	bge.n	8002584 <_printf_i+0x228>
 8002508:	0018      	movs	r0, r3
 800250a:	e03b      	b.n	8002584 <_printf_i+0x228>
 800250c:	0022      	movs	r2, r4
 800250e:	2301      	movs	r3, #1
 8002510:	3219      	adds	r2, #25
 8002512:	9906      	ldr	r1, [sp, #24]
 8002514:	9805      	ldr	r0, [sp, #20]
 8002516:	9e07      	ldr	r6, [sp, #28]
 8002518:	47b0      	blx	r6
 800251a:	1c43      	adds	r3, r0, #1
 800251c:	d030      	beq.n	8002580 <_printf_i+0x224>
 800251e:	3501      	adds	r5, #1
 8002520:	68e3      	ldr	r3, [r4, #12]
 8002522:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002524:	1a9b      	subs	r3, r3, r2
 8002526:	429d      	cmp	r5, r3
 8002528:	dbf0      	blt.n	800250c <_printf_i+0x1b0>
 800252a:	e7e9      	b.n	8002500 <_printf_i+0x1a4>
 800252c:	2d00      	cmp	r5, #0
 800252e:	d0a9      	beq.n	8002484 <_printf_i+0x128>
 8002530:	9e04      	ldr	r6, [sp, #16]
 8002532:	0028      	movs	r0, r5
 8002534:	0039      	movs	r1, r7
 8002536:	f7ff fb3f 	bl	8001bb8 <__aeabi_uidivmod>
 800253a:	9b03      	ldr	r3, [sp, #12]
 800253c:	3e01      	subs	r6, #1
 800253e:	5c5b      	ldrb	r3, [r3, r1]
 8002540:	0028      	movs	r0, r5
 8002542:	7033      	strb	r3, [r6, #0]
 8002544:	0039      	movs	r1, r7
 8002546:	f7ff fab1 	bl	8001aac <__udivsi3>
 800254a:	1e05      	subs	r5, r0, #0
 800254c:	d1f1      	bne.n	8002532 <_printf_i+0x1d6>
 800254e:	2f08      	cmp	r7, #8
 8002550:	d109      	bne.n	8002566 <_printf_i+0x20a>
 8002552:	6823      	ldr	r3, [r4, #0]
 8002554:	07db      	lsls	r3, r3, #31
 8002556:	d506      	bpl.n	8002566 <_printf_i+0x20a>
 8002558:	6863      	ldr	r3, [r4, #4]
 800255a:	6922      	ldr	r2, [r4, #16]
 800255c:	4293      	cmp	r3, r2
 800255e:	dc02      	bgt.n	8002566 <_printf_i+0x20a>
 8002560:	2330      	movs	r3, #48	; 0x30
 8002562:	3e01      	subs	r6, #1
 8002564:	7033      	strb	r3, [r6, #0]
 8002566:	9b04      	ldr	r3, [sp, #16]
 8002568:	1b9b      	subs	r3, r3, r6
 800256a:	6123      	str	r3, [r4, #16]
 800256c:	9b07      	ldr	r3, [sp, #28]
 800256e:	aa09      	add	r2, sp, #36	; 0x24
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	0021      	movs	r1, r4
 8002574:	9b06      	ldr	r3, [sp, #24]
 8002576:	9805      	ldr	r0, [sp, #20]
 8002578:	f7ff fe82 	bl	8002280 <_printf_common>
 800257c:	1c43      	adds	r3, r0, #1
 800257e:	d1b3      	bne.n	80024e8 <_printf_i+0x18c>
 8002580:	2001      	movs	r0, #1
 8002582:	4240      	negs	r0, r0
 8002584:	b00b      	add	sp, #44	; 0x2c
 8002586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002588:	08002e4e 	.word	0x08002e4e
 800258c:	08002e3d 	.word	0x08002e3d

08002590 <memchr>:
 8002590:	b2c9      	uxtb	r1, r1
 8002592:	1882      	adds	r2, r0, r2
 8002594:	4290      	cmp	r0, r2
 8002596:	d101      	bne.n	800259c <memchr+0xc>
 8002598:	2000      	movs	r0, #0
 800259a:	4770      	bx	lr
 800259c:	7803      	ldrb	r3, [r0, #0]
 800259e:	428b      	cmp	r3, r1
 80025a0:	d0fb      	beq.n	800259a <memchr+0xa>
 80025a2:	3001      	adds	r0, #1
 80025a4:	e7f6      	b.n	8002594 <memchr+0x4>

080025a6 <memcpy>:
 80025a6:	2300      	movs	r3, #0
 80025a8:	b510      	push	{r4, lr}
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d100      	bne.n	80025b0 <memcpy+0xa>
 80025ae:	bd10      	pop	{r4, pc}
 80025b0:	5ccc      	ldrb	r4, [r1, r3]
 80025b2:	54c4      	strb	r4, [r0, r3]
 80025b4:	3301      	adds	r3, #1
 80025b6:	e7f8      	b.n	80025aa <memcpy+0x4>

080025b8 <memmove>:
 80025b8:	b510      	push	{r4, lr}
 80025ba:	4288      	cmp	r0, r1
 80025bc:	d902      	bls.n	80025c4 <memmove+0xc>
 80025be:	188b      	adds	r3, r1, r2
 80025c0:	4298      	cmp	r0, r3
 80025c2:	d308      	bcc.n	80025d6 <memmove+0x1e>
 80025c4:	2300      	movs	r3, #0
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d007      	beq.n	80025da <memmove+0x22>
 80025ca:	5ccc      	ldrb	r4, [r1, r3]
 80025cc:	54c4      	strb	r4, [r0, r3]
 80025ce:	3301      	adds	r3, #1
 80025d0:	e7f9      	b.n	80025c6 <memmove+0xe>
 80025d2:	5c8b      	ldrb	r3, [r1, r2]
 80025d4:	5483      	strb	r3, [r0, r2]
 80025d6:	3a01      	subs	r2, #1
 80025d8:	d2fb      	bcs.n	80025d2 <memmove+0x1a>
 80025da:	bd10      	pop	{r4, pc}

080025dc <_free_r>:
 80025dc:	b570      	push	{r4, r5, r6, lr}
 80025de:	0005      	movs	r5, r0
 80025e0:	2900      	cmp	r1, #0
 80025e2:	d010      	beq.n	8002606 <_free_r+0x2a>
 80025e4:	1f0c      	subs	r4, r1, #4
 80025e6:	6823      	ldr	r3, [r4, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	da00      	bge.n	80025ee <_free_r+0x12>
 80025ec:	18e4      	adds	r4, r4, r3
 80025ee:	0028      	movs	r0, r5
 80025f0:	f000 f8d4 	bl	800279c <__malloc_lock>
 80025f4:	4a1d      	ldr	r2, [pc, #116]	; (800266c <_free_r+0x90>)
 80025f6:	6813      	ldr	r3, [r2, #0]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d105      	bne.n	8002608 <_free_r+0x2c>
 80025fc:	6063      	str	r3, [r4, #4]
 80025fe:	6014      	str	r4, [r2, #0]
 8002600:	0028      	movs	r0, r5
 8002602:	f000 f8cc 	bl	800279e <__malloc_unlock>
 8002606:	bd70      	pop	{r4, r5, r6, pc}
 8002608:	42a3      	cmp	r3, r4
 800260a:	d909      	bls.n	8002620 <_free_r+0x44>
 800260c:	6821      	ldr	r1, [r4, #0]
 800260e:	1860      	adds	r0, r4, r1
 8002610:	4283      	cmp	r3, r0
 8002612:	d1f3      	bne.n	80025fc <_free_r+0x20>
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	1841      	adds	r1, r0, r1
 800261a:	6021      	str	r1, [r4, #0]
 800261c:	e7ee      	b.n	80025fc <_free_r+0x20>
 800261e:	0013      	movs	r3, r2
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	2a00      	cmp	r2, #0
 8002624:	d001      	beq.n	800262a <_free_r+0x4e>
 8002626:	42a2      	cmp	r2, r4
 8002628:	d9f9      	bls.n	800261e <_free_r+0x42>
 800262a:	6819      	ldr	r1, [r3, #0]
 800262c:	1858      	adds	r0, r3, r1
 800262e:	42a0      	cmp	r0, r4
 8002630:	d10b      	bne.n	800264a <_free_r+0x6e>
 8002632:	6820      	ldr	r0, [r4, #0]
 8002634:	1809      	adds	r1, r1, r0
 8002636:	1858      	adds	r0, r3, r1
 8002638:	6019      	str	r1, [r3, #0]
 800263a:	4282      	cmp	r2, r0
 800263c:	d1e0      	bne.n	8002600 <_free_r+0x24>
 800263e:	6810      	ldr	r0, [r2, #0]
 8002640:	6852      	ldr	r2, [r2, #4]
 8002642:	1841      	adds	r1, r0, r1
 8002644:	6019      	str	r1, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]
 8002648:	e7da      	b.n	8002600 <_free_r+0x24>
 800264a:	42a0      	cmp	r0, r4
 800264c:	d902      	bls.n	8002654 <_free_r+0x78>
 800264e:	230c      	movs	r3, #12
 8002650:	602b      	str	r3, [r5, #0]
 8002652:	e7d5      	b.n	8002600 <_free_r+0x24>
 8002654:	6821      	ldr	r1, [r4, #0]
 8002656:	1860      	adds	r0, r4, r1
 8002658:	4282      	cmp	r2, r0
 800265a:	d103      	bne.n	8002664 <_free_r+0x88>
 800265c:	6810      	ldr	r0, [r2, #0]
 800265e:	6852      	ldr	r2, [r2, #4]
 8002660:	1841      	adds	r1, r0, r1
 8002662:	6021      	str	r1, [r4, #0]
 8002664:	6062      	str	r2, [r4, #4]
 8002666:	605c      	str	r4, [r3, #4]
 8002668:	e7ca      	b.n	8002600 <_free_r+0x24>
 800266a:	46c0      	nop			; (mov r8, r8)
 800266c:	2000008c 	.word	0x2000008c

08002670 <_malloc_r>:
 8002670:	2303      	movs	r3, #3
 8002672:	b570      	push	{r4, r5, r6, lr}
 8002674:	1ccd      	adds	r5, r1, #3
 8002676:	439d      	bics	r5, r3
 8002678:	3508      	adds	r5, #8
 800267a:	0006      	movs	r6, r0
 800267c:	2d0c      	cmp	r5, #12
 800267e:	d21e      	bcs.n	80026be <_malloc_r+0x4e>
 8002680:	250c      	movs	r5, #12
 8002682:	42a9      	cmp	r1, r5
 8002684:	d81d      	bhi.n	80026c2 <_malloc_r+0x52>
 8002686:	0030      	movs	r0, r6
 8002688:	f000 f888 	bl	800279c <__malloc_lock>
 800268c:	4a25      	ldr	r2, [pc, #148]	; (8002724 <_malloc_r+0xb4>)
 800268e:	6814      	ldr	r4, [r2, #0]
 8002690:	0021      	movs	r1, r4
 8002692:	2900      	cmp	r1, #0
 8002694:	d119      	bne.n	80026ca <_malloc_r+0x5a>
 8002696:	4c24      	ldr	r4, [pc, #144]	; (8002728 <_malloc_r+0xb8>)
 8002698:	6823      	ldr	r3, [r4, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d103      	bne.n	80026a6 <_malloc_r+0x36>
 800269e:	0030      	movs	r0, r6
 80026a0:	f000 f86a 	bl	8002778 <_sbrk_r>
 80026a4:	6020      	str	r0, [r4, #0]
 80026a6:	0029      	movs	r1, r5
 80026a8:	0030      	movs	r0, r6
 80026aa:	f000 f865 	bl	8002778 <_sbrk_r>
 80026ae:	1c43      	adds	r3, r0, #1
 80026b0:	d12c      	bne.n	800270c <_malloc_r+0x9c>
 80026b2:	230c      	movs	r3, #12
 80026b4:	0030      	movs	r0, r6
 80026b6:	6033      	str	r3, [r6, #0]
 80026b8:	f000 f871 	bl	800279e <__malloc_unlock>
 80026bc:	e003      	b.n	80026c6 <_malloc_r+0x56>
 80026be:	2d00      	cmp	r5, #0
 80026c0:	dadf      	bge.n	8002682 <_malloc_r+0x12>
 80026c2:	230c      	movs	r3, #12
 80026c4:	6033      	str	r3, [r6, #0]
 80026c6:	2000      	movs	r0, #0
 80026c8:	bd70      	pop	{r4, r5, r6, pc}
 80026ca:	680b      	ldr	r3, [r1, #0]
 80026cc:	1b5b      	subs	r3, r3, r5
 80026ce:	d41a      	bmi.n	8002706 <_malloc_r+0x96>
 80026d0:	2b0b      	cmp	r3, #11
 80026d2:	d903      	bls.n	80026dc <_malloc_r+0x6c>
 80026d4:	600b      	str	r3, [r1, #0]
 80026d6:	18cc      	adds	r4, r1, r3
 80026d8:	6025      	str	r5, [r4, #0]
 80026da:	e003      	b.n	80026e4 <_malloc_r+0x74>
 80026dc:	428c      	cmp	r4, r1
 80026de:	d10e      	bne.n	80026fe <_malloc_r+0x8e>
 80026e0:	6863      	ldr	r3, [r4, #4]
 80026e2:	6013      	str	r3, [r2, #0]
 80026e4:	0030      	movs	r0, r6
 80026e6:	f000 f85a 	bl	800279e <__malloc_unlock>
 80026ea:	0020      	movs	r0, r4
 80026ec:	2207      	movs	r2, #7
 80026ee:	300b      	adds	r0, #11
 80026f0:	1d23      	adds	r3, r4, #4
 80026f2:	4390      	bics	r0, r2
 80026f4:	1ac3      	subs	r3, r0, r3
 80026f6:	d0e7      	beq.n	80026c8 <_malloc_r+0x58>
 80026f8:	425a      	negs	r2, r3
 80026fa:	50e2      	str	r2, [r4, r3]
 80026fc:	e7e4      	b.n	80026c8 <_malloc_r+0x58>
 80026fe:	684b      	ldr	r3, [r1, #4]
 8002700:	6063      	str	r3, [r4, #4]
 8002702:	000c      	movs	r4, r1
 8002704:	e7ee      	b.n	80026e4 <_malloc_r+0x74>
 8002706:	000c      	movs	r4, r1
 8002708:	6849      	ldr	r1, [r1, #4]
 800270a:	e7c2      	b.n	8002692 <_malloc_r+0x22>
 800270c:	2303      	movs	r3, #3
 800270e:	1cc4      	adds	r4, r0, #3
 8002710:	439c      	bics	r4, r3
 8002712:	42a0      	cmp	r0, r4
 8002714:	d0e0      	beq.n	80026d8 <_malloc_r+0x68>
 8002716:	1a21      	subs	r1, r4, r0
 8002718:	0030      	movs	r0, r6
 800271a:	f000 f82d 	bl	8002778 <_sbrk_r>
 800271e:	1c43      	adds	r3, r0, #1
 8002720:	d1da      	bne.n	80026d8 <_malloc_r+0x68>
 8002722:	e7c6      	b.n	80026b2 <_malloc_r+0x42>
 8002724:	2000008c 	.word	0x2000008c
 8002728:	20000090 	.word	0x20000090

0800272c <_realloc_r>:
 800272c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272e:	0007      	movs	r7, r0
 8002730:	000d      	movs	r5, r1
 8002732:	0016      	movs	r6, r2
 8002734:	2900      	cmp	r1, #0
 8002736:	d105      	bne.n	8002744 <_realloc_r+0x18>
 8002738:	0011      	movs	r1, r2
 800273a:	f7ff ff99 	bl	8002670 <_malloc_r>
 800273e:	0004      	movs	r4, r0
 8002740:	0020      	movs	r0, r4
 8002742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002744:	2a00      	cmp	r2, #0
 8002746:	d103      	bne.n	8002750 <_realloc_r+0x24>
 8002748:	f7ff ff48 	bl	80025dc <_free_r>
 800274c:	0034      	movs	r4, r6
 800274e:	e7f7      	b.n	8002740 <_realloc_r+0x14>
 8002750:	f000 f826 	bl	80027a0 <_malloc_usable_size_r>
 8002754:	002c      	movs	r4, r5
 8002756:	4286      	cmp	r6, r0
 8002758:	d9f2      	bls.n	8002740 <_realloc_r+0x14>
 800275a:	0031      	movs	r1, r6
 800275c:	0038      	movs	r0, r7
 800275e:	f7ff ff87 	bl	8002670 <_malloc_r>
 8002762:	1e04      	subs	r4, r0, #0
 8002764:	d0ec      	beq.n	8002740 <_realloc_r+0x14>
 8002766:	0029      	movs	r1, r5
 8002768:	0032      	movs	r2, r6
 800276a:	f7ff ff1c 	bl	80025a6 <memcpy>
 800276e:	0029      	movs	r1, r5
 8002770:	0038      	movs	r0, r7
 8002772:	f7ff ff33 	bl	80025dc <_free_r>
 8002776:	e7e3      	b.n	8002740 <_realloc_r+0x14>

08002778 <_sbrk_r>:
 8002778:	2300      	movs	r3, #0
 800277a:	b570      	push	{r4, r5, r6, lr}
 800277c:	4c06      	ldr	r4, [pc, #24]	; (8002798 <_sbrk_r+0x20>)
 800277e:	0005      	movs	r5, r0
 8002780:	0008      	movs	r0, r1
 8002782:	6023      	str	r3, [r4, #0]
 8002784:	f000 f888 	bl	8002898 <_sbrk>
 8002788:	1c43      	adds	r3, r0, #1
 800278a:	d103      	bne.n	8002794 <_sbrk_r+0x1c>
 800278c:	6823      	ldr	r3, [r4, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d000      	beq.n	8002794 <_sbrk_r+0x1c>
 8002792:	602b      	str	r3, [r5, #0]
 8002794:	bd70      	pop	{r4, r5, r6, pc}
 8002796:	46c0      	nop			; (mov r8, r8)
 8002798:	200000a4 	.word	0x200000a4

0800279c <__malloc_lock>:
 800279c:	4770      	bx	lr

0800279e <__malloc_unlock>:
 800279e:	4770      	bx	lr

080027a0 <_malloc_usable_size_r>:
 80027a0:	1f0b      	subs	r3, r1, #4
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	1f18      	subs	r0, r3, #4
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	da01      	bge.n	80027ae <_malloc_usable_size_r+0xe>
 80027aa:	580b      	ldr	r3, [r1, r0]
 80027ac:	18c0      	adds	r0, r0, r3
 80027ae:	4770      	bx	lr

080027b0 <cleanup_glue>:
 80027b0:	b570      	push	{r4, r5, r6, lr}
 80027b2:	000d      	movs	r5, r1
 80027b4:	6809      	ldr	r1, [r1, #0]
 80027b6:	0004      	movs	r4, r0
 80027b8:	2900      	cmp	r1, #0
 80027ba:	d001      	beq.n	80027c0 <cleanup_glue+0x10>
 80027bc:	f7ff fff8 	bl	80027b0 <cleanup_glue>
 80027c0:	0029      	movs	r1, r5
 80027c2:	0020      	movs	r0, r4
 80027c4:	f7ff ff0a 	bl	80025dc <_free_r>
 80027c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080027cc <_reclaim_reent>:
 80027cc:	4b31      	ldr	r3, [pc, #196]	; (8002894 <_reclaim_reent+0xc8>)
 80027ce:	b570      	push	{r4, r5, r6, lr}
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	0004      	movs	r4, r0
 80027d4:	4283      	cmp	r3, r0
 80027d6:	d056      	beq.n	8002886 <_reclaim_reent+0xba>
 80027d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d017      	beq.n	800280e <_reclaim_reent+0x42>
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00d      	beq.n	8002800 <_reclaim_reent+0x34>
 80027e4:	2500      	movs	r5, #0
 80027e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	5959      	ldr	r1, [r3, r5]
 80027ec:	2900      	cmp	r1, #0
 80027ee:	d14b      	bne.n	8002888 <_reclaim_reent+0xbc>
 80027f0:	3504      	adds	r5, #4
 80027f2:	2d80      	cmp	r5, #128	; 0x80
 80027f4:	d1f7      	bne.n	80027e6 <_reclaim_reent+0x1a>
 80027f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027f8:	0020      	movs	r0, r4
 80027fa:	68d9      	ldr	r1, [r3, #12]
 80027fc:	f7ff feee 	bl	80025dc <_free_r>
 8002800:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002802:	6819      	ldr	r1, [r3, #0]
 8002804:	2900      	cmp	r1, #0
 8002806:	d002      	beq.n	800280e <_reclaim_reent+0x42>
 8002808:	0020      	movs	r0, r4
 800280a:	f7ff fee7 	bl	80025dc <_free_r>
 800280e:	6961      	ldr	r1, [r4, #20]
 8002810:	2900      	cmp	r1, #0
 8002812:	d002      	beq.n	800281a <_reclaim_reent+0x4e>
 8002814:	0020      	movs	r0, r4
 8002816:	f7ff fee1 	bl	80025dc <_free_r>
 800281a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800281c:	2900      	cmp	r1, #0
 800281e:	d002      	beq.n	8002826 <_reclaim_reent+0x5a>
 8002820:	0020      	movs	r0, r4
 8002822:	f7ff fedb 	bl	80025dc <_free_r>
 8002826:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002828:	2900      	cmp	r1, #0
 800282a:	d002      	beq.n	8002832 <_reclaim_reent+0x66>
 800282c:	0020      	movs	r0, r4
 800282e:	f7ff fed5 	bl	80025dc <_free_r>
 8002832:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002834:	2900      	cmp	r1, #0
 8002836:	d002      	beq.n	800283e <_reclaim_reent+0x72>
 8002838:	0020      	movs	r0, r4
 800283a:	f7ff fecf 	bl	80025dc <_free_r>
 800283e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002840:	2900      	cmp	r1, #0
 8002842:	d002      	beq.n	800284a <_reclaim_reent+0x7e>
 8002844:	0020      	movs	r0, r4
 8002846:	f7ff fec9 	bl	80025dc <_free_r>
 800284a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800284c:	2900      	cmp	r1, #0
 800284e:	d002      	beq.n	8002856 <_reclaim_reent+0x8a>
 8002850:	0020      	movs	r0, r4
 8002852:	f7ff fec3 	bl	80025dc <_free_r>
 8002856:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002858:	2900      	cmp	r1, #0
 800285a:	d002      	beq.n	8002862 <_reclaim_reent+0x96>
 800285c:	0020      	movs	r0, r4
 800285e:	f7ff febd 	bl	80025dc <_free_r>
 8002862:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002864:	2900      	cmp	r1, #0
 8002866:	d002      	beq.n	800286e <_reclaim_reent+0xa2>
 8002868:	0020      	movs	r0, r4
 800286a:	f7ff feb7 	bl	80025dc <_free_r>
 800286e:	69a3      	ldr	r3, [r4, #24]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d008      	beq.n	8002886 <_reclaim_reent+0xba>
 8002874:	0020      	movs	r0, r4
 8002876:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002878:	4798      	blx	r3
 800287a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800287c:	2900      	cmp	r1, #0
 800287e:	d002      	beq.n	8002886 <_reclaim_reent+0xba>
 8002880:	0020      	movs	r0, r4
 8002882:	f7ff ff95 	bl	80027b0 <cleanup_glue>
 8002886:	bd70      	pop	{r4, r5, r6, pc}
 8002888:	680e      	ldr	r6, [r1, #0]
 800288a:	0020      	movs	r0, r4
 800288c:	f7ff fea6 	bl	80025dc <_free_r>
 8002890:	0031      	movs	r1, r6
 8002892:	e7ab      	b.n	80027ec <_reclaim_reent+0x20>
 8002894:	20000008 	.word	0x20000008

08002898 <_sbrk>:
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <_sbrk+0x18>)
 800289a:	0002      	movs	r2, r0
 800289c:	6819      	ldr	r1, [r3, #0]
 800289e:	2900      	cmp	r1, #0
 80028a0:	d101      	bne.n	80028a6 <_sbrk+0xe>
 80028a2:	4904      	ldr	r1, [pc, #16]	; (80028b4 <_sbrk+0x1c>)
 80028a4:	6019      	str	r1, [r3, #0]
 80028a6:	6818      	ldr	r0, [r3, #0]
 80028a8:	1882      	adds	r2, r0, r2
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	4770      	bx	lr
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	20000094 	.word	0x20000094
 80028b4:	200000a8 	.word	0x200000a8

080028b8 <__EH_FRAME_BEGIN__>:
 80028b8:	00000000                                ....

080028bc <_init>:
 80028bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028c2:	bc08      	pop	{r3}
 80028c4:	469e      	mov	lr, r3
 80028c6:	4770      	bx	lr

080028c8 <_fini>:
 80028c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ca:	46c0      	nop			; (mov r8, r8)
 80028cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ce:	bc08      	pop	{r3}
 80028d0:	469e      	mov	lr, r3
 80028d2:	4770      	bx	lr
