{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453027451276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453027451276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 14:14:07 2016 " "Processing started: Sun Jan 17 14:14:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453027451276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453027451276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicFinalFPGA -c LogicFinalFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicFinalFPGA -c LogicFinalFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453027451276 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453027451807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/lc_fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/lc_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBenchOnMain " "Found entity 1: testBenchOnMain" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""} { "Info" "ISGN_ENTITY_NAME" "2 MainModule " "Found entity 2: MainModule" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/inputmodule.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/inputmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputTest " "Found entity 1: inputTest" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""} { "Info" "ISGN_ENTITY_NAME" "2 InputModule " "Found entity 2: InputModule" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/executmodule.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/executmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 execTEST " "Found entity 1: execTEST" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""} { "Info" "ISGN_ENTITY_NAME" "2 ExecutionModule " "Found entity 2: ExecutionModule" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/controllermodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/amir/desktop/logic final/.v files/controllermodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../.v Files/ControllerModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ControllerModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/computemodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/amir/desktop/logic final/.v files/computemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComputeModule " "Found entity 1: ComputeModule" {  } { { "../.v Files/ComputeModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ComputeModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027451900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/binary2bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBINTOBCD " "Found entity 1: TESTBINTOBCD" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451916 ""} { "Info" "ISGN_ENTITY_NAME" "2 BinaryToBCD " "Found entity 2: BinaryToBCD" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027451916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/amir/desktop/logic final/.v files/7segmentmodule.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/amir/desktop/logic final/.v files/7segmentmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDTEST " "Found entity 1: BCDTEST" {  } { { "../.v Files/7SegmentModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/7SegmentModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451916 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDto7Seg " "Found entity 2: BCDto7Seg" {  } { { "../.v Files/7SegmentModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/7SegmentModule.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027451916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027451916 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mainFPGA.v " "Can't analyze file -- file mainFPGA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1453027451916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "errOut ExecutModule.v(5) " "Verilog HDL Implicit Net warning at ExecutModule.v(5): created implicit net for \"errOut\"" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027451916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainModule " "Elaborating entity \"MainModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453027452041 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "LC_FPGA.v(117) " "Verilog HDL warning at LC_FPGA.v(117): ignoring unsupported system task" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 117 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1453027452041 "|MainModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cntrlr " "Elaborating entity \"Controller\" for hierarchy \"Controller:cntrlr\"" {  } { { "../.v Files/LC_FPGA.v" "cntrlr" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027452072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputModule InputModule:im " "Elaborating entity \"InputModule\" for hierarchy \"InputModule:im\"" {  } { { "../.v Files/LC_FPGA.v" "im" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027452087 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "InputModule.v(34) " "Verilog HDL warning at InputModule.v(34): ignoring unsupported system task" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(60) " "Verilog HDL assignment warning at InputModule.v(60): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(62) " "Verilog HDL assignment warning at InputModule.v(62): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(69) " "Verilog HDL assignment warning at InputModule.v(69): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(76) " "Verilog HDL assignment warning at InputModule.v(76): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(78) " "Verilog HDL assignment warning at InputModule.v(78): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(85) " "Verilog HDL assignment warning at InputModule.v(85): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(92) " "Verilog HDL assignment warning at InputModule.v(92): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(94) " "Verilog HDL assignment warning at InputModule.v(94): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(101) " "Verilog HDL assignment warning at InputModule.v(101): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(108) " "Verilog HDL assignment warning at InputModule.v(108): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(110) " "Verilog HDL assignment warning at InputModule.v(110): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(117) " "Verilog HDL assignment warning at InputModule.v(117): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(124) " "Verilog HDL assignment warning at InputModule.v(124): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(126) " "Verilog HDL assignment warning at InputModule.v(126): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(133) " "Verilog HDL assignment warning at InputModule.v(133): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(140) " "Verilog HDL assignment warning at InputModule.v(140): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(142) " "Verilog HDL assignment warning at InputModule.v(142): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(149) " "Verilog HDL assignment warning at InputModule.v(149): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(156) " "Verilog HDL assignment warning at InputModule.v(156): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(158) " "Verilog HDL assignment warning at InputModule.v(158): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(165) " "Verilog HDL assignment warning at InputModule.v(165): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(172) " "Verilog HDL assignment warning at InputModule.v(172): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(174) " "Verilog HDL assignment warning at InputModule.v(174): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(181) " "Verilog HDL assignment warning at InputModule.v(181): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(188) " "Verilog HDL assignment warning at InputModule.v(188): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(190) " "Verilog HDL assignment warning at InputModule.v(190): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(197) " "Verilog HDL assignment warning at InputModule.v(197): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InputModule.v(205) " "Verilog HDL assignment warning at InputModule.v(205): truncated value with size 32 to match size of target (3)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(207) " "Verilog HDL assignment warning at InputModule.v(207): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 InputModule.v(214) " "Verilog HDL assignment warning at InputModule.v(214): truncated value with size 32 to match size of target (14)" {  } { { "../.v Files/InputModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/InputModule.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452087 "|MainModule|InputModule:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComputeModule ComputeModule:cm " "Elaborating entity \"ComputeModule\" for hierarchy \"ComputeModule:cm\"" {  } { { "../.v Files/LC_FPGA.v" "cm" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027452103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecutionModule ExecutionModule:em " "Elaborating entity \"ExecutionModule\" for hierarchy \"ExecutionModule:em\"" {  } { { "../.v Files/LC_FPGA.v" "em" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027452103 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ExecutModule.v(40) " "Verilog HDL warning at ExecutModule.v(40): ignoring unsupported system task" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 40 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1453027452103 "|MainModule|ExecutionModule:em"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ExecutModule.v(72) " "Verilog HDL assignment warning at ExecutModule.v(72): truncated value with size 32 to match size of target (17)" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452103 "|MainModule|ExecutionModule:em"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:bin2BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:bin2BCD\"" {  } { { "../.v Files/LC_FPGA.v" "bin2BCD" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027452103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(34) " "Verilog HDL assignment warning at Binary2BCD.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452103 "|MainModule|BinaryToBCD:bin2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(35) " "Verilog HDL assignment warning at Binary2BCD.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452103 "|MainModule|BinaryToBCD:bin2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(36) " "Verilog HDL assignment warning at Binary2BCD.v(36): truncated value with size 32 to match size of target (4)" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452103 "|MainModule|BinaryToBCD:bin2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(37) " "Verilog HDL assignment warning at Binary2BCD.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452103 "|MainModule|BinaryToBCD:bin2BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary2BCD.v(38) " "Verilog HDL assignment warning at Binary2BCD.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1453027452103 "|MainModule|BinaryToBCD:bin2BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:firstDigit " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:firstDigit\"" {  } { { "../.v Files/LC_FPGA.v" "firstDigit" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027452103 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ExecutionModule:em\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ExecutionModule:em\|Mult0\"" {  } { { "../.v Files/ExecutModule.v" "Mult0" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Mod0\"" {  } { { "../.v Files/Binary2BCD.v" "Mod0" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Mod1\"" {  } { { "../.v Files/Binary2BCD.v" "Mod1" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Div0\"" {  } { { "../.v Files/Binary2BCD.v" "Div0" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Mod2\"" {  } { { "../.v Files/Binary2BCD.v" "Mod2" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Div1\"" {  } { { "../.v Files/Binary2BCD.v" "Div1" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Mod3\"" {  } { { "../.v Files/Binary2BCD.v" "Mod3" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Div2\"" {  } { { "../.v Files/Binary2BCD.v" "Div2" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Mod4\"" {  } { { "../.v Files/Binary2BCD.v" "Mod4" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:bin2BCD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:bin2BCD\|Div3\"" {  } { { "../.v Files/Binary2BCD.v" "Div3" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453647 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1453027453647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ExecutionModule:em\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ExecutionModule:em\|lpm_mult:Mult0\"" {  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ExecutionModule:em\|lpm_mult:Mult0 " "Instantiated megafunction \"ExecutionModule:em\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453772 ""}  } { { "../.v Files/ExecutModule.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/ExecutModule.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027453772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i8t " "Found entity 1: mult_i8t" {  } { { "db/mult_i8t.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/mult_i8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027453866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027453866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Mod0\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027453959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027453959 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027453959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k6m " "Found entity 1: lpm_divide_k6m" {  } { { "db/lpm_divide_k6m.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_k6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Mod1\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027454490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Mod1 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454490 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027454490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n6m " "Found entity 1: lpm_divide_n6m" {  } { { "db/lpm_divide_n6m.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_n6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_u2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Div0\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027454755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454755 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027454755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Mod2\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027454911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027454911 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027454911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_18m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_18m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_18m " "Found entity 1: lpm_divide_18m" {  } { { "db/lpm_divide_18m.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_18m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027454973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027454973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i5f " "Found entity 1: alt_u_div_i5f" {  } { { "db/alt_u_div_i5f.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_i5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Div1\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027455145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455145 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027455145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Mod3\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027455317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Mod3 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455317 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027455317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_58m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_58m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_58m " "Found entity 1: lpm_divide_58m" {  } { { "db/lpm_divide_58m.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_58m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Div2\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027455613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455613 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027455613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Mod4\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027455831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Mod4 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027455831 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027455831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_88m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_88m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_88m " "Found entity 1: lpm_divide_88m" {  } { { "db/lpm_divide_88m.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_88m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027455941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027455941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_06f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_06f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_06f " "Found entity 1: alt_u_div_06f" {  } { { "db/alt_u_div_06f.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/alt_u_div_06f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027456065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027456065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:bin2BCD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BinaryToBCD:bin2BCD\|lpm_divide:Div3\"" {  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027456112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:bin2BCD\|lpm_divide:Div3 " "Instantiated megafunction \"BinaryToBCD:bin2BCD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027456112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027456112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027456112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453027456112 ""}  } { { "../.v Files/Binary2BCD.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/Binary2BCD.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1453027456112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "C:/Users/Amir/Desktop/Logic Final/Quartus Project/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453027456221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453027456221 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1453027457064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[35\] GND " "Pin \"outNumbers\[35\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[38\] GND " "Pin \"outNumbers\[38\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[39\] GND " "Pin \"outNumbers\[39\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[40\] GND " "Pin \"outNumbers\[40\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[42\] GND " "Pin \"outNumbers\[42\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[45\] GND " "Pin \"outNumbers\[45\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[46\] GND " "Pin \"outNumbers\[46\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[47\] GND " "Pin \"outNumbers\[47\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[49\] GND " "Pin \"outNumbers\[49\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[52\] GND " "Pin \"outNumbers\[52\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[53\] GND " "Pin \"outNumbers\[53\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outNumbers\[54\] GND " "Pin \"outNumbers\[54\]\" is stuck at GND" {  } { { "../.v Files/LC_FPGA.v" "" { Text "C:/Users/Amir/Desktop/Logic Final/.v Files/LC_FPGA.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453027458452 "|MainModule|outNumbers[54]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1453027458452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453027459248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453027459716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453027459716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1885 " "Implemented 1885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453027459965 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453027459965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1811 " "Implemented 1811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453027459965 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1453027459965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453027459965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453027459981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 14:14:19 2016 " "Processing ended: Sun Jan 17 14:14:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453027459981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453027459981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453027459981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453027459981 ""}
