//_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.11-2021/01/28-beta
`include "sp_verilog.vh" //_\SV
   // Included URL: "https://raw.githubusercontent.com/BalaDhinesh/Virtual-FPGA-Lab/main/tlv_lib/fpga_includes.tlv"                   
//_\SV
   
   
   
   
   module top(input clk, input reset, output reg [15:0] led);
      

`include "led_counter_gen.v"
generate //_\TLV
   //_|led_pipe
      //_@0  
         //_\source /raw.githubusercontent.com/BalaDhinesh/VirtualFPGALab/main/tlvlib/fpgaincludes.tlv 3   // Instantiated from led_counter.tlv, 15 as: m4+fpga_refresh($refresh, m4_ifelse(M4_MAKERCHIP, 1, 1, 50000000)) 
            /* verilator lint_off UNSIGNED */
            assign LED_PIPE_rst1_a0 = reset;
            assign LED_PIPE_count1_a0[31:0] = (LED_PIPE_count1_a1[31:0] >= 50000000 - 1) | LED_PIPE_rst1_a1 ? 1'b0 : LED_PIPE_count1_a1[31:0] + 1 ; 
            assign LED_PIPE_refresh_a0 = (LED_PIPE_count1_a0 == 50000000 - 1) ? 1'b1 : 1'b0 ;
            
         //_\end_source 
         assign LED_PIPE_reset_a0 = reset;
         //_?$refresh
            assign LED_PIPE_Leds_n1[15:0] = LED_PIPE_reset_a0 ? 1 : LED_PIPE_Leds_a0+1;
         /*SV_plus*/
            always@(posedge clk) begin 
               led = LED_PIPE_Leds_a0;
            end
   // M4_BOARD numbering
   // 1 - Zedboard
   // 2 - Artix-7
   // 3 - Basys3
   // 4 - Icebreaker
   // 5 - Nexys
   
   //_\source /raw.githubusercontent.com/BalaDhinesh/VirtualFPGALab/main/tlvlib/fpgaincludes.tlv 32   // Instantiated from led_counter.tlv, 30 as: m4+fpga_init()
      //m4+osfpga_logo()
      //_|fpga_init_macro
         //_@0
            
            
            
               
                     
                     
                           
                           
                              
                              
                           
                           
                            
                            
                            
                            
                            
                            
                           
                        
                   
            
            
            
               
                     
                     
                           
                           
                              
                              
                           
                           
                            
                            
                            
                            
                            
                            
                           
                        
                     
                        
                        
                        
                        
                        
                        
                     
                   
                   
                   
            
               
                  
                     
                        
                              
                              
                              
                              
                              
                           
                           
                           
                              
                              
                              
                              
                              
                              
                              
                           
                        
                     
            
            
            
               
                     
                     
                           
                           
                              
                              
                           
                           
                            
                            
                            
                            
                            
                            
                           
                        
                     
                              
                              
                              
                              
                              
                              
                           
                   
                   
            
               
                  
                     
                        
                              
                              
                              
                              
                              
                           
                           
                           
                              
                              
                              
                              
                              
                              
                              
                           
                        
                     
            
            
            
               
                     
                     
                     
                           
                           
                              
                              
                           
                           
                            
                            
                            
                            
                            
                            
                           
                        
                   
            
            
            
               
                     
                     
                           
                           
                              
                              
                           
                           
                            
                            
                            
                           
                        
                   
                        
                        
                        
                        
                        
                        
                     
                   
                   
                
            
               
                  
                     
                        
                              
                              
                              
                              
                              
                              
                           
                           
                           
                              
                              
                              
                              
                              
                              
                              
                           
                        
                     
            
            
            
            
            
            
            
   //_\end_source
   //_\source /raw.githubusercontent.com/BalaDhinesh/VirtualFPGALab/main/tlvlib/fpgaincludes.tlv 245   // Instantiated from led_counter.tlv, 31 as: m4+fpga_led(*led)
      //_|led_pipe_macro
         //_@0
            
            
            
            
               
                  
                     
                           
                           
                           
                           
                           
                           
                        
                     
                  
                  
                        
                        
                     
            
            
            
               
                  
                     
                           
                           
                           
                           
                           
                           
                        
                     
                  
                  
                        
                        
                     
            
            
            
               
                  
                     
                           
                           
                           
                           
                           
                           
                        
                     
                  
                  
                        
                        
                     
            
            
   
            
            
            
            
               
                  
                     
                           
                           
                           
                           
                           
                           
                        
                     
                  
                  
                        
                        
                  
            
            
            
            
            
            
            
   //_\end_source
endgenerate
//_\SV
   endmodule
