
*** Running vivado
    with args -log memorycontrol.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memorycontrol.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source memorycontrol.tcl -notrace
Command: synth_design -top memorycontrol -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 379.438 ; gain = 100.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'memorycontrol' [D:/pingpong2/pingpong2.srcs/sources_1/new/memorycontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'dat_mem' [D:/pingpong2/pingpong2.runs/synth_1/.Xil/Vivado-13924-voldemort-x/realtime/dat_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dat_mem' (1#1) [D:/pingpong2/pingpong2.runs/synth_1/.Xil/Vivado-13924-voldemort-x/realtime/dat_mem_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (32) of module 'dat_mem' [D:/pingpong2/pingpong2.srcs/sources_1/new/memorycontrol.v:113]
INFO: [Synth 8-6157] synthesizing module 'ins_mem' [D:/pingpong2/pingpong2.runs/synth_1/.Xil/Vivado-13924-voldemort-x/realtime/ins_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ins_mem' (2#1) [D:/pingpong2/pingpong2.runs/synth_1/.Xil/Vivado-13924-voldemort-x/realtime/ins_mem_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (32) of module 'ins_mem' [D:/pingpong2/pingpong2.srcs/sources_1/new/memorycontrol.v:120]
INFO: [Synth 8-6155] done synthesizing module 'memorycontrol' (3#1) [D:/pingpong2/pingpong2.srcs/sources_1/new/memorycontrol.v:3]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[31]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[30]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[29]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[28]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[27]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[26]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[25]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[24]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[23]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[22]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[21]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[20]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[19]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[18]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[17]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[16]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[15]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.047 ; gain = 154.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.047 ; gain = 154.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.047 ; gain = 154.645
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/pingpong2/pingpong2.srcs/sources_1/ip/dat_mem/dat_mem/dat_mem_in_context.xdc] for cell 'RAM'
Finished Parsing XDC File [d:/pingpong2/pingpong2.srcs/sources_1/ip/dat_mem/dat_mem/dat_mem_in_context.xdc] for cell 'RAM'
Parsing XDC File [d:/pingpong2/pingpong2.srcs/sources_1/ip/ins_mem/ins_mem/ins_mem_in_context.xdc] for cell 'ROM'
Finished Parsing XDC File [d:/pingpong2/pingpong2.srcs/sources_1/ip/ins_mem/ins_mem/ins_mem_in_context.xdc] for cell 'ROM'
Parsing XDC File [D:/pingpong2/pingpong2.srcs/constrs_1/new/design201807041105.xdc]
Finished Parsing XDC File [D:/pingpong2/pingpong2.srcs/constrs_1/new/design201807041105.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/pingpong2/pingpong2.srcs/constrs_1/new/design201807041105.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/memorycontrol_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/memorycontrol_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 745.617 ; gain = 466.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 745.617 ; gain = 466.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 745.617 ; gain = 466.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cs_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cs_led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 745.617 ; gain = 466.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memorycontrol 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cs_led" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[31]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[30]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[29]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[28]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[27]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[26]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[25]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[24]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[23]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[22]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[21]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[20]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[19]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[18]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[17]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[16]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[15]
WARNING: [Synth 8-3331] design memorycontrol has unconnected port Address[14]
INFO: [Synth 8-3886] merging instance 'ReadData_reg[2]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[5]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[6]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[7]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[8]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[9]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[10]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[11]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[12]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[13]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[14]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[15]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[16]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[17]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[18]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[19]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[20]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[21]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[22]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[23]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[24]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[25]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[26]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[27]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[28]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[29]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3886] merging instance 'ReadData_reg[30]' (FDE) to 'ReadData_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ReadData_reg[31] )
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[31]) is unused and will be removed from module memorycontrol.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 745.617 ; gain = 466.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 753.340 ; gain = 473.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 753.340 ; gain = 473.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 1st driver pin 'RAM/douta[0]' [D:/pingpong2/pingpong2.srcs/sources_1/new/memorycontrol.v:107]
CRITICAL WARNING: [Synth 8-3352] multi-driven net temp with 2nd driver pin 'ROM/douta[0]' [D:/pingpong2/pingpong2.srcs/sources_1/new/memorycontrol.v:116]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dat_mem       |         1|
|2     |ins_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |dat_mem |     1|
|2     |ins_mem |     1|
|3     |BUFG    |     1|
|4     |LUT3    |     1|
|5     |LUT4    |     3|
|6     |LUT5    |     5|
|7     |LUT6    |     5|
|8     |FDRE    |    32|
|9     |IBUF    |    53|
|10    |OBUF    |    60|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   224|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 763.375 ; gain = 172.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 763.375 ; gain = 483.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 39 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 774.906 ; gain = 506.977
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/pingpong2/pingpong2.runs/synth_1/memorycontrol.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memorycontrol_utilization_synth.rpt -pb memorycontrol_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 774.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul  8 17:37:41 2018...
