// Seed: 3590605187
module module_0 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 id_4
    , id_10,
    output uwire id_5,
    input supply1 id_6,
    input wor id_7,
    output wand id_8
);
  assign id_2 = id_10;
  assign module_1.id_0 = 0;
  assign id_1 = -1;
endmodule
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output supply0 id_2
);
  assign id_2 = id_1 ^ 1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2
  );
  assign module_1 = {1{-1}};
endmodule
