{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650057763199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650057763199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 17:22:43 2022 " "Processing started: Fri Apr 15 17:22:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650057763199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057763199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057763199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650057764273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650057764273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_tb " "Found entity 1: stopwatch_tb" {  } { { "stopwatch_tb.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650057772373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 3 3 " "Found 3 design units, including 3 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650057772373 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_to_7_seg " "Found entity 2: dec_to_7_seg" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650057772373 ""} { "Info" "ISGN_ENTITY_NAME" "3 t_flip_flop " "Found entity 3: t_flip_flop" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650057772373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772373 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seg_wacker.v " "Can't analyze file -- file seg_wacker.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1650057772379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650057772436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(33) " "Verilog HDL assignment warning at stopwatch.v(33): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650057772444 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(37) " "Verilog HDL assignment warning at stopwatch.v(37): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650057772444 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(41) " "Verilog HDL assignment warning at stopwatch.v(41): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650057772444 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(45) " "Verilog HDL assignment warning at stopwatch.v(45): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650057772444 "|stopwatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_7_seg dec_to_7_seg:hundreths " "Elaborating entity \"dec_to_7_seg\" for hierarchy \"dec_to_7_seg:hundreths\"" {  } { { "stopwatch.v" "hundreths" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650057772453 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dec stopwatch.v(64) " "Verilog HDL Always Construct warning at stopwatch.v(64): variable \"dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "stopwatch.v(64) " "Verilog HDL Case Statement warning at stopwatch.v(64): incomplete case statement has no default case item" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dot stopwatch.v(96) " "Verilog HDL Always Construct warning at stopwatch.v(96): variable \"dot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segs stopwatch.v(63) " "Verilog HDL Always Construct warning at stopwatch.v(63): inferring latch(es) for variable \"segs\", which holds its previous value in one or more paths through the always construct" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[0\] stopwatch.v(63) " "Inferred latch for \"segs\[0\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[1\] stopwatch.v(63) " "Inferred latch for \"segs\[1\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[2\] stopwatch.v(63) " "Inferred latch for \"segs\[2\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[3\] stopwatch.v(63) " "Inferred latch for \"segs\[3\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[4\] stopwatch.v(63) " "Inferred latch for \"segs\[4\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[5\] stopwatch.v(63) " "Inferred latch for \"segs\[5\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[6\] stopwatch.v(63) " "Inferred latch for \"segs\[6\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segs\[7\] stopwatch.v(63) " "Inferred latch for \"segs\[7\]\" at stopwatch.v(63)" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057772463 "|stopwatch|dec_to_7_seg:hundreths"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop t_flip_flop:toggle_run " "Elaborating entity \"t_flip_flop\" for hierarchy \"t_flip_flop:toggle_run\"" {  } { { "stopwatch.v" "toggle_run" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650057772469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:tens\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:tens\|segs\[7\]\" is permanently disabled" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650057772637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:tenths\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:tenths\|segs\[7\]\" is permanently disabled" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650057772637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dec_to_7_seg:hundreths\|segs\[7\] " "LATCH primitive \"dec_to_7_seg:hundreths\|segs\[7\]\" is permanently disabled" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650057772637 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650057773051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tens\|segs\[0\] " "Latch dec_to_7_seg:tens\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count3\[1\] " "Ports D and ENA on the latch are fed by the same signal count3\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tens\|segs\[1\] " "Latch dec_to_7_seg:tens\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count3\[2\] " "Ports D and ENA on the latch are fed by the same signal count3\[2\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tens\|segs\[2\] " "Latch dec_to_7_seg:tens\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count3\[1\] " "Ports D and ENA on the latch are fed by the same signal count3\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tens\|segs\[3\] " "Latch dec_to_7_seg:tens\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count3\[1\] " "Ports D and ENA on the latch are fed by the same signal count3\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tens\|segs\[4\] " "Latch dec_to_7_seg:tens\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count3\[1\] " "Ports D and ENA on the latch are fed by the same signal count3\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tens\|segs\[5\] " "Latch dec_to_7_seg:tens\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count3\[1\] " "Ports D and ENA on the latch are fed by the same signal count3\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tens\|segs\[6\] " "Latch dec_to_7_seg:tens\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count3\[1\] " "Ports D and ENA on the latch are fed by the same signal count3\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:ones\|segs\[0\] " "Latch dec_to_7_seg:ones\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count2\[1\] " "Ports D and ENA on the latch are fed by the same signal count2\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:ones\|segs\[1\] " "Latch dec_to_7_seg:ones\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count2\[2\] " "Ports D and ENA on the latch are fed by the same signal count2\[2\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:ones\|segs\[2\] " "Latch dec_to_7_seg:ones\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count2\[1\] " "Ports D and ENA on the latch are fed by the same signal count2\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:ones\|segs\[3\] " "Latch dec_to_7_seg:ones\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count2\[1\] " "Ports D and ENA on the latch are fed by the same signal count2\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:ones\|segs\[4\] " "Latch dec_to_7_seg:ones\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count2\[1\] " "Ports D and ENA on the latch are fed by the same signal count2\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:ones\|segs\[5\] " "Latch dec_to_7_seg:ones\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count2\[1\] " "Ports D and ENA on the latch are fed by the same signal count2\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:ones\|segs\[6\] " "Latch dec_to_7_seg:ones\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count2\[1\] " "Ports D and ENA on the latch are fed by the same signal count2\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tenths\|segs\[0\] " "Latch dec_to_7_seg:tenths\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count1\[1\] " "Ports D and ENA on the latch are fed by the same signal count1\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tenths\|segs\[1\] " "Latch dec_to_7_seg:tenths\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count1\[2\] " "Ports D and ENA on the latch are fed by the same signal count1\[2\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tenths\|segs\[2\] " "Latch dec_to_7_seg:tenths\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count1\[1\] " "Ports D and ENA on the latch are fed by the same signal count1\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tenths\|segs\[3\] " "Latch dec_to_7_seg:tenths\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count1\[1\] " "Ports D and ENA on the latch are fed by the same signal count1\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tenths\|segs\[4\] " "Latch dec_to_7_seg:tenths\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count1\[1\] " "Ports D and ENA on the latch are fed by the same signal count1\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tenths\|segs\[5\] " "Latch dec_to_7_seg:tenths\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count1\[1\] " "Ports D and ENA on the latch are fed by the same signal count1\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:tenths\|segs\[6\] " "Latch dec_to_7_seg:tenths\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count1\[1\] " "Ports D and ENA on the latch are fed by the same signal count1\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:hundreths\|segs\[0\] " "Latch dec_to_7_seg:hundreths\|segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count0\[1\] " "Ports D and ENA on the latch are fed by the same signal count0\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:hundreths\|segs\[1\] " "Latch dec_to_7_seg:hundreths\|segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count0\[2\] " "Ports D and ENA on the latch are fed by the same signal count0\[2\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:hundreths\|segs\[2\] " "Latch dec_to_7_seg:hundreths\|segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count0\[1\] " "Ports D and ENA on the latch are fed by the same signal count0\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:hundreths\|segs\[3\] " "Latch dec_to_7_seg:hundreths\|segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count0\[1\] " "Ports D and ENA on the latch are fed by the same signal count0\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:hundreths\|segs\[4\] " "Latch dec_to_7_seg:hundreths\|segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count0\[1\] " "Ports D and ENA on the latch are fed by the same signal count0\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:hundreths\|segs\[5\] " "Latch dec_to_7_seg:hundreths\|segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count0\[1\] " "Ports D and ENA on the latch are fed by the same signal count0\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_to_7_seg:hundreths\|segs\[6\] " "Latch dec_to_7_seg:hundreths\|segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count0\[1\] " "Ports D and ENA on the latch are fed by the same signal count0\[1\]" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650057773067 ""}  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650057773067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650057773110 "|stopwatch|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650057773110 "|stopwatch|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650057773110 "|stopwatch|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "stopwatch.v" "" { Text "C:/Users/Aidan/Documents/DigLabs/Lab7/stopwatch.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650057773110 "|stopwatch|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650057773110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650057773206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650057773886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650057773886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650057774068 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650057774068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650057774068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650057774068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650057774084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 17:22:54 2022 " "Processing ended: Fri Apr 15 17:22:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650057774084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650057774084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650057774084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650057774084 ""}
