#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x58df075e11a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x58df075e1330 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x58df075e2010 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x58df075e2050 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x58df075e2090 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x58df075e20d0 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x58df075e2110 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x58df075e2150 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x58df075e2190 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x58df075e21d0 .param/l "R0" 0 3 89, C4<0000>;
P_0x58df075e2210 .param/l "R1" 0 3 90, C4<0001>;
P_0x58df075e2250 .param/l "R10" 0 3 99, C4<1010>;
P_0x58df075e2290 .param/l "R11" 0 3 100, C4<1011>;
P_0x58df075e22d0 .param/l "R12" 0 3 101, C4<1100>;
P_0x58df075e2310 .param/l "R13" 0 3 102, C4<1101>;
P_0x58df075e2350 .param/l "R14" 0 3 103, C4<1110>;
P_0x58df075e2390 .param/l "R15" 0 3 104, C4<1111>;
P_0x58df075e23d0 .param/l "R2" 0 3 91, C4<0010>;
P_0x58df075e2410 .param/l "R3" 0 3 92, C4<0011>;
P_0x58df075e2450 .param/l "R4" 0 3 93, C4<0100>;
P_0x58df075e2490 .param/l "R5" 0 3 94, C4<0101>;
P_0x58df075e24d0 .param/l "R6" 0 3 95, C4<0110>;
P_0x58df075e2510 .param/l "R7" 0 3 96, C4<0111>;
P_0x58df075e2550 .param/l "R8" 0 3 97, C4<1000>;
P_0x58df075e2590 .param/l "R9" 0 3 98, C4<1001>;
enum0x58df074abb80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x58df074ac4e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x58df074e20a0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x58df0756e610 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x58df075701c0 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x58df07571d70 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x58df07572600 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x58df07573070 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x58df0753f670 .scope module, "cache_replacement_test_tb" "cache_replacement_test_tb" 4 8;
 .timescale -9 -12;
P_0x58df074f02c0 .param/l "ADDR_WIDTH" 1 4 14, +C4<00000000000000000000000000100000>;
P_0x58df074f0300 .param/l "CACHE_LINE_SIZE" 1 4 12, +C4<00000000000000000000000000010000>;
P_0x58df074f0340 .param/l "CACHE_SIZE_BYTES" 1 4 11, +C4<00000000000000000000000100000000>;
P_0x58df074f0380 .param/l "CACHE_WAYS" 1 4 13, +C4<00000000000000000000000000000100>;
v0x58df07608dd0_0 .var "best_hits", 31 0;
v0x58df07608ed0_0 .var/2s "best_policy", 31 0;
v0x58df07608fb0_0 .net "cache_busy", 0 0, L_0x58df075935e0;  1 drivers
v0x58df076090b0_0 .var "cache_enable", 0 0;
v0x58df07609180_0 .net "cache_evictions", 31 0, v0x58df07605660_0;  1 drivers
v0x58df07609220_0 .var "cache_flush", 0 0;
v0x58df076092f0_0 .net "cache_hits", 31 0, v0x58df076058c0_0;  1 drivers
v0x58df076093c0_0 .net "cache_misses", 31 0, v0x58df076059a0_0;  1 drivers
v0x58df07609490_0 .var "clk", 0 0;
v0x58df076095f0_0 .net "coherency_addr", 31 0, L_0x58df07592b90;  1 drivers
v0x58df076096c0_0 .net "coherency_ready", 0 0, L_0x58df0760c310;  1 drivers
v0x58df07609790_0 .net "coherency_req", 0 0, L_0x58df0760c1b0;  1 drivers
v0x58df07609860_0 .net "coherency_write", 0 0, L_0x58df075d8480;  1 drivers
v0x58df07609930_0 .var "cpu_addr", 31 0;
v0x58df07609a00_0 .var "cpu_byte_en", 3 0;
v0x58df07609ad0_0 .net "cpu_hit", 0 0, L_0x58df07593b60;  1 drivers
v0x58df07609ba0_0 .net "cpu_rdata", 31 0, v0x58df07606760_0;  1 drivers
v0x58df07609c70_0 .net "cpu_ready", 0 0, L_0x58df075932b0;  1 drivers
v0x58df07609d40_0 .var "cpu_req", 0 0;
v0x58df07609e10_0 .var "cpu_size", 1 0;
v0x58df07609ee0_0 .var "cpu_wdata", 31 0;
v0x58df07609fb0_0 .var "cpu_write", 0 0;
v0x58df0760a080 .array "final_hits", 0 3, 31 0;
v0x58df0760a120 .array "final_misses", 0 3, 31 0;
v0x58df0760a1c0 .array/real "hit_rates", 0 3;
v0x58df0760a260_0 .var "initial_hits", 31 0;
v0x58df0760a300_0 .var "initial_misses", 31 0;
v0x58df0760a3a0_0 .net "lfu_replacements", 31 0, v0x58df07606ee0_0;  1 drivers
v0x58df0760a470_0 .net "lru_replacements", 31 0, v0x58df07607310_0;  1 drivers
v0x58df0760a540_0 .var/real "lru_rr_diff", 0 0;
v0x58df0760a5e0_0 .net "mem_addr", 31 0, v0x58df076073f0_0;  1 drivers
v0x58df0760a6b0_0 .net "mem_byte_en", 3 0, v0x58df076074d0_0;  1 drivers
v0x58df0760a780_0 .var "mem_rdata", 31 0;
v0x58df0760a850_0 .var "mem_ready", 0 0;
v0x58df0760a920_0 .net "mem_req", 0 0, v0x58df07607750_0;  1 drivers
v0x58df0760a9f0_0 .net "mem_wdata", 31 0, v0x58df07607810_0;  1 drivers
v0x58df0760aac0_0 .net "mem_write", 0 0, v0x58df076078f0_0;  1 drivers
v0x58df0760ab90 .array "memory", 65535 0, 31 0;
v0x58df0760ac30 .array/str "policy_names", 0 3;
v0x58df0760acd0 .array "policy_selects", 0 3, 1 0;
v0x58df0760ad70_0 .net "random_replacements", 31 0, v0x58df07607d30_0;  1 drivers
v0x58df0760ae40_0 .var "replacement_select", 1 0;
v0x58df0760af10_0 .net "rr_replacements", 31 0, v0x58df07608110_0;  1 drivers
v0x58df0760afe0_0 .var "rst_n", 0 0;
v0x58df0760b0b0_0 .var/2s "test_count", 31 0;
v0x58df0760b150_0 .var/2s "test_passed", 31 0;
v0x58df0760b1f0_0 .var "total_accesses", 31 0;
S_0x58df0753f940 .scope begin, "$ivl_for_loop16" "$ivl_for_loop16" 4 302, 4 302 0, S_0x58df0753f670;
 .timescale -9 -12;
v0x58df075b8180_0 .var/2s "i", 31 0;
S_0x58df075fcfa0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 82, 4 82 0, S_0x58df0753f670;
 .timescale -9 -12;
v0x58df075b8220_0 .var/2s "i", 31 0;
S_0x58df075fd1e0 .scope task, "cache_access" "cache_access" 4 151, 4 151 0, S_0x58df0753f670;
 .timescale -9 -12;
v0x58df07593c60_0 .var "addr", 31 0;
v0x58df0759bc60_0 .var "wdata", 31 0;
v0x58df07593410_0 .var "write", 0 0;
E_0x58df0752b9f0 .event posedge, v0x58df07606100_0;
E_0x58df07507de0 .event edge, v0x58df07606840_0;
TD_cache_replacement_test_tb.cache_access ;
    %load/vec4 v0x58df07593c60_0;
    %store/vec4 v0x58df07609930_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df07609d40_0, 0, 1;
    %load/vec4 v0x58df07593410_0;
    %store/vec4 v0x58df07609fb0_0, 0, 1;
    %load/vec4 v0x58df0759bc60_0;
    %store/vec4 v0x58df07609ee0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58df07609e10_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x58df07609a00_0, 0, 4;
T_0.0 ;
    %load/vec4 v0x58df07609c70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x58df07507de0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x58df0752b9f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07609d40_0, 0, 1;
    %wait E_0x58df0752b9f0;
    %end;
S_0x58df075fd4a0 .scope task, "flush_cache" "flush_cache" 4 170, 4 170 0, S_0x58df0753f670;
 .timescale -9 -12;
TD_cache_replacement_test_tb.flush_cache ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df07609220_0, 0, 1;
    %wait E_0x58df0752b9f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07609220_0, 0, 1;
    %wait E_0x58df0752b9f0;
    %end;
S_0x58df075fd680 .scope function.str, "get_policy_characteristics" "get_policy_characteristics" 4 357, 4 357 0, S_0x58df0753f670;
 .timescale -9 -12;
; Variable get_policy_characteristics is string return value of scope S_0x58df075fd680
v0x58df07592d70_0 .var/2s "policy_idx", 31 0;
TD_cache_replacement_test_tb.get_policy_characteristics ;
    %load/vec4 v0x58df07592d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/str "Unknown";
    %ret/str 0; Assign to get_policy_characteristics
    %disable S_0x58df075fd680;
    %jmp T_2.7;
T_2.2 ;
    %pushi/str "Temporal locality";
    %ret/str 0; Assign to get_policy_characteristics
    %disable S_0x58df075fd680;
    %jmp T_2.7;
T_2.3 ;
    %pushi/str "Frequency patterns";
    %ret/str 0; Assign to get_policy_characteristics
    %disable S_0x58df075fd680;
    %jmp T_2.7;
T_2.4 ;
    %pushi/str "Minimal locality";
    %ret/str 0; Assign to get_policy_characteristics
    %disable S_0x58df075fd680;
    %jmp T_2.7;
T_2.5 ;
    %pushi/str "Simple/fast";
    %ret/str 0; Assign to get_policy_characteristics
    %disable S_0x58df075fd680;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %end;
S_0x58df075fd930 .scope task, "test_replacement_policy" "test_replacement_policy" 4 177, 4 177 0, S_0x58df0753f670;
 .timescale -9 -12;
v0x58df075fefc0_0 .var/2s "policy_idx", 31 0;
v0x58df075ff0c0_0 .var/str "policy_name";
v0x58df075ff180_0 .var "policy_sel", 1 0;
TD_cache_replacement_test_tb.test_replacement_policy ;
    %vpi_call/w 4 182 "$display", "\134n=== Testing %s Replacement Policy ===", v0x58df075ff0c0_0 {0 0 0};
    %load/vec4 v0x58df075ff180_0;
    %store/vec4 v0x58df0760ae40_0, 0, 2;
    %fork TD_cache_replacement_test_tb.flush_cache, S_0x58df075fd4a0;
    %join;
    %wait E_0x58df0752b9f0;
    %load/vec4 v0x58df076092f0_0;
    %store/vec4 v0x58df0760a260_0, 0, 32;
    %load/vec4 v0x58df076093c0_0;
    %store/vec4 v0x58df0760a300_0, 0, 32;
    %vpi_call/w 4 193 "$display", "Test 1: Sequential access pattern" {0 0 0};
    %fork t_1, S_0x58df075fec90;
    %jmp t_0;
    .scope S_0x58df075fec90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075feec0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x58df075feec0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.9, 5;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x58df075feec0_0;
    %muli 16, 0, 32;
    %add;
    %store/vec4 v0x58df07593c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07593410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df0759bc60_0, 0, 32;
    %fork TD_cache_replacement_test_tb.cache_access, S_0x58df075fd1e0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075feec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075feec0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
    .scope S_0x58df075fd930;
t_0 %join;
    %vpi_call/w 4 199 "$display", "Test 2: Temporal locality pattern" {0 0 0};
    %fork t_3, S_0x58df075fdb10;
    %jmp t_2;
    .scope S_0x58df075fdb10;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075fe010_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x58df075fe010_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.11, 5;
    %fork t_5, S_0x58df075fdd10;
    %jmp t_4;
    .scope S_0x58df075fdd10;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075fdf10_0, 0, 32;
T_3.12 ;
    %load/vec4 v0x58df075fdf10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.13, 5;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v0x58df075fdf10_0;
    %muli 16, 0, 32;
    %add;
    %store/vec4 v0x58df07593c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07593410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df0759bc60_0, 0, 32;
    %fork TD_cache_replacement_test_tb.cache_access, S_0x58df075fd1e0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075fdf10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075fdf10_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
    .scope S_0x58df075fdb10;
t_4 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075fe010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075fe010_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
    .scope S_0x58df075fd930;
t_2 %join;
    %vpi_call/w 4 207 "$display", "Test 3: Strided access pattern" {0 0 0};
    %fork t_7, S_0x58df075fe110;
    %jmp t_6;
    .scope S_0x58df075fe110;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075fe310_0, 0, 32;
T_3.14 ;
    %load/vec4 v0x58df075fe310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.15, 5;
    %pushi/vec4 12288, 0, 32;
    %load/vec4 v0x58df075fe310_0;
    %muli 64, 0, 32;
    %add;
    %store/vec4 v0x58df07593c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07593410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df0759bc60_0, 0, 32;
    %fork TD_cache_replacement_test_tb.cache_access, S_0x58df075fd1e0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075fe310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075fe310_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %end;
    .scope S_0x58df075fd930;
t_6 %join;
    %vpi_call/w 4 213 "$display", "Test 4: Write-heavy workload" {0 0 0};
    %fork t_9, S_0x58df075fe3f0;
    %jmp t_8;
    .scope S_0x58df075fe3f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075fe5d0_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x58df075fe5d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.17, 5;
    %pushi/vec4 16384, 0, 32;
    %load/vec4 v0x58df075fe5d0_0;
    %muli 16, 0, 32;
    %add;
    %store/vec4 v0x58df07593c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df07593410_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0x58df075fe5d0_0;
    %add;
    %store/vec4 v0x58df0759bc60_0, 0, 32;
    %fork TD_cache_replacement_test_tb.cache_access, S_0x58df075fd1e0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075fe5d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075fe5d0_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %end;
    .scope S_0x58df075fd930;
t_8 %join;
    %vpi_call/w 4 219 "$display", "Test 5: Mixed read/write with locality" {0 0 0};
    %fork t_11, S_0x58df075fe6b0;
    %jmp t_10;
    .scope S_0x58df075fe6b0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075feb90_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x58df075feb90_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_3.19, 5;
    %fork t_13, S_0x58df075fe890;
    %jmp t_12;
    .scope S_0x58df075fe890;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075fea90_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x58df075fea90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.21, 5;
    %pushi/vec4 20480, 0, 32;
    %load/vec4 v0x58df075fea90_0;
    %muli 16, 0, 32;
    %add;
    %store/vec4 v0x58df07593c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07593410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df0759bc60_0, 0, 32;
    %fork TD_cache_replacement_test_tb.cache_access, S_0x58df075fd1e0;
    %join;
    %pushi/vec4 20480, 0, 32;
    %load/vec4 v0x58df075fea90_0;
    %muli 16, 0, 32;
    %add;
    %store/vec4 v0x58df07593c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df07593410_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %load/vec4 v0x58df075fea90_0;
    %add;
    %store/vec4 v0x58df0759bc60_0, 0, 32;
    %fork TD_cache_replacement_test_tb.cache_access, S_0x58df075fd1e0;
    %join;
    %pushi/vec4 20480, 0, 32;
    %load/vec4 v0x58df075fea90_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x58df07593c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07593410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df0759bc60_0, 0, 32;
    %fork TD_cache_replacement_test_tb.cache_access, S_0x58df075fd1e0;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075fea90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075fea90_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %end;
    .scope S_0x58df075fe6b0;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075feb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075feb90_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %end;
    .scope S_0x58df075fd930;
t_10 %join;
    %wait E_0x58df0752b9f0;
    %load/str v0x58df075ff0c0_0;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %store/stra v0x58df0760ac30, 4;
    %load/vec4 v0x58df075ff180_0;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %store/vec4a v0x58df0760acd0, 4, 0;
    %load/vec4 v0x58df076092f0_0;
    %load/vec4 v0x58df0760a260_0;
    %sub;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %store/vec4a v0x58df0760a080, 4, 0;
    %load/vec4 v0x58df076093c0_0;
    %load/vec4 v0x58df0760a300_0;
    %sub;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %store/vec4a v0x58df0760a120, 4, 0;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %load/vec4a v0x58df0760a080, 4;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %load/vec4a v0x58df0760a120, 4;
    %add;
    %store/vec4 v0x58df0760b1f0_0, 0, 32;
    %load/vec4 v0x58df0760b1f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.22, 5;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %load/vec4a v0x58df0760a080, 4;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x58df0760b1f0_0;
    %cvt/rv;
    %div/wr;
    %ix/getv/s 4, v0x58df075fefc0_0;
    %jmp/0 t_14, 4;
    %pop/real 1;
    %jmp t_15;
t_14 ;
    %store/reala v0x58df0760a1c0, 4;
t_15 ;
    %jmp T_3.23;
T_3.22 ;
    %pushi/real 0, 4065; load=0.00000
    %ix/getv/s 4, v0x58df075fefc0_0;
    %jmp/0 t_16, 4;
    %pop/real 1;
    %jmp t_17;
t_16 ;
    %store/reala v0x58df0760a1c0, 4;
t_17 ;
T_3.23 ;
    %vpi_call/w 4 247 "$display", "%s Results:", v0x58df075ff0c0_0 {0 0 0};
    %vpi_call/w 4 248 "$display", "  Hits: %d", &A<v0x58df0760a080, v0x58df075fefc0_0 > {0 0 0};
    %vpi_call/w 4 249 "$display", "  Misses: %d", &A<v0x58df0760a120, v0x58df075fefc0_0 > {0 0 0};
    %vpi_call/w 4 250 "$display", "  Hit Rate: %.1f%%", &A<v0x58df0760a1c0, v0x58df075fefc0_0 > {0 0 0};
    %vpi_call/w 4 251 "$display", "  Evictions: %d", v0x58df07609180_0 {0 0 0};
    %load/vec4 v0x58df075ff180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %jmp T_3.28;
T_3.24 ;
    %vpi_call/w 4 254 "$display", "  LRU Replacements: %d", v0x58df0760a470_0 {0 0 0};
    %jmp T_3.28;
T_3.25 ;
    %vpi_call/w 4 255 "$display", "  LFU Replacements: %d", v0x58df0760a3a0_0 {0 0 0};
    %jmp T_3.28;
T_3.26 ;
    %vpi_call/w 4 256 "$display", "  Random Replacements: %d", v0x58df0760ad70_0 {0 0 0};
    %jmp T_3.28;
T_3.27 ;
    %vpi_call/w 4 257 "$display", "  Round-Robin Replacements: %d", v0x58df0760af10_0 {0 0 0};
    %jmp T_3.28;
T_3.28 ;
    %pop/vec4 1;
    %end;
S_0x58df075fdb10 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 4 200, 4 200 0, S_0x58df075fd930;
 .timescale -9 -12;
v0x58df075fe010_0 .var/2s "round", 31 0;
S_0x58df075fdd10 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 4 201, 4 201 0, S_0x58df075fdb10;
 .timescale -9 -12;
v0x58df075fdf10_0 .var/2s "i", 31 0;
S_0x58df075fe110 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 4 208, 4 208 0, S_0x58df075fd930;
 .timescale -9 -12;
v0x58df075fe310_0 .var/2s "i", 31 0;
S_0x58df075fe3f0 .scope begin, "$ivl_for_loop13" "$ivl_for_loop13" 4 214, 4 214 0, S_0x58df075fd930;
 .timescale -9 -12;
v0x58df075fe5d0_0 .var/2s "i", 31 0;
S_0x58df075fe6b0 .scope begin, "$ivl_for_loop14" "$ivl_for_loop14" 4 220, 4 220 0, S_0x58df075fd930;
 .timescale -9 -12;
v0x58df075feb90_0 .var/2s "round", 31 0;
S_0x58df075fe890 .scope begin, "$ivl_for_loop15" "$ivl_for_loop15" 4 221, 4 221 0, S_0x58df075fe6b0;
 .timescale -9 -12;
v0x58df075fea90_0 .var/2s "i", 31 0;
S_0x58df075fec90 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 194, 4 194 0, S_0x58df075fd930;
 .timescale -9 -12;
v0x58df075feec0_0 .var/2s "i", 31 0;
S_0x58df075ff240 .scope module, "u_dcache" "arm7tdmi_dcache_enhanced" 4 114, 5 7 0, S_0x58df0753f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_req";
    .port_info 4 /INPUT 1 "cpu_write";
    .port_info 5 /INPUT 2 "cpu_size";
    .port_info 6 /INPUT 32 "cpu_wdata";
    .port_info 7 /INPUT 4 "cpu_byte_en";
    .port_info 8 /OUTPUT 32 "cpu_rdata";
    .port_info 9 /OUTPUT 1 "cpu_hit";
    .port_info 10 /OUTPUT 1 "cpu_ready";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /OUTPUT 1 "mem_req";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 32 "mem_wdata";
    .port_info 15 /OUTPUT 4 "mem_byte_en";
    .port_info 16 /INPUT 32 "mem_rdata";
    .port_info 17 /INPUT 1 "mem_ready";
    .port_info 18 /INPUT 1 "cache_enable";
    .port_info 19 /INPUT 1 "cache_flush";
    .port_info 20 /OUTPUT 32 "coherency_addr";
    .port_info 21 /OUTPUT 1 "coherency_write";
    .port_info 22 /OUTPUT 1 "coherency_req";
    .port_info 23 /OUTPUT 1 "coherency_ready";
    .port_info 24 /INPUT 2 "replacement_select";
    .port_info 25 /OUTPUT 32 "cache_hits";
    .port_info 26 /OUTPUT 32 "cache_misses";
    .port_info 27 /OUTPUT 32 "cache_evictions";
    .port_info 28 /OUTPUT 32 "lru_replacements";
    .port_info 29 /OUTPUT 32 "lfu_replacements";
    .port_info 30 /OUTPUT 32 "random_replacements";
    .port_info 31 /OUTPUT 32 "rr_replacements";
    .port_info 32 /OUTPUT 1 "cache_busy";
P_0x58df075ff420 .param/l "ADDR_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_0x58df075ff460 .param/l "CACHE_LINE_SIZE" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x58df075ff4a0 .param/l "CACHE_SETS" 1 5 62, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x58df075ff4e0 .param/l "CACHE_SIZE_BYTES" 0 5 8, +C4<00000000000000000000000100000000>;
P_0x58df075ff520 .param/l "CACHE_WAYS" 0 5 10, +C4<00000000000000000000000000000100>;
P_0x58df075ff560 .param/l "INDEX_BITS" 1 5 65, +C4<00000000000000000000000000000010>;
P_0x58df075ff5a0 .param/l "OFFSET_BITS" 1 5 64, +C4<00000000000000000000000000000100>;
P_0x58df075ff5e0 .param/str "REPLACEMENT_POLICY" 0 5 12, "LRU";
P_0x58df075ff620 .param/l "TAG_BITS" 1 5 66, +C4<0000000000000000000000000000011010>;
P_0x58df075ff660 .param/l "WAY_BITS" 1 5 68, +C4<00000000000000000000000000000010>;
P_0x58df075ff6a0 .param/l "WORDS_PER_LINE" 1 5 63, +C4<00000000000000000000000000000100>;
P_0x58df075ff6e0 .param/l "WORD_OFFSET_BITS" 1 5 67, +C4<00000000000000000000000000000010>;
enum0x58df07578370 .enum4 (3)
   "CACHE_IDLE" 3'b000,
   "CACHE_LOOKUP" 3'b001,
   "CACHE_WRITEBACK" 3'b010,
   "CACHE_FILL" 3'b011,
   "CACHE_COMPLETE" 3'b100
 ;
L_0x58df07593b60 .functor AND 1, v0x58df07605800_0, L_0x58df0760b6a0, C4<1>, C4<1>;
L_0x58df0759ba80 .functor AND 1, L_0x58df0760ba10, v0x58df0760a850_0, C4<1>, C4<1>;
L_0x58df075932b0 .functor OR 1, L_0x58df0760b8d0, L_0x58df0759ba80, C4<0>, C4<0>;
L_0x58df075935e0 .functor AND 1, L_0x58df0760bce0, L_0x58df0760bdd0, C4<1>, C4<1>;
L_0x58df07592b90 .functor BUFZ 32, v0x58df07609930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58df075d8480 .functor BUFZ 1, v0x58df07609fb0_0, C4<0>, C4<0>, C4<0>;
L_0x58df075db8a0 .functor AND 1, v0x58df07609d40_0, v0x58df07609fb0_0, C4<1>, C4<1>;
L_0x58df0760c1b0 .functor AND 1, L_0x58df075db8a0, v0x58df076090b0_0, C4<1>, C4<1>;
L_0x58df0760c310 .functor BUFZ 1, L_0x58df075932b0, C4<0>, C4<0>, C4<0>;
L_0x7df0d01b7018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x58df07603610_0 .net/2u *"_ivl_10", 2 0, L_0x7df0d01b7018;  1 drivers
v0x58df07603710_0 .net *"_ivl_12", 0 0, L_0x58df0760b6a0;  1 drivers
L_0x7df0d01b7060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x58df076037d0_0 .net/2u *"_ivl_16", 2 0, L_0x7df0d01b7060;  1 drivers
v0x58df076038c0_0 .net *"_ivl_18", 0 0, L_0x58df0760b8d0;  1 drivers
v0x58df07603980_0 .net *"_ivl_21", 0 0, L_0x58df0760ba10;  1 drivers
v0x58df07603a90_0 .net *"_ivl_23", 0 0, L_0x58df0759ba80;  1 drivers
L_0x7df0d01b70a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x58df07603b50_0 .net/2u *"_ivl_26", 2 0, L_0x7df0d01b70a8;  1 drivers
v0x58df07603c30_0 .net *"_ivl_28", 0 0, L_0x58df0760bce0;  1 drivers
L_0x7df0d01b70f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x58df07603cf0_0 .net/2u *"_ivl_30", 2 0, L_0x7df0d01b70f0;  1 drivers
v0x58df07603dd0_0 .net *"_ivl_32", 0 0, L_0x58df0760bdd0;  1 drivers
v0x58df07603e90_0 .net *"_ivl_41", 0 0, L_0x58df075db8a0;  1 drivers
v0x58df07603f50 .array "access_count", 15 0, 7 0;
v0x58df07604210_0 .net "addr_index", 1 0, L_0x58df0760b360;  1 drivers
v0x58df076042f0_0 .net "addr_offset", 3 0, L_0x58df0760b400;  1 drivers
v0x58df076043d0_0 .net "addr_tag", 25 0, L_0x58df0760b290;  1 drivers
v0x58df076044b0_0 .net "byte_offset", 1 0, L_0x58df0760b5d0;  1 drivers
v0x58df07604590_0 .net "cache_busy", 0 0, L_0x58df075935e0;  alias, 1 drivers
v0x58df07604650 .array "cache_data_word0", 15 0, 31 0;
v0x58df07604910 .array "cache_data_word1", 15 0, 31 0;
v0x58df07604bd0 .array "cache_data_word2", 15 0, 31 0;
v0x58df07604f20 .array "cache_data_word3", 15 0, 31 0;
v0x58df07605270 .array "cache_dirty", 15 0, 0 0;
v0x58df076055a0_0 .net "cache_enable", 0 0, v0x58df076090b0_0;  1 drivers
v0x58df07605660_0 .var "cache_evictions", 31 0;
v0x58df07605740_0 .net "cache_flush", 0 0, v0x58df07609220_0;  1 drivers
v0x58df07605800_0 .var "cache_hit_internal", 0 0;
v0x58df076058c0_0 .var "cache_hits", 31 0;
v0x58df076059a0_0 .var "cache_misses", 31 0;
v0x58df07605a80 .array "cache_tags", 15 0, 25 0;
v0x58df07605dd0 .array "cache_valid", 15 0, 0 0;
v0x58df07606100_0 .net "clk", 0 0, v0x58df07609490_0;  1 drivers
v0x58df076061c0_0 .net "coherency_addr", 31 0, L_0x58df07592b90;  alias, 1 drivers
v0x58df076062a0_0 .net "coherency_ready", 0 0, L_0x58df0760c310;  alias, 1 drivers
v0x58df07606360_0 .net "coherency_req", 0 0, L_0x58df0760c1b0;  alias, 1 drivers
v0x58df07606420_0 .net "coherency_write", 0 0, L_0x58df075d8480;  alias, 1 drivers
v0x58df076064e0_0 .net "cpu_addr", 31 0, v0x58df07609930_0;  1 drivers
v0x58df076065c0_0 .net "cpu_byte_en", 3 0, v0x58df07609a00_0;  1 drivers
v0x58df076066a0_0 .net "cpu_hit", 0 0, L_0x58df07593b60;  alias, 1 drivers
v0x58df07606760_0 .var "cpu_rdata", 31 0;
v0x58df07606840_0 .net "cpu_ready", 0 0, L_0x58df075932b0;  alias, 1 drivers
v0x58df07606900_0 .net "cpu_req", 0 0, v0x58df07609d40_0;  1 drivers
v0x58df076069c0_0 .net "cpu_size", 1 0, v0x58df07609e10_0;  1 drivers
v0x58df07606aa0_0 .net "cpu_wdata", 31 0, v0x58df07609ee0_0;  1 drivers
v0x58df07606b80_0 .net "cpu_write", 0 0, v0x58df07609fb0_0;  1 drivers
v0x58df07606c40_0 .var "fill_counter", 1 0;
v0x58df07606d20_0 .var "hit_way", 1 0;
v0x58df07606e00_0 .var "lfsr", 15 0;
v0x58df07606ee0_0 .var "lfu_replacements", 31 0;
v0x58df07606fc0 .array "lru_order", 15 0, 1 0;
v0x58df07607310_0 .var "lru_replacements", 31 0;
v0x58df076073f0_0 .var "mem_addr", 31 0;
v0x58df076074d0_0 .var "mem_byte_en", 3 0;
v0x58df076075b0_0 .net "mem_rdata", 31 0, v0x58df0760a780_0;  1 drivers
v0x58df07607690_0 .net "mem_ready", 0 0, v0x58df0760a850_0;  1 drivers
v0x58df07607750_0 .var "mem_req", 0 0;
v0x58df07607810_0 .var "mem_wdata", 31 0;
v0x58df076078f0_0 .var "mem_write", 0 0;
v0x58df076079b0_0 .var "miss_index", 1 0;
v0x58df07607a90_0 .var "miss_tag", 25 0;
v0x58df07607b70_0 .var "miss_word_offset", 1 0;
v0x58df07607c50_0 .var "next_state", 2 0;
v0x58df07607d30_0 .var "random_replacements", 31 0;
v0x58df07607e10_0 .var "replace_way", 1 0;
v0x58df07607ef0_0 .net "replacement_select", 1 0, v0x58df0760ae40_0;  1 drivers
v0x58df07607fd0 .array "rr_next_way", 0 3, 1 0;
v0x58df07608110_0 .var "rr_replacements", 31 0;
v0x58df076081f0_0 .net "rst_n", 0 0, v0x58df0760afe0_0;  1 drivers
v0x58df076082b0_0 .var "selected_word", 31 0;
v0x58df07608390_0 .var "state", 2 0;
v0x58df07608470_0 .net "word_offset", 1 0, L_0x58df0760b4d0;  1 drivers
v0x58df07608550_0 .var "write_data_masked", 31 0;
v0x58df07608630_0 .var "writeback_counter", 1 0;
v0x58df07608710_0 .var "writeback_index", 1 0;
v0x58df076087f0_0 .var "writeback_tag", 25 0;
v0x58df076088d0_0 .var "writeback_way", 1 0;
E_0x58df07504060/0 .event edge, v0x58df076055a0_0, v0x58df076075b0_0, v0x58df076069c0_0, v0x58df076044b0_0;
E_0x58df07504060/1 .event edge, v0x58df076082b0_0, v0x58df076082b0_0, v0x58df076082b0_0, v0x58df076082b0_0;
E_0x58df07504060/2 .event edge, v0x58df076044b0_0, v0x58df076082b0_0, v0x58df076082b0_0, v0x58df076082b0_0;
E_0x58df07504060 .event/or E_0x58df07504060/0, E_0x58df07504060/1, E_0x58df07504060/2;
E_0x58df0750ba60/0 .event edge, v0x58df076064e0_0, v0x58df07606aa0_0, v0x58df076065c0_0, v0x58df07608390_0;
E_0x58df0750ba60/1 .event edge, v0x58df076087f0_0, v0x58df07608710_0, v0x58df07608630_0, v0x58df076088d0_0;
v0x58df07604650_0 .array/port v0x58df07604650, 0;
v0x58df07604650_1 .array/port v0x58df07604650, 1;
v0x58df07604650_2 .array/port v0x58df07604650, 2;
v0x58df07604650_3 .array/port v0x58df07604650, 3;
E_0x58df0750ba60/2 .event edge, v0x58df07604650_0, v0x58df07604650_1, v0x58df07604650_2, v0x58df07604650_3;
v0x58df07604650_4 .array/port v0x58df07604650, 4;
v0x58df07604650_5 .array/port v0x58df07604650, 5;
v0x58df07604650_6 .array/port v0x58df07604650, 6;
v0x58df07604650_7 .array/port v0x58df07604650, 7;
E_0x58df0750ba60/3 .event edge, v0x58df07604650_4, v0x58df07604650_5, v0x58df07604650_6, v0x58df07604650_7;
v0x58df07604650_8 .array/port v0x58df07604650, 8;
v0x58df07604650_9 .array/port v0x58df07604650, 9;
v0x58df07604650_10 .array/port v0x58df07604650, 10;
v0x58df07604650_11 .array/port v0x58df07604650, 11;
E_0x58df0750ba60/4 .event edge, v0x58df07604650_8, v0x58df07604650_9, v0x58df07604650_10, v0x58df07604650_11;
v0x58df07604650_12 .array/port v0x58df07604650, 12;
v0x58df07604650_13 .array/port v0x58df07604650, 13;
v0x58df07604650_14 .array/port v0x58df07604650, 14;
v0x58df07604650_15 .array/port v0x58df07604650, 15;
E_0x58df0750ba60/5 .event edge, v0x58df07604650_12, v0x58df07604650_13, v0x58df07604650_14, v0x58df07604650_15;
v0x58df07604910_0 .array/port v0x58df07604910, 0;
v0x58df07604910_1 .array/port v0x58df07604910, 1;
v0x58df07604910_2 .array/port v0x58df07604910, 2;
v0x58df07604910_3 .array/port v0x58df07604910, 3;
E_0x58df0750ba60/6 .event edge, v0x58df07604910_0, v0x58df07604910_1, v0x58df07604910_2, v0x58df07604910_3;
v0x58df07604910_4 .array/port v0x58df07604910, 4;
v0x58df07604910_5 .array/port v0x58df07604910, 5;
v0x58df07604910_6 .array/port v0x58df07604910, 6;
v0x58df07604910_7 .array/port v0x58df07604910, 7;
E_0x58df0750ba60/7 .event edge, v0x58df07604910_4, v0x58df07604910_5, v0x58df07604910_6, v0x58df07604910_7;
v0x58df07604910_8 .array/port v0x58df07604910, 8;
v0x58df07604910_9 .array/port v0x58df07604910, 9;
v0x58df07604910_10 .array/port v0x58df07604910, 10;
v0x58df07604910_11 .array/port v0x58df07604910, 11;
E_0x58df0750ba60/8 .event edge, v0x58df07604910_8, v0x58df07604910_9, v0x58df07604910_10, v0x58df07604910_11;
v0x58df07604910_12 .array/port v0x58df07604910, 12;
v0x58df07604910_13 .array/port v0x58df07604910, 13;
v0x58df07604910_14 .array/port v0x58df07604910, 14;
v0x58df07604910_15 .array/port v0x58df07604910, 15;
E_0x58df0750ba60/9 .event edge, v0x58df07604910_12, v0x58df07604910_13, v0x58df07604910_14, v0x58df07604910_15;
v0x58df07604bd0_0 .array/port v0x58df07604bd0, 0;
v0x58df07604bd0_1 .array/port v0x58df07604bd0, 1;
v0x58df07604bd0_2 .array/port v0x58df07604bd0, 2;
v0x58df07604bd0_3 .array/port v0x58df07604bd0, 3;
E_0x58df0750ba60/10 .event edge, v0x58df07604bd0_0, v0x58df07604bd0_1, v0x58df07604bd0_2, v0x58df07604bd0_3;
v0x58df07604bd0_4 .array/port v0x58df07604bd0, 4;
v0x58df07604bd0_5 .array/port v0x58df07604bd0, 5;
v0x58df07604bd0_6 .array/port v0x58df07604bd0, 6;
v0x58df07604bd0_7 .array/port v0x58df07604bd0, 7;
E_0x58df0750ba60/11 .event edge, v0x58df07604bd0_4, v0x58df07604bd0_5, v0x58df07604bd0_6, v0x58df07604bd0_7;
v0x58df07604bd0_8 .array/port v0x58df07604bd0, 8;
v0x58df07604bd0_9 .array/port v0x58df07604bd0, 9;
v0x58df07604bd0_10 .array/port v0x58df07604bd0, 10;
v0x58df07604bd0_11 .array/port v0x58df07604bd0, 11;
E_0x58df0750ba60/12 .event edge, v0x58df07604bd0_8, v0x58df07604bd0_9, v0x58df07604bd0_10, v0x58df07604bd0_11;
v0x58df07604bd0_12 .array/port v0x58df07604bd0, 12;
v0x58df07604bd0_13 .array/port v0x58df07604bd0, 13;
v0x58df07604bd0_14 .array/port v0x58df07604bd0, 14;
v0x58df07604bd0_15 .array/port v0x58df07604bd0, 15;
E_0x58df0750ba60/13 .event edge, v0x58df07604bd0_12, v0x58df07604bd0_13, v0x58df07604bd0_14, v0x58df07604bd0_15;
v0x58df07604f20_0 .array/port v0x58df07604f20, 0;
v0x58df07604f20_1 .array/port v0x58df07604f20, 1;
v0x58df07604f20_2 .array/port v0x58df07604f20, 2;
v0x58df07604f20_3 .array/port v0x58df07604f20, 3;
E_0x58df0750ba60/14 .event edge, v0x58df07604f20_0, v0x58df07604f20_1, v0x58df07604f20_2, v0x58df07604f20_3;
v0x58df07604f20_4 .array/port v0x58df07604f20, 4;
v0x58df07604f20_5 .array/port v0x58df07604f20, 5;
v0x58df07604f20_6 .array/port v0x58df07604f20, 6;
v0x58df07604f20_7 .array/port v0x58df07604f20, 7;
E_0x58df0750ba60/15 .event edge, v0x58df07604f20_4, v0x58df07604f20_5, v0x58df07604f20_6, v0x58df07604f20_7;
v0x58df07604f20_8 .array/port v0x58df07604f20, 8;
v0x58df07604f20_9 .array/port v0x58df07604f20, 9;
v0x58df07604f20_10 .array/port v0x58df07604f20, 10;
v0x58df07604f20_11 .array/port v0x58df07604f20, 11;
E_0x58df0750ba60/16 .event edge, v0x58df07604f20_8, v0x58df07604f20_9, v0x58df07604f20_10, v0x58df07604f20_11;
v0x58df07604f20_12 .array/port v0x58df07604f20, 12;
v0x58df07604f20_13 .array/port v0x58df07604f20, 13;
v0x58df07604f20_14 .array/port v0x58df07604f20, 14;
v0x58df07604f20_15 .array/port v0x58df07604f20, 15;
E_0x58df0750ba60/17 .event edge, v0x58df07604f20_12, v0x58df07604f20_13, v0x58df07604f20_14, v0x58df07604f20_15;
E_0x58df0750ba60/18 .event edge, v0x58df07607a90_0, v0x58df076079b0_0, v0x58df07606c40_0, v0x58df076055a0_0;
E_0x58df0750ba60/19 .event edge, v0x58df07606900_0, v0x58df07606b80_0;
E_0x58df0750ba60 .event/or E_0x58df0750ba60/0, E_0x58df0750ba60/1, E_0x58df0750ba60/2, E_0x58df0750ba60/3, E_0x58df0750ba60/4, E_0x58df0750ba60/5, E_0x58df0750ba60/6, E_0x58df0750ba60/7, E_0x58df0750ba60/8, E_0x58df0750ba60/9, E_0x58df0750ba60/10, E_0x58df0750ba60/11, E_0x58df0750ba60/12, E_0x58df0750ba60/13, E_0x58df0750ba60/14, E_0x58df0750ba60/15, E_0x58df0750ba60/16, E_0x58df0750ba60/17, E_0x58df0750ba60/18, E_0x58df0750ba60/19;
E_0x58df074cf010/0 .event edge, v0x58df07608390_0, v0x58df07606900_0, v0x58df076055a0_0, v0x58df07605800_0;
v0x58df07605dd0_0 .array/port v0x58df07605dd0, 0;
v0x58df07605dd0_1 .array/port v0x58df07605dd0, 1;
E_0x58df074cf010/1 .event edge, v0x58df07604210_0, v0x58df07607e10_0, v0x58df07605dd0_0, v0x58df07605dd0_1;
v0x58df07605dd0_2 .array/port v0x58df07605dd0, 2;
v0x58df07605dd0_3 .array/port v0x58df07605dd0, 3;
v0x58df07605dd0_4 .array/port v0x58df07605dd0, 4;
v0x58df07605dd0_5 .array/port v0x58df07605dd0, 5;
E_0x58df074cf010/2 .event edge, v0x58df07605dd0_2, v0x58df07605dd0_3, v0x58df07605dd0_4, v0x58df07605dd0_5;
v0x58df07605dd0_6 .array/port v0x58df07605dd0, 6;
v0x58df07605dd0_7 .array/port v0x58df07605dd0, 7;
v0x58df07605dd0_8 .array/port v0x58df07605dd0, 8;
v0x58df07605dd0_9 .array/port v0x58df07605dd0, 9;
E_0x58df074cf010/3 .event edge, v0x58df07605dd0_6, v0x58df07605dd0_7, v0x58df07605dd0_8, v0x58df07605dd0_9;
v0x58df07605dd0_10 .array/port v0x58df07605dd0, 10;
v0x58df07605dd0_11 .array/port v0x58df07605dd0, 11;
v0x58df07605dd0_12 .array/port v0x58df07605dd0, 12;
v0x58df07605dd0_13 .array/port v0x58df07605dd0, 13;
E_0x58df074cf010/4 .event edge, v0x58df07605dd0_10, v0x58df07605dd0_11, v0x58df07605dd0_12, v0x58df07605dd0_13;
v0x58df07605dd0_14 .array/port v0x58df07605dd0, 14;
v0x58df07605dd0_15 .array/port v0x58df07605dd0, 15;
v0x58df07605270_0 .array/port v0x58df07605270, 0;
v0x58df07605270_1 .array/port v0x58df07605270, 1;
E_0x58df074cf010/5 .event edge, v0x58df07605dd0_14, v0x58df07605dd0_15, v0x58df07605270_0, v0x58df07605270_1;
v0x58df07605270_2 .array/port v0x58df07605270, 2;
v0x58df07605270_3 .array/port v0x58df07605270, 3;
v0x58df07605270_4 .array/port v0x58df07605270, 4;
v0x58df07605270_5 .array/port v0x58df07605270, 5;
E_0x58df074cf010/6 .event edge, v0x58df07605270_2, v0x58df07605270_3, v0x58df07605270_4, v0x58df07605270_5;
v0x58df07605270_6 .array/port v0x58df07605270, 6;
v0x58df07605270_7 .array/port v0x58df07605270, 7;
v0x58df07605270_8 .array/port v0x58df07605270, 8;
v0x58df07605270_9 .array/port v0x58df07605270, 9;
E_0x58df074cf010/7 .event edge, v0x58df07605270_6, v0x58df07605270_7, v0x58df07605270_8, v0x58df07605270_9;
v0x58df07605270_10 .array/port v0x58df07605270, 10;
v0x58df07605270_11 .array/port v0x58df07605270, 11;
v0x58df07605270_12 .array/port v0x58df07605270, 12;
v0x58df07605270_13 .array/port v0x58df07605270, 13;
E_0x58df074cf010/8 .event edge, v0x58df07605270_10, v0x58df07605270_11, v0x58df07605270_12, v0x58df07605270_13;
v0x58df07605270_14 .array/port v0x58df07605270, 14;
v0x58df07605270_15 .array/port v0x58df07605270, 15;
E_0x58df074cf010/9 .event edge, v0x58df07605270_14, v0x58df07605270_15, v0x58df07607690_0, v0x58df07608630_0;
E_0x58df074cf010/10 .event edge, v0x58df07606c40_0, v0x58df07605740_0;
E_0x58df074cf010 .event/or E_0x58df074cf010/0, E_0x58df074cf010/1, E_0x58df074cf010/2, E_0x58df074cf010/3, E_0x58df074cf010/4, E_0x58df074cf010/5, E_0x58df074cf010/6, E_0x58df074cf010/7, E_0x58df074cf010/8, E_0x58df074cf010/9, E_0x58df074cf010/10;
E_0x58df075e02f0/0 .event negedge, v0x58df076081f0_0;
E_0x58df075e02f0/1 .event posedge, v0x58df07606100_0;
E_0x58df075e02f0 .event/or E_0x58df075e02f0/0, E_0x58df075e02f0/1;
E_0x58df07600520/0 .event edge, v0x58df076082b0_0, v0x58df076069c0_0, v0x58df076044b0_0, v0x58df076065c0_0;
E_0x58df07600520/1 .event edge, v0x58df076082b0_0, v0x58df07606aa0_0, v0x58df076082b0_0, v0x58df076082b0_0;
E_0x58df07600520/2 .event edge, v0x58df076082b0_0, v0x58df076082b0_0, v0x58df076082b0_0, v0x58df076044b0_0;
E_0x58df07600520/3 .event edge, v0x58df076065c0_0, v0x58df07606aa0_0, v0x58df07608550_0, v0x58df076065c0_0;
E_0x58df07600520/4 .event edge, v0x58df07608550_0, v0x58df07606aa0_0, v0x58df07608550_0, v0x58df076065c0_0;
E_0x58df07600520/5 .event edge, v0x58df07608550_0, v0x58df07606aa0_0, v0x58df07608550_0, v0x58df076065c0_0;
E_0x58df07600520/6 .event edge, v0x58df07606aa0_0, v0x58df07608550_0;
E_0x58df07600520 .event/or E_0x58df07600520/0, E_0x58df07600520/1, E_0x58df07600520/2, E_0x58df07600520/3, E_0x58df07600520/4, E_0x58df07600520/5, E_0x58df07600520/6;
E_0x58df07600640/0 .event edge, v0x58df07607ef0_0, v0x58df07604210_0, v0x58df07605dd0_0, v0x58df07605dd0_1;
E_0x58df07600640/1 .event edge, v0x58df07605dd0_2, v0x58df07605dd0_3, v0x58df07605dd0_4, v0x58df07605dd0_5;
E_0x58df07600640/2 .event edge, v0x58df07605dd0_6, v0x58df07605dd0_7, v0x58df07605dd0_8, v0x58df07605dd0_9;
E_0x58df07600640/3 .event edge, v0x58df07605dd0_10, v0x58df07605dd0_11, v0x58df07605dd0_12, v0x58df07605dd0_13;
v0x58df07606fc0_0 .array/port v0x58df07606fc0, 0;
v0x58df07606fc0_1 .array/port v0x58df07606fc0, 1;
E_0x58df07600640/4 .event edge, v0x58df07605dd0_14, v0x58df07605dd0_15, v0x58df07606fc0_0, v0x58df07606fc0_1;
v0x58df07606fc0_2 .array/port v0x58df07606fc0, 2;
v0x58df07606fc0_3 .array/port v0x58df07606fc0, 3;
v0x58df07606fc0_4 .array/port v0x58df07606fc0, 4;
v0x58df07606fc0_5 .array/port v0x58df07606fc0, 5;
E_0x58df07600640/5 .event edge, v0x58df07606fc0_2, v0x58df07606fc0_3, v0x58df07606fc0_4, v0x58df07606fc0_5;
v0x58df07606fc0_6 .array/port v0x58df07606fc0, 6;
v0x58df07606fc0_7 .array/port v0x58df07606fc0, 7;
v0x58df07606fc0_8 .array/port v0x58df07606fc0, 8;
v0x58df07606fc0_9 .array/port v0x58df07606fc0, 9;
E_0x58df07600640/6 .event edge, v0x58df07606fc0_6, v0x58df07606fc0_7, v0x58df07606fc0_8, v0x58df07606fc0_9;
v0x58df07606fc0_10 .array/port v0x58df07606fc0, 10;
v0x58df07606fc0_11 .array/port v0x58df07606fc0, 11;
v0x58df07606fc0_12 .array/port v0x58df07606fc0, 12;
v0x58df07606fc0_13 .array/port v0x58df07606fc0, 13;
E_0x58df07600640/7 .event edge, v0x58df07606fc0_10, v0x58df07606fc0_11, v0x58df07606fc0_12, v0x58df07606fc0_13;
v0x58df07606fc0_14 .array/port v0x58df07606fc0, 14;
v0x58df07606fc0_15 .array/port v0x58df07606fc0, 15;
v0x58df07603f50_0 .array/port v0x58df07603f50, 0;
v0x58df07603f50_1 .array/port v0x58df07603f50, 1;
E_0x58df07600640/8 .event edge, v0x58df07606fc0_14, v0x58df07606fc0_15, v0x58df07603f50_0, v0x58df07603f50_1;
v0x58df07603f50_2 .array/port v0x58df07603f50, 2;
v0x58df07603f50_3 .array/port v0x58df07603f50, 3;
v0x58df07603f50_4 .array/port v0x58df07603f50, 4;
v0x58df07603f50_5 .array/port v0x58df07603f50, 5;
E_0x58df07600640/9 .event edge, v0x58df07603f50_2, v0x58df07603f50_3, v0x58df07603f50_4, v0x58df07603f50_5;
v0x58df07603f50_6 .array/port v0x58df07603f50, 6;
v0x58df07603f50_7 .array/port v0x58df07603f50, 7;
v0x58df07603f50_8 .array/port v0x58df07603f50, 8;
v0x58df07603f50_9 .array/port v0x58df07603f50, 9;
E_0x58df07600640/10 .event edge, v0x58df07603f50_6, v0x58df07603f50_7, v0x58df07603f50_8, v0x58df07603f50_9;
v0x58df07603f50_10 .array/port v0x58df07603f50, 10;
v0x58df07603f50_11 .array/port v0x58df07603f50, 11;
v0x58df07603f50_12 .array/port v0x58df07603f50, 12;
v0x58df07603f50_13 .array/port v0x58df07603f50, 13;
E_0x58df07600640/11 .event edge, v0x58df07603f50_10, v0x58df07603f50_11, v0x58df07603f50_12, v0x58df07603f50_13;
v0x58df07603f50_14 .array/port v0x58df07603f50, 14;
v0x58df07603f50_15 .array/port v0x58df07603f50, 15;
v0x58df07607fd0_0 .array/port v0x58df07607fd0, 0;
E_0x58df07600640/12 .event edge, v0x58df07603f50_14, v0x58df07603f50_15, v0x58df07606e00_0, v0x58df07607fd0_0;
v0x58df07607fd0_1 .array/port v0x58df07607fd0, 1;
v0x58df07607fd0_2 .array/port v0x58df07607fd0, 2;
v0x58df07607fd0_3 .array/port v0x58df07607fd0, 3;
E_0x58df07600640/13 .event edge, v0x58df07607fd0_1, v0x58df07607fd0_2, v0x58df07607fd0_3;
E_0x58df07600640 .event/or E_0x58df07600640/0, E_0x58df07600640/1, E_0x58df07600640/2, E_0x58df07600640/3, E_0x58df07600640/4, E_0x58df07600640/5, E_0x58df07600640/6, E_0x58df07600640/7, E_0x58df07600640/8, E_0x58df07600640/9, E_0x58df07600640/10, E_0x58df07600640/11, E_0x58df07600640/12, E_0x58df07600640/13;
E_0x58df07600880/0 .event edge, v0x58df07608470_0, v0x58df07604210_0, v0x58df07606d20_0, v0x58df07604650_0;
E_0x58df07600880/1 .event edge, v0x58df07604650_1, v0x58df07604650_2, v0x58df07604650_3, v0x58df07604650_4;
E_0x58df07600880/2 .event edge, v0x58df07604650_5, v0x58df07604650_6, v0x58df07604650_7, v0x58df07604650_8;
E_0x58df07600880/3 .event edge, v0x58df07604650_9, v0x58df07604650_10, v0x58df07604650_11, v0x58df07604650_12;
E_0x58df07600880/4 .event edge, v0x58df07604650_13, v0x58df07604650_14, v0x58df07604650_15, v0x58df07604910_0;
E_0x58df07600880/5 .event edge, v0x58df07604910_1, v0x58df07604910_2, v0x58df07604910_3, v0x58df07604910_4;
E_0x58df07600880/6 .event edge, v0x58df07604910_5, v0x58df07604910_6, v0x58df07604910_7, v0x58df07604910_8;
E_0x58df07600880/7 .event edge, v0x58df07604910_9, v0x58df07604910_10, v0x58df07604910_11, v0x58df07604910_12;
E_0x58df07600880/8 .event edge, v0x58df07604910_13, v0x58df07604910_14, v0x58df07604910_15, v0x58df07604bd0_0;
E_0x58df07600880/9 .event edge, v0x58df07604bd0_1, v0x58df07604bd0_2, v0x58df07604bd0_3, v0x58df07604bd0_4;
E_0x58df07600880/10 .event edge, v0x58df07604bd0_5, v0x58df07604bd0_6, v0x58df07604bd0_7, v0x58df07604bd0_8;
E_0x58df07600880/11 .event edge, v0x58df07604bd0_9, v0x58df07604bd0_10, v0x58df07604bd0_11, v0x58df07604bd0_12;
E_0x58df07600880/12 .event edge, v0x58df07604bd0_13, v0x58df07604bd0_14, v0x58df07604bd0_15, v0x58df07604f20_0;
E_0x58df07600880/13 .event edge, v0x58df07604f20_1, v0x58df07604f20_2, v0x58df07604f20_3, v0x58df07604f20_4;
E_0x58df07600880/14 .event edge, v0x58df07604f20_5, v0x58df07604f20_6, v0x58df07604f20_7, v0x58df07604f20_8;
E_0x58df07600880/15 .event edge, v0x58df07604f20_9, v0x58df07604f20_10, v0x58df07604f20_11, v0x58df07604f20_12;
E_0x58df07600880/16 .event edge, v0x58df07604f20_13, v0x58df07604f20_14, v0x58df07604f20_15;
E_0x58df07600880 .event/or E_0x58df07600880/0, E_0x58df07600880/1, E_0x58df07600880/2, E_0x58df07600880/3, E_0x58df07600880/4, E_0x58df07600880/5, E_0x58df07600880/6, E_0x58df07600880/7, E_0x58df07600880/8, E_0x58df07600880/9, E_0x58df07600880/10, E_0x58df07600880/11, E_0x58df07600880/12, E_0x58df07600880/13, E_0x58df07600880/14, E_0x58df07600880/15, E_0x58df07600880/16;
E_0x58df07600ae0/0 .event edge, v0x58df07604210_0, v0x58df07605dd0_0, v0x58df07605dd0_1, v0x58df07605dd0_2;
E_0x58df07600ae0/1 .event edge, v0x58df07605dd0_3, v0x58df07605dd0_4, v0x58df07605dd0_5, v0x58df07605dd0_6;
E_0x58df07600ae0/2 .event edge, v0x58df07605dd0_7, v0x58df07605dd0_8, v0x58df07605dd0_9, v0x58df07605dd0_10;
E_0x58df07600ae0/3 .event edge, v0x58df07605dd0_11, v0x58df07605dd0_12, v0x58df07605dd0_13, v0x58df07605dd0_14;
v0x58df07605a80_0 .array/port v0x58df07605a80, 0;
v0x58df07605a80_1 .array/port v0x58df07605a80, 1;
v0x58df07605a80_2 .array/port v0x58df07605a80, 2;
E_0x58df07600ae0/4 .event edge, v0x58df07605dd0_15, v0x58df07605a80_0, v0x58df07605a80_1, v0x58df07605a80_2;
v0x58df07605a80_3 .array/port v0x58df07605a80, 3;
v0x58df07605a80_4 .array/port v0x58df07605a80, 4;
v0x58df07605a80_5 .array/port v0x58df07605a80, 5;
v0x58df07605a80_6 .array/port v0x58df07605a80, 6;
E_0x58df07600ae0/5 .event edge, v0x58df07605a80_3, v0x58df07605a80_4, v0x58df07605a80_5, v0x58df07605a80_6;
v0x58df07605a80_7 .array/port v0x58df07605a80, 7;
v0x58df07605a80_8 .array/port v0x58df07605a80, 8;
v0x58df07605a80_9 .array/port v0x58df07605a80, 9;
v0x58df07605a80_10 .array/port v0x58df07605a80, 10;
E_0x58df07600ae0/6 .event edge, v0x58df07605a80_7, v0x58df07605a80_8, v0x58df07605a80_9, v0x58df07605a80_10;
v0x58df07605a80_11 .array/port v0x58df07605a80, 11;
v0x58df07605a80_12 .array/port v0x58df07605a80, 12;
v0x58df07605a80_13 .array/port v0x58df07605a80, 13;
v0x58df07605a80_14 .array/port v0x58df07605a80, 14;
E_0x58df07600ae0/7 .event edge, v0x58df07605a80_11, v0x58df07605a80_12, v0x58df07605a80_13, v0x58df07605a80_14;
v0x58df07605a80_15 .array/port v0x58df07605a80, 15;
E_0x58df07600ae0/8 .event edge, v0x58df07605a80_15, v0x58df076043d0_0;
E_0x58df07600ae0 .event/or E_0x58df07600ae0/0, E_0x58df07600ae0/1, E_0x58df07600ae0/2, E_0x58df07600ae0/3, E_0x58df07600ae0/4, E_0x58df07600ae0/5, E_0x58df07600ae0/6, E_0x58df07600ae0/7, E_0x58df07600ae0/8;
L_0x58df0760b290 .part v0x58df07609930_0, 6, 26;
L_0x58df0760b360 .part v0x58df07609930_0, 4, 2;
L_0x58df0760b400 .part v0x58df07609930_0, 0, 4;
L_0x58df0760b4d0 .part L_0x58df0760b400, 2, 2;
L_0x58df0760b5d0 .part L_0x58df0760b400, 0, 2;
L_0x58df0760b6a0 .cmp/eq 3, v0x58df07608390_0, L_0x7df0d01b7018;
L_0x58df0760b8d0 .cmp/eq 3, v0x58df07608390_0, L_0x7df0d01b7060;
L_0x58df0760ba10 .reduce/nor v0x58df076090b0_0;
L_0x58df0760bce0 .cmp/ne 3, v0x58df07608390_0, L_0x7df0d01b70a8;
L_0x58df0760bdd0 .cmp/ne 3, v0x58df07608390_0, L_0x7df0d01b70f0;
S_0x58df07600c90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 129, 5 129 0, S_0x58df075ff240;
 .timescale 0 0;
v0x58df07600e90_0 .var/2s "i", 31 0;
S_0x58df07600f90 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 254, 5 254 0, S_0x58df075ff240;
 .timescale 0 0;
v0x58df07601470_0 .var/2s "i", 31 0;
S_0x58df07601190 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 256, 5 256 0, S_0x58df07600f90;
 .timescale 0 0;
v0x58df07601370_0 .var/2s "j", 31 0;
S_0x58df07601570 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 5 368, 5 368 0, S_0x58df075ff240;
 .timescale 0 0;
v0x58df07601a30_0 .var/2s "i", 31 0;
S_0x58df07601750 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 369, 5 369 0, S_0x58df07601570;
 .timescale 0 0;
v0x58df07601930_0 .var/2s "j", 31 0;
S_0x58df07601b30 .scope function.vec4.s2, "get_lfu_way" "get_lfu_way" 5 177, 5 177 0, S_0x58df075ff240;
 .timescale 0 0;
; Variable get_lfu_way is vec4 return value of scope S_0x58df07601b30
v0x58df07602110_0 .var "lfu_way", 1 0;
v0x58df076021f0_0 .var "min_count", 7 0;
v0x58df076022e0_0 .var "set_index", 1 0;
TD_cache_replacement_test_tb.u_dcache.get_lfu_way ;
    %fork t_19, S_0x58df07601d10;
    %jmp t_18;
    .scope S_0x58df07601d10;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07601f10_0, 0, 32;
T_4.29 ;
    %load/vec4 v0x58df07601f10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.30, 5;
    %load/vec4 v0x58df076022e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07601f10_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605dd0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %load/vec4 v0x58df07601f10_0;
    %pad/s 2;
    %ret/vec4 0, 0, 2;  Assign to get_lfu_way (store_vec4_to_lval)
    %disable S_0x58df07601b30;
T_4.31 ;
    %load/vec4 v0x58df076022e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07601f10_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07603f50, 4;
    %load/vec4 v0x58df076021f0_0;
    %cmp/u;
    %jmp/0xz  T_4.33, 5;
    %load/vec4 v0x58df076022e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07601f10_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07603f50, 4;
    %store/vec4 v0x58df076021f0_0, 0, 8;
    %load/vec4 v0x58df07601f10_0;
    %pad/s 2;
    %store/vec4 v0x58df07602110_0, 0, 2;
T_4.33 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df07601f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df07601f10_0, 0, 32;
    %jmp T_4.29;
T_4.30 ;
    %end;
    .scope S_0x58df07601b30;
t_18 %join;
    %load/vec4 v0x58df07602110_0;
    %ret/vec4 0, 0, 2;  Assign to get_lfu_way (store_vec4_to_lval)
    %disable S_0x58df07601b30;
    %end;
S_0x58df07601d10 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 181, 5 181 0, S_0x58df07601b30;
 .timescale 0 0;
v0x58df07601f10_0 .var/2s "i", 31 0;
S_0x58df076023c0 .scope function.vec4.s2, "get_lru_way" "get_lru_way" 5 160, 5 160 0, S_0x58df075ff240;
 .timescale 0 0;
; Variable get_lru_way is vec4 return value of scope S_0x58df076023c0
v0x58df076029f0_0 .var "lru_way", 1 0;
v0x58df07602ad0_0 .var "max_order", 1 0;
v0x58df07602b90_0 .var "set_index", 1 0;
TD_cache_replacement_test_tb.u_dcache.get_lru_way ;
    %fork t_21, S_0x58df076025f0;
    %jmp t_20;
    .scope S_0x58df076025f0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df076027f0_0, 0, 32;
T_5.35 ;
    %load/vec4 v0x58df076027f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.36, 5;
    %load/vec4 v0x58df07602b90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076027f0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605dd0, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.37, 8;
    %load/vec4 v0x58df076027f0_0;
    %pad/s 2;
    %ret/vec4 0, 0, 2;  Assign to get_lru_way (store_vec4_to_lval)
    %disable S_0x58df076023c0;
T_5.37 ;
    %load/vec4 v0x58df07602ad0_0;
    %load/vec4 v0x58df07602b90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076027f0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07606fc0, 4;
    %cmp/u;
    %jmp/0xz  T_5.39, 5;
    %load/vec4 v0x58df07602b90_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076027f0_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07606fc0, 4;
    %store/vec4 v0x58df07602ad0_0, 0, 2;
    %load/vec4 v0x58df076027f0_0;
    %pad/s 2;
    %store/vec4 v0x58df076029f0_0, 0, 2;
T_5.39 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df076027f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df076027f0_0, 0, 32;
    %jmp T_5.35;
T_5.36 ;
    %end;
    .scope S_0x58df076023c0;
t_20 %join;
    %load/vec4 v0x58df076029f0_0;
    %ret/vec4 0, 0, 2;  Assign to get_lru_way (store_vec4_to_lval)
    %disable S_0x58df076023c0;
    %end;
S_0x58df076025f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 164, 5 164 0, S_0x58df076023c0;
 .timescale 0 0;
v0x58df076027f0_0 .var/2s "i", 31 0;
S_0x58df07602c70 .scope function.vec4.s2, "get_random_way" "get_random_way" 5 194, 5 194 0, S_0x58df075ff240;
 .timescale 0 0;
; Variable get_random_way is vec4 return value of scope S_0x58df07602c70
TD_cache_replacement_test_tb.u_dcache.get_random_way ;
    %load/vec4 v0x58df07606e00_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %ret/vec4 0, 0, 2;  Assign to get_random_way (store_vec4_to_lval)
    %disable S_0x58df07602c70;
    %end;
S_0x58df07602f50 .scope task, "update_lru" "update_lru" 5 382, 5 382 0, S_0x58df075ff240;
 .timescale 0 0;
v0x58df07603430_0 .var "accessed_way", 1 0;
v0x58df07603530_0 .var "set_idx", 1 0;
TD_cache_replacement_test_tb.u_dcache.update_lru ;
    %fork t_23, S_0x58df07603130;
    %jmp t_22;
    .scope S_0x58df07603130;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07603330_0, 0, 32;
T_7.41 ;
    %load/vec4 v0x58df07603330_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.42, 5;
    %load/vec4 v0x58df07603330_0;
    %load/vec4 v0x58df07603430_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_7.43, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x58df07603530_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07603330_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07606fc0, 0, 4;
    %jmp T_7.44;
T_7.43 ;
    %load/vec4 v0x58df07603530_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07603330_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07606fc0, 4;
    %load/vec4 v0x58df07603530_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07603430_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07606fc0, 4;
    %cmp/u;
    %jmp/0xz  T_7.45, 5;
    %load/vec4 v0x58df07603530_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07603330_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07606fc0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x58df07603530_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07603330_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07606fc0, 0, 4;
T_7.45 ;
T_7.44 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df07603330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df07603330_0, 0, 32;
    %jmp T_7.41;
T_7.42 ;
    %end;
    .scope S_0x58df07602f50;
t_22 %join;
    %end;
S_0x58df07603130 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 5 383, 5 383 0, S_0x58df07602f50;
 .timescale 0 0;
v0x58df07603330_0 .var/2s "i", 31 0;
    .scope S_0x58df07601b30;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58df07602110_0, 0, 2;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x58df076021f0_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0x58df076023c0;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58df076029f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58df07602ad0_0, 0, 2;
    %end;
    .thread T_9, $init;
    .scope S_0x58df075ff240;
T_10 ;
Ewait_0 .event/or E_0x58df07600ae0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07605800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58df07606d20_0, 0, 2;
    %fork t_25, S_0x58df07600c90;
    %jmp t_24;
    .scope S_0x58df07600c90;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07600e90_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x58df07600e90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07600e90_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605dd0, 4;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07600e90_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605a80, 4;
    %load/vec4 v0x58df076043d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df07605800_0, 0, 1;
    %load/vec4 v0x58df07600e90_0;
    %pad/s 2;
    %store/vec4 v0x58df07606d20_0, 0, 2;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df07600e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df07600e90_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0x58df075ff240;
t_24 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x58df075ff240;
T_11 ;
Ewait_1 .event/or E_0x58df07600880, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x58df07608470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604650, 4;
    %store/vec4 v0x58df076082b0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604910, 4;
    %store/vec4 v0x58df076082b0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604bd0, 4;
    %store/vec4 v0x58df076082b0_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604f20, 4;
    %store/vec4 v0x58df076082b0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x58df075ff240;
T_12 ;
Ewait_2 .event/or E_0x58df07600640, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x58df07607ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x58df07604210_0;
    %store/vec4 v0x58df07602b90_0, 0, 2;
    %callf/vec4 TD_cache_replacement_test_tb.u_dcache.get_lru_way, S_0x58df076023c0;
    %store/vec4 v0x58df07607e10_0, 0, 2;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x58df07604210_0;
    %store/vec4 v0x58df076022e0_0, 0, 2;
    %callf/vec4 TD_cache_replacement_test_tb.u_dcache.get_lfu_way, S_0x58df07601b30;
    %store/vec4 v0x58df07607e10_0, 0, 2;
    %jmp T_12.4;
T_12.2 ;
    %callf/vec4 TD_cache_replacement_test_tb.u_dcache.get_random_way, S_0x58df07602c70;
    %store/vec4 v0x58df07607e10_0, 0, 2;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x58df07604210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x58df07607fd0, 4;
    %store/vec4 v0x58df07607e10_0, 0, 2;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x58df075ff240;
T_13 ;
Ewait_3 .event/or E_0x58df07600520, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x58df076082b0_0;
    %store/vec4 v0x58df07608550_0, 0, 32;
    %load/vec4 v0x58df076069c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0x58df076044b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.9 ;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x58df076082b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.11 ;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x58df076082b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.13 ;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.15 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0x58df076044b0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.19, 4;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.19 ;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.21 ;
T_13.18 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x58df076082b0_0;
    %store/vec4 v0x58df07608550_0, 0, 32;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %load/vec4 v0x58df07608550_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.23 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %load/vec4 v0x58df07608550_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x58df07608550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.25 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x58df07608550_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x58df07608550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.27 ;
    %load/vec4 v0x58df076065c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %load/vec4 v0x58df07606aa0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x58df07608550_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07608550_0, 0, 32;
T_13.29 ;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x58df075ff240;
T_14 ;
    %wait E_0x58df075e02f0;
    %load/vec4 v0x58df076081f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0x58df07606e00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x58df07606e00_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x58df07606e00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x58df07606e00_0;
    %parti/s 1, 13, 5;
    %xor;
    %load/vec4 v0x58df07606e00_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v0x58df07606e00_0;
    %parti/s 1, 10, 5;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x58df07606e00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x58df075ff240;
T_15 ;
    %wait E_0x58df075e02f0;
    %load/vec4 v0x58df076081f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58df07608390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df076058c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df076059a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df07605660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df07607310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df07606ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df07607d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df07608110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58df07606c40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58df07608630_0, 0;
    %fork t_27, S_0x58df07600f90;
    %jmp t_26;
    .scope S_0x58df07600f90;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07601470_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x58df07601470_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x58df07601470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07607fd0, 0, 4;
    %fork t_29, S_0x58df07601190;
    %jmp t_28;
    .scope S_0x58df07601190;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07601370_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x58df07601370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605dd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605270, 0, 4;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605a80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604bd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604f20, 0, 4;
    %load/vec4 v0x58df07601370_0;
    %pad/s 2;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07606fc0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x58df07601470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601370_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07603f50, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df07601370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df07601370_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %end;
    .scope S_0x58df07600f90;
t_28 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df07601470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df07601470_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x58df075ff240;
t_26 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x58df07607c50_0;
    %assign/vec4 v0x58df07608390_0, 0;
    %load/vec4 v0x58df07608390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x58df07605800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x58df076058c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58df076058c0_0, 0;
    %load/vec4 v0x58df07604210_0;
    %store/vec4 v0x58df07603530_0, 0, 2;
    %load/vec4 v0x58df07606d20_0;
    %store/vec4 v0x58df07603430_0, 0, 2;
    %fork TD_cache_replacement_test_tb.u_dcache.update_lru, S_0x58df07602f50;
    %join;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07603f50, 4;
    %addi 1, 0, 8;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07603f50, 0, 4;
    %load/vec4 v0x58df07606b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x58df07608470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %jmp T_15.18;
T_15.14 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604650, 0, 4;
    %jmp T_15.18;
T_15.15 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604910, 0, 4;
    %jmp T_15.18;
T_15.16 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604bd0, 0, 4;
    %jmp T_15.18;
T_15.17 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604f20, 0, 4;
    %jmp T_15.18;
T_15.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07606d20_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605270, 0, 4;
T_15.12 ;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x58df076059a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58df076059a0_0, 0;
    %load/vec4 v0x58df076043d0_0;
    %assign/vec4 v0x58df07607a90_0, 0;
    %load/vec4 v0x58df07604210_0;
    %assign/vec4 v0x58df076079b0_0, 0;
    %load/vec4 v0x58df07608470_0;
    %assign/vec4 v0x58df07607b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58df07606c40_0, 0;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605dd0, 4;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605270, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %load/vec4 v0x58df07605660_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58df07605660_0, 0;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605a80, 4;
    %assign/vec4 v0x58df076087f0_0, 0;
    %load/vec4 v0x58df07604210_0;
    %assign/vec4 v0x58df07608710_0, 0;
    %load/vec4 v0x58df07607e10_0;
    %assign/vec4 v0x58df076088d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58df07608630_0, 0;
T_15.19 ;
    %load/vec4 v0x58df07607ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %jmp T_15.25;
T_15.21 ;
    %load/vec4 v0x58df07607310_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58df07607310_0, 0;
    %jmp T_15.25;
T_15.22 ;
    %load/vec4 v0x58df07606ee0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58df07606ee0_0, 0;
    %jmp T_15.25;
T_15.23 ;
    %load/vec4 v0x58df07607d30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58df07607d30_0, 0;
    %jmp T_15.25;
T_15.24 ;
    %load/vec4 v0x58df07608110_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x58df07608110_0, 0;
    %jmp T_15.25;
T_15.25 ;
    %pop/vec4 1;
T_15.11 ;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x58df07607690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.26, 8;
    %load/vec4 v0x58df07608630_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.28, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58df07608710_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076088d0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605270, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58df07608630_0, 0;
    %jmp T_15.29;
T_15.28 ;
    %load/vec4 v0x58df07608630_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x58df07608630_0, 0;
T_15.29 ;
T_15.26 ;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x58df07607690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.30, 8;
    %load/vec4 v0x58df07606c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %jmp T_15.36;
T_15.32 ;
    %load/vec4 v0x58df076075b0_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604650, 0, 4;
    %jmp T_15.36;
T_15.33 ;
    %load/vec4 v0x58df076075b0_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604910, 0, 4;
    %jmp T_15.36;
T_15.34 ;
    %load/vec4 v0x58df076075b0_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604bd0, 0, 4;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v0x58df076075b0_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604f20, 0, 4;
    %jmp T_15.36;
T_15.36 ;
    %pop/vec4 1;
    %load/vec4 v0x58df07606c40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.37, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605dd0, 0, 4;
    %load/vec4 v0x58df07607a90_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605a80, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58df07606c40_0, 0;
    %load/vec4 v0x58df076079b0_0;
    %store/vec4 v0x58df07603530_0, 0, 2;
    %load/vec4 v0x58df07607e10_0;
    %store/vec4 v0x58df07603430_0, 0, 2;
    %fork TD_cache_replacement_test_tb.u_dcache.update_lru, S_0x58df07602f50;
    %join;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07603f50, 0, 4;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07607fd0, 0, 4;
    %load/vec4 v0x58df07606b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.39, 8;
    %load/vec4 v0x58df07607b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %jmp T_15.45;
T_15.41 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604650, 0, 4;
    %jmp T_15.45;
T_15.42 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604910, 0, 4;
    %jmp T_15.45;
T_15.43 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604bd0, 0, 4;
    %jmp T_15.45;
T_15.44 ;
    %load/vec4 v0x58df07608550_0;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07604f20, 0, 4;
    %jmp T_15.45;
T_15.45 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605270, 0, 4;
    %jmp T_15.40;
T_15.39 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58df076079b0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605270, 0, 4;
T_15.40 ;
    %jmp T_15.38;
T_15.37 ;
    %load/vec4 v0x58df07606c40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x58df07606c40_0, 0;
T_15.38 ;
T_15.30 ;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %load/vec4 v0x58df07605740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.46, 8;
    %fork t_31, S_0x58df07601570;
    %jmp t_30;
    .scope S_0x58df07601570;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07601a30_0, 0, 32;
T_15.48 ;
    %load/vec4 v0x58df07601a30_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_15.49, 5;
    %fork t_33, S_0x58df07601750;
    %jmp t_32;
    .scope S_0x58df07601750;
t_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07601930_0, 0, 32;
T_15.50 ;
    %load/vec4 v0x58df07601930_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.51, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58df07601a30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601930_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605dd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58df07601a30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601930_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07605270, 0, 4;
    %load/vec4 v0x58df07601930_0;
    %pad/s 2;
    %load/vec4 v0x58df07601a30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601930_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07606fc0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x58df07601a30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x58df07601930_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07603f50, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df07601930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df07601930_0, 0, 32;
    %jmp T_15.50;
T_15.51 ;
    %end;
    .scope S_0x58df07601570;
t_32 %join;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x58df07601a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58df07607fd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df07601a30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df07601a30_0, 0, 32;
    %jmp T_15.48;
T_15.49 ;
    %end;
    .scope S_0x58df075ff240;
t_30 %join;
T_15.46 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x58df075ff240;
T_16 ;
Ewait_4 .event/or E_0x58df074cf010, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x58df07608390_0;
    %store/vec4 v0x58df07607c50_0, 0, 3;
    %load/vec4 v0x58df07608390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x58df07606900_0;
    %load/vec4 v0x58df076055a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
T_16.6 ;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x58df07605800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605dd0, 4;
    %load/vec4 v0x58df07604210_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df07607e10_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07605270, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
T_16.11 ;
T_16.9 ;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x58df07607690_0;
    %load/vec4 v0x58df07608630_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
T_16.12 ;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x58df07607690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x58df07606c40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
T_16.16 ;
T_16.14 ;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %load/vec4 v0x58df07605740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x58df07607c50_0, 0, 3;
T_16.18 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x58df075ff240;
T_17 ;
Ewait_5 .event/or E_0x58df0750ba60, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07607750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df076078f0_0, 0, 1;
    %load/vec4 v0x58df076064e0_0;
    %store/vec4 v0x58df076073f0_0, 0, 32;
    %load/vec4 v0x58df07606aa0_0;
    %store/vec4 v0x58df07607810_0, 0, 32;
    %load/vec4 v0x58df076065c0_0;
    %store/vec4 v0x58df076074d0_0, 0, 4;
    %load/vec4 v0x58df07608390_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %load/vec4 v0x58df076055a0_0;
    %nor/r;
    %load/vec4 v0x58df07606900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x58df07606900_0;
    %store/vec4 v0x58df07607750_0, 0, 1;
    %load/vec4 v0x58df07606b80_0;
    %store/vec4 v0x58df076078f0_0, 0, 1;
    %load/vec4 v0x58df076064e0_0;
    %store/vec4 v0x58df076073f0_0, 0, 32;
    %load/vec4 v0x58df07606aa0_0;
    %store/vec4 v0x58df07607810_0, 0, 32;
    %load/vec4 v0x58df076065c0_0;
    %store/vec4 v0x58df076074d0_0, 0, 4;
T_17.4 ;
    %jmp T_17.3;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df07607750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df076078f0_0, 0, 1;
    %load/vec4 v0x58df076087f0_0;
    %load/vec4 v0x58df07608710_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x58df07608630_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x58df076073f0_0, 0, 32;
    %load/vec4 v0x58df07608630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v0x58df07608710_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076088d0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604650, 4;
    %store/vec4 v0x58df07607810_0, 0, 32;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v0x58df07608710_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076088d0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604910, 4;
    %store/vec4 v0x58df07607810_0, 0, 32;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v0x58df07608710_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076088d0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604bd0, 4;
    %store/vec4 v0x58df07607810_0, 0, 32;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x58df07608710_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x58df076088d0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x58df07604f20, 4;
    %store/vec4 v0x58df07607810_0, 0, 32;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x58df076074d0_0, 0, 4;
    %jmp T_17.3;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df07607750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df076078f0_0, 0, 1;
    %load/vec4 v0x58df07607a90_0;
    %load/vec4 v0x58df076079b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x58df07606c40_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x58df076073f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07607810_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x58df076074d0_0, 0, 4;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x58df075ff240;
T_18 ;
Ewait_6 .event/or E_0x58df07504060, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x58df076055a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x58df076075b0_0;
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x58df076069c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %load/vec4 v0x58df076082b0_0;
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x58df076044b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.11;
T_18.8 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.11;
T_18.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x58df076044b0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.12, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x58df076082b0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58df07606760_0, 0, 32;
T_18.13 ;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x58df076082b0_0;
    %store/vec4 v0x58df07606760_0, 0, 32;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x58df0753f670;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07609490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df0760afe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df0760b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df0760b150_0, 0, 32;
    %end;
    .thread T_19, $init;
    .scope S_0x58df0753f670;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0x58df07609490_0;
    %inv;
    %store/vec4 v0x58df07609490_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x58df0753f670;
T_21 ;
    %fork t_35, S_0x58df075fcfa0;
    %jmp t_34;
    .scope S_0x58df075fcfa0;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075b8220_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x58df075b8220_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 3405643776, 0, 32;
    %load/vec4 v0x58df075b8220_0;
    %add;
    %ix/getv/s 4, v0x58df075b8220_0;
    %store/vec4a v0x58df0760ab90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075b8220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075b8220_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0x58df0753f670;
t_34 %join;
    %end;
    .thread T_21;
    .scope S_0x58df0753f670;
T_22 ;
    %wait E_0x58df075e02f0;
    %load/vec4 v0x58df0760afe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58df0760a850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58df0760a780_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58df0760a850_0, 0;
    %load/vec4 v0x58df0760a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x58df0760aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x58df0760a6b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x58df0760a9f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x58df0760a5e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x58df0760ab90, 4, 5;
T_22.6 ;
    %load/vec4 v0x58df0760a6b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x58df0760a9f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x58df0760a5e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x58df0760ab90, 4, 5;
T_22.8 ;
    %load/vec4 v0x58df0760a6b0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x58df0760a9f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x58df0760a5e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x58df0760ab90, 4, 5;
T_22.10 ;
    %load/vec4 v0x58df0760a6b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x58df0760a9f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x58df0760a5e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x58df0760ab90, 4, 5;
T_22.12 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x58df0760a5e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x58df0760ab90, 4;
    %assign/vec4 v0x58df0760a780_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x58df0753f670;
T_23 ;
    %vpi_call/w 4 263 "$dumpfile", "cache_replacement_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 264 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58df0753f670 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07609930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07609d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07609fb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58df07609e10_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07609ee0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x58df07609a00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df076090b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df07609220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58df0760ae40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58df0760afe0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58df0752b9f0;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58df0760afe0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_23.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.3, 5;
    %jmp/1 T_23.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x58df0752b9f0;
    %jmp T_23.2;
T_23.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 283 "$display", "=== ARM7TDMI Cache Replacement Policy Comparison ===" {0 0 0};
    %vpi_call/w 4 284 "$display", "Cache: %d bytes, %d ways, %d byte lines", P_0x58df074f0340, P_0x58df074f0380, P_0x58df074f0300 {0 0 0};
    %vpi_call/w 4 286 "$display", "Sets: %d", 32'sb00000000000000000000000000000100 {0 0 0};
    %pushi/str "LRU";
    %store/str v0x58df075ff0c0_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58df075ff180_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075fefc0_0, 0, 32;
    %fork TD_cache_replacement_test_tb.test_replacement_policy, S_0x58df075fd930;
    %join;
    %pushi/str "LFU";
    %store/str v0x58df075ff0c0_0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58df075ff180_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x58df075fefc0_0, 0, 32;
    %fork TD_cache_replacement_test_tb.test_replacement_policy, S_0x58df075fd930;
    %join;
    %pushi/str "Random";
    %store/str v0x58df075ff0c0_0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58df075ff180_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x58df075fefc0_0, 0, 32;
    %fork TD_cache_replacement_test_tb.test_replacement_policy, S_0x58df075fd930;
    %join;
    %pushi/str "Round-Robin";
    %store/str v0x58df075ff0c0_0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x58df075ff180_0, 0, 2;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x58df075fefc0_0, 0, 32;
    %fork TD_cache_replacement_test_tb.test_replacement_policy, S_0x58df075fd930;
    %join;
    %vpi_call/w 4 295 "$display", "\134n=== Replacement Policy Comparison ===" {0 0 0};
    %vpi_call/w 4 296 "$display", "Policy        | Hits  | Misses | Hit Rate | Best For" {0 0 0};
    %vpi_call/w 4 297 "$display", "--------------|-------|--------|----------|----------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07608dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df07608ed0_0, 0, 32;
    %fork t_37, S_0x58df0753f940;
    %jmp t_36;
    .scope S_0x58df0753f940;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58df075b8180_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x58df075b8180_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x58df075b8180_0;
    %store/vec4 v0x58df07592d70_0, 0, 32;
    %callf/str TD_cache_replacement_test_tb.get_policy_characteristics, S_0x58df075fd680;
    %vpi_call/w 4 303 "$display", "%-12s | %5d | %6d | %7.1f%% | %s", &A<v0x58df0760ac30, v0x58df075b8180_0 >, &A<v0x58df0760a080, v0x58df075b8180_0 >, &A<v0x58df0760a120, v0x58df075b8180_0 >, &A<v0x58df0760a1c0, v0x58df075b8180_0 >, S<0,str> {0 0 1};
    %load/vec4 v0x58df07608dd0_0;
    %ix/getv/s 4, v0x58df075b8180_0;
    %load/vec4a v0x58df0760a080, 4;
    %cmp/u;
    %jmp/0xz  T_23.6, 5;
    %ix/getv/s 4, v0x58df075b8180_0;
    %load/vec4a v0x58df0760a080, 4;
    %store/vec4 v0x58df07608dd0_0, 0, 32;
    %load/vec4 v0x58df075b8180_0;
    %store/vec4 v0x58df07608ed0_0, 0, 32;
T_23.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58df075b8180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x58df075b8180_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %end;
    .scope S_0x58df0753f670;
t_36 %join;
    %vpi_call/w 4 316 "$display", "\134n=== Analysis ===" {0 0 0};
    %vpi_call/w 4 317 "$display", "Best performing policy: %s (%.1f%% hit rate)", &A<v0x58df0760ac30, v0x58df07608ed0_0 >, &A<v0x58df0760a1c0, v0x58df07608ed0_0 > {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/ar v0x58df0760a1c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/ar v0x58df0760a1c0, 4;
    %cmp/wr;
    %jmp/0xz  T_23.8, 5;
    %vpi_call/w 4 323 "$display", "LRU outperformed LFU - workload has temporal locality" {0 0 0};
    %jmp T_23.9;
T_23.8 ;
    %vpi_call/w 4 325 "$display", "LFU outperformed LRU - workload has frequency-based patterns" {0 0 0};
T_23.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/ar v0x58df0760a1c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/ar v0x58df0760a1c0, 4;
    %cmp/wr;
    %jmp/0xz  T_23.10, 5;
    %vpi_call/w 4 329 "$display", "Random replacement surprisingly effective - minimal locality" {0 0 0};
T_23.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/ar v0x58df0760a1c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/ar v0x58df0760a1c0, 4;
    %sub/wr;
    %store/real v0x58df0760a540_0;
    %load/real v0x58df0760a540_0;
    %pushi/real 1342177280, 4068; load=5.00000
    %cmp/wr;
    %jmp/0xz  T_23.12, 5;
    %vpi_call/w 4 334 "$display", "LRU vs Round-Robin difference < 5%% - simple policy sufficient" {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %vpi_call/w 4 336 "$display", "LRU significantly better than Round-Robin - locality matters" {0 0 0};
T_23.13 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x58df0760b0b0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x58df0760b150_0, 0, 32;
    %vpi_call/w 4 343 "$display", "\134n=== Test Results ===" {0 0 0};
    %vpi_call/w 4 344 "$display", "Replacement Policies Tested: %d", v0x58df0760b0b0_0 {0 0 0};
    %vpi_call/w 4 345 "$display", "Successful Tests: %d", v0x58df0760b150_0 {0 0 0};
    %load/vec4 v0x58df0760b150_0;
    %load/vec4 v0x58df0760b0b0_0;
    %cmp/e;
    %jmp/0xz  T_23.14, 4;
    %vpi_call/w 4 348 "$display", "\134n\342\234\205 ALL CACHE REPLACEMENT POLICY TESTS PASSED!" {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %vpi_call/w 4 350 "$display", "\134n\342\235\214 SOME CACHE REPLACEMENT POLICY TESTS FAILED" {0 0 0};
T_23.15 ;
    %vpi_call/w 4 353 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x58df0753f670;
T_24 ;
    %delay 500000000, 0;
    %vpi_call/w 4 370 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 4 371 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "cache_replacement_test_tb.sv";
    "../rtl/arm7tdmi_dcache_enhanced.sv";
