{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659273614024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659273614025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 10:20:13 2022 " "Processing started: Sun Jul 31 10:20:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659273614025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273614025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoComunicacaoDigital -c ProjetoComunicacaoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273614025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659273614106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659273614106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayLCD.v 1 1 " "Found 1 design units, including 1 entities, in source file displayLCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayLCD " "Found entity 1: displayLCD" {  } { { "displayLCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/displayLCD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "leitorPS2.v(38) " "Verilog HDL information at leitorPS2.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "leitorPS2.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/leitorPS2.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659273618034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leitorPS2.v 1 1 " "Found 1 design units, including 1 entities, in source file leitorPS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 leitorPS2 " "Found entity 1: leitorPS2" {  } { { "leitorPS2.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/leitorPS2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorDesloc.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorDesloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorDesloc " "Found entity 1: registradorDesloc" {  } { { "registradorDesloc.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/registradorDesloc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProjetoTeclado.v 1 1 " "Found 1 design units, including 1 entities, in source file ProjetoTeclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoTeclado " "Found entity 1: ProjetoTeclado" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7segment " "Found entity 1: hexto7segment" {  } { { "hexto7segment.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/hexto7segment.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_to_LCD.v(151) " "Verilog HDL information at PS2_to_LCD.v(151): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_to_LCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/PS2_to_LCD.v" 151 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1659273618036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_to_LCD.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2_to_LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_to_LCD " "Found entity 1: PS2_to_LCD" {  } { { "PS2_to_LCD.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/PS2_to_LCD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659273618036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273618036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProjetoTeclado.v(27) " "Verilog HDL Instantiation warning at ProjetoTeclado.v(27): instance has no name" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659273618042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProjetoTeclado.v(29) " "Verilog HDL Instantiation warning at ProjetoTeclado.v(29): instance has no name" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659273618047 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProjetoTeclado.v(34) " "Verilog HDL Instantiation warning at ProjetoTeclado.v(34): instance has no name" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1659273618047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoTeclado " "Elaborating entity \"ProjetoTeclado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659273618068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leitorPS2 leitorPS2:comb_6 " "Elaborating entity \"leitorPS2\" for hierarchy \"leitorPS2:comb_6\"" {  } { { "ProjetoTeclado.v" "comb_6" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorDesloc leitorPS2:comb_6\|registradorDesloc:regDesloc " "Elaborating entity \"registradorDesloc\" for hierarchy \"leitorPS2:comb_6\|registradorDesloc:regDesloc\"" {  } { { "leitorPS2.v" "regDesloc" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/leitorPS2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_to_LCD PS2_to_LCD:comb_7 " "Elaborating entity \"PS2_to_LCD\" for hierarchy \"PS2_to_LCD:comb_7\"" {  } { { "ProjetoTeclado.v" "comb_7" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7segment hexto7segment:display1 " "Elaborating entity \"hexto7segment\" for hierarchy \"hexto7segment:display1\"" {  } { { "ProjetoTeclado.v" "display1" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayLCD displayLCD:comb_8 " "Elaborating entity \"displayLCD\" for hierarchy \"displayLCD:comb_8\"" {  } { { "ProjetoTeclado.v" "comb_8" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273618072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659273618615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659273618764 "|ProjetoTeclado|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659273618764 "|ProjetoTeclado|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "ProjetoTeclado.v" "" { Text "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/ProjetoTeclado.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659273618764 "|ProjetoTeclado|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659273618764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659273618823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659273619884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/output_files/ProjetoComunicacaoDigital.map.smsg " "Generated suppressed messages file /home/pedro/projetos quartus/Projeto Comunicacao Digital LAB/output_files/ProjetoComunicacaoDigital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273619896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659273619944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659273619944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659273619977 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659273619977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659273619977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659273619977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659273619981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 10:20:19 2022 " "Processing ended: Sun Jul 31 10:20:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659273619981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659273619981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659273619981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659273619981 ""}
