// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2025.1.0.39.0
// Netlist written on Mon Nov  3 13:36:27 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/roman/documents/e155/e155/lab3/fpga/attempt2/lab3/source/impl_1/dispmux.sv"
// file 1 "c:/users/roman/documents/e155/e155/lab3/fpga/attempt2/lab3/source/impl_1/dualsevseg.sv"
// file 2 "c:/users/roman/documents/e155/e155/lab3/fpga/attempt2/lab3/source/impl_1/keypadfsm.sv"
// file 3 "c:/users/roman/documents/e155/e155/lab3/fpga/attempt2/lab3/source/impl_1/segdisp.sv"
// file 4 "c:/users/roman/documents/e155/e155/lab3/fpga/attempt2/lab3/source/impl_1/sync.sv"
// file 5 "c:/users/roman/documents/e155/e155/lab3/fpga/attempt2/lab3/source/impl_1/top.sv"
// file 6 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v"
// file 7 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd"
// file 8 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 9 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 10 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 11 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 12 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 13 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 14 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 15 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 16 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 17 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 18 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 19 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 20 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 21 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 22 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 23 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 24 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 25 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 26 "c:/lscc/radiant/2025.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 27 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v"
// file 28 "c:/lscc/radiant/2025.1/ip/lfmxo4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v"
// file 29 "c:/lscc/radiant/2025.1/ip/common/adder/rtl/lscc_adder.v"
// file 30 "c:/lscc/radiant/2025.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 31 "c:/lscc/radiant/2025.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 32 "c:/lscc/radiant/2025.1/ip/common/counter/rtl/lscc_cntr.v"
// file 33 "c:/lscc/radiant/2025.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 34 "c:/lscc/radiant/2025.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 35 "c:/lscc/radiant/2025.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 36 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 37 "c:/lscc/radiant/2025.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 38 "c:/lscc/radiant/2025.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 39 "c:/lscc/radiant/2025.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 40 "c:/lscc/radiant/2025.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 41 "c:/lscc/radiant/2025.1/ip/common/rom/rtl/lscc_rom.v"
// file 42 "c:/lscc/radiant/2025.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 43 "c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v"
// file 44 "c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v"
// file 45 "c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v"
// file 46 "c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v"
// file 47 "c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v"
// file 48 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v"
// file 49 "c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v"
// file 50 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v"
// file 51 "c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v"
// file 52 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v"
// file 53 "c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v"
// file 54 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v"
// file 55 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v"
// file 56 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v"
// file 57 "c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v"
// file 58 "c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v"
// file 59 "c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input Reset, input [3:0]Rows, output [3:0]Cols, output [6:0]Seg, 
            output En1, output En2, output debug);
    
    wire Reset_c;
    wire Rows_c_3;
    wire Rows_c_2;
    wire Rows_c_1;
    wire Rows_c_0;
    wire Cols_c_3;
    wire Cols_c_2;
    wire Cols_c_1;
    wire Cols_c_0;
    wire Seg_c_6;
    wire Seg_c_5;
    wire Seg_c_4;
    wire Seg_c_3;
    wire Seg_c_2;
    wire Seg_c_1;
    wire Seg_c_0;
    wire En2_c_N_66;
    wire En2_c;
    wire debug_c;
    (* is_clock=1, lineinfo="@5(9[14],9[20])" *) wire IntOsc;
    wire [3:0]Sw1;
    wire [3:0]Sw2;
    wire [3:0]dRows;
    wire [15:0]ce_counter;
    (* is_clock=1, lineinfo="@5(19[17],19[25])" *) wire ce_100hz;
    wire Reset_c_N_69;
    
    wire GND_net, VCC_net, n1277, n1275, n1273, n2164, n1271, 
        n347, n1269, n2173, n661, n2185, n1267, n1265, n2167, 
        n2176, n1263, n675, n2182, n2179, n17, n16;
    wire [15:0]n69;
    
    wire n1454, n2146, n2170, n1662;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@5(21[15],34[8])" *) FD1P3XZ ce_100hz_c (.D(n675), .SP(VCC_net), 
            .CK(IntOsc), .SR(Reset_c_N_69), .Q(ce_100hz));
    defparam ce_100hz_c.REGSET = "RESET";
    defparam ce_100hz_c.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i0 (.D(n69[0]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[0]));
    defparam ce_counter_203__i0.REGSET = "RESET";
    defparam ce_counter_203__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)))" *) LUT4 i1385_2_lut (.A(n661), .B(Reset_c), 
            .Z(n347));
    defparam i1385_2_lut.INIT = "0x7777";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[15]), .D0(n1277), .CI0(n1277), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n2185), .CI1(n2185), 
            .CO0(n2185), .S0(n69[15]));
    defparam ce_counter_203_add_4_17.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[13]), .D0(n1275), .CI0(n1275), 
            .A1(GND_net), .B1(GND_net), .C1(ce_counter[14]), .D1(n2182), 
            .CI1(n2182), .CO0(n2182), .CO1(n1277), .S0(n69[13]), .S1(n69[14]));
    defparam ce_counter_203_add_4_15.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_15.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i15 (.D(n69[15]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[15]));
    defparam ce_counter_203__i15.REGSET = "RESET";
    defparam ce_counter_203__i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[11]), .D0(n1273), .CI0(n1273), 
            .A1(GND_net), .B1(GND_net), .C1(ce_counter[12]), .D1(n2179), 
            .CI1(n2179), .CO0(n2179), .CO1(n1275), .S0(n69[11]), .S1(n69[12]));
    defparam ce_counter_203_add_4_13.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[9]), .D0(n1271), .CI0(n1271), 
            .A1(GND_net), .B1(GND_net), .C1(ce_counter[10]), .D1(n2176), 
            .CI1(n2176), .CO0(n2176), .CO1(n1273), .S0(n69[9]), .S1(n69[10]));
    defparam ce_counter_203_add_4_11.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[7]), .D0(n1269), .CI0(n1269), 
            .A1(GND_net), .B1(GND_net), .C1(ce_counter[8]), .D1(n2173), 
            .CI1(n2173), .CO0(n2173), .CO1(n1271), .S0(n69[7]), .S1(n69[8]));
    defparam ce_counter_203_add_4_9.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[5]), .D0(n1267), .CI0(n1267), 
            .A1(GND_net), .B1(GND_net), .C1(ce_counter[6]), .D1(n2170), 
            .CI1(n2170), .CO0(n2170), .CO1(n1269), .S0(n69[5]), .S1(n69[6]));
    defparam ce_counter_203_add_4_7.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[3]), .D0(n1265), .CI0(n1265), 
            .A1(GND_net), .B1(GND_net), .C1(ce_counter[4]), .D1(n2167), 
            .CI1(n2167), .CO0(n2167), .CO1(n1267), .S0(n69[3]), .S1(n69[4]));
    defparam ce_counter_203_add_4_5.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(27[17],27[38])" *) LUT4 i6_4_lut (.A(ce_counter[14]), 
            .B(ce_counter[13]), .C(ce_counter[11]), .D(ce_counter[1]), 
            .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(27[17],27[38])" *) LUT4 i7_4_lut (.A(ce_counter[8]), 
            .B(ce_counter[10]), .C(ce_counter[15]), .D(ce_counter[12]), 
            .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@5(27[17],27[38])" *) LUT4 i9_4_lut (.A(n17), 
            .B(ce_counter[2]), .C(n16), .D(ce_counter[9]), .Z(n1454));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1234_4_lut (.A(ce_counter[0]), 
            .B(ce_counter[6]), .C(ce_counter[7]), .D(ce_counter[4]), .Z(n1662));
    defparam i1234_4_lut.INIT = "0x8000";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut_adj_32 (.A(ce_counter[5]), 
            .B(n1662), .C(n1454), .D(ce_counter[3]), .Z(n661));
    defparam i6_4_lut_adj_32.INIT = "0xf7ff";
    (* lut_function="(!(A))", lineinfo="@5(22[13],22[19])" *) LUT4 Reset_c_I_0_1_lut (.A(Reset_c), 
            .Z(Reset_c_N_69));
    defparam Reset_c_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_2_lut (.A(ce_100hz), .B(n661), 
            .Z(n675));
    defparam i1_2_lut.INIT = "0x9999";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i14 (.D(n69[14]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[14]));
    defparam ce_counter_203__i14.REGSET = "RESET";
    defparam ce_counter_203__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i13 (.D(n69[13]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[13]));
    defparam ce_counter_203__i13.REGSET = "RESET";
    defparam ce_counter_203__i13.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(ce_counter[1]), .D0(n1263), .CI0(n1263), 
            .A1(GND_net), .B1(GND_net), .C1(ce_counter[2]), .D1(n2164), 
            .CI1(n2164), .CO0(n2164), .CO1(n1265), .S0(n69[1]), .S1(n69[2]));
    defparam ce_counter_203_add_4_3.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@5(31[31],31[45])" *) FA2 ce_counter_203_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(ce_counter[0]), .D1(n2146), .CI1(n2146), .CO0(n2146), 
            .CO1(n1263), .S1(n69[0]));
    defparam ce_counter_203_add_4_1.INIT0 = "0xc33c";
    defparam ce_counter_203_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@5(3[21],3[25])" *) IB \Rows_pad[0]  (.I(Rows[0]), .O(Rows_c_0));
    (* lineinfo="@5(3[21],3[25])" *) IB \Rows_pad[1]  (.I(Rows[1]), .O(Rows_c_1));
    (* lineinfo="@5(3[21],3[25])" *) IB \Rows_pad[2]  (.I(Rows[2]), .O(Rows_c_2));
    (* lineinfo="@5(3[21],3[25])" *) IB \Rows_pad[3]  (.I(Rows[3]), .O(Rows_c_3));
    (* lineinfo="@5(2[21],2[26])" *) IB Reset_pad (.I(Reset), .O(Reset_c));
    (* lineinfo="@5(6[31],6[36])" *) OB debug_pad (.I(debug_c), .O(debug));
    (* lineinfo="@5(6[26],6[29])" *) OB En2_pad (.I(En2_c), .O(En2));
    (* lineinfo="@5(6[21],6[24])" *) OB En1_pad (.I(En2_c_N_66), .O(En1));
    (* lineinfo="@5(5[21],5[24])" *) OB \Seg_pad[0]  (.I(Seg_c_0), .O(Seg[0]));
    (* lineinfo="@5(5[21],5[24])" *) OB \Seg_pad[1]  (.I(Seg_c_1), .O(Seg[1]));
    (* lineinfo="@5(5[21],5[24])" *) OB \Seg_pad[2]  (.I(Seg_c_2), .O(Seg[2]));
    (* lineinfo="@5(5[21],5[24])" *) OB \Seg_pad[3]  (.I(Seg_c_3), .O(Seg[3]));
    (* lineinfo="@5(5[21],5[24])" *) OB \Seg_pad[4]  (.I(Seg_c_4), .O(Seg[4]));
    (* lineinfo="@5(5[21],5[24])" *) OB \Seg_pad[5]  (.I(Seg_c_5), .O(Seg[5]));
    (* lineinfo="@5(5[21],5[24])" *) OB \Seg_pad[6]  (.I(Seg_c_6), .O(Seg[6]));
    (* lineinfo="@5(4[21],4[25])" *) OB \Cols_pad[0]  (.I(Cols_c_0), .O(Cols[0]));
    (* lineinfo="@5(4[21],4[25])" *) OB \Cols_pad[1]  (.I(Cols_c_1), .O(Cols[1]));
    (* lineinfo="@5(4[21],4[25])" *) OB \Cols_pad[2]  (.I(Cols_c_2), .O(Cols[2]));
    (* lineinfo="@5(4[21],4[25])" *) OB \Cols_pad[3]  (.I(Cols_c_3), .O(Cols[3]));
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i12 (.D(n69[12]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[12]));
    defparam ce_counter_203__i12.REGSET = "RESET";
    defparam ce_counter_203__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i11 (.D(n69[11]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[11]));
    defparam ce_counter_203__i11.REGSET = "RESET";
    defparam ce_counter_203__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i10 (.D(n69[10]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[10]));
    defparam ce_counter_203__i10.REGSET = "RESET";
    defparam ce_counter_203__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i9 (.D(n69[9]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[9]));
    defparam ce_counter_203__i9.REGSET = "RESET";
    defparam ce_counter_203__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i8 (.D(n69[8]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[8]));
    defparam ce_counter_203__i8.REGSET = "RESET";
    defparam ce_counter_203__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i7 (.D(n69[7]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[7]));
    defparam ce_counter_203__i7.REGSET = "RESET";
    defparam ce_counter_203__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i6 (.D(n69[6]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[6]));
    defparam ce_counter_203__i6.REGSET = "RESET";
    defparam ce_counter_203__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i5 (.D(n69[5]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[5]));
    defparam ce_counter_203__i5.REGSET = "RESET";
    defparam ce_counter_203__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i4 (.D(n69[4]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[4]));
    defparam ce_counter_203__i4.REGSET = "RESET";
    defparam ce_counter_203__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i3 (.D(n69[3]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[3]));
    defparam ce_counter_203__i3.REGSET = "RESET";
    defparam ce_counter_203__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i2 (.D(n69[2]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[2]));
    defparam ce_counter_203__i2.REGSET = "RESET";
    defparam ce_counter_203__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@5(31[31],31[45])" *) FD1P3XZ ce_counter_203__i1 (.D(n69[1]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n347), .Q(ce_counter[1]));
    defparam ce_counter_203__i1.REGSET = "RESET";
    defparam ce_counter_203__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@5(43[12],43[67])" *) KeypadFSM keypad1 (ce_100hz, 
            Reset_c_N_69, debug_c, {dRows}, Cols_c_1, Cols_c_0, {Sw1}, 
            {Sw2}, Cols_c_2, Cols_c_3);
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(IntOsc));
    defparam hf_osc.CLKHF_DIV = "0b11";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=14, LSE_RCOL=62, LSE_LLINE=40, LSE_RLINE=40, lineinfo="@5(40[14],40[62])" *) DualSevSeg DSevSeg (IntOsc, 
            En2_c, En2_c_N_66, Reset_c, {Sw2}, {Sw1}, Seg_c_3, Seg_c_4, 
            Seg_c_5, Seg_c_6, Seg_c_2, Seg_c_1, Seg_c_0);
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=8, LSE_RCOL=42, LSE_LLINE=37, LSE_RLINE=37, lineinfo="@5(37[8],37[42])" *) Sync sync1 (Rows_c_0, 
            {dRows}, IntOsc, Reset_c_N_69, Rows_c_3, Rows_c_2, Rows_c_1);
    
endmodule

//
// Verilog Description of module KeypadFSM
//

module KeypadFSM (input ce_100hz, input Reset_c_N_69, output debug_c, 
            input [3:0]dRows, output Cols_c_1, output Cols_c_0, output [3:0]Sw1, 
            output [3:0]Sw2, output Cols_c_2, output Cols_c_3);
    
    (* is_clock=1, lineinfo="@5(19[17],19[25])" *) wire ce_100hz;
    wire [17:0]count;
    
    wire n247;
    wire [7:0]n223;
    
    wire n729, n42, n641, n4, n1490, n250, n1559, n1010, n702, 
        n6, n617, n8, n706, n12, n709, n1560, n11, n717, n1561, 
        n1452, n694, n1254, n2152, GND_net, n7, n6_adj_71, n1256;
    wire [7:0]n37;
    
    wire n7_adj_72, n998, n4_adj_73, n2149, VCC_net, n8_adj_74, 
        n1054, n4_adj_75, n239, n9, n1565, n1568;
    wire [3:0]n437;
    
    wire n52, n43_adj_76, n40, n621, n1660, n1743;
    wire [2:0]n485;
    wire [7:0]n47;
    
    wire n732, n698, n643, n237, n2, n3, n4_adj_77, n5, n1260, 
        n2161, n712, n6_adj_79, n10, n11_adj_80, n703, n1042, 
        n1442, n1258, n2158, n14, n2155, n8_adj_83;
    
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i4 (.D(n617), .SP(VCC_net), 
            .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n223[4]));
    defparam State_FSM_i4.REGSET = "RESET";
    defparam State_FSM_i4.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i1388_4_lut (.A(debug_c), 
            .B(n223[5]), .C(n223[6]), .D(n223[4]), .Z(n729));
    defparam i1388_4_lut.INIT = "0x0001";
    (* lut_function="(!(A ((C)+!B)+!A (B (C)+!B ((D)+!C))))", lineinfo="@2(53[9],187[16])" *) LUT4 i342_4_lut (.A(n223[1]), 
            .B(n223[3]), .C(n42), .D(n223[2]), .Z(n641));
    defparam i342_4_lut.INIT = "0x0c1c";
    (* lut_function="(!(A+!(B+(C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i1_4_lut (.A(n42), 
            .B(n223[3]), .C(count[7]), .D(n4), .Z(n1490));
    defparam i1_4_lut.INIT = "0x5444";
    (* lut_function="(A+(B (C+(D))+!B (C)))", lineinfo="@2(53[9],187[16])" *) LUT4 i1_4_lut_adj_16 (.A(n223[5]), 
            .B(n223[6]), .C(n250), .D(n42), .Z(n1559));
    defparam i1_4_lut_adj_16.INIT = "0xfefa";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n1010), .B(n702), .Z(n6));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i6 (.D(n1559), .SP(VCC_net), 
            .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n223[6]));
    defparam State_FSM_i6.REGSET = "RESET";
    defparam State_FSM_i6.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A (B (C)+!B (C (D))))" *) LUT4 i1_4_lut_adj_17 (.A(n8), 
            .B(n706), .C(n12), .D(n709), .Z(n1560));
    defparam i1_4_lut_adj_17.INIT = "0xfac8";
    (* lut_function="(!(A (B (C (D)))))" *) LUT4 i1382_4_lut (.A(n11), .B(n1560), 
            .C(n717), .D(n6), .Z(n1561));
    defparam i1382_4_lut.INIT = "0x7fff";
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i3 (.D(n239), .SP(VCC_net), 
            .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n223[3]));
    defparam State_FSM_i3.REGSET = "RESET";
    defparam State_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (D)))", lineinfo="@2(53[9],187[16])" *) LUT4 i320_4_lut (.A(n223[4]), 
            .B(n42), .C(count[7]), .D(n1452), .Z(n617));
    defparam i320_4_lut.INIT = "0xce0a";
    (* lut_function="(A+(B))", lineinfo="@2(56[9],56[14])" *) LUT4 i1_2_lut_adj_18 (.A(dRows[0]), 
            .B(n694), .Z(n42));
    defparam i1_2_lut_adj_18.INIT = "0xeeee";
    (* lineinfo="@2(108[34],108[43])" *) FA2 count_204_214_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n1254), .CI0(n1254), .A1(GND_net), 
            .B1(GND_net), .C1(n6_adj_71), .D1(n2152), .CI1(n2152), .CO0(n2152), 
            .CO1(n1256), .S0(n37[1]), .S1(n37[2]));
    defparam count_204_214_add_4_3.INIT0 = "0xc33c";
    defparam count_204_214_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i1_4_lut_adj_19 (.A(n11), 
            .B(n7_adj_72), .C(n998), .D(n8), .Z(n4_adj_73));
    defparam i1_4_lut_adj_19.INIT = "0xa080";
    (* lineinfo="@2(108[34],108[43])" *) FA2 count_204_214_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n8_adj_74), .D1(n2149), .CI1(n2149), .CO0(n2149), .CO1(n1254), 
            .S1(n37[0]));
    defparam count_204_214_add_4_1.INIT0 = "0xc33c";
    defparam count_204_214_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_20 (.A(n1054), .B(n702), 
            .Z(n4_adj_75));
    defparam i1_2_lut_adj_20.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Cols_i0_i1 (.D(n437[0]), 
            .SP(n729), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Cols_c_0));
    defparam Cols_i0_i1.REGSET = "RESET";
    defparam Cols_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C))+!A (B (C (D)))))" *) LUT4 i1391_4_lut (.A(n9), 
            .B(n4_adj_75), .C(n4_adj_73), .D(n709), .Z(n1565));
    defparam i1391_4_lut.INIT = "0x3f7f";
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i1_3_lut (.A(Cols_c_1), .B(dRows[3]), 
            .C(dRows[2]), .Z(n1568));
    defparam i1_3_lut.INIT = "0x5454";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw2_i0_i0 (.D(Sw1[0]), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw2[0]));
    defparam Sw2_i0_i0.REGSET = "RESET";
    defparam Sw2_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_21 (.A(dRows[1]), 
            .B(Cols_c_0), .C(n52), .D(n1568), .Z(n43_adj_76));
    defparam i1_4_lut_adj_21.INIT = "0xeca0";
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i2 (.D(n485[0]), 
            .SP(VCC_net), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n223[2]));
    defparam State_FSM_i2.REGSET = "RESET";
    defparam State_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A+!(B+!(C)))" *) LUT4 i1_3_lut_adj_22 (.A(dRows[3]), 
            .B(dRows[2]), .C(dRows[1]), .Z(n40));
    defparam i1_3_lut_adj_22.INIT = "0xbaba";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@2(53[9],187[16])" *) LUT4 i324_4_lut (.A(debug_c), 
            .B(n42), .C(count[7]), .D(n223[6]), .Z(n621));
    defparam i324_4_lut.INIT = "0x3b0a";
    (* lut_function="(A+(B))" *) LUT4 i1232_2_lut (.A(Cols_c_2), .B(Cols_c_0), 
            .Z(n1660));
    defparam i1232_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+!(D))+!A !(B (C)+!B (C+(D)))))" *) LUT4 i1315_4_lut (.A(n8), 
            .B(Cols_c_2), .C(n40), .D(n43_adj_76), .Z(n1743));
    defparam i1315_4_lut.INIT = "0x7350";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i1 (.D(n47[0]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n8_adj_74));
    defparam count_204_214__i1.REGSET = "RESET";
    defparam count_204_214__i1.SRMODE = "ASYNC";
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i7 (.D(n621), .SP(VCC_net), 
            .CK(ce_100hz), .SR(Reset_c_N_69), .Q(debug_c));
    defparam State_FSM_i7.REGSET = "RESET";
    defparam State_FSM_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Cols_i0_i2 (.D(n643), 
            .SP(n729), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Cols_c_1));
    defparam Cols_i0_i2.REGSET = "RESET";
    defparam Cols_i0_i2.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i72_4_lut (.A(n1743), 
            .B(n1660), .C(Cols_c_3), .D(n1568), .Z(n698));
    defparam i72_4_lut.INIT = "0x3a0a";
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i1 (.D(n237), .SP(VCC_net), 
            .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n223[1]));
    defparam State_FSM_i1.REGSET = "RESET";
    defparam State_FSM_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i8 (.D(n47[7]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(count[7]));
    defparam count_204_214__i8.REGSET = "RESET";
    defparam count_204_214__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i7 (.D(n47[6]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n2));
    defparam count_204_214__i7.REGSET = "RESET";
    defparam count_204_214__i7.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@2(53[9],187[16])" *) LUT4 i1_2_lut_adj_23 (.A(debug_c), 
            .B(n223[4]), .Z(n4));
    defparam i1_2_lut_adj_23.INIT = "0xeeee";
    (* lut_function="(!(A+(B)))", lineinfo="@2(53[9],187[16])" *) LUT4 i1398_2_lut (.A(n223[5]), 
            .B(n223[6]), .Z(n732));
    defparam i1398_2_lut.INIT = "0x1111";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i6 (.D(n47[5]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n3));
    defparam count_204_214__i6.REGSET = "RESET";
    defparam count_204_214__i6.SRMODE = "ASYNC";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i699_2_lut_3_lut_4_lut (.A(Cols_c_2), 
            .B(Cols_c_0), .C(Cols_c_1), .D(n12), .Z(n998));
    defparam i699_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!(A ((C)+!B)+!A (B (C)+!B ((D)+!C))))" *) LUT4 i71_4_lut (.A(dRows[3]), 
            .B(Cols_c_0), .C(Cols_c_1), .D(dRows[2]), .Z(n52));
    defparam i71_4_lut.INIT = "0x0c1c";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i5 (.D(n47[4]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n4_adj_77));
    defparam count_204_214__i5.REGSET = "RESET";
    defparam count_204_214__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i4 (.D(n47[3]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n5));
    defparam count_204_214__i4.REGSET = "RESET";
    defparam count_204_214__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i3 (.D(n47[2]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n6_adj_71));
    defparam count_204_214__i3.REGSET = "RESET";
    defparam count_204_214__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@2(108[34],108[43])" *) FD1P3XZ count_204_214__i2 (.D(n47[1]), 
            .SP(n732), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n7));
    defparam count_204_214__i2.REGSET = "RESET";
    defparam count_204_214__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw2_i0_i3 (.D(Sw1[3]), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw2[3]));
    defparam Sw2_i0_i3.REGSET = "RESET";
    defparam Sw2_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw2_i0_i2 (.D(Sw1[2]), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw2[2]));
    defparam Sw2_i0_i2.REGSET = "RESET";
    defparam Sw2_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw2_i0_i1 (.D(Sw1[1]), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw2[1]));
    defparam Sw2_i0_i1.REGSET = "RESET";
    defparam Sw2_i0_i1.SRMODE = "ASYNC";
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i0 (.D(n1490), .SP(VCC_net), 
            .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n223[0]));
    defparam State_FSM_i0.REGSET = "SET";
    defparam State_FSM_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw1_i0_i3 (.D(n1442), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw1[3]));
    defparam Sw1_i0_i3.REGSET = "RESET";
    defparam Sw1_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))", lineinfo="@2(125[7],125[19])" *) LUT4 i1_2_lut_adj_24 (.A(Cols_c_0), 
            .B(Cols_c_1), .Z(n706));
    defparam i1_2_lut_adj_24.INIT = "0xbbbb";
    (* lut_function="(A (C+(D))+!A !((C+(D))+!B))", lineinfo="@2(53[9],187[16])" *) LUT4 i688_3_lut_3_lut_4_lut (.A(n223[3]), 
            .B(n223[2]), .C(dRows[0]), .D(n694), .Z(n437[0]));
    defparam i688_3_lut_3_lut_4_lut.INIT = "0xaaa4";
    (* lineinfo="@2(108[34],108[43])" *) FA2 count_204_214_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(count[7]), .D0(n1260), .CI0(n1260), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n2161), .CI1(n2161), .CO0(n2161), 
            .S0(n37[7]));
    defparam count_204_214_add_4_9.INIT0 = "0xc33c";
    defparam count_204_214_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (D))", lineinfo="@2(119[5],157[13])" *) LUT4 i2_3_lut_4_lut (.A(dRows[2]), 
            .B(dRows[3]), .C(n712), .D(n1010), .Z(n6_adj_79));
    defparam i2_3_lut_4_lut.INIT = "0xfd00";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@2(123[7],123[19])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Cols_c_3), 
            .B(dRows[0]), .C(n694), .D(n8), .Z(n702));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@2(123[7],123[19])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_25 (.A(Cols_c_3), 
            .B(dRows[0]), .C(n694), .D(Cols_c_2), .Z(n709));
    defparam i1_2_lut_3_lut_4_lut_adj_25.INIT = "0xfffb";
    (* lut_function="(A+(B))", lineinfo="@2(119[5],157[13])" *) LUT4 equal_38_i11_2_lut (.A(n8), 
            .B(n10), .Z(n11_adj_80));
    defparam equal_38_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B ((D)+!C)))" *) LUT4 i1_4_lut_adj_26 (.A(n717), 
            .B(n11_adj_80), .C(dRows[3]), .D(n703), .Z(n1054));
    defparam i1_4_lut_adj_26.INIT = "0x8808";
    (* lut_function="(A (B (D)+!B (C (D))))", lineinfo="@2(101[21],101[39])" *) LUT4 i102_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(dRows[0]), .C(n694), .D(debug_c), .Z(n250));
    defparam i102_2_lut_3_lut_4_lut.INIT = "0xa800";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C))" *) LUT4 i686_3_lut_4_lut (.A(Cols_c_0), 
            .B(Cols_c_1), .C(n8), .D(Cols_c_2), .Z(n1042));
    defparam i686_3_lut_4_lut.INIT = "0xf0d0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw1_i0_i2 (.D(n698), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw1[2]));
    defparam Sw1_i0_i2.REGSET = "RESET";
    defparam Sw1_i0_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B (D)+!B (C (D))))", lineinfo="@2(101[21],101[39])" *) LUT4 i99_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(dRows[0]), .C(n694), .D(n223[4]), .Z(n247));
    defparam i99_2_lut_3_lut_4_lut.INIT = "0xa800";
    (* lut_function="((B+(C))+!A)", lineinfo="@2(119[5],157[13])" *) LUT4 equal_40_i10_2_lut_3_lut (.A(dRows[2]), 
            .B(dRows[3]), .C(Cols_c_3), .Z(n10));
    defparam equal_40_i10_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@2(119[5],157[13])" *) LUT4 equal_40_i11_3_lut_4_lut (.A(Cols_c_1), 
            .B(Cols_c_2), .C(n10), .D(Cols_c_0), .Z(n11));
    defparam equal_40_i11_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i737_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[5]), .Z(n47[5]));
    defparam i737_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@2(119[5],157[13])" *) LUT4 i2_3_lut_4_lut_adj_27 (.A(Cols_c_1), 
            .B(Cols_c_2), .C(Cols_c_0), .D(Cols_c_3), .Z(n712));
    defparam i2_3_lut_4_lut_adj_27.INIT = "0xfeff";
    (* lineinfo="@2(108[34],108[43])" *) FA2 count_204_214_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n1258), .CI0(n1258), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n2158), .CI1(n2158), .CO0(n2158), 
            .CO1(n1260), .S0(n37[5]), .S1(n37[6]));
    defparam count_204_214_add_4_7.INIT0 = "0xc33c";
    defparam count_204_214_add_4_7.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)", lineinfo="@2(121[7],121[19])" *) LUT4 i1_2_lut_adj_28 (.A(dRows[0]), 
            .B(n694), .Z(n14));
    defparam i1_2_lut_adj_28.INIT = "0xdddd";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@2(119[5],157[13])" *) LUT4 i2_3_lut_4_lut_adj_29 (.A(Cols_c_0), 
            .B(Cols_c_1), .C(Cols_c_2), .D(Cols_c_3), .Z(n703));
    defparam i2_3_lut_4_lut_adj_29.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw1_i0_i0 (.D(n1565), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw1[0]));
    defparam Sw1_i0_i0.REGSET = "RESET";
    defparam Sw1_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Sw1_i0_i1 (.D(n1561), 
            .SP(n223[5]), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Sw1[1]));
    defparam Sw1_i0_i1.REGSET = "RESET";
    defparam Sw1_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Cols_i0_i4 (.D(n641), 
            .SP(n729), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Cols_c_3));
    defparam Cols_i0_i4.REGSET = "SET";
    defparam Cols_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=12, LSE_RCOL=67, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(27[9],39[12])" *) FD1P3XZ Cols_i0_i3 (.D(n437[2]), 
            .SP(n729), .CK(ce_100hz), .SR(Reset_c_N_69), .Q(Cols_c_2));
    defparam Cols_i0_i3.REGSET = "RESET";
    defparam Cols_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))", lineinfo="@2(119[5],157[13])" *) LUT4 equal_42_i7_2_lut (.A(Cols_c_3), 
            .B(dRows[3]), .Z(n7_adj_72));
    defparam equal_42_i7_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+(B+!(C)))", lineinfo="@2(119[5],157[13])" *) LUT4 i2_2_lut_3_lut (.A(Cols_c_0), 
            .B(Cols_c_1), .C(Cols_c_2), .Z(n8));
    defparam i2_2_lut_3_lut.INIT = "0xefef";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@2(108[34],108[43])" *) FA2 count_204_214_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n1256), .CI0(n1256), .A1(GND_net), 
            .B1(GND_net), .C1(n4_adj_77), .D1(n2155), .CI1(n2155), .CO0(n2155), 
            .CO1(n1258), .S0(n37[3]), .S1(n37[4]));
    defparam count_204_214_add_4_5.INIT0 = "0xc33c";
    defparam count_204_214_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i730_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[0]), .Z(n47[0]));
    defparam i730_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i735_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[7]), .Z(n47[7]));
    defparam i735_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i736_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[6]), .Z(n47[6]));
    defparam i736_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="((B)+!A)", lineinfo="@2(127[7],127[19])" *) LUT4 equal_35_i9_2_lut (.A(Cols_c_0), 
            .B(Cols_c_1), .Z(n9));
    defparam equal_35_i9_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i738_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[4]), .Z(n47[4]));
    defparam i738_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i739_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[3]), .Z(n47[3]));
    defparam i739_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i740_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[2]), .Z(n47[2]));
    defparam i740_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="(A (B+(D))+!A (B (C)+!B (C (D))))" *) LUT4 i711_4_lut (.A(n7_adj_72), 
            .B(n14), .C(n1042), .D(n703), .Z(n1010));
    defparam i711_4_lut.INIT = "0xfac8";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i741_2_lut_3_lut_4_lut (.A(count[7]), 
            .B(debug_c), .C(n223[4]), .D(n37[1]), .Z(n47[1]));
    defparam i741_2_lut_3_lut_4_lut.INIT = "0x5400";
    (* lut_function="(A+(B+!(C)))", lineinfo="@2(119[5],157[13])" *) LUT4 i1_2_lut_3_lut (.A(Cols_c_2), 
            .B(Cols_c_0), .C(Cols_c_1), .Z(n8_adj_83));
    defparam i1_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(!(A (B (C+(D)))))" *) LUT4 i1394_4_lut (.A(n1054), .B(n6_adj_79), 
            .C(n8_adj_83), .D(n10), .Z(n1442));
    defparam i1394_4_lut.INIT = "0x777f";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@2(53[9],187[16])" *) LUT4 i689_2_lut_3_lut (.A(dRows[0]), 
            .B(n694), .C(n223[1]), .Z(n485[0]));
    defparam i689_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(56[9],56[14])" *) LUT4 i1_2_lut_3_lut_adj_30 (.A(dRows[2]), 
            .B(dRows[3]), .C(dRows[1]), .Z(n694));
    defparam i1_2_lut_3_lut_adj_30.INIT = "0xfefe";
    (* lut_function="(!(A+(B+!(C (D)+!C !(D)))))", lineinfo="@2(53[9],187[16])" *) LUT4 i746_3_lut_4_lut (.A(n223[3]), 
            .B(n223[2]), .C(n223[1]), .D(n42), .Z(n437[2]));
    defparam i746_3_lut_4_lut.INIT = "0x1001";
    (* lut_function="(!(A (C+!(D))+!A ((C+(D))+!B)))", lineinfo="@2(53[9],187[16])" *) LUT4 i720_4_lut_4_lut (.A(n42), 
            .B(n223[1]), .C(n223[3]), .D(n223[2]), .Z(n643));
    defparam i720_4_lut_4_lut.INIT = "0x0a04";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@2(56[9],56[14])" *) LUT4 i1_2_lut_4_lut (.A(dRows[2]), 
            .B(dRows[3]), .C(dRows[1]), .D(n712), .Z(n717));
    defparam i1_2_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@2(53[9],187[16])" *) LUT4 i89_2_lut_3_lut (.A(dRows[0]), 
            .B(n694), .C(n223[0]), .Z(n237));
    defparam i89_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(53[9],187[16])" *) LUT4 i3_3_lut_4_lut (.A(n223[3]), 
            .B(n223[2]), .C(n223[0]), .D(n223[1]), .Z(n1452));
    defparam i3_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@2(119[5],157[13])" *) LUT4 i1_2_lut_4_lut_adj_31 (.A(Cols_c_3), 
            .B(dRows[2]), .C(dRows[3]), .D(dRows[1]), .Z(n12));
    defparam i1_2_lut_4_lut_adj_31.INIT = "0xfeff";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@2(53[9],187[16])" *) LUT4 i91_2_lut_3_lut (.A(dRows[0]), 
            .B(n694), .C(n223[2]), .Z(n239));
    defparam i91_2_lut_3_lut.INIT = "0x1010";
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@2(53[9],187[16])" *) FD1P3XZ State_FSM_i5 (.D(n247), .SP(VCC_net), 
            .CK(ce_100hz), .SR(Reset_c_N_69), .Q(n223[5]));
    defparam State_FSM_i5.REGSET = "RESET";
    defparam State_FSM_i5.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module DualSevSeg
//

module DualSevSeg (input IntOsc, output En2_c, output En2_c_N_66, input Reset_c, 
            input [3:0]Sw2, input [3:0]Sw1, output Seg_c_3, output Seg_c_4, 
            output Seg_c_5, output Seg_c_6, output Seg_c_2, output Seg_c_1, 
            output Seg_c_0);
    
    (* is_clock=1, lineinfo="@5(9[14],9[20])" *) wire IntOsc;
    wire [3:0]SegInput;
    
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=10, LSE_RCOL=60, LSE_LLINE=22, LSE_RLINE=22, lineinfo="@1(22[10],22[60])" *) DispMux DispMux1 (IntOsc, 
            En2_c, En2_c_N_66, Reset_c, {Sw2}, {Sw1}, {SegInput});
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=10, LSE_RCOL=36, LSE_LLINE=23, LSE_RLINE=23, lineinfo="@1(23[10],23[36])" *) SegDisp DispDecoder ({SegInput}, 
            Seg_c_3, Seg_c_4, Seg_c_5, Seg_c_6, Seg_c_2, Seg_c_1, 
            Seg_c_0);
    
endmodule

//
// Verilog Description of module DispMux
//

module DispMux (input IntOsc, output En2_c, output En2_c_N_66, input Reset_c, 
            input [3:0]Sw2, input [3:0]Sw1, output [3:0]SegInput);
    
    (* is_clock=1, lineinfo="@5(9[14],9[20])" *) wire IntOsc;
    wire [22:0]counter;
    wire [22:0]n97;
    
    wire n23, n352, n1236, n2197, GND_net, n1238, n1234, n2194, 
        n1232, n2191, n20, n19, n1250, n2218, n4, n1248, n2215, 
        n22, n5, n1246, n2212, n14, n1230, n2188, n22_adj_70, 
        n21, n9, n68, n1244, n2209, n1242, n2206, n1240, n2203, 
        n2143, VCC_net, n737, n2200;
    
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i23 (.D(n97[22]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[22]));
    defparam counter_205__i23.REGSET = "RESET";
    defparam counter_205__i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@0(28[15],28[22])" *) LUT4 En2_c_I_0_1_lut (.A(En2_c), 
            .Z(En2_c_N_66));
    defparam En2_c_I_0_1_lut.INIT = "0x5555";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n1236), .CI0(n1236), 
            .A1(GND_net), .B1(GND_net), .C1(counter[8]), .D1(n2197), 
            .CI1(n2197), .CO0(n2197), .CO1(n1238), .S0(n97[7]), .S1(n97[8]));
    defparam counter_205_add_4_9.INIT0 = "0xc33c";
    defparam counter_205_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n1234), .CI0(n1234), 
            .A1(GND_net), .B1(GND_net), .C1(counter[6]), .D1(n2194), 
            .CI1(n2194), .CO0(n2194), .CO1(n1236), .S0(n97[5]), .S1(n97[6]));
    defparam counter_205_add_4_7.INIT0 = "0xc33c";
    defparam counter_205_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n20), .D0(n1232), .CI0(n1232), .A1(GND_net), 
            .B1(GND_net), .C1(n19), .D1(n2191), .CI1(n2191), .CO0(n2191), 
            .CO1(n1234), .S0(n97[3]), .S1(n97[4]));
    defparam counter_205_add_4_5.INIT0 = "0xc33c";
    defparam counter_205_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n1250), .CI0(n1250), 
            .A1(GND_net), .B1(GND_net), .C1(counter[22]), .D1(n2218), 
            .CI1(n2218), .CO0(n2218), .S0(n97[21]), .S1(n97[22]));
    defparam counter_205_add_4_23.INIT0 = "0xc33c";
    defparam counter_205_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(counter[7]), .B(counter[5]), 
            .C(counter[6]), .Z(n4));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n1248), .CI0(n1248), 
            .A1(GND_net), .B1(GND_net), .C1(counter[20]), .D1(n2215), 
            .CI1(n2215), .CO0(n2215), .CO1(n1250), .S0(n97[19]), .S1(n97[20]));
    defparam counter_205_add_4_21.INIT0 = "0xc33c";
    defparam counter_205_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i163_4_lut (.A(counter[8]), 
            .B(counter[10]), .C(counter[9]), .D(n4), .Z(n22));
    defparam i163_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i1_4_lut (.A(n22), 
            .B(counter[14]), .C(counter[12]), .D(counter[11]), .Z(n5));
    defparam i1_4_lut.INIT = "0xc8c0";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n1246), .CI0(n1246), 
            .A1(GND_net), .B1(GND_net), .C1(counter[18]), .D1(n2212), 
            .CI1(n2212), .CO0(n2212), .CO1(n1248), .S0(n97[17]), .S1(n97[18]));
    defparam counter_205_add_4_19.INIT0 = "0xc33c";
    defparam counter_205_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(counter[17]), .B(counter[20]), 
            .C(counter[18]), .D(counter[16]), .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n22_adj_70), .D0(n1230), .CI0(n1230), 
            .A1(GND_net), .B1(GND_net), .C1(n21), .D1(n2188), .CI1(n2188), 
            .CO0(n2188), .CO1(n1232), .S0(n97[1]), .S1(n97[2]));
    defparam counter_205_add_4_3.INIT0 = "0xc33c";
    defparam counter_205_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i1_4_lut_adj_15 (.A(n5), 
            .B(counter[19]), .C(counter[15]), .D(counter[13]), .Z(n9));
    defparam i1_4_lut_adj_15.INIT = "0xeccc";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n9), .B(n14), 
            .C(counter[21]), .D(counter[22]), .Z(n68));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n1244), .CI0(n1244), 
            .A1(GND_net), .B1(GND_net), .C1(counter[16]), .D1(n2209), 
            .CI1(n2209), .CO0(n2209), .CO1(n1246), .S0(n97[15]), .S1(n97[16]));
    defparam counter_205_add_4_17.INIT0 = "0xc33c";
    defparam counter_205_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n1242), .CI0(n1242), 
            .A1(GND_net), .B1(GND_net), .C1(counter[14]), .D1(n2206), 
            .CI1(n2206), .CO0(n2206), .CO1(n1244), .S0(n97[13]), .S1(n97[14]));
    defparam counter_205_add_4_15.INIT0 = "0xc33c";
    defparam counter_205_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n1240), .CI0(n1240), 
            .A1(GND_net), .B1(GND_net), .C1(counter[12]), .D1(n2203), 
            .CI1(n2203), .CO0(n2203), .CO1(n1242), .S0(n97[11]), .S1(n97[12]));
    defparam counter_205_add_4_13.INIT0 = "0xc33c";
    defparam counter_205_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n23), .D1(n2143), .CI1(n2143), .CO0(n2143), .CO1(n1230), 
            .S1(n97[0]));
    defparam counter_205_add_4_1.INIT0 = "0xc33c";
    defparam counter_205_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i22 (.D(n97[21]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[21]));
    defparam counter_205__i22.REGSET = "RESET";
    defparam counter_205__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i21 (.D(n97[20]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[20]));
    defparam counter_205__i21.REGSET = "RESET";
    defparam counter_205__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i20 (.D(n97[19]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[19]));
    defparam counter_205__i20.REGSET = "RESET";
    defparam counter_205__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i19 (.D(n97[18]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[18]));
    defparam counter_205__i19.REGSET = "RESET";
    defparam counter_205__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i18 (.D(n97[17]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[17]));
    defparam counter_205__i18.REGSET = "RESET";
    defparam counter_205__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i17 (.D(n97[16]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[16]));
    defparam counter_205__i17.REGSET = "RESET";
    defparam counter_205__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i16 (.D(n97[15]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[15]));
    defparam counter_205__i16.REGSET = "RESET";
    defparam counter_205__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i15 (.D(n97[14]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[14]));
    defparam counter_205__i15.REGSET = "RESET";
    defparam counter_205__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i14 (.D(n97[13]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[13]));
    defparam counter_205__i14.REGSET = "RESET";
    defparam counter_205__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i13 (.D(n97[12]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[12]));
    defparam counter_205__i13.REGSET = "RESET";
    defparam counter_205__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i12 (.D(n97[11]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[11]));
    defparam counter_205__i12.REGSET = "RESET";
    defparam counter_205__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i11 (.D(n97[10]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[10]));
    defparam counter_205__i11.REGSET = "RESET";
    defparam counter_205__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i10 (.D(n97[9]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[9]));
    defparam counter_205__i10.REGSET = "RESET";
    defparam counter_205__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i9 (.D(n97[8]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[8]));
    defparam counter_205__i9.REGSET = "RESET";
    defparam counter_205__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i8 (.D(n97[7]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[7]));
    defparam counter_205__i8.REGSET = "RESET";
    defparam counter_205__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i7 (.D(n97[6]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[6]));
    defparam counter_205__i7.REGSET = "RESET";
    defparam counter_205__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i6 (.D(n97[5]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(counter[5]));
    defparam counter_205__i6.REGSET = "RESET";
    defparam counter_205__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i5 (.D(n97[4]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(n19));
    defparam counter_205__i5.REGSET = "RESET";
    defparam counter_205__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i4 (.D(n97[3]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(n20));
    defparam counter_205__i4.REGSET = "RESET";
    defparam counter_205__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i3 (.D(n97[2]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(n21));
    defparam counter_205__i3.REGSET = "RESET";
    defparam counter_205__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i2 (.D(n97[1]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(n22_adj_70));
    defparam counter_205__i2.REGSET = "RESET";
    defparam counter_205__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=76, LSE_LCOL=10, LSE_RCOL=60, LSE_LLINE=22, LSE_RLINE=22, lineinfo="@0(32[12],44[5])" *) FD1P3XZ DivClk (.D(n737), 
            .SP(VCC_net), .CK(IntOsc), .SR(GND_net), .Q(En2_c));
    defparam DivClk.REGSET = "RESET";
    defparam DivClk.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@0(37[14],37[25])" *) FA2 counter_205_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n1238), .CI0(n1238), 
            .A1(GND_net), .B1(GND_net), .C1(counter[10]), .D1(n2200), 
            .CI1(n2200), .CO0(n2200), .CO1(n1240), .S0(n97[9]), .S1(n97[10]));
    defparam counter_205_add_4_11.INIT0 = "0xc33c";
    defparam counter_205_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (B+!(C))))", lineinfo="@0(32[12],44[5])" *) LUT4 i437_4_lut_3_lut (.A(Reset_c), 
            .B(En2_c), .C(n68), .Z(n737));
    defparam i437_4_lut_3_lut.INIT = "0x3838";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(Reset_c), .B(n68), 
            .Z(n352));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(25[20],25[38])" *) LUT4 Sw2_2__I_0_3_lut (.A(Sw2[2]), 
            .B(Sw1[2]), .C(En2_c), .Z(SegInput[2]));
    defparam Sw2_2__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(25[20],25[38])" *) LUT4 Sw2_3__I_0_3_lut (.A(Sw2[3]), 
            .B(Sw1[3]), .C(En2_c), .Z(SegInput[3]));
    defparam Sw2_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(25[20],25[38])" *) LUT4 Sw2_0__I_0_3_lut (.A(Sw2[0]), 
            .B(Sw1[0]), .C(En2_c), .Z(SegInput[0]));
    defparam Sw2_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(25[20],25[38])" *) LUT4 Sw2_1__I_0_3_lut (.A(Sw2[1]), 
            .B(Sw1[1]), .C(En2_c), .Z(SegInput[1]));
    defparam Sw2_1__I_0_3_lut.INIT = "0xcaca";
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@0(37[14],37[25])" *) FD1P3XZ counter_205__i1 (.D(n97[0]), 
            .SP(VCC_net), .CK(IntOsc), .SR(n352), .Q(n23));
    defparam counter_205__i1.REGSET = "RESET";
    defparam counter_205__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module SegDisp
//

module SegDisp (input [3:0]SegInput, output Seg_c_3, output Seg_c_4, output Seg_c_5, 
            output Seg_c_6, output Seg_c_2, output Seg_c_1, output Seg_c_0);
    
    
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C+!(D))+!B ((D)+!C)))", lineinfo="@3(16[3],34[10])" *) LUT4 Seg_c_3_I_0_3_lut_4_lut (.A(SegInput[0]), 
            .B(SegInput[1]), .C(SegInput[2]), .D(SegInput[3]), .Z(Seg_c_3));
    defparam Seg_c_3_I_0_3_lut_4_lut.INIT = "0x8692";
    (* lut_function="(A (B (C (D)))+!A (B (C (D)+!C !(D))+!B (C (D))))", lineinfo="@3(16[3],34[10])" *) LUT4 Seg_c_4_I_0_4_lut_4_lut (.A(SegInput[0]), 
            .B(SegInput[1]), .C(SegInput[3]), .D(SegInput[2]), .Z(Seg_c_4));
    defparam Seg_c_4_I_0_4_lut_4_lut.INIT = "0xd004";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(16[3],34[10])" *) LUT4 Seg_c_5_I_0_4_lut_4_lut (.A(SegInput[0]), 
            .B(SegInput[1]), .C(SegInput[2]), .D(SegInput[3]), .Z(Seg_c_5));
    defparam Seg_c_5_I_0_4_lut_4_lut.INIT = "0xd860";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)+!C !(D)))+!A (B+(C+!(D)))))", lineinfo="@3(16[3],34[10])" *) LUT4 Seg_c_6_I_0_4_lut (.A(SegInput[0]), 
            .B(SegInput[1]), .C(SegInput[3]), .D(SegInput[2]), .Z(Seg_c_6));
    defparam Seg_c_6_I_0_4_lut.INIT = "0x2182";
    (* lut_function="(!(A (B+!(C))+!A (B ((D)+!C)+!B !(C+(D)))))", lineinfo="@3(16[3],34[10])" *) LUT4 Seg_c_2_I_0_4_lut (.A(SegInput[1]), 
            .B(SegInput[3]), .C(SegInput[0]), .D(SegInput[2]), .Z(Seg_c_2));
    defparam Seg_c_2_I_0_4_lut.INIT = "0x3170";
    (* lut_function="(!(A (B+!((D)+!C))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@3(16[3],34[10])" *) LUT4 Seg_c_1_I_0_4_lut (.A(SegInput[1]), 
            .B(SegInput[3]), .C(SegInput[2]), .D(SegInput[0]), .Z(Seg_c_1));
    defparam Seg_c_1_I_0_4_lut.INIT = "0x6302";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@3(16[3],34[10])" *) LUT4 SegInput_3__I_0_4_lut (.A(SegInput[1]), 
            .B(SegInput[0]), .C(SegInput[3]), .D(SegInput[2]), .Z(Seg_c_0));
    defparam SegInput_3__I_0_4_lut.INIT = "0x1805";
    
endmodule

//
// Verilog Description of module Sync
//

module Sync (input Rows_c_0, output [3:0]dRows, input IntOsc, input Reset_c_N_69, 
            input Rows_c_3, input Rows_c_2, input Rows_c_1);
    
    (* is_clock=1, lineinfo="@5(9[14],9[20])" *) wire IntOsc;
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=8, LSE_RCOL=42, LSE_LLINE=37, LSE_RLINE=37, lineinfo="@4(9[9],18[5])" *) FD1P3XZ dRows__i3 (.D(Rows_c_3), 
            .SP(VCC_net), .CK(IntOsc), .SR(Reset_c_N_69), .Q(dRows[3]));
    defparam dRows__i3.REGSET = "RESET";
    defparam dRows__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=8, LSE_RCOL=42, LSE_LLINE=37, LSE_RLINE=37, lineinfo="@4(9[9],18[5])" *) FD1P3XZ dRows__i2 (.D(Rows_c_2), 
            .SP(VCC_net), .CK(IntOsc), .SR(Reset_c_N_69), .Q(dRows[2]));
    defparam dRows__i2.REGSET = "RESET";
    defparam dRows__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=8, LSE_RCOL=42, LSE_LLINE=37, LSE_RLINE=37, lineinfo="@4(9[9],18[5])" *) FD1P3XZ dRows__i1 (.D(Rows_c_1), 
            .SP(VCC_net), .CK(IntOsc), .SR(Reset_c_N_69), .Q(dRows[1]));
    defparam dRows__i1.REGSET = "RESET";
    defparam dRows__i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=8, LSE_RCOL=42, LSE_LLINE=37, LSE_RLINE=37, lineinfo="@4(9[9],18[5])" *) FD1P3XZ dRows__i0 (.D(Rows_c_0), 
            .SP(VCC_net), .CK(IntOsc), .SR(Reset_c_N_69), .Q(dRows[0]));
    defparam dRows__i0.REGSET = "RESET";
    defparam dRows__i0.SRMODE = "CE_OVER_LSR";
    
endmodule
