// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/20/2019 16:14:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module controller (
	LEDR,
	TD_CLK27,
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_VS__duplicate,
	VGA_SYNC_N,
	TD_RESET_N,
	KEY,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_OE_N,
	SW,
	GPIO);
output 	[17:0] LEDR;
input 	TD_CLK27;
input 	CLOCK_50;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	VGA_VS__duplicate;
output 	VGA_SYNC_N;
output 	TD_RESET_N;
input 	[3:0] KEY;
inout 	[15:0] SRAM_DQ;
output 	[19:0] SRAM_ADDR;
output 	SRAM_CE_N;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_OE_N;
input 	[17:0] SW;
output 	[39:0] GPIO;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS__duplicate	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[36]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[37]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[38]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[39]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[3]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \rd|Cont[0]~57_combout ;
wire \rd|Cont[1]~19_combout ;
wire \rd|Cont[1]~20 ;
wire \rd|Cont[2]~21_combout ;
wire \rd|Cont[2]~22 ;
wire \rd|Cont[3]~23_combout ;
wire \rd|Cont[3]~24 ;
wire \rd|Cont[4]~25_combout ;
wire \rd|Cont[4]~26 ;
wire \rd|Cont[5]~27_combout ;
wire \rd|Cont[5]~28 ;
wire \rd|Cont[6]~29_combout ;
wire \rd|Cont[6]~30 ;
wire \rd|Cont[7]~31_combout ;
wire \rd|Cont[7]~32 ;
wire \rd|Cont[8]~33_combout ;
wire \rd|Cont[8]~34 ;
wire \rd|Cont[9]~35_combout ;
wire \rd|Cont[9]~36 ;
wire \rd|Cont[10]~37_combout ;
wire \rd|Cont[10]~38 ;
wire \rd|Cont[11]~39_combout ;
wire \rd|Cont[11]~40 ;
wire \rd|Cont[12]~41_combout ;
wire \rd|Cont[12]~42 ;
wire \rd|Cont[13]~43_combout ;
wire \rd|Cont[13]~44 ;
wire \rd|Cont[14]~45_combout ;
wire \rd|Cont[14]~46 ;
wire \rd|Cont[15]~47_combout ;
wire \rd|Cont[15]~48 ;
wire \rd|Cont[16]~49_combout ;
wire \rd|Cont[16]~50 ;
wire \rd|Cont[17]~51_combout ;
wire \rd|Cont[17]~52 ;
wire \rd|Cont[18]~53_combout ;
wire \rd|Cont[18]~54 ;
wire \rd|Cont[19]~55_combout ;
wire \rd|Equal0~0_combout ;
wire \rd|Equal0~4_combout ;
wire \rd|Equal0~5_combout ;
wire \rd|Equal0~2_combout ;
wire \rd|Equal0~1_combout ;
wire \rd|Equal0~3_combout ;
wire \rd|Equal0~6_combout ;
wire \rd|oRESET~feeder_combout ;
wire \rd|oRESET~q ;
wire \TD_CLK27~input_o ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \addr_reg[15]~20_combout ;
wire \addr_reg[2]~14_combout ;
wire \sum~1_combout ;
wire \state.0000~q ;
wire \sum~0_combout ;
wire \sum~q ;
wire \state~38_combout ;
wire \state.1010~q ;
wire \state~39_combout ;
wire \state.0110~q ;
wire \y_rand~8_combout ;
wire \y_rand~9_combout ;
wire \y_rand~10_combout ;
wire \y_rand~11_combout ;
wire \y_rand~28_combout ;
wire \y_rand~27_combout ;
wire \y_rand~26_combout ;
wire \y_rand~25_combout ;
wire \y_rand~24_combout ;
wire \y_rand~23_combout ;
wire \y_rand~22_combout ;
wire \y_rand~21_combout ;
wire \y_rand~20_combout ;
wire \y_rand~19_combout ;
wire \y_rand~18_combout ;
wire \y_rand~17_combout ;
wire \y_rand~16_combout ;
wire \y_rand~15_combout ;
wire \y_rand~14_combout ;
wire \y_rand~12_combout ;
wire \y_rand~1_combout ;
wire \y_rand~13_combout ;
wire \y_rand~2_combout ;
wire \y_rand~0_combout ;
wire \y_rand~3_combout ;
wire \y_rand~4_combout ;
wire \y_rand~5_combout ;
wire \y_rand~6_combout ;
wire \y_rand~7_combout ;
wire \y_walker~9_combout ;
wire \x_walker[6]~0_combout ;
wire \addr_reg~49_combout ;
wire \addr_reg~50_combout ;
wire \x_walker[6]~1_combout ;
wire \y_walker~8_combout ;
wire \y_walker~7_combout ;
wire \y_walker~6_combout ;
wire \y_walker~5_combout ;
wire \y_walker~0_combout ;
wire \y_low_bit~combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~10_combout ;
wire \y_walker~10_combout ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \Add5~6_combout ;
wire \Add5~8_combout ;
wire \y_walker~2_combout ;
wire \y_walker~13_combout ;
wire \y_walker~12_combout ;
wire \Add5~13 ;
wire \Add5~15 ;
wire \Add5~17 ;
wire \Add5~18_combout ;
wire \Add5~14_combout ;
wire \Add5~16_combout ;
wire \y_walker~3_combout ;
wire \Add5~2_combout ;
wire \Add5~0_combout ;
wire \Add5~4_combout ;
wire \y_walker~1_combout ;
wire \y_walker~4_combout ;
wire \y_walker~11_combout ;
wire \state~29_combout ;
wire \x_rand~11_combout ;
wire \x_rand~30_combout ;
wire \x_rand~29_combout ;
wire \x_rand~28_combout ;
wire \x_rand~27_combout ;
wire \x_rand~26_combout ;
wire \x_rand~24_combout ;
wire \x_rand~22_combout ;
wire \x_rand~20_combout ;
wire \x_rand~18_combout ;
wire \x_rand~16_combout ;
wire \x_rand~14_combout ;
wire \x_rand~12_combout ;
wire \x_rand~1_combout ;
wire \x_rand~25_combout ;
wire \x_rand~23_combout ;
wire \x_rand~21_combout ;
wire \x_rand~19_combout ;
wire \x_rand~17_combout ;
wire \x_rand~15_combout ;
wire \x_rand~13_combout ;
wire \x_rand~2_combout ;
wire \x_rand~0_combout ;
wire \x_rand~3_combout ;
wire \x_rand~4_combout ;
wire \x_rand~5_combout ;
wire \x_rand~6_combout ;
wire \x_rand~7_combout ;
wire \x_rand~8_combout ;
wire \x_rand~9_combout ;
wire \x_rand~10_combout ;
wire \x_walker~12_combout ;
wire \x_walker~11_combout ;
wire \x_walker~10_combout ;
wire \x_walker~9_combout ;
wire \x_walker~8_combout ;
wire \x_walker~7_combout ;
wire \x_walker~2_combout ;
wire \x_low_bit~combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \Add4~8_combout ;
wire \Add4~10_combout ;
wire \Add4~6_combout ;
wire \x_walker~4_combout ;
wire \Add4~0_combout ;
wire \Add4~2_combout ;
wire \Add4~4_combout ;
wire \x_walker~3_combout ;
wire \x_walker~15_combout ;
wire \x_walker~13_combout ;
wire \Add4~13 ;
wire \Add4~15 ;
wire \Add4~17 ;
wire \Add4~18_combout ;
wire \Add4~14_combout ;
wire \Add4~16_combout ;
wire \x_walker~5_combout ;
wire \x_walker~6_combout ;
wire \x_walker~14_combout ;
wire \state~30_combout ;
wire \state~40_combout ;
wire \state~42_combout ;
wire \state.0111~q ;
wire \walkercount[0]~9_combout ;
wire \walkercount[4]~27_combout ;
wire \walkercount[0]~10 ;
wire \walkercount[1]~11_combout ;
wire \~GND~combout ;
wire \walkercount[1]~12 ;
wire \walkercount[2]~13_combout ;
wire \walkercount[2]~14 ;
wire \walkercount[3]~15_combout ;
wire \walkercount[3]~16 ;
wire \walkercount[4]~17_combout ;
wire \walkercount[4]~18 ;
wire \walkercount[5]~19_combout ;
wire \walkercount[5]~20 ;
wire \walkercount[6]~21_combout ;
wire \walkercount[6]~22 ;
wire \walkercount[7]~23_combout ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \walkercount[7]~24 ;
wire \walkercount[8]~25_combout ;
wire \state~28_combout ;
wire \state~31_combout ;
wire \state~41_combout ;
wire \state.0001~q ;
wire \state~32_combout ;
wire \state.0010~q ;
wire \state~33_combout ;
wire \state.0011~q ;
wire \state~34_combout ;
wire \state.0100~q ;
wire \addr_reg[15]~63_combout ;
wire \state.0101~q ;
wire \data_reg~0_combout ;
wire \we~1_combout ;
wire \we~2_combout ;
wire \state~35_combout ;
wire \state~36_combout ;
wire \state~37_combout ;
wire \state.1111~q ;
wire \we~4_combout ;
wire \we~5_combout ;
wire \we~3_combout ;
wire \we~6_combout ;
wire \we~q ;
wire \vga|H_Cont[0]~10_combout ;
wire \KEY[0]~input_o ;
wire \RST_N~combout ;
wire \vga|H_Cont[7]~25 ;
wire \vga|H_Cont[8]~26_combout ;
wire \vga|H_Cont[8]~27 ;
wire \vga|H_Cont[9]~28_combout ;
wire \vga|Equal7~1_combout ;
wire \vga|Equal7~2_combout ;
wire \vga|LessThan6~0_combout ;
wire \vga|H_Cont[0]~11 ;
wire \vga|H_Cont[1]~12_combout ;
wire \vga|H_Cont[1]~13 ;
wire \vga|H_Cont[2]~14_combout ;
wire \vga|H_Cont[2]~15 ;
wire \vga|H_Cont[3]~16_combout ;
wire \vga|H_Cont[3]~17 ;
wire \vga|H_Cont[4]~18_combout ;
wire \vga|H_Cont[4]~19 ;
wire \vga|H_Cont[5]~20_combout ;
wire \vga|H_Cont[5]~21 ;
wire \vga|H_Cont[6]~22_combout ;
wire \vga|H_Cont[6]~23 ;
wire \vga|H_Cont[7]~24_combout ;
wire \vga|Equal7~0_combout ;
wire \vga|LessThan0~0_combout ;
wire \vga|always0~1_combout ;
wire \SRAM_DQ[12]~input_o ;
wire \vga|V_Cont[0]~10_combout ;
wire \vga|LessThan7~0_combout ;
wire \vga|LessThan4~1_combout ;
wire \vga|LessThan7~1_combout ;
wire \vga|Equal7~3_combout ;
wire \vga|V_Cont[0]~11 ;
wire \vga|V_Cont[1]~12_combout ;
wire \vga|V_Cont[1]~13 ;
wire \vga|V_Cont[2]~14_combout ;
wire \vga|V_Cont[2]~15 ;
wire \vga|V_Cont[3]~16_combout ;
wire \vga|V_Cont[3]~17 ;
wire \vga|V_Cont[4]~18_combout ;
wire \vga|V_Cont[4]~19 ;
wire \vga|V_Cont[5]~20_combout ;
wire \vga|V_Cont[5]~21 ;
wire \vga|V_Cont[6]~22_combout ;
wire \vga|V_Cont[6]~23 ;
wire \vga|V_Cont[7]~24_combout ;
wire \vga|V_Cont[7]~25 ;
wire \vga|V_Cont[8]~26_combout ;
wire \vga|V_Cont[8]~27 ;
wire \vga|V_Cont[9]~28_combout ;
wire \vga|oVGA_V_SYNC~0_combout ;
wire \vga|LessThan4~0_combout ;
wire \vga|always0~0_combout ;
wire \vga|oVGA_R[6]~0_combout ;
wire \SRAM_DQ[13]~input_o ;
wire \vga|oVGA_R[7]~1_combout ;
wire \SRAM_DQ[14]~input_o ;
wire \vga|oVGA_R[8]~2_combout ;
wire \SRAM_DQ[15]~input_o ;
wire \vga|oVGA_R[9]~3_combout ;
wire \SRAM_DQ[8]~input_o ;
wire \vga|Cur_Color_G[6]~feeder_combout ;
wire \vga|oVGA_G[6]~0_combout ;
wire \SRAM_DQ[9]~input_o ;
wire \vga|oVGA_G[7]~1_combout ;
wire \SRAM_DQ[10]~input_o ;
wire \vga|oVGA_G[8]~2_combout ;
wire \SRAM_DQ[11]~input_o ;
wire \vga|oVGA_G[9]~3_combout ;
wire \SRAM_DQ[4]~input_o ;
wire \vga|oVGA_B[6]~0_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \vga|oVGA_B[7]~1_combout ;
wire \SRAM_DQ[6]~input_o ;
wire \vga|oVGA_B[8]~2_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \vga|oVGA_B[9]~3_combout ;
wire \vga|oVGA_H_SYNC~0_combout ;
wire \vga|oVGA_H_SYNC~1_combout ;
wire \vga|oVGA_H_SYNC~2_combout ;
wire \vga|oVGA_H_SYNC~q ;
wire \vga|oVGA_V_SYNC~1_combout ;
wire \vga|oVGA_V_SYNC~2_combout ;
wire \vga|oVGA_V_SYNC~3_combout ;
wire \vga|oVGA_V_SYNC~q ;
wire \vga|oVGA_BLANK~combout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \Add3~0_combout ;
wire \addr_reg[2]~97_combout ;
wire \addr_reg~9_combout ;
wire \addr_reg[2]~10_combout ;
wire \addr_reg[2]~11_combout ;
wire \SW[0]~input_o ;
wire \addr_reg~12_combout ;
wire \Add2~0_combout ;
wire \addr_reg~13_combout ;
wire \vga|oCoord_Y[0]~27_combout ;
wire \vga|Add2~1 ;
wire \vga|Add2~3 ;
wire \vga|Add2~5 ;
wire \vga|Add2~7 ;
wire \vga|Add2~9 ;
wire \vga|Add2~11 ;
wire \vga|Add2~13 ;
wire \vga|Add2~15 ;
wire \vga|Add2~17 ;
wire \vga|Add2~18_combout ;
wire \vga|Add2~16_combout ;
wire \vga|Add2~10_combout ;
wire \vga|Add2~8_combout ;
wire \vga|always1~0_combout ;
wire \vga|Add2~12_combout ;
wire \vga|Add2~14_combout ;
wire \vga|always1~1_combout ;
wire \vga|always1~2_combout ;
wire \addr_reg[2]~15_combout ;
wire \addr_reg[2]~16_combout ;
wire \addr_reg~17_combout ;
wire \addr_reg~18_combout ;
wire \addr_reg[2]~19_combout ;
wire \addr_reg[2]~98_combout ;
wire \SW[1]~input_o ;
wire \addr_reg~21_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \addr_reg~22_combout ;
wire \vga|oCoord_Y[1]~9_combout ;
wire \addr_reg~23_combout ;
wire \vga|oCoord_Y[1]~10 ;
wire \vga|oCoord_Y[2]~11_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \SW[2]~input_o ;
wire \addr_reg~24_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \addr_reg~25_combout ;
wire \addr_reg~26_combout ;
wire \vga|oCoord_Y[2]~12 ;
wire \vga|oCoord_Y[3]~13_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \SW[3]~input_o ;
wire \addr_reg~27_combout ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \addr_reg~28_combout ;
wire \addr_reg~29_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \SW[4]~input_o ;
wire \addr_reg~30_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \addr_reg~31_combout ;
wire \vga|oCoord_Y[3]~14 ;
wire \vga|oCoord_Y[4]~15_combout ;
wire \addr_reg~32_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \SW[5]~input_o ;
wire \addr_reg~33_combout ;
wire \addr_reg~34_combout ;
wire \vga|oCoord_Y[4]~16 ;
wire \vga|oCoord_Y[5]~17_combout ;
wire \addr_reg~35_combout ;
wire \vga|oCoord_Y[5]~18 ;
wire \vga|oCoord_Y[6]~19_combout ;
wire \SW[6]~input_o ;
wire \addr_reg~36_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \addr_reg~37_combout ;
wire \addr_reg~38_combout ;
wire \vga|oCoord_Y[6]~20 ;
wire \vga|oCoord_Y[7]~21_combout ;
wire \SW[7]~input_o ;
wire \addr_reg~39_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \addr_reg~40_combout ;
wire \addr_reg~41_combout ;
wire \vga|oCoord_Y[7]~22 ;
wire \vga|oCoord_Y[8]~23_combout ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \SW[8]~input_o ;
wire \addr_reg~42_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \addr_reg~43_combout ;
wire \addr_reg~44_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \SW[9]~input_o ;
wire \addr_reg~45_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \addr_reg~46_combout ;
wire \vga|oCoord_Y[8]~24 ;
wire \vga|oCoord_Y[9]~25_combout ;
wire \addr_reg~47_combout ;
wire \addr_reg~51_combout ;
wire \addr_reg~52_combout ;
wire \Add0~0_combout ;
wire \Add2~19 ;
wire \Add2~20_combout ;
wire \Add1~0_combout ;
wire \addr_reg~54_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \addr_reg~53_combout ;
wire \addr_reg~55_combout ;
wire \SW[10]~input_o ;
wire \addr_reg~48_combout ;
wire \addr_reg~56_combout ;
wire \addr_reg[10]~feeder_combout ;
wire \addr_reg[15]~57_combout ;
wire \SW[11]~input_o ;
wire \addr_reg~58_combout ;
wire \vga|Add2~0_combout ;
wire \addr_reg~59_combout ;
wire \addr_reg~99_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \addr_reg[15]~60_combout ;
wire \addr_reg~61_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \addr_reg~62_combout ;
wire \addr_reg~64_combout ;
wire \addr_reg[15]~65_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \addr_reg~67_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \addr_reg~68_combout ;
wire \vga|Add2~2_combout ;
wire \SW[12]~input_o ;
wire \addr_reg~66_combout ;
wire \addr_reg~69_combout ;
wire \vga|Add2~4_combout ;
wire \SW[13]~input_o ;
wire \addr_reg~70_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \addr_reg~71_combout ;
wire \addr_reg~72_combout ;
wire \addr_reg~73_combout ;
wire \addr_reg~100_combout ;
wire \SW[14]~input_o ;
wire \vga|Add2~6_combout ;
wire \addr_reg~74_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \addr_reg~75_combout ;
wire \addr_reg~76_combout ;
wire \addr_reg~77_combout ;
wire \SW[15]~input_o ;
wire \vga|oCoord_X[5]~5_combout ;
wire \addr_reg~78_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \addr_reg~79_combout ;
wire \addr_reg~80_combout ;
wire \addr_reg~81_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \addr_reg~83_combout ;
wire \addr_reg~84_combout ;
wire \SW[16]~input_o ;
wire \vga|oCoord_X[5]~6 ;
wire \vga|oCoord_X[6]~7_combout ;
wire \addr_reg~82_combout ;
wire \addr_reg~85_combout ;
wire \vga|oCoord_X[6]~8 ;
wire \vga|oCoord_X[7]~9_combout ;
wire \SW[17]~input_o ;
wire \addr_reg~86_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \addr_reg~87_combout ;
wire \addr_reg~88_combout ;
wire \addr_reg~89_combout ;
wire \vga|oCoord_X[7]~10 ;
wire \vga|oCoord_X[8]~11_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \addr_reg~91_combout ;
wire \addr_reg[19]~90_combout ;
wire \addr_reg~92_combout ;
wire \addr_reg~93_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \addr_reg~94_combout ;
wire \addr_reg~95_combout ;
wire \vga|oCoord_X[8]~12 ;
wire \vga|oCoord_X[9]~13_combout ;
wire \addr_reg~96_combout ;
wire [30:0] x_rand;
wire [30:0] y_rand;
wire [9:0] \vga|Cur_Color_B ;
wire [9:0] \vga|Cur_Color_G ;
wire [8:0] walkercount;
wire [15:0] data_reg;
wire [9:0] \vga|V_Cont ;
wire [9:0] y_walker;
wire [9:0] \vga|H_Cont ;
wire [9:0] \vga|Cur_Color_R ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \vga|oCoord_Y ;
wire [9:0] x_walker;
wire [9:0] \vga|oCoord_X ;
wire [19:0] addr_reg;
wire [19:0] \rd|Cont ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(data_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga|oVGA_R[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga|oVGA_R[7]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\vga|oVGA_R[8]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\vga|oVGA_R[9]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga|oVGA_G[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga|oVGA_G[7]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\vga|oVGA_G[8]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\vga|oVGA_G[9]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga|oVGA_B[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga|oVGA_B[7]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\vga|oVGA_B[8]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\vga|oVGA_B[9]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga|oVGA_H_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga|oVGA_V_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\vga|oVGA_BLANK~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \VGA_VS__duplicate~output (
	.i(\vga|oVGA_V_SYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS__duplicate),
	.obar());
// synopsys translate_off
defparam \VGA_VS__duplicate~output .bus_hold = "false";
defparam \VGA_VS__duplicate~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \TD_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(addr_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(addr_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(addr_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(addr_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(addr_reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(addr_reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(addr_reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(addr_reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(addr_reg[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(addr_reg[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(addr_reg[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(addr_reg[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(addr_reg[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(addr_reg[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(addr_reg[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(addr_reg[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(addr_reg[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(addr_reg[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(addr_reg[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(addr_reg[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\we~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(!\we~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \GPIO[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \GPIO[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \GPIO[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \GPIO[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \GPIO[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \GPIO[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \GPIO[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \GPIO[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \GPIO[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \GPIO[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \GPIO[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \GPIO[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \GPIO[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \GPIO[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \GPIO[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \GPIO[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \GPIO[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \GPIO[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \GPIO[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \GPIO[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \GPIO[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \GPIO[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \GPIO[32]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[32]),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GPIO[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[33]),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \GPIO[34]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[34]),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \GPIO[35]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[35]),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \GPIO[36]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[36]),
	.obar());
// synopsys translate_off
defparam \GPIO[36]~output .bus_hold = "false";
defparam \GPIO[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \GPIO[37]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[37]),
	.obar());
// synopsys translate_off
defparam \GPIO[37]~output .bus_hold = "false";
defparam \GPIO[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \GPIO[38]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[38]),
	.obar());
// synopsys translate_off
defparam \GPIO[38]~output .bus_hold = "false";
defparam \GPIO[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \GPIO[39]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[39]),
	.obar());
// synopsys translate_off
defparam \GPIO[39]~output .bus_hold = "false";
defparam \GPIO[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(data_reg[0]),
	.oe(!\we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneive_lcell_comb \rd|Cont[0]~57 (
// Equation(s):
// \rd|Cont[0]~57_combout  = (\rd|Equal0~6_combout ) # (!\rd|Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rd|Cont [0]),
	.datad(\rd|Equal0~6_combout ),
	.cin(gnd),
	.combout(\rd|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Cont[0]~57 .lut_mask = 16'hFF0F;
defparam \rd|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N13
dffeas \rd|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[0] .is_wysiwyg = "true";
defparam \rd|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
cycloneive_lcell_comb \rd|Cont[1]~19 (
// Equation(s):
// \rd|Cont[1]~19_combout  = (\rd|Cont [0] & (\rd|Cont [1] $ (VCC))) # (!\rd|Cont [0] & (\rd|Cont [1] & VCC))
// \rd|Cont[1]~20  = CARRY((\rd|Cont [0] & \rd|Cont [1]))

	.dataa(\rd|Cont [0]),
	.datab(\rd|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rd|Cont[1]~19_combout ),
	.cout(\rd|Cont[1]~20 ));
// synopsys translate_off
defparam \rd|Cont[1]~19 .lut_mask = 16'h6688;
defparam \rd|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y23_N15
dffeas \rd|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[1] .is_wysiwyg = "true";
defparam \rd|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
cycloneive_lcell_comb \rd|Cont[2]~21 (
// Equation(s):
// \rd|Cont[2]~21_combout  = (\rd|Cont [2] & (!\rd|Cont[1]~20 )) # (!\rd|Cont [2] & ((\rd|Cont[1]~20 ) # (GND)))
// \rd|Cont[2]~22  = CARRY((!\rd|Cont[1]~20 ) # (!\rd|Cont [2]))

	.dataa(gnd),
	.datab(\rd|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[1]~20 ),
	.combout(\rd|Cont[2]~21_combout ),
	.cout(\rd|Cont[2]~22 ));
// synopsys translate_off
defparam \rd|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \rd|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y23_N17
dffeas \rd|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[2] .is_wysiwyg = "true";
defparam \rd|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneive_lcell_comb \rd|Cont[3]~23 (
// Equation(s):
// \rd|Cont[3]~23_combout  = (\rd|Cont [3] & (\rd|Cont[2]~22  $ (GND))) # (!\rd|Cont [3] & (!\rd|Cont[2]~22  & VCC))
// \rd|Cont[3]~24  = CARRY((\rd|Cont [3] & !\rd|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\rd|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[2]~22 ),
	.combout(\rd|Cont[3]~23_combout ),
	.cout(\rd|Cont[3]~24 ));
// synopsys translate_off
defparam \rd|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \rd|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y23_N19
dffeas \rd|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[3] .is_wysiwyg = "true";
defparam \rd|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneive_lcell_comb \rd|Cont[4]~25 (
// Equation(s):
// \rd|Cont[4]~25_combout  = (\rd|Cont [4] & (!\rd|Cont[3]~24 )) # (!\rd|Cont [4] & ((\rd|Cont[3]~24 ) # (GND)))
// \rd|Cont[4]~26  = CARRY((!\rd|Cont[3]~24 ) # (!\rd|Cont [4]))

	.dataa(gnd),
	.datab(\rd|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[3]~24 ),
	.combout(\rd|Cont[4]~25_combout ),
	.cout(\rd|Cont[4]~26 ));
// synopsys translate_off
defparam \rd|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \rd|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y23_N21
dffeas \rd|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[4] .is_wysiwyg = "true";
defparam \rd|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneive_lcell_comb \rd|Cont[5]~27 (
// Equation(s):
// \rd|Cont[5]~27_combout  = (\rd|Cont [5] & (\rd|Cont[4]~26  $ (GND))) # (!\rd|Cont [5] & (!\rd|Cont[4]~26  & VCC))
// \rd|Cont[5]~28  = CARRY((\rd|Cont [5] & !\rd|Cont[4]~26 ))

	.dataa(\rd|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[4]~26 ),
	.combout(\rd|Cont[5]~27_combout ),
	.cout(\rd|Cont[5]~28 ));
// synopsys translate_off
defparam \rd|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \rd|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y23_N23
dffeas \rd|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[5] .is_wysiwyg = "true";
defparam \rd|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneive_lcell_comb \rd|Cont[6]~29 (
// Equation(s):
// \rd|Cont[6]~29_combout  = (\rd|Cont [6] & (!\rd|Cont[5]~28 )) # (!\rd|Cont [6] & ((\rd|Cont[5]~28 ) # (GND)))
// \rd|Cont[6]~30  = CARRY((!\rd|Cont[5]~28 ) # (!\rd|Cont [6]))

	.dataa(gnd),
	.datab(\rd|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[5]~28 ),
	.combout(\rd|Cont[6]~29_combout ),
	.cout(\rd|Cont[6]~30 ));
// synopsys translate_off
defparam \rd|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \rd|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y23_N25
dffeas \rd|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[6] .is_wysiwyg = "true";
defparam \rd|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneive_lcell_comb \rd|Cont[7]~31 (
// Equation(s):
// \rd|Cont[7]~31_combout  = (\rd|Cont [7] & (\rd|Cont[6]~30  $ (GND))) # (!\rd|Cont [7] & (!\rd|Cont[6]~30  & VCC))
// \rd|Cont[7]~32  = CARRY((\rd|Cont [7] & !\rd|Cont[6]~30 ))

	.dataa(\rd|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[6]~30 ),
	.combout(\rd|Cont[7]~31_combout ),
	.cout(\rd|Cont[7]~32 ));
// synopsys translate_off
defparam \rd|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \rd|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y23_N27
dffeas \rd|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[7] .is_wysiwyg = "true";
defparam \rd|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N28
cycloneive_lcell_comb \rd|Cont[8]~33 (
// Equation(s):
// \rd|Cont[8]~33_combout  = (\rd|Cont [8] & (!\rd|Cont[7]~32 )) # (!\rd|Cont [8] & ((\rd|Cont[7]~32 ) # (GND)))
// \rd|Cont[8]~34  = CARRY((!\rd|Cont[7]~32 ) # (!\rd|Cont [8]))

	.dataa(gnd),
	.datab(\rd|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[7]~32 ),
	.combout(\rd|Cont[8]~33_combout ),
	.cout(\rd|Cont[8]~34 ));
// synopsys translate_off
defparam \rd|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \rd|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N25
dffeas \rd|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd|Cont[8]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[8] .is_wysiwyg = "true";
defparam \rd|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
cycloneive_lcell_comb \rd|Cont[9]~35 (
// Equation(s):
// \rd|Cont[9]~35_combout  = (\rd|Cont [9] & (\rd|Cont[8]~34  $ (GND))) # (!\rd|Cont [9] & (!\rd|Cont[8]~34  & VCC))
// \rd|Cont[9]~36  = CARRY((\rd|Cont [9] & !\rd|Cont[8]~34 ))

	.dataa(\rd|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[8]~34 ),
	.combout(\rd|Cont[9]~35_combout ),
	.cout(\rd|Cont[9]~36 ));
// synopsys translate_off
defparam \rd|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \rd|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N23
dffeas \rd|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rd|Cont[9]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[9] .is_wysiwyg = "true";
defparam \rd|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N0
cycloneive_lcell_comb \rd|Cont[10]~37 (
// Equation(s):
// \rd|Cont[10]~37_combout  = (\rd|Cont [10] & (!\rd|Cont[9]~36 )) # (!\rd|Cont [10] & ((\rd|Cont[9]~36 ) # (GND)))
// \rd|Cont[10]~38  = CARRY((!\rd|Cont[9]~36 ) # (!\rd|Cont [10]))

	.dataa(gnd),
	.datab(\rd|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[9]~36 ),
	.combout(\rd|Cont[10]~37_combout ),
	.cout(\rd|Cont[10]~38 ));
// synopsys translate_off
defparam \rd|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \rd|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N1
dffeas \rd|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[10] .is_wysiwyg = "true";
defparam \rd|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N2
cycloneive_lcell_comb \rd|Cont[11]~39 (
// Equation(s):
// \rd|Cont[11]~39_combout  = (\rd|Cont [11] & (\rd|Cont[10]~38  $ (GND))) # (!\rd|Cont [11] & (!\rd|Cont[10]~38  & VCC))
// \rd|Cont[11]~40  = CARRY((\rd|Cont [11] & !\rd|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\rd|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[10]~38 ),
	.combout(\rd|Cont[11]~39_combout ),
	.cout(\rd|Cont[11]~40 ));
// synopsys translate_off
defparam \rd|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \rd|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N3
dffeas \rd|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[11] .is_wysiwyg = "true";
defparam \rd|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N4
cycloneive_lcell_comb \rd|Cont[12]~41 (
// Equation(s):
// \rd|Cont[12]~41_combout  = (\rd|Cont [12] & (!\rd|Cont[11]~40 )) # (!\rd|Cont [12] & ((\rd|Cont[11]~40 ) # (GND)))
// \rd|Cont[12]~42  = CARRY((!\rd|Cont[11]~40 ) # (!\rd|Cont [12]))

	.dataa(gnd),
	.datab(\rd|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[11]~40 ),
	.combout(\rd|Cont[12]~41_combout ),
	.cout(\rd|Cont[12]~42 ));
// synopsys translate_off
defparam \rd|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \rd|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N5
dffeas \rd|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[12] .is_wysiwyg = "true";
defparam \rd|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N6
cycloneive_lcell_comb \rd|Cont[13]~43 (
// Equation(s):
// \rd|Cont[13]~43_combout  = (\rd|Cont [13] & (\rd|Cont[12]~42  $ (GND))) # (!\rd|Cont [13] & (!\rd|Cont[12]~42  & VCC))
// \rd|Cont[13]~44  = CARRY((\rd|Cont [13] & !\rd|Cont[12]~42 ))

	.dataa(\rd|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[12]~42 ),
	.combout(\rd|Cont[13]~43_combout ),
	.cout(\rd|Cont[13]~44 ));
// synopsys translate_off
defparam \rd|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \rd|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N7
dffeas \rd|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[13] .is_wysiwyg = "true";
defparam \rd|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N8
cycloneive_lcell_comb \rd|Cont[14]~45 (
// Equation(s):
// \rd|Cont[14]~45_combout  = (\rd|Cont [14] & (!\rd|Cont[13]~44 )) # (!\rd|Cont [14] & ((\rd|Cont[13]~44 ) # (GND)))
// \rd|Cont[14]~46  = CARRY((!\rd|Cont[13]~44 ) # (!\rd|Cont [14]))

	.dataa(gnd),
	.datab(\rd|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[13]~44 ),
	.combout(\rd|Cont[14]~45_combout ),
	.cout(\rd|Cont[14]~46 ));
// synopsys translate_off
defparam \rd|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \rd|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N9
dffeas \rd|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[14] .is_wysiwyg = "true";
defparam \rd|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N10
cycloneive_lcell_comb \rd|Cont[15]~47 (
// Equation(s):
// \rd|Cont[15]~47_combout  = (\rd|Cont [15] & (\rd|Cont[14]~46  $ (GND))) # (!\rd|Cont [15] & (!\rd|Cont[14]~46  & VCC))
// \rd|Cont[15]~48  = CARRY((\rd|Cont [15] & !\rd|Cont[14]~46 ))

	.dataa(\rd|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[14]~46 ),
	.combout(\rd|Cont[15]~47_combout ),
	.cout(\rd|Cont[15]~48 ));
// synopsys translate_off
defparam \rd|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \rd|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N11
dffeas \rd|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[15] .is_wysiwyg = "true";
defparam \rd|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N12
cycloneive_lcell_comb \rd|Cont[16]~49 (
// Equation(s):
// \rd|Cont[16]~49_combout  = (\rd|Cont [16] & (!\rd|Cont[15]~48 )) # (!\rd|Cont [16] & ((\rd|Cont[15]~48 ) # (GND)))
// \rd|Cont[16]~50  = CARRY((!\rd|Cont[15]~48 ) # (!\rd|Cont [16]))

	.dataa(\rd|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[15]~48 ),
	.combout(\rd|Cont[16]~49_combout ),
	.cout(\rd|Cont[16]~50 ));
// synopsys translate_off
defparam \rd|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \rd|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N13
dffeas \rd|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[16] .is_wysiwyg = "true";
defparam \rd|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N14
cycloneive_lcell_comb \rd|Cont[17]~51 (
// Equation(s):
// \rd|Cont[17]~51_combout  = (\rd|Cont [17] & (\rd|Cont[16]~50  $ (GND))) # (!\rd|Cont [17] & (!\rd|Cont[16]~50  & VCC))
// \rd|Cont[17]~52  = CARRY((\rd|Cont [17] & !\rd|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\rd|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[16]~50 ),
	.combout(\rd|Cont[17]~51_combout ),
	.cout(\rd|Cont[17]~52 ));
// synopsys translate_off
defparam \rd|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \rd|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N15
dffeas \rd|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[17] .is_wysiwyg = "true";
defparam \rd|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N16
cycloneive_lcell_comb \rd|Cont[18]~53 (
// Equation(s):
// \rd|Cont[18]~53_combout  = (\rd|Cont [18] & (!\rd|Cont[17]~52 )) # (!\rd|Cont [18] & ((\rd|Cont[17]~52 ) # (GND)))
// \rd|Cont[18]~54  = CARRY((!\rd|Cont[17]~52 ) # (!\rd|Cont [18]))

	.dataa(gnd),
	.datab(\rd|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rd|Cont[17]~52 ),
	.combout(\rd|Cont[18]~53_combout ),
	.cout(\rd|Cont[18]~54 ));
// synopsys translate_off
defparam \rd|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \rd|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N17
dffeas \rd|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[18] .is_wysiwyg = "true";
defparam \rd|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N18
cycloneive_lcell_comb \rd|Cont[19]~55 (
// Equation(s):
// \rd|Cont[19]~55_combout  = \rd|Cont[18]~54  $ (!\rd|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd|Cont [19]),
	.cin(\rd|Cont[18]~54 ),
	.combout(\rd|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \rd|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y22_N19
dffeas \rd|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rd|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rd|Cont[19] .is_wysiwyg = "true";
defparam \rd|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N26
cycloneive_lcell_comb \rd|Equal0~0 (
// Equation(s):
// \rd|Equal0~0_combout  = (\rd|Cont [16] & (\rd|Cont [18] & (\rd|Cont [17] & \rd|Cont [19])))

	.dataa(\rd|Cont [16]),
	.datab(\rd|Cont [18]),
	.datac(\rd|Cont [17]),
	.datad(\rd|Cont [19]),
	.cin(gnd),
	.combout(\rd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Equal0~0 .lut_mask = 16'h8000;
defparam \rd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N24
cycloneive_lcell_comb \rd|Equal0~4 (
// Equation(s):
// \rd|Equal0~4_combout  = (\rd|Cont [9] & (\rd|Cont [11] & (\rd|Cont [8] & \rd|Cont [10])))

	.dataa(\rd|Cont [9]),
	.datab(\rd|Cont [11]),
	.datac(\rd|Cont [8]),
	.datad(\rd|Cont [10]),
	.cin(gnd),
	.combout(\rd|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Equal0~4 .lut_mask = 16'h8000;
defparam \rd|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N28
cycloneive_lcell_comb \rd|Equal0~5 (
// Equation(s):
// \rd|Equal0~5_combout  = (\rd|Cont [13] & (\rd|Cont [12] & (\rd|Cont [14] & \rd|Cont [15])))

	.dataa(\rd|Cont [13]),
	.datab(\rd|Cont [12]),
	.datac(\rd|Cont [14]),
	.datad(\rd|Cont [15]),
	.cin(gnd),
	.combout(\rd|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Equal0~5 .lut_mask = 16'h8000;
defparam \rd|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N4
cycloneive_lcell_comb \rd|Equal0~2 (
// Equation(s):
// \rd|Equal0~2_combout  = (\rd|Cont [5] & (\rd|Cont [4] & (\rd|Cont [7] & \rd|Cont [6])))

	.dataa(\rd|Cont [5]),
	.datab(\rd|Cont [4]),
	.datac(\rd|Cont [7]),
	.datad(\rd|Cont [6]),
	.cin(gnd),
	.combout(\rd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Equal0~2 .lut_mask = 16'h8000;
defparam \rd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N2
cycloneive_lcell_comb \rd|Equal0~1 (
// Equation(s):
// \rd|Equal0~1_combout  = (\rd|Cont [0] & (\rd|Cont [2] & (\rd|Cont [1] & \rd|Cont [3])))

	.dataa(\rd|Cont [0]),
	.datab(\rd|Cont [2]),
	.datac(\rd|Cont [1]),
	.datad(\rd|Cont [3]),
	.cin(gnd),
	.combout(\rd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Equal0~1 .lut_mask = 16'h8000;
defparam \rd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
cycloneive_lcell_comb \rd|Equal0~3 (
// Equation(s):
// \rd|Equal0~3_combout  = (\rd|Equal0~2_combout  & \rd|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rd|Equal0~2_combout ),
	.datad(\rd|Equal0~1_combout ),
	.cin(gnd),
	.combout(\rd|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Equal0~3 .lut_mask = 16'hF000;
defparam \rd|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N30
cycloneive_lcell_comb \rd|Equal0~6 (
// Equation(s):
// \rd|Equal0~6_combout  = (\rd|Equal0~0_combout  & (\rd|Equal0~4_combout  & (\rd|Equal0~5_combout  & \rd|Equal0~3_combout )))

	.dataa(\rd|Equal0~0_combout ),
	.datab(\rd|Equal0~4_combout ),
	.datac(\rd|Equal0~5_combout ),
	.datad(\rd|Equal0~3_combout ),
	.cin(gnd),
	.combout(\rd|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \rd|Equal0~6 .lut_mask = 16'h8000;
defparam \rd|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N20
cycloneive_lcell_comb \rd|oRESET~feeder (
// Equation(s):
// \rd|oRESET~feeder_combout  = \rd|Equal0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rd|Equal0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd|oRESET~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd|oRESET~feeder .lut_mask = 16'hF0F0;
defparam \rd|oRESET~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y22_N21
dffeas \rd|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rd|oRESET~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rd|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rd|oRESET .is_wysiwyg = "true";
defparam \rd|oRESET .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(!\rd|oRESET~q ),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\TD_CLK27~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 11;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 8;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 7;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 3;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 15;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 14;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 37037;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll|altpll_component|auto_generated|pll1 .m = 14;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 330;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N8
cycloneive_lcell_comb \addr_reg[15]~20 (
// Equation(s):
// \addr_reg[15]~20_combout  = (\KEY[1]~input_o  & \KEY[2]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[15]~20 .lut_mask = 16'hA0A0;
defparam \addr_reg[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N20
cycloneive_lcell_comb \addr_reg[2]~14 (
// Equation(s):
// \addr_reg[2]~14_combout  = (!\state.0100~q  & !\state.0011~q )

	.dataa(\state.0100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.0011~q ),
	.cin(gnd),
	.combout(\addr_reg[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~14 .lut_mask = 16'h0055;
defparam \addr_reg[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N28
cycloneive_lcell_comb \sum~1 (
// Equation(s):
// \sum~1_combout  = (\sum~q ) # ((data_reg[0] & ((\state.0010~q ) # (!\addr_reg[2]~14_combout ))))

	.dataa(\state.0010~q ),
	.datab(data_reg[0]),
	.datac(\sum~q ),
	.datad(\addr_reg[2]~14_combout ),
	.cin(gnd),
	.combout(\sum~1_combout ),
	.cout());
// synopsys translate_off
defparam \sum~1 .lut_mask = 16'hF8FC;
defparam \sum~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N9
dffeas \state.0000 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg[15]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0000 .is_wysiwyg = "true";
defparam \state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N18
cycloneive_lcell_comb \sum~0 (
// Equation(s):
// \sum~0_combout  = (\state.0000~q  & (\KEY[2]~input_o  & \KEY[1]~input_o ))

	.dataa(\state.0000~q ),
	.datab(\KEY[2]~input_o ),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \sum~0 .lut_mask = 16'h8080;
defparam \sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N29
dffeas sum(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\state.0001~q ),
	.sload(gnd),
	.ena(\sum~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sum~q ),
	.prn(vcc));
// synopsys translate_off
defparam sum.is_wysiwyg = "true";
defparam sum.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N28
cycloneive_lcell_comb \state~38 (
// Equation(s):
// \state~38_combout  = (\state.0101~q  & (\addr_reg[15]~20_combout  & ((!\sum~q ) # (!data_reg[0]))))

	.dataa(\state.0101~q ),
	.datab(\addr_reg[15]~20_combout ),
	.datac(data_reg[0]),
	.datad(\sum~q ),
	.cin(gnd),
	.combout(\state~38_combout ),
	.cout());
// synopsys translate_off
defparam \state~38 .lut_mask = 16'h0888;
defparam \state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N29
dffeas \state.1010 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.1010 .is_wysiwyg = "true";
defparam \state.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N2
cycloneive_lcell_comb \state~39 (
// Equation(s):
// \state~39_combout  = (\state.0101~q  & (\addr_reg[15]~20_combout  & (data_reg[0] & \sum~q )))

	.dataa(\state.0101~q ),
	.datab(\addr_reg[15]~20_combout ),
	.datac(data_reg[0]),
	.datad(\sum~q ),
	.cin(gnd),
	.combout(\state~39_combout ),
	.cout());
// synopsys translate_off
defparam \state~39 .lut_mask = 16'h8000;
defparam \state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N3
dffeas \state.0110 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0110 .is_wysiwyg = "true";
defparam \state.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N10
cycloneive_lcell_comb \y_rand~8 (
// Equation(s):
// \y_rand~8_combout  = (y_rand[5]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[5]),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~8_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~8 .lut_mask = 16'hCCFF;
defparam \y_rand~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N11
dffeas \y_rand[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[6] .is_wysiwyg = "true";
defparam \y_rand[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
cycloneive_lcell_comb \y_rand~9 (
// Equation(s):
// \y_rand~9_combout  = (y_rand[6] & \KEY[1]~input_o )

	.dataa(y_rand[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~9_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~9 .lut_mask = 16'hAA00;
defparam \y_rand~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N29
dffeas \y_rand[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[7]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[7] .is_wysiwyg = "true";
defparam \y_rand[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
cycloneive_lcell_comb \y_rand~10 (
// Equation(s):
// \y_rand~10_combout  = (y_rand[7] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[7]),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~10_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~10 .lut_mask = 16'hCC00;
defparam \y_rand~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N27
dffeas \y_rand[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[8]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[8] .is_wysiwyg = "true";
defparam \y_rand[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneive_lcell_comb \y_rand~11 (
// Equation(s):
// \y_rand~11_combout  = (y_rand[8]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(y_rand[8]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~11_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~11 .lut_mask = 16'hF0FF;
defparam \y_rand~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N15
dffeas \y_rand[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[9]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[9] .is_wysiwyg = "true";
defparam \y_rand[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \y_rand~28 (
// Equation(s):
// \y_rand~28_combout  = (y_rand[9]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(y_rand[9]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~28_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~28 .lut_mask = 16'hF0FF;
defparam \y_rand~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N7
dffeas \y_rand[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[10]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[10] .is_wysiwyg = "true";
defparam \y_rand[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \y_rand~27 (
// Equation(s):
// \y_rand~27_combout  = (y_rand[10]) # (!\KEY[1]~input_o )

	.dataa(y_rand[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~27_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~27 .lut_mask = 16'hAAFF;
defparam \y_rand~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N9
dffeas \y_rand[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[11]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[11] .is_wysiwyg = "true";
defparam \y_rand[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneive_lcell_comb \y_rand~26 (
// Equation(s):
// \y_rand~26_combout  = (\KEY[1]~input_o  & y_rand[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(y_rand[11]),
	.cin(gnd),
	.combout(\y_rand~26_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~26 .lut_mask = 16'hF000;
defparam \y_rand~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N15
dffeas \y_rand[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[12]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[12] .is_wysiwyg = "true";
defparam \y_rand[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneive_lcell_comb \y_rand~25 (
// Equation(s):
// \y_rand~25_combout  = (y_rand[12]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[12]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~25_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~25 .lut_mask = 16'hCFCF;
defparam \y_rand~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N13
dffeas \y_rand[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[13]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[13] .is_wysiwyg = "true";
defparam \y_rand[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
cycloneive_lcell_comb \y_rand~24 (
// Equation(s):
// \y_rand~24_combout  = (y_rand[13] & \KEY[1]~input_o )

	.dataa(y_rand[13]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~24_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~24 .lut_mask = 16'hA0A0;
defparam \y_rand~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N3
dffeas \y_rand[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[14]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[14] .is_wysiwyg = "true";
defparam \y_rand[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N8
cycloneive_lcell_comb \y_rand~23 (
// Equation(s):
// \y_rand~23_combout  = (y_rand[14]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(y_rand[14]),
	.cin(gnd),
	.combout(\y_rand~23_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~23 .lut_mask = 16'hFF0F;
defparam \y_rand~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N9
dffeas \y_rand[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[15]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[15] .is_wysiwyg = "true";
defparam \y_rand[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
cycloneive_lcell_comb \y_rand~22 (
// Equation(s):
// \y_rand~22_combout  = (y_rand[15]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[15]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~22_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~22 .lut_mask = 16'hCFCF;
defparam \y_rand~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N11
dffeas \y_rand[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[16]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[16] .is_wysiwyg = "true";
defparam \y_rand[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneive_lcell_comb \y_rand~21 (
// Equation(s):
// \y_rand~21_combout  = (y_rand[16] & \KEY[1]~input_o )

	.dataa(y_rand[16]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~21_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~21 .lut_mask = 16'hA0A0;
defparam \y_rand~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N29
dffeas \y_rand[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[17]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[17] .is_wysiwyg = "true";
defparam \y_rand[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneive_lcell_comb \y_rand~20 (
// Equation(s):
// \y_rand~20_combout  = (y_rand[17]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(y_rand[17]),
	.cin(gnd),
	.combout(\y_rand~20_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~20 .lut_mask = 16'hFF0F;
defparam \y_rand~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N19
dffeas \y_rand[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[18]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[18] .is_wysiwyg = "true";
defparam \y_rand[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
cycloneive_lcell_comb \y_rand~19 (
// Equation(s):
// \y_rand~19_combout  = (y_rand[18] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[18]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~19_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~19 .lut_mask = 16'hC0C0;
defparam \y_rand~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N21
dffeas \y_rand[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[19]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[19] .is_wysiwyg = "true";
defparam \y_rand[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
cycloneive_lcell_comb \y_rand~18 (
// Equation(s):
// \y_rand~18_combout  = (y_rand[19] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[19]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~18_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~18 .lut_mask = 16'hC0C0;
defparam \y_rand~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N7
dffeas \y_rand[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[20]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[20] .is_wysiwyg = "true";
defparam \y_rand[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneive_lcell_comb \y_rand~17 (
// Equation(s):
// \y_rand~17_combout  = (y_rand[20] & \KEY[1]~input_o )

	.dataa(y_rand[20]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~17_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~17 .lut_mask = 16'hA0A0;
defparam \y_rand~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N1
dffeas \y_rand[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[21]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[21] .is_wysiwyg = "true";
defparam \y_rand[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneive_lcell_comb \y_rand~16 (
// Equation(s):
// \y_rand~16_combout  = (y_rand[21] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[21]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~16_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~16 .lut_mask = 16'hC0C0;
defparam \y_rand~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N31
dffeas \y_rand[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[22]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[22] .is_wysiwyg = "true";
defparam \y_rand[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
cycloneive_lcell_comb \y_rand~15 (
// Equation(s):
// \y_rand~15_combout  = (y_rand[22] & \KEY[1]~input_o )

	.dataa(y_rand[22]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~15_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~15 .lut_mask = 16'hA0A0;
defparam \y_rand~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N5
dffeas \y_rand[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[23]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[23] .is_wysiwyg = "true";
defparam \y_rand[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneive_lcell_comb \y_rand~14 (
// Equation(s):
// \y_rand~14_combout  = (y_rand[23] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[23]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~14_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~14 .lut_mask = 16'hC0C0;
defparam \y_rand~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N23
dffeas \y_rand[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[24]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[24] .is_wysiwyg = "true";
defparam \y_rand[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneive_lcell_comb \y_rand~12 (
// Equation(s):
// \y_rand~12_combout  = (y_rand[24] & \KEY[1]~input_o )

	.dataa(y_rand[24]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~12_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~12 .lut_mask = 16'hA0A0;
defparam \y_rand~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N27
dffeas \y_rand[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[25]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[25] .is_wysiwyg = "true";
defparam \y_rand[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \y_rand~1 (
// Equation(s):
// \y_rand~1_combout  = (y_rand[25] & \KEY[1]~input_o )

	.dataa(y_rand[25]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~1_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~1 .lut_mask = 16'hA0A0;
defparam \y_rand~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N17
dffeas \y_rand[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[26]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[26] .is_wysiwyg = "true";
defparam \y_rand[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneive_lcell_comb \y_rand~13 (
// Equation(s):
// \y_rand~13_combout  = (y_rand[26] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[26]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_rand~13_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~13 .lut_mask = 16'hC0C0;
defparam \y_rand~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N25
dffeas \y_rand[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[27]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[27] .is_wysiwyg = "true";
defparam \y_rand[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \y_rand~2 (
// Equation(s):
// \y_rand~2_combout  = (y_rand[27] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[27]),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~2_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~2 .lut_mask = 16'hCC00;
defparam \y_rand~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N31
dffeas \y_rand[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[28]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[28] .is_wysiwyg = "true";
defparam \y_rand[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N0
cycloneive_lcell_comb \y_rand~0 (
// Equation(s):
// \y_rand~0_combout  = (\KEY[1]~input_o  & (y_rand[28] $ (!y_rand[26])))

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(y_rand[28]),
	.datad(y_rand[26]),
	.cin(gnd),
	.combout(\y_rand~0_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~0 .lut_mask = 16'hC00C;
defparam \y_rand~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N1
dffeas \y_rand[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[0] .is_wysiwyg = "true";
defparam \y_rand[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneive_lcell_comb \y_rand~3 (
// Equation(s):
// \y_rand~3_combout  = (!y_rand[0] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[0]),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~3_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~3 .lut_mask = 16'h3300;
defparam \y_rand~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N21
dffeas \y_rand[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[1] .is_wysiwyg = "true";
defparam \y_rand[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N2
cycloneive_lcell_comb \y_rand~4 (
// Equation(s):
// \y_rand~4_combout  = (y_rand[1] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(y_rand[1]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~4_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~4 .lut_mask = 16'hF000;
defparam \y_rand~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N3
dffeas \y_rand[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[2] .is_wysiwyg = "true";
defparam \y_rand[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N12
cycloneive_lcell_comb \y_rand~5 (
// Equation(s):
// \y_rand~5_combout  = (y_rand[2]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(y_rand[2]),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~5_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~5 .lut_mask = 16'hCCFF;
defparam \y_rand~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N13
dffeas \y_rand[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[3] .is_wysiwyg = "true";
defparam \y_rand[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N22
cycloneive_lcell_comb \y_rand~6 (
// Equation(s):
// \y_rand~6_combout  = (y_rand[3]) # (!\KEY[1]~input_o )

	.dataa(y_rand[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~6_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~6 .lut_mask = 16'hAAFF;
defparam \y_rand~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N23
dffeas \y_rand[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[4] .is_wysiwyg = "true";
defparam \y_rand[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
cycloneive_lcell_comb \y_rand~7 (
// Equation(s):
// \y_rand~7_combout  = (y_rand[4]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(y_rand[4]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_rand~7_combout ),
	.cout());
// synopsys translate_off
defparam \y_rand~7 .lut_mask = 16'hF0FF;
defparam \y_rand~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N17
dffeas \y_rand[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_rand~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_rand[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y_rand[5] .is_wysiwyg = "true";
defparam \y_rand[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N24
cycloneive_lcell_comb \y_walker~9 (
// Equation(s):
// \y_walker~9_combout  = (\y_walker~4_combout ) # ((y_rand[5] & !\state.0101~q ))

	.dataa(y_rand[5]),
	.datab(\state.0101~q ),
	.datac(gnd),
	.datad(\y_walker~4_combout ),
	.cin(gnd),
	.combout(\y_walker~9_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~9 .lut_mask = 16'hFF22;
defparam \y_walker~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N0
cycloneive_lcell_comb \x_walker[6]~0 (
// Equation(s):
// \x_walker[6]~0_combout  = (\state.0101~q  & (((!data_reg[0]) # (!\sum~q )))) # (!\state.0101~q  & (!\state~28_combout ))

	.dataa(\state~28_combout ),
	.datab(\sum~q ),
	.datac(data_reg[0]),
	.datad(\state.0101~q ),
	.cin(gnd),
	.combout(\x_walker[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker[6]~0 .lut_mask = 16'h3F55;
defparam \x_walker[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N0
cycloneive_lcell_comb \addr_reg~49 (
// Equation(s):
// \addr_reg~49_combout  = (\state.0000~q  & \KEY[2]~input_o )

	.dataa(\state.0000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~49 .lut_mask = 16'hAA00;
defparam \addr_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N24
cycloneive_lcell_comb \addr_reg~50 (
// Equation(s):
// \addr_reg~50_combout  = (!\state.0010~q  & (!\state.0011~q  & (!\state.0001~q  & !\state.0100~q )))

	.dataa(\state.0010~q ),
	.datab(\state.0011~q ),
	.datac(\state.0001~q ),
	.datad(\state.0100~q ),
	.cin(gnd),
	.combout(\addr_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~50 .lut_mask = 16'h0001;
defparam \addr_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N2
cycloneive_lcell_comb \x_walker[6]~1 (
// Equation(s):
// \x_walker[6]~1_combout  = ((!\x_walker[6]~0_combout  & (\addr_reg~49_combout  & \addr_reg~50_combout ))) # (!\KEY[1]~input_o )

	.dataa(\x_walker[6]~0_combout ),
	.datab(\addr_reg~49_combout ),
	.datac(\addr_reg~50_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\x_walker[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker[6]~1 .lut_mask = 16'h40FF;
defparam \x_walker[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N25
dffeas \y_walker[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[5] .is_wysiwyg = "true";
defparam \y_walker[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
cycloneive_lcell_comb \y_walker~8 (
// Equation(s):
// \y_walker~8_combout  = (\y_walker~4_combout ) # ((y_rand[4] & !\state.0101~q ))

	.dataa(y_rand[4]),
	.datab(\state.0101~q ),
	.datac(gnd),
	.datad(\y_walker~4_combout ),
	.cin(gnd),
	.combout(\y_walker~8_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~8 .lut_mask = 16'hFF22;
defparam \y_walker~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N19
dffeas \y_walker[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[4] .is_wysiwyg = "true";
defparam \y_walker[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
cycloneive_lcell_comb \y_walker~7 (
// Equation(s):
// \y_walker~7_combout  = (\y_walker~4_combout ) # ((y_rand[3] & !\state.0101~q ))

	.dataa(y_rand[3]),
	.datab(\state.0101~q ),
	.datac(gnd),
	.datad(\y_walker~4_combout ),
	.cin(gnd),
	.combout(\y_walker~7_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~7 .lut_mask = 16'hFF22;
defparam \y_walker~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N9
dffeas \y_walker[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[3] .is_wysiwyg = "true";
defparam \y_walker[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
cycloneive_lcell_comb \y_walker~6 (
// Equation(s):
// \y_walker~6_combout  = ((!\y_walker~4_combout  & ((\state.0101~q ) # (!y_rand[2])))) # (!\KEY[1]~input_o )

	.dataa(y_rand[2]),
	.datab(\y_walker~4_combout ),
	.datac(\state.0101~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_walker~6_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~6 .lut_mask = 16'h31FF;
defparam \y_walker~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N5
dffeas \y_walker[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[2] .is_wysiwyg = "true";
defparam \y_walker[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \y_walker~5 (
// Equation(s):
// \y_walker~5_combout  = (\y_walker~4_combout ) # ((y_rand[1] & !\state.0101~q ))

	.dataa(\y_walker~4_combout ),
	.datab(y_rand[1]),
	.datac(\state.0101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_walker~5_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~5 .lut_mask = 16'hAEAE;
defparam \y_walker~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N5
dffeas \y_walker[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[1] .is_wysiwyg = "true";
defparam \y_walker[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \y_walker~0 (
// Equation(s):
// \y_walker~0_combout  = (\KEY[1]~input_o  & ((\state.0101~q ) # (!y_rand[0])))

	.dataa(gnd),
	.datab(y_rand[0]),
	.datac(\state.0101~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\y_walker~0_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~0 .lut_mask = 16'hF300;
defparam \y_walker~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N25
dffeas \y_walker[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[0] .is_wysiwyg = "true";
defparam \y_walker[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N2
cycloneive_lcell_comb y_low_bit(
// Equation(s):
// \y_low_bit~combout  = y_rand[28] $ (y_rand[26])

	.dataa(gnd),
	.datab(gnd),
	.datac(y_rand[28]),
	.datad(y_rand[26]),
	.cin(gnd),
	.combout(\y_low_bit~combout ),
	.cout());
// synopsys translate_off
defparam y_low_bit.lut_mask = 16'h0FF0;
defparam y_low_bit.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N8
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (y_walker[0] & (\y_low_bit~combout  $ (VCC))) # (!y_walker[0] & (\y_low_bit~combout  & VCC))
// \Add5~1  = CARRY((y_walker[0] & \y_low_bit~combout ))

	.dataa(y_walker[0]),
	.datab(\y_low_bit~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h6688;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N10
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (y_walker[1] & (!\Add5~1 )) # (!y_walker[1] & ((\Add5~1 ) # (GND)))
// \Add5~3  = CARRY((!\Add5~1 ) # (!y_walker[1]))

	.dataa(gnd),
	.datab(y_walker[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h3C3F;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (y_walker[2] & (!\Add5~3  & VCC)) # (!y_walker[2] & (\Add5~3  $ (GND)))
// \Add5~5  = CARRY((!y_walker[2] & !\Add5~3 ))

	.dataa(gnd),
	.datab(y_walker[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h3C03;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N14
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (y_walker[3] & (!\Add5~5 )) # (!y_walker[3] & ((\Add5~5 ) # (GND)))
// \Add5~7  = CARRY((!\Add5~5 ) # (!y_walker[3]))

	.dataa(y_walker[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h5A5F;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (y_walker[4] & (\Add5~7  $ (GND))) # (!y_walker[4] & (!\Add5~7  & VCC))
// \Add5~9  = CARRY((y_walker[4] & !\Add5~7 ))

	.dataa(gnd),
	.datab(y_walker[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'hC30C;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (y_walker[5] & (!\Add5~9 )) # (!y_walker[5] & ((\Add5~9 ) # (GND)))
// \Add5~11  = CARRY((!\Add5~9 ) # (!y_walker[5]))

	.dataa(y_walker[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h5A5F;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N30
cycloneive_lcell_comb \y_walker~10 (
// Equation(s):
// \y_walker~10_combout  = (\y_walker~4_combout ) # ((y_rand[6] & !\state.0101~q ))

	.dataa(y_rand[6]),
	.datab(\state.0101~q ),
	.datac(gnd),
	.datad(\y_walker~4_combout ),
	.cin(gnd),
	.combout(\y_walker~10_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~10 .lut_mask = 16'hFF22;
defparam \y_walker~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N31
dffeas \y_walker[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[6] .is_wysiwyg = "true";
defparam \y_walker[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N20
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (y_walker[6] & (\Add5~11  $ (GND))) # (!y_walker[6] & (!\Add5~11  & VCC))
// \Add5~13  = CARRY((y_walker[6] & !\Add5~11 ))

	.dataa(gnd),
	.datab(y_walker[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hC30C;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N30
cycloneive_lcell_comb \y_walker~2 (
// Equation(s):
// \y_walker~2_combout  = (!\Add5~10_combout  & (!\Add5~12_combout  & (!\Add5~6_combout  & !\Add5~8_combout )))

	.dataa(\Add5~10_combout ),
	.datab(\Add5~12_combout ),
	.datac(\Add5~6_combout ),
	.datad(\Add5~8_combout ),
	.cin(gnd),
	.combout(\y_walker~2_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~2 .lut_mask = 16'h0001;
defparam \y_walker~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \y_walker~13 (
// Equation(s):
// \y_walker~13_combout  = (\y_walker~4_combout ) # ((y_rand[9] & !\state.0101~q ))

	.dataa(\y_walker~4_combout ),
	.datab(y_rand[9]),
	.datac(\state.0101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_walker~13_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~13 .lut_mask = 16'hAEAE;
defparam \y_walker~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N23
dffeas \y_walker[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[9]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[9] .is_wysiwyg = "true";
defparam \y_walker[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \y_walker~12 (
// Equation(s):
// \y_walker~12_combout  = (\y_walker~4_combout ) # ((y_rand[8] & !\state.0101~q ))

	.dataa(\y_walker~4_combout ),
	.datab(gnd),
	.datac(y_rand[8]),
	.datad(\state.0101~q ),
	.cin(gnd),
	.combout(\y_walker~12_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~12 .lut_mask = 16'hAAFA;
defparam \y_walker~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N17
dffeas \y_walker[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[8]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[8] .is_wysiwyg = "true";
defparam \y_walker[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N22
cycloneive_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (y_walker[7] & (!\Add5~13 )) # (!y_walker[7] & ((\Add5~13 ) # (GND)))
// \Add5~15  = CARRY((!\Add5~13 ) # (!y_walker[7]))

	.dataa(y_walker[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h5A5F;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = (y_walker[8] & (\Add5~15  $ (GND))) # (!y_walker[8] & (!\Add5~15  & VCC))
// \Add5~17  = CARRY((y_walker[8] & !\Add5~15 ))

	.dataa(gnd),
	.datab(y_walker[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'hC30C;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N26
cycloneive_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = y_walker[9] $ (\Add5~17 )

	.dataa(y_walker[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'h5A5A;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N4
cycloneive_lcell_comb \y_walker~3 (
// Equation(s):
// \y_walker~3_combout  = (!\Add5~18_combout  & (!\Add5~14_combout  & !\Add5~16_combout ))

	.dataa(\Add5~18_combout ),
	.datab(gnd),
	.datac(\Add5~14_combout ),
	.datad(\Add5~16_combout ),
	.cin(gnd),
	.combout(\y_walker~3_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~3 .lut_mask = 16'h0005;
defparam \y_walker~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N28
cycloneive_lcell_comb \y_walker~1 (
// Equation(s):
// \y_walker~1_combout  = (!\Add5~2_combout  & (\state.0101~q  & (!\Add5~0_combout  & !\Add5~4_combout )))

	.dataa(\Add5~2_combout ),
	.datab(\state.0101~q ),
	.datac(\Add5~0_combout ),
	.datad(\Add5~4_combout ),
	.cin(gnd),
	.combout(\y_walker~1_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~1 .lut_mask = 16'h0004;
defparam \y_walker~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N6
cycloneive_lcell_comb \y_walker~4 (
// Equation(s):
// \y_walker~4_combout  = (\y_walker~2_combout  & (\y_walker~3_combout  & \y_walker~1_combout ))

	.dataa(\y_walker~2_combout ),
	.datab(gnd),
	.datac(\y_walker~3_combout ),
	.datad(\y_walker~1_combout ),
	.cin(gnd),
	.combout(\y_walker~4_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~4 .lut_mask = 16'hA000;
defparam \y_walker~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneive_lcell_comb \y_walker~11 (
// Equation(s):
// \y_walker~11_combout  = (\y_walker~4_combout ) # ((y_rand[7] & !\state.0101~q ))

	.dataa(\y_walker~4_combout ),
	.datab(y_rand[7]),
	.datac(\state.0101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\y_walker~11_combout ),
	.cout());
// synopsys translate_off
defparam \y_walker~11 .lut_mask = 16'hAEAE;
defparam \y_walker~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N11
dffeas \y_walker[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\y_walker~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y_walker[7]),
	.prn(vcc));
// synopsys translate_off
defparam \y_walker[7] .is_wysiwyg = "true";
defparam \y_walker[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N8
cycloneive_lcell_comb \state~29 (
// Equation(s):
// \state~29_combout  = (y_walker[7] & (y_walker[5] & (y_walker[8] & y_walker[6])))

	.dataa(y_walker[7]),
	.datab(y_walker[5]),
	.datac(y_walker[8]),
	.datad(y_walker[6]),
	.cin(gnd),
	.combout(\state~29_combout ),
	.cout());
// synopsys translate_off
defparam \state~29 .lut_mask = 16'h8000;
defparam \state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneive_lcell_comb \x_rand~11 (
// Equation(s):
// \x_rand~11_combout  = (x_rand[8] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(x_rand[8]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\x_rand~11_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~11 .lut_mask = 16'hF000;
defparam \x_rand~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N3
dffeas \x_rand[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[9] .is_wysiwyg = "true";
defparam \x_rand[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N22
cycloneive_lcell_comb \x_rand~30 (
// Equation(s):
// \x_rand~30_combout  = (x_rand[9]) # (!\KEY[1]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~30_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~30 .lut_mask = 16'hF5F5;
defparam \x_rand~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N23
dffeas \x_rand[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[10]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[10] .is_wysiwyg = "true";
defparam \x_rand[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N4
cycloneive_lcell_comb \x_rand~29 (
// Equation(s):
// \x_rand~29_combout  = (\KEY[1]~input_o  & x_rand[10])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~29_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~29 .lut_mask = 16'hA0A0;
defparam \x_rand~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N5
dffeas \x_rand[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[11]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[11] .is_wysiwyg = "true";
defparam \x_rand[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N26
cycloneive_lcell_comb \x_rand~28 (
// Equation(s):
// \x_rand~28_combout  = (\KEY[1]~input_o  & x_rand[11])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~28_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~28 .lut_mask = 16'hA0A0;
defparam \x_rand~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N27
dffeas \x_rand[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[12]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[12] .is_wysiwyg = "true";
defparam \x_rand[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneive_lcell_comb \x_rand~27 (
// Equation(s):
// \x_rand~27_combout  = (x_rand[12] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[12]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~27_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~27 .lut_mask = 16'hC0C0;
defparam \x_rand~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N19
dffeas \x_rand[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[13]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[13] .is_wysiwyg = "true";
defparam \x_rand[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
cycloneive_lcell_comb \x_rand~26 (
// Equation(s):
// \x_rand~26_combout  = (x_rand[13] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[13]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~26_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~26 .lut_mask = 16'hC0C0;
defparam \x_rand~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N13
dffeas \x_rand[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[14]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[14] .is_wysiwyg = "true";
defparam \x_rand[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneive_lcell_comb \x_rand~24 (
// Equation(s):
// \x_rand~24_combout  = (x_rand[14] & \KEY[1]~input_o )

	.dataa(x_rand[14]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~24_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~24 .lut_mask = 16'hA0A0;
defparam \x_rand~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N9
dffeas \x_rand[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[15]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[15] .is_wysiwyg = "true";
defparam \x_rand[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
cycloneive_lcell_comb \x_rand~22 (
// Equation(s):
// \x_rand~22_combout  = (x_rand[15] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(x_rand[15]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\x_rand~22_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~22 .lut_mask = 16'hF000;
defparam \x_rand~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N15
dffeas \x_rand[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[16]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[16] .is_wysiwyg = "true";
defparam \x_rand[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
cycloneive_lcell_comb \x_rand~20 (
// Equation(s):
// \x_rand~20_combout  = (x_rand[16] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(x_rand[16]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\x_rand~20_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~20 .lut_mask = 16'hF000;
defparam \x_rand~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N21
dffeas \x_rand[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[17]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[17] .is_wysiwyg = "true";
defparam \x_rand[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
cycloneive_lcell_comb \x_rand~18 (
// Equation(s):
// \x_rand~18_combout  = (x_rand[17]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[17]),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\x_rand~18_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~18 .lut_mask = 16'hCCFF;
defparam \x_rand~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N7
dffeas \x_rand[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[18]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[18] .is_wysiwyg = "true";
defparam \x_rand[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N0
cycloneive_lcell_comb \x_rand~16 (
// Equation(s):
// \x_rand~16_combout  = (x_rand[18] & \KEY[1]~input_o )

	.dataa(x_rand[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\x_rand~16_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~16 .lut_mask = 16'hAA00;
defparam \x_rand~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y22_N1
dffeas \x_rand[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[19]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[19] .is_wysiwyg = "true";
defparam \x_rand[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneive_lcell_comb \x_rand~14 (
// Equation(s):
// \x_rand~14_combout  = (x_rand[19] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[19]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~14_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~14 .lut_mask = 16'hC0C0;
defparam \x_rand~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N21
dffeas \x_rand[20] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[20]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[20] .is_wysiwyg = "true";
defparam \x_rand[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
cycloneive_lcell_comb \x_rand~12 (
// Equation(s):
// \x_rand~12_combout  = (x_rand[20] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[20]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~12_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~12 .lut_mask = 16'hC0C0;
defparam \x_rand~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N17
dffeas \x_rand[21] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[21]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[21] .is_wysiwyg = "true";
defparam \x_rand[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneive_lcell_comb \x_rand~1 (
// Equation(s):
// \x_rand~1_combout  = (x_rand[21] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[21]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~1_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~1 .lut_mask = 16'hC0C0;
defparam \x_rand~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N25
dffeas \x_rand[22] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[22]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[22] .is_wysiwyg = "true";
defparam \x_rand[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
cycloneive_lcell_comb \x_rand~25 (
// Equation(s):
// \x_rand~25_combout  = (x_rand[22] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[22]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~25_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~25 .lut_mask = 16'hC0C0;
defparam \x_rand~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N23
dffeas \x_rand[23] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[23]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[23] .is_wysiwyg = "true";
defparam \x_rand[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
cycloneive_lcell_comb \x_rand~23 (
// Equation(s):
// \x_rand~23_combout  = (\KEY[1]~input_o  & x_rand[23])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~23_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~23 .lut_mask = 16'hA0A0;
defparam \x_rand~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N27
dffeas \x_rand[24] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[24]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[24] .is_wysiwyg = "true";
defparam \x_rand[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N28
cycloneive_lcell_comb \x_rand~21 (
// Equation(s):
// \x_rand~21_combout  = (\KEY[1]~input_o  & x_rand[24])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~21_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~21 .lut_mask = 16'hA0A0;
defparam \x_rand~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N29
dffeas \x_rand[25] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[25]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[25] .is_wysiwyg = "true";
defparam \x_rand[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
cycloneive_lcell_comb \x_rand~19 (
// Equation(s):
// \x_rand~19_combout  = (x_rand[25] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[25]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~19_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~19 .lut_mask = 16'hC0C0;
defparam \x_rand~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N31
dffeas \x_rand[26] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[26]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[26] .is_wysiwyg = "true";
defparam \x_rand[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N0
cycloneive_lcell_comb \x_rand~17 (
// Equation(s):
// \x_rand~17_combout  = (\KEY[1]~input_o  & x_rand[26])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~17_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~17 .lut_mask = 16'hA0A0;
defparam \x_rand~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N1
dffeas \x_rand[27] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[27]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[27] .is_wysiwyg = "true";
defparam \x_rand[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneive_lcell_comb \x_rand~15 (
// Equation(s):
// \x_rand~15_combout  = (x_rand[27] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[27]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~15_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~15 .lut_mask = 16'hC0C0;
defparam \x_rand~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N11
dffeas \x_rand[28] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[28]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[28] .is_wysiwyg = "true";
defparam \x_rand[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
cycloneive_lcell_comb \x_rand~13 (
// Equation(s):
// \x_rand~13_combout  = (x_rand[28] & \KEY[1]~input_o )

	.dataa(x_rand[28]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~13_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~13 .lut_mask = 16'hA0A0;
defparam \x_rand~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N3
dffeas \x_rand[29] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[29]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[29] .is_wysiwyg = "true";
defparam \x_rand[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
cycloneive_lcell_comb \x_rand~2 (
// Equation(s):
// \x_rand~2_combout  = (x_rand[29] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[29]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~2_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~2 .lut_mask = 16'hC0C0;
defparam \x_rand~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N15
dffeas \x_rand[30] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[30]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[30] .is_wysiwyg = "true";
defparam \x_rand[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
cycloneive_lcell_comb \x_rand~0 (
// Equation(s):
// \x_rand~0_combout  = (\KEY[1]~input_o  & (x_rand[22] $ (!x_rand[30])))

	.dataa(\KEY[1]~input_o ),
	.datab(x_rand[22]),
	.datac(x_rand[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~0_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~0 .lut_mask = 16'h8282;
defparam \x_rand~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N7
dffeas \x_rand[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[0] .is_wysiwyg = "true";
defparam \x_rand[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N12
cycloneive_lcell_comb \x_rand~3 (
// Equation(s):
// \x_rand~3_combout  = (\KEY[1]~input_o  & !x_rand[0])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~3_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~3 .lut_mask = 16'h0A0A;
defparam \x_rand~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N13
dffeas \x_rand[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[1] .is_wysiwyg = "true";
defparam \x_rand[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N2
cycloneive_lcell_comb \x_rand~4 (
// Equation(s):
// \x_rand~4_combout  = (x_rand[1]) # (!\KEY[1]~input_o )

	.dataa(x_rand[1]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~4_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~4 .lut_mask = 16'hAFAF;
defparam \x_rand~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N3
dffeas \x_rand[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[2] .is_wysiwyg = "true";
defparam \x_rand[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N8
cycloneive_lcell_comb \x_rand~5 (
// Equation(s):
// \x_rand~5_combout  = (x_rand[2]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[2]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~5_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~5 .lut_mask = 16'hCFCF;
defparam \x_rand~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N9
dffeas \x_rand[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[3] .is_wysiwyg = "true";
defparam \x_rand[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N10
cycloneive_lcell_comb \x_rand~6 (
// Equation(s):
// \x_rand~6_combout  = (\KEY[1]~input_o  & x_rand[3])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(x_rand[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~6_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~6 .lut_mask = 16'hA0A0;
defparam \x_rand~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N11
dffeas \x_rand[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[4] .is_wysiwyg = "true";
defparam \x_rand[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N20
cycloneive_lcell_comb \x_rand~7 (
// Equation(s):
// \x_rand~7_combout  = (x_rand[4] & \KEY[1]~input_o )

	.dataa(x_rand[4]),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~7_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~7 .lut_mask = 16'hA0A0;
defparam \x_rand~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N21
dffeas \x_rand[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[5] .is_wysiwyg = "true";
defparam \x_rand[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N0
cycloneive_lcell_comb \x_rand~8 (
// Equation(s):
// \x_rand~8_combout  = (x_rand[5]) # (!\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(x_rand[5]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\x_rand~8_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~8 .lut_mask = 16'hF0FF;
defparam \x_rand~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N1
dffeas \x_rand[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[6] .is_wysiwyg = "true";
defparam \x_rand[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N18
cycloneive_lcell_comb \x_rand~9 (
// Equation(s):
// \x_rand~9_combout  = (x_rand[6] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(x_rand[6]),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~9_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~9 .lut_mask = 16'hC0C0;
defparam \x_rand~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N19
dffeas \x_rand[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[7] .is_wysiwyg = "true";
defparam \x_rand[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N0
cycloneive_lcell_comb \x_rand~10 (
// Equation(s):
// \x_rand~10_combout  = (\KEY[1]~input_o  & x_rand[7])

	.dataa(\KEY[1]~input_o ),
	.datab(x_rand[7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_rand~10_combout ),
	.cout());
// synopsys translate_off
defparam \x_rand~10 .lut_mask = 16'h8888;
defparam \x_rand~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N1
dffeas \x_rand[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_rand~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_rand[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x_rand[8] .is_wysiwyg = "true";
defparam \x_rand[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \x_walker~12 (
// Equation(s):
// \x_walker~12_combout  = (\x_walker~6_combout ) # ((x_rand[6] & !\state.0101~q ))

	.dataa(gnd),
	.datab(x_rand[6]),
	.datac(\state.0101~q ),
	.datad(\x_walker~6_combout ),
	.cin(gnd),
	.combout(\x_walker~12_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~12 .lut_mask = 16'hFF0C;
defparam \x_walker~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N27
dffeas \x_walker[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[6] .is_wysiwyg = "true";
defparam \x_walker[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \x_walker~11 (
// Equation(s):
// \x_walker~11_combout  = (\x_walker~6_combout ) # ((x_rand[5] & !\state.0101~q ))

	.dataa(x_rand[5]),
	.datab(\x_walker~6_combout ),
	.datac(\state.0101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_walker~11_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~11 .lut_mask = 16'hCECE;
defparam \x_walker~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N29
dffeas \x_walker[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[5] .is_wysiwyg = "true";
defparam \x_walker[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N16
cycloneive_lcell_comb \x_walker~10 (
// Equation(s):
// \x_walker~10_combout  = (\x_walker~6_combout ) # ((!\state.0101~q  & x_rand[4]))

	.dataa(\state.0101~q ),
	.datab(\x_walker~6_combout ),
	.datac(gnd),
	.datad(x_rand[4]),
	.cin(gnd),
	.combout(\x_walker~10_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~10 .lut_mask = 16'hDDCC;
defparam \x_walker~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N17
dffeas \x_walker[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[4] .is_wysiwyg = "true";
defparam \x_walker[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N14
cycloneive_lcell_comb \x_walker~9 (
// Equation(s):
// \x_walker~9_combout  = (\x_walker~6_combout ) # ((!\state.0101~q  & x_rand[3]))

	.dataa(\state.0101~q ),
	.datab(\x_walker~6_combout ),
	.datac(gnd),
	.datad(x_rand[3]),
	.cin(gnd),
	.combout(\x_walker~9_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~9 .lut_mask = 16'hDDCC;
defparam \x_walker~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N15
dffeas \x_walker[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[3] .is_wysiwyg = "true";
defparam \x_walker[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N24
cycloneive_lcell_comb \x_walker~8 (
// Equation(s):
// \x_walker~8_combout  = ((!\x_walker~6_combout  & ((\state.0101~q ) # (!x_rand[2])))) # (!\KEY[1]~input_o )

	.dataa(\KEY[1]~input_o ),
	.datab(\x_walker~6_combout ),
	.datac(\state.0101~q ),
	.datad(x_rand[2]),
	.cin(gnd),
	.combout(\x_walker~8_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~8 .lut_mask = 16'h7577;
defparam \x_walker~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N25
dffeas \x_walker[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[2] .is_wysiwyg = "true";
defparam \x_walker[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N28
cycloneive_lcell_comb \x_walker~7 (
// Equation(s):
// \x_walker~7_combout  = (\x_walker~6_combout ) # ((!\state.0101~q  & x_rand[1]))

	.dataa(\state.0101~q ),
	.datab(\x_walker~6_combout ),
	.datac(gnd),
	.datad(x_rand[1]),
	.cin(gnd),
	.combout(\x_walker~7_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~7 .lut_mask = 16'hDDCC;
defparam \x_walker~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N29
dffeas \x_walker[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[1] .is_wysiwyg = "true";
defparam \x_walker[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
cycloneive_lcell_comb \x_walker~2 (
// Equation(s):
// \x_walker~2_combout  = (\state.0101~q ) # ((!x_rand[0]) # (!\KEY[1]~input_o ))

	.dataa(gnd),
	.datab(\state.0101~q ),
	.datac(\KEY[1]~input_o ),
	.datad(x_rand[0]),
	.cin(gnd),
	.combout(\x_walker~2_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~2 .lut_mask = 16'hCFFF;
defparam \x_walker~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y24_N5
dffeas \x_walker[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[0] .is_wysiwyg = "true";
defparam \x_walker[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N6
cycloneive_lcell_comb x_low_bit(
// Equation(s):
// \x_low_bit~combout  = x_rand[30] $ (x_rand[22])

	.dataa(x_rand[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(x_rand[22]),
	.cin(gnd),
	.combout(\x_low_bit~combout ),
	.cout());
// synopsys translate_off
defparam x_low_bit.lut_mask = 16'h55AA;
defparam x_low_bit.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N12
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (x_walker[0] & (\x_low_bit~combout  $ (VCC))) # (!x_walker[0] & (\x_low_bit~combout  & VCC))
// \Add4~1  = CARRY((x_walker[0] & \x_low_bit~combout ))

	.dataa(x_walker[0]),
	.datab(\x_low_bit~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N14
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (x_walker[1] & (!\Add4~1 )) # (!x_walker[1] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!x_walker[1]))

	.dataa(gnd),
	.datab(x_walker[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N16
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (x_walker[2] & (!\Add4~3  & VCC)) # (!x_walker[2] & (\Add4~3  $ (GND)))
// \Add4~5  = CARRY((!x_walker[2] & !\Add4~3 ))

	.dataa(x_walker[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h5A05;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N18
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (x_walker[3] & (!\Add4~5 )) # (!x_walker[3] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!x_walker[3]))

	.dataa(x_walker[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h5A5F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N20
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (x_walker[4] & (\Add4~7  $ (GND))) # (!x_walker[4] & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((x_walker[4] & !\Add4~7 ))

	.dataa(x_walker[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hA50A;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N22
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (x_walker[5] & (!\Add4~9 )) # (!x_walker[5] & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!x_walker[5]))

	.dataa(gnd),
	.datab(x_walker[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h3C3F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N24
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (x_walker[6] & (\Add4~11  $ (GND))) # (!x_walker[6] & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((x_walker[6] & !\Add4~11 ))

	.dataa(x_walker[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hA50A;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N6
cycloneive_lcell_comb \x_walker~4 (
// Equation(s):
// \x_walker~4_combout  = (!\Add4~12_combout  & (!\Add4~8_combout  & (!\Add4~10_combout  & !\Add4~6_combout )))

	.dataa(\Add4~12_combout ),
	.datab(\Add4~8_combout ),
	.datac(\Add4~10_combout ),
	.datad(\Add4~6_combout ),
	.cin(gnd),
	.combout(\x_walker~4_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~4 .lut_mask = 16'h0001;
defparam \x_walker~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N8
cycloneive_lcell_comb \x_walker~3 (
// Equation(s):
// \x_walker~3_combout  = (!\Add4~0_combout  & (!\Add4~2_combout  & (\state.0101~q  & !\Add4~4_combout )))

	.dataa(\Add4~0_combout ),
	.datab(\Add4~2_combout ),
	.datac(\state.0101~q ),
	.datad(\Add4~4_combout ),
	.cin(gnd),
	.combout(\x_walker~3_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~3 .lut_mask = 16'h0010;
defparam \x_walker~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \x_walker~15 (
// Equation(s):
// \x_walker~15_combout  = (\x_walker~6_combout ) # ((x_rand[9] & !\state.0101~q ))

	.dataa(gnd),
	.datab(x_rand[9]),
	.datac(\state.0101~q ),
	.datad(\x_walker~6_combout ),
	.cin(gnd),
	.combout(\x_walker~15_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~15 .lut_mask = 16'hFF0C;
defparam \x_walker~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N19
dffeas \x_walker[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[9] .is_wysiwyg = "true";
defparam \x_walker[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N30
cycloneive_lcell_comb \x_walker~13 (
// Equation(s):
// \x_walker~13_combout  = (\x_walker~6_combout ) # ((!\state.0101~q  & x_rand[7]))

	.dataa(\state.0101~q ),
	.datab(\x_walker~6_combout ),
	.datac(gnd),
	.datad(x_rand[7]),
	.cin(gnd),
	.combout(\x_walker~13_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~13 .lut_mask = 16'hDDCC;
defparam \x_walker~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y24_N31
dffeas \x_walker[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[7] .is_wysiwyg = "true";
defparam \x_walker[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N26
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (x_walker[7] & (!\Add4~13 )) # (!x_walker[7] & ((\Add4~13 ) # (GND)))
// \Add4~15  = CARRY((!\Add4~13 ) # (!x_walker[7]))

	.dataa(gnd),
	.datab(x_walker[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h3C3F;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N28
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = (x_walker[8] & (\Add4~15  $ (GND))) # (!x_walker[8] & (!\Add4~15  & VCC))
// \Add4~17  = CARRY((x_walker[8] & !\Add4~15 ))

	.dataa(x_walker[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'hA50A;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N30
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = x_walker[9] $ (\Add4~17 )

	.dataa(gnd),
	.datab(x_walker[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h3C3C;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N4
cycloneive_lcell_comb \x_walker~5 (
// Equation(s):
// \x_walker~5_combout  = (!\Add4~18_combout  & (!\Add4~14_combout  & !\Add4~16_combout ))

	.dataa(\Add4~18_combout ),
	.datab(gnd),
	.datac(\Add4~14_combout ),
	.datad(\Add4~16_combout ),
	.cin(gnd),
	.combout(\x_walker~5_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~5 .lut_mask = 16'h0005;
defparam \x_walker~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N10
cycloneive_lcell_comb \x_walker~6 (
// Equation(s):
// \x_walker~6_combout  = (\x_walker~4_combout  & (\x_walker~3_combout  & \x_walker~5_combout ))

	.dataa(\x_walker~4_combout ),
	.datab(\x_walker~3_combout ),
	.datac(\x_walker~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_walker~6_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~6 .lut_mask = 16'h8080;
defparam \x_walker~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \x_walker~14 (
// Equation(s):
// \x_walker~14_combout  = (\x_walker~6_combout ) # ((x_rand[8] & !\state.0101~q ))

	.dataa(x_rand[8]),
	.datab(\x_walker~6_combout ),
	.datac(\state.0101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_walker~14_combout ),
	.cout());
// synopsys translate_off
defparam \x_walker~14 .lut_mask = 16'hCECE;
defparam \x_walker~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N13
dffeas \x_walker[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\x_walker~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\x_walker[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_walker[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x_walker[8] .is_wysiwyg = "true";
defparam \x_walker[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N22
cycloneive_lcell_comb \state~30 (
// Equation(s):
// \state~30_combout  = (y_walker[9]) # ((x_walker[9] & ((x_walker[8]) # (x_walker[7]))))

	.dataa(x_walker[8]),
	.datab(y_walker[9]),
	.datac(x_walker[7]),
	.datad(x_walker[9]),
	.cin(gnd),
	.combout(\state~30_combout ),
	.cout());
// synopsys translate_off
defparam \state~30 .lut_mask = 16'hFECC;
defparam \state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N12
cycloneive_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = (\state.0110~q  & (((\state~29_combout ) # (\state~30_combout )))) # (!\state.0110~q  & (\state.1010~q ))

	.dataa(\state.1010~q ),
	.datab(\state.0110~q ),
	.datac(\state~29_combout ),
	.datad(\state~30_combout ),
	.cin(gnd),
	.combout(\state~40_combout ),
	.cout());
// synopsys translate_off
defparam \state~40 .lut_mask = 16'hEEE2;
defparam \state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N20
cycloneive_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = (\KEY[2]~input_o  & (!\state.0001~q  & (\KEY[1]~input_o  & \state~40_combout )))

	.dataa(\KEY[2]~input_o ),
	.datab(\state.0001~q ),
	.datac(\KEY[1]~input_o ),
	.datad(\state~40_combout ),
	.cin(gnd),
	.combout(\state~42_combout ),
	.cout());
// synopsys translate_off
defparam \state~42 .lut_mask = 16'h2000;
defparam \state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N21
dffeas \state.0111 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0111 .is_wysiwyg = "true";
defparam \state.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N8
cycloneive_lcell_comb \walkercount[0]~9 (
// Equation(s):
// \walkercount[0]~9_combout  = walkercount[0] $ (VCC)
// \walkercount[0]~10  = CARRY(walkercount[0])

	.dataa(gnd),
	.datab(walkercount[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\walkercount[0]~9_combout ),
	.cout(\walkercount[0]~10 ));
// synopsys translate_off
defparam \walkercount[0]~9 .lut_mask = 16'h33CC;
defparam \walkercount[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N26
cycloneive_lcell_comb \walkercount[4]~27 (
// Equation(s):
// \walkercount[4]~27_combout  = (\KEY[2]~input_o  & (\KEY[1]~input_o  & ((\state.1010~q ) # (!\state.0000~q ))))

	.dataa(\KEY[2]~input_o ),
	.datab(\state.1010~q ),
	.datac(\KEY[1]~input_o ),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\walkercount[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \walkercount[4]~27 .lut_mask = 16'h80A0;
defparam \walkercount[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N9
dffeas \walkercount[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[0] .is_wysiwyg = "true";
defparam \walkercount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N10
cycloneive_lcell_comb \walkercount[1]~11 (
// Equation(s):
// \walkercount[1]~11_combout  = (walkercount[1] & (!\walkercount[0]~10 )) # (!walkercount[1] & ((\walkercount[0]~10 ) # (GND)))
// \walkercount[1]~12  = CARRY((!\walkercount[0]~10 ) # (!walkercount[1]))

	.dataa(walkercount[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\walkercount[0]~10 ),
	.combout(\walkercount[1]~11_combout ),
	.cout(\walkercount[1]~12 ));
// synopsys translate_off
defparam \walkercount[1]~11 .lut_mask = 16'h5A5F;
defparam \walkercount[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N6
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y21_N11
dffeas \walkercount[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[1]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[1] .is_wysiwyg = "true";
defparam \walkercount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N12
cycloneive_lcell_comb \walkercount[2]~13 (
// Equation(s):
// \walkercount[2]~13_combout  = (walkercount[2] & (\walkercount[1]~12  $ (GND))) # (!walkercount[2] & (!\walkercount[1]~12  & VCC))
// \walkercount[2]~14  = CARRY((walkercount[2] & !\walkercount[1]~12 ))

	.dataa(walkercount[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\walkercount[1]~12 ),
	.combout(\walkercount[2]~13_combout ),
	.cout(\walkercount[2]~14 ));
// synopsys translate_off
defparam \walkercount[2]~13 .lut_mask = 16'hA50A;
defparam \walkercount[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y21_N13
dffeas \walkercount[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[2] .is_wysiwyg = "true";
defparam \walkercount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N14
cycloneive_lcell_comb \walkercount[3]~15 (
// Equation(s):
// \walkercount[3]~15_combout  = (walkercount[3] & (!\walkercount[2]~14 )) # (!walkercount[3] & ((\walkercount[2]~14 ) # (GND)))
// \walkercount[3]~16  = CARRY((!\walkercount[2]~14 ) # (!walkercount[3]))

	.dataa(gnd),
	.datab(walkercount[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\walkercount[2]~14 ),
	.combout(\walkercount[3]~15_combout ),
	.cout(\walkercount[3]~16 ));
// synopsys translate_off
defparam \walkercount[3]~15 .lut_mask = 16'h3C3F;
defparam \walkercount[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y21_N15
dffeas \walkercount[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[3]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[3] .is_wysiwyg = "true";
defparam \walkercount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N16
cycloneive_lcell_comb \walkercount[4]~17 (
// Equation(s):
// \walkercount[4]~17_combout  = (walkercount[4] & (\walkercount[3]~16  $ (GND))) # (!walkercount[4] & (!\walkercount[3]~16  & VCC))
// \walkercount[4]~18  = CARRY((walkercount[4] & !\walkercount[3]~16 ))

	.dataa(gnd),
	.datab(walkercount[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\walkercount[3]~16 ),
	.combout(\walkercount[4]~17_combout ),
	.cout(\walkercount[4]~18 ));
// synopsys translate_off
defparam \walkercount[4]~17 .lut_mask = 16'hC30C;
defparam \walkercount[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y21_N17
dffeas \walkercount[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[4] .is_wysiwyg = "true";
defparam \walkercount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N18
cycloneive_lcell_comb \walkercount[5]~19 (
// Equation(s):
// \walkercount[5]~19_combout  = (walkercount[5] & (!\walkercount[4]~18 )) # (!walkercount[5] & ((\walkercount[4]~18 ) # (GND)))
// \walkercount[5]~20  = CARRY((!\walkercount[4]~18 ) # (!walkercount[5]))

	.dataa(gnd),
	.datab(walkercount[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\walkercount[4]~18 ),
	.combout(\walkercount[5]~19_combout ),
	.cout(\walkercount[5]~20 ));
// synopsys translate_off
defparam \walkercount[5]~19 .lut_mask = 16'h3C3F;
defparam \walkercount[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y21_N19
dffeas \walkercount[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[5] .is_wysiwyg = "true";
defparam \walkercount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N20
cycloneive_lcell_comb \walkercount[6]~21 (
// Equation(s):
// \walkercount[6]~21_combout  = (walkercount[6] & (\walkercount[5]~20  $ (GND))) # (!walkercount[6] & (!\walkercount[5]~20  & VCC))
// \walkercount[6]~22  = CARRY((walkercount[6] & !\walkercount[5]~20 ))

	.dataa(gnd),
	.datab(walkercount[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\walkercount[5]~20 ),
	.combout(\walkercount[6]~21_combout ),
	.cout(\walkercount[6]~22 ));
// synopsys translate_off
defparam \walkercount[6]~21 .lut_mask = 16'hC30C;
defparam \walkercount[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y21_N21
dffeas \walkercount[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[6] .is_wysiwyg = "true";
defparam \walkercount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N22
cycloneive_lcell_comb \walkercount[7]~23 (
// Equation(s):
// \walkercount[7]~23_combout  = (walkercount[7] & (!\walkercount[6]~22 )) # (!walkercount[7] & ((\walkercount[6]~22 ) # (GND)))
// \walkercount[7]~24  = CARRY((!\walkercount[6]~22 ) # (!walkercount[7]))

	.dataa(walkercount[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\walkercount[6]~22 ),
	.combout(\walkercount[7]~23_combout ),
	.cout(\walkercount[7]~24 ));
// synopsys translate_off
defparam \walkercount[7]~23 .lut_mask = 16'h5A5F;
defparam \walkercount[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y21_N23
dffeas \walkercount[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[7] .is_wysiwyg = "true";
defparam \walkercount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N0
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!walkercount[4] & (!walkercount[5] & (!walkercount[7] & !walkercount[6])))

	.dataa(walkercount[4]),
	.datab(walkercount[5]),
	.datac(walkercount[7]),
	.datad(walkercount[6]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N30
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!walkercount[2] & (!walkercount[3] & (!walkercount[0] & !walkercount[1])))

	.dataa(walkercount[2]),
	.datab(walkercount[3]),
	.datac(walkercount[0]),
	.datad(walkercount[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N24
cycloneive_lcell_comb \walkercount[8]~25 (
// Equation(s):
// \walkercount[8]~25_combout  = \walkercount[7]~24  $ (!walkercount[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(walkercount[8]),
	.cin(\walkercount[7]~24 ),
	.combout(\walkercount[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \walkercount[8]~25 .lut_mask = 16'hF00F;
defparam \walkercount[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y21_N25
dffeas \walkercount[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\walkercount[8]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state.0000~q ),
	.ena(\walkercount[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(walkercount[8]),
	.prn(vcc));
// synopsys translate_off
defparam \walkercount[8] .is_wysiwyg = "true";
defparam \walkercount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N26
cycloneive_lcell_comb \state~28 (
// Equation(s):
// \state~28_combout  = (\state.0111~q  & (((walkercount[8]) # (!\Equal1~0_combout )) # (!\Equal1~1_combout )))

	.dataa(\state.0111~q ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(walkercount[8]),
	.cin(gnd),
	.combout(\state~28_combout ),
	.cout());
// synopsys translate_off
defparam \state~28 .lut_mask = 16'hAA2A;
defparam \state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N6
cycloneive_lcell_comb \state~31 (
// Equation(s):
// \state~31_combout  = (\state.0110~q  & (((!\state~29_combout  & !\state~30_combout )))) # (!\state.0110~q  & (\state~28_combout ))

	.dataa(\state~28_combout ),
	.datab(\state.0110~q ),
	.datac(\state~29_combout ),
	.datad(\state~30_combout ),
	.cin(gnd),
	.combout(\state~31_combout ),
	.cout());
// synopsys translate_off
defparam \state~31 .lut_mask = 16'h222E;
defparam \state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N14
cycloneive_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = (\KEY[2]~input_o  & (\KEY[1]~input_o  & ((\state~31_combout ) # (!\state.0000~q ))))

	.dataa(\KEY[2]~input_o ),
	.datab(\state~31_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\state~41_combout ),
	.cout());
// synopsys translate_off
defparam \state~41 .lut_mask = 16'h80A0;
defparam \state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N15
dffeas \state.0001 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0001 .is_wysiwyg = "true";
defparam \state.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N16
cycloneive_lcell_comb \state~32 (
// Equation(s):
// \state~32_combout  = (\KEY[1]~input_o  & (\state.0001~q  & \KEY[2]~input_o ))

	.dataa(\KEY[1]~input_o ),
	.datab(\state.0001~q ),
	.datac(\KEY[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state~32_combout ),
	.cout());
// synopsys translate_off
defparam \state~32 .lut_mask = 16'h8080;
defparam \state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N17
dffeas \state.0010 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0010 .is_wysiwyg = "true";
defparam \state.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N16
cycloneive_lcell_comb \state~33 (
// Equation(s):
// \state~33_combout  = (\state.0010~q  & (\KEY[2]~input_o  & \KEY[1]~input_o ))

	.dataa(\state.0010~q ),
	.datab(\KEY[2]~input_o ),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state~33_combout ),
	.cout());
// synopsys translate_off
defparam \state~33 .lut_mask = 16'h8080;
defparam \state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N17
dffeas \state.0011 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0011 .is_wysiwyg = "true";
defparam \state.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N6
cycloneive_lcell_comb \state~34 (
// Equation(s):
// \state~34_combout  = (\state.0011~q  & (\KEY[1]~input_o  & \KEY[2]~input_o ))

	.dataa(gnd),
	.datab(\state.0011~q ),
	.datac(\KEY[1]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\state~34_combout ),
	.cout());
// synopsys translate_off
defparam \state~34 .lut_mask = 16'hC000;
defparam \state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N7
dffeas \state.0100 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0100 .is_wysiwyg = "true";
defparam \state.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N16
cycloneive_lcell_comb \addr_reg[15]~63 (
// Equation(s):
// \addr_reg[15]~63_combout  = (\state.0100~q  & (\KEY[2]~input_o  & \KEY[1]~input_o ))

	.dataa(gnd),
	.datab(\state.0100~q ),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\addr_reg[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[15]~63 .lut_mask = 16'hC000;
defparam \addr_reg[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N17
dffeas \state.0101 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.0101 .is_wysiwyg = "true";
defparam \state.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N4
cycloneive_lcell_comb \data_reg~0 (
// Equation(s):
// \data_reg~0_combout  = (\state.0101~q ) # ((data_reg[0]) # (!\state.0000~q ))

	.dataa(\state.0101~q ),
	.datab(gnd),
	.datac(data_reg[0]),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg~0 .lut_mask = 16'hFAFF;
defparam \data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N5
dffeas \data_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(!\KEY[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[0] .is_wysiwyg = "true";
defparam \data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N24
cycloneive_lcell_comb \we~1 (
// Equation(s):
// \we~1_combout  = (\state.0101~q  & (((!data_reg[0]) # (!\sum~q )))) # (!\state.0101~q  & (!\state.0110~q ))

	.dataa(\state.0110~q ),
	.datab(\sum~q ),
	.datac(data_reg[0]),
	.datad(\state.0101~q ),
	.cin(gnd),
	.combout(\we~1_combout ),
	.cout());
// synopsys translate_off
defparam \we~1 .lut_mask = 16'h3F55;
defparam \we~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N30
cycloneive_lcell_comb \we~2 (
// Equation(s):
// \we~2_combout  = (!\state.0100~q  & (\we~1_combout  & (!\state.0010~q  & !\state.0011~q )))

	.dataa(\state.0100~q ),
	.datab(\we~1_combout ),
	.datac(\state.0010~q ),
	.datad(\state.0011~q ),
	.cin(gnd),
	.combout(\we~2_combout ),
	.cout());
// synopsys translate_off
defparam \we~2 .lut_mask = 16'h0004;
defparam \we~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N2
cycloneive_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = (\state.0111~q  & (\Equal1~1_combout  & (\Equal1~0_combout  & !walkercount[8])))

	.dataa(\state.0111~q ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(walkercount[8]),
	.cin(gnd),
	.combout(\state~35_combout ),
	.cout());
// synopsys translate_off
defparam \state~35 .lut_mask = 16'h0080;
defparam \state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N28
cycloneive_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = (!\state.0111~q  & \state.1111~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.0111~q ),
	.datad(\state.1111~q ),
	.cin(gnd),
	.combout(\state~36_combout ),
	.cout());
// synopsys translate_off
defparam \state~36 .lut_mask = 16'h0F00;
defparam \state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N22
cycloneive_lcell_comb \state~37 (
// Equation(s):
// \state~37_combout  = (\addr_reg[15]~20_combout  & (!\state.0010~q  & ((\state~35_combout ) # (\state~36_combout ))))

	.dataa(\state~35_combout ),
	.datab(\state~36_combout ),
	.datac(\addr_reg[15]~20_combout ),
	.datad(\state.0010~q ),
	.cin(gnd),
	.combout(\state~37_combout ),
	.cout());
// synopsys translate_off
defparam \state~37 .lut_mask = 16'h00E0;
defparam \state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N23
dffeas \state.1111 (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.1111 .is_wysiwyg = "true";
defparam \state.1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N4
cycloneive_lcell_comb \we~4 (
// Equation(s):
// \we~4_combout  = (\state.0111~q ) # ((\state.1111~q  & !\state.1010~q ))

	.dataa(gnd),
	.datab(\state.1111~q ),
	.datac(\state.0111~q ),
	.datad(\state.1010~q ),
	.cin(gnd),
	.combout(\we~4_combout ),
	.cout());
// synopsys translate_off
defparam \we~4 .lut_mask = 16'hF0FC;
defparam \we~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N30
cycloneive_lcell_comb \we~5 (
// Equation(s):
// \we~5_combout  = (\state.0001~q ) # ((\we~2_combout  & (\we~4_combout  & !\state.0101~q )))

	.dataa(\we~2_combout ),
	.datab(\state.0001~q ),
	.datac(\we~4_combout ),
	.datad(\state.0101~q ),
	.cin(gnd),
	.combout(\we~5_combout ),
	.cout());
// synopsys translate_off
defparam \we~5 .lut_mask = 16'hCCEC;
defparam \we~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N18
cycloneive_lcell_comb \we~3 (
// Equation(s):
// \we~3_combout  = (\we~q  & (((!\state.1010~q  & !\state.0101~q )) # (!\we~2_combout )))

	.dataa(\we~2_combout ),
	.datab(\state.1010~q ),
	.datac(\we~q ),
	.datad(\state.0101~q ),
	.cin(gnd),
	.combout(\we~3_combout ),
	.cout());
// synopsys translate_off
defparam \we~3 .lut_mask = 16'h5070;
defparam \we~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y21_N10
cycloneive_lcell_comb \we~6 (
// Equation(s):
// \we~6_combout  = (\state.0000~q  & ((\we~5_combout ) # (\we~3_combout )))

	.dataa(\we~5_combout ),
	.datab(\we~3_combout ),
	.datac(gnd),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\we~6_combout ),
	.cout());
// synopsys translate_off
defparam \we~6 .lut_mask = 16'hEE00;
defparam \we~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y21_N11
dffeas we(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\we~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(!\KEY[2]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\we~q ),
	.prn(vcc));
// synopsys translate_off
defparam we.is_wysiwyg = "true";
defparam we.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \vga|H_Cont[0]~10 (
// Equation(s):
// \vga|H_Cont[0]~10_combout  = \vga|H_Cont [0] $ (VCC)
// \vga|H_Cont[0]~11  = CARRY(\vga|H_Cont [0])

	.dataa(\vga|H_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|H_Cont[0]~10_combout ),
	.cout(\vga|H_Cont[0]~11 ));
// synopsys translate_off
defparam \vga|H_Cont[0]~10 .lut_mask = 16'h55AA;
defparam \vga|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N22
cycloneive_lcell_comb RST_N(
// Equation(s):
// \RST_N~combout  = (!\rd|oRESET~q ) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rd|oRESET~q ),
	.cin(gnd),
	.combout(\RST_N~combout ),
	.cout());
// synopsys translate_off
defparam RST_N.lut_mask = 16'h55FF;
defparam RST_N.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \vga|H_Cont[7]~24 (
// Equation(s):
// \vga|H_Cont[7]~24_combout  = (\vga|H_Cont [7] & (!\vga|H_Cont[6]~23 )) # (!\vga|H_Cont [7] & ((\vga|H_Cont[6]~23 ) # (GND)))
// \vga|H_Cont[7]~25  = CARRY((!\vga|H_Cont[6]~23 ) # (!\vga|H_Cont [7]))

	.dataa(\vga|H_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[6]~23 ),
	.combout(\vga|H_Cont[7]~24_combout ),
	.cout(\vga|H_Cont[7]~25 ));
// synopsys translate_off
defparam \vga|H_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \vga|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \vga|H_Cont[8]~26 (
// Equation(s):
// \vga|H_Cont[8]~26_combout  = (\vga|H_Cont [8] & (\vga|H_Cont[7]~25  $ (GND))) # (!\vga|H_Cont [8] & (!\vga|H_Cont[7]~25  & VCC))
// \vga|H_Cont[8]~27  = CARRY((\vga|H_Cont [8] & !\vga|H_Cont[7]~25 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[7]~25 ),
	.combout(\vga|H_Cont[8]~26_combout ),
	.cout(\vga|H_Cont[8]~27 ));
// synopsys translate_off
defparam \vga|H_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \vga|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N29
dffeas \vga|H_Cont[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[8] .is_wysiwyg = "true";
defparam \vga|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \vga|H_Cont[9]~28 (
// Equation(s):
// \vga|H_Cont[9]~28_combout  = \vga|H_Cont [9] $ (\vga|H_Cont[8]~27 )

	.dataa(\vga|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga|H_Cont[8]~27 ),
	.combout(\vga|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga|H_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \vga|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N31
dffeas \vga|H_Cont[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[9] .is_wysiwyg = "true";
defparam \vga|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \vga|Equal7~1 (
// Equation(s):
// \vga|Equal7~1_combout  = (\vga|H_Cont [9] & \vga|H_Cont [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga|H_Cont [9]),
	.datad(\vga|H_Cont [8]),
	.cin(gnd),
	.combout(\vga|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal7~1 .lut_mask = 16'hF000;
defparam \vga|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \vga|Equal7~2 (
// Equation(s):
// \vga|Equal7~2_combout  = (\vga|H_Cont [3] & (\vga|H_Cont [4] & (\vga|H_Cont [1] & \vga|H_Cont [2])))

	.dataa(\vga|H_Cont [3]),
	.datab(\vga|H_Cont [4]),
	.datac(\vga|H_Cont [1]),
	.datad(\vga|H_Cont [2]),
	.cin(gnd),
	.combout(\vga|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal7~2 .lut_mask = 16'h8000;
defparam \vga|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneive_lcell_comb \vga|LessThan6~0 (
// Equation(s):
// \vga|LessThan6~0_combout  = (\vga|Equal7~1_combout  & (((\vga|H_Cont [0] & \vga|Equal7~2_combout )) # (!\vga|Equal7~0_combout )))

	.dataa(\vga|H_Cont [0]),
	.datab(\vga|Equal7~1_combout ),
	.datac(\vga|Equal7~2_combout ),
	.datad(\vga|Equal7~0_combout ),
	.cin(gnd),
	.combout(\vga|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan6~0 .lut_mask = 16'h80CC;
defparam \vga|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N13
dffeas \vga|H_Cont[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[0] .is_wysiwyg = "true";
defparam \vga|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneive_lcell_comb \vga|H_Cont[1]~12 (
// Equation(s):
// \vga|H_Cont[1]~12_combout  = (\vga|H_Cont [1] & (!\vga|H_Cont[0]~11 )) # (!\vga|H_Cont [1] & ((\vga|H_Cont[0]~11 ) # (GND)))
// \vga|H_Cont[1]~13  = CARRY((!\vga|H_Cont[0]~11 ) # (!\vga|H_Cont [1]))

	.dataa(gnd),
	.datab(\vga|H_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[0]~11 ),
	.combout(\vga|H_Cont[1]~12_combout ),
	.cout(\vga|H_Cont[1]~13 ));
// synopsys translate_off
defparam \vga|H_Cont[1]~12 .lut_mask = 16'h3C3F;
defparam \vga|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N15
dffeas \vga|H_Cont[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[1] .is_wysiwyg = "true";
defparam \vga|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \vga|H_Cont[2]~14 (
// Equation(s):
// \vga|H_Cont[2]~14_combout  = (\vga|H_Cont [2] & (\vga|H_Cont[1]~13  $ (GND))) # (!\vga|H_Cont [2] & (!\vga|H_Cont[1]~13  & VCC))
// \vga|H_Cont[2]~15  = CARRY((\vga|H_Cont [2] & !\vga|H_Cont[1]~13 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[1]~13 ),
	.combout(\vga|H_Cont[2]~14_combout ),
	.cout(\vga|H_Cont[2]~15 ));
// synopsys translate_off
defparam \vga|H_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \vga|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N17
dffeas \vga|H_Cont[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[2] .is_wysiwyg = "true";
defparam \vga|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \vga|H_Cont[3]~16 (
// Equation(s):
// \vga|H_Cont[3]~16_combout  = (\vga|H_Cont [3] & (!\vga|H_Cont[2]~15 )) # (!\vga|H_Cont [3] & ((\vga|H_Cont[2]~15 ) # (GND)))
// \vga|H_Cont[3]~17  = CARRY((!\vga|H_Cont[2]~15 ) # (!\vga|H_Cont [3]))

	.dataa(gnd),
	.datab(\vga|H_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[2]~15 ),
	.combout(\vga|H_Cont[3]~16_combout ),
	.cout(\vga|H_Cont[3]~17 ));
// synopsys translate_off
defparam \vga|H_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \vga|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N19
dffeas \vga|H_Cont[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[3] .is_wysiwyg = "true";
defparam \vga|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \vga|H_Cont[4]~18 (
// Equation(s):
// \vga|H_Cont[4]~18_combout  = (\vga|H_Cont [4] & (\vga|H_Cont[3]~17  $ (GND))) # (!\vga|H_Cont [4] & (!\vga|H_Cont[3]~17  & VCC))
// \vga|H_Cont[4]~19  = CARRY((\vga|H_Cont [4] & !\vga|H_Cont[3]~17 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[3]~17 ),
	.combout(\vga|H_Cont[4]~18_combout ),
	.cout(\vga|H_Cont[4]~19 ));
// synopsys translate_off
defparam \vga|H_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \vga|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N21
dffeas \vga|H_Cont[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[4] .is_wysiwyg = "true";
defparam \vga|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneive_lcell_comb \vga|H_Cont[5]~20 (
// Equation(s):
// \vga|H_Cont[5]~20_combout  = (\vga|H_Cont [5] & (!\vga|H_Cont[4]~19 )) # (!\vga|H_Cont [5] & ((\vga|H_Cont[4]~19 ) # (GND)))
// \vga|H_Cont[5]~21  = CARRY((!\vga|H_Cont[4]~19 ) # (!\vga|H_Cont [5]))

	.dataa(\vga|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[4]~19 ),
	.combout(\vga|H_Cont[5]~20_combout ),
	.cout(\vga|H_Cont[5]~21 ));
// synopsys translate_off
defparam \vga|H_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \vga|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N23
dffeas \vga|H_Cont[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[5] .is_wysiwyg = "true";
defparam \vga|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \vga|H_Cont[6]~22 (
// Equation(s):
// \vga|H_Cont[6]~22_combout  = (\vga|H_Cont [6] & (\vga|H_Cont[5]~21  $ (GND))) # (!\vga|H_Cont [6] & (!\vga|H_Cont[5]~21  & VCC))
// \vga|H_Cont[6]~23  = CARRY((\vga|H_Cont [6] & !\vga|H_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|H_Cont[5]~21 ),
	.combout(\vga|H_Cont[6]~22_combout ),
	.cout(\vga|H_Cont[6]~23 ));
// synopsys translate_off
defparam \vga|H_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \vga|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y22_N25
dffeas \vga|H_Cont[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[6] .is_wysiwyg = "true";
defparam \vga|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N27
dffeas \vga|H_Cont[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|H_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan6~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|H_Cont[7] .is_wysiwyg = "true";
defparam \vga|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \vga|Equal7~0 (
// Equation(s):
// \vga|Equal7~0_combout  = (!\vga|H_Cont [7] & (!\vga|H_Cont [5] & !\vga|H_Cont [6]))

	.dataa(\vga|H_Cont [7]),
	.datab(gnd),
	.datac(\vga|H_Cont [5]),
	.datad(\vga|H_Cont [6]),
	.cin(gnd),
	.combout(\vga|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal7~0 .lut_mask = 16'h0005;
defparam \vga|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneive_lcell_comb \vga|LessThan0~0 (
// Equation(s):
// \vga|LessThan0~0_combout  = ((!\vga|H_Cont [5] & !\vga|H_Cont [6])) # (!\vga|H_Cont [7])

	.dataa(\vga|H_Cont [7]),
	.datab(gnd),
	.datac(\vga|H_Cont [5]),
	.datad(\vga|H_Cont [6]),
	.cin(gnd),
	.combout(\vga|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan0~0 .lut_mask = 16'h555F;
defparam \vga|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneive_lcell_comb \vga|always0~1 (
// Equation(s):
// \vga|always0~1_combout  = (\vga|H_Cont [8] & ((\vga|Equal7~0_combout ) # ((!\vga|H_Cont [9])))) # (!\vga|H_Cont [8] & (((\vga|H_Cont [9]) # (!\vga|LessThan0~0_combout ))))

	.dataa(\vga|Equal7~0_combout ),
	.datab(\vga|H_Cont [8]),
	.datac(\vga|H_Cont [9]),
	.datad(\vga|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\vga|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always0~1 .lut_mask = 16'hBCBF;
defparam \vga|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N5
dffeas \vga|Cur_Color_R[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[12]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_R[6] .is_wysiwyg = "true";
defparam \vga|Cur_Color_R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N8
cycloneive_lcell_comb \vga|V_Cont[0]~10 (
// Equation(s):
// \vga|V_Cont[0]~10_combout  = \vga|V_Cont [0] $ (VCC)
// \vga|V_Cont[0]~11  = CARRY(\vga|V_Cont [0])

	.dataa(gnd),
	.datab(\vga|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|V_Cont[0]~10_combout ),
	.cout(\vga|V_Cont[0]~11 ));
// synopsys translate_off
defparam \vga|V_Cont[0]~10 .lut_mask = 16'h33CC;
defparam \vga|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneive_lcell_comb \vga|LessThan7~0 (
// Equation(s):
// \vga|LessThan7~0_combout  = (!\vga|V_Cont [4] & ((!\vga|V_Cont [2]) # (!\vga|V_Cont [3])))

	.dataa(\vga|V_Cont [4]),
	.datab(\vga|V_Cont [3]),
	.datac(gnd),
	.datad(\vga|V_Cont [2]),
	.cin(gnd),
	.combout(\vga|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan7~0 .lut_mask = 16'h1155;
defparam \vga|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneive_lcell_comb \vga|LessThan4~1 (
// Equation(s):
// \vga|LessThan4~1_combout  = (!\vga|V_Cont [6] & (!\vga|V_Cont [7] & !\vga|V_Cont [8]))

	.dataa(\vga|V_Cont [6]),
	.datab(gnd),
	.datac(\vga|V_Cont [7]),
	.datad(\vga|V_Cont [8]),
	.cin(gnd),
	.combout(\vga|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan4~1 .lut_mask = 16'h0005;
defparam \vga|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N16
cycloneive_lcell_comb \vga|LessThan7~1 (
// Equation(s):
// \vga|LessThan7~1_combout  = (\vga|V_Cont [9] & (((\vga|V_Cont [5]) # (!\vga|LessThan4~1_combout )) # (!\vga|LessThan7~0_combout )))

	.dataa(\vga|V_Cont [9]),
	.datab(\vga|LessThan7~0_combout ),
	.datac(\vga|LessThan4~1_combout ),
	.datad(\vga|V_Cont [5]),
	.cin(gnd),
	.combout(\vga|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan7~1 .lut_mask = 16'hAA2A;
defparam \vga|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N4
cycloneive_lcell_comb \vga|Equal7~3 (
// Equation(s):
// \vga|Equal7~3_combout  = (\vga|H_Cont [0] & (\vga|Equal7~1_combout  & (\vga|Equal7~2_combout  & \vga|Equal7~0_combout )))

	.dataa(\vga|H_Cont [0]),
	.datab(\vga|Equal7~1_combout ),
	.datac(\vga|Equal7~2_combout ),
	.datad(\vga|Equal7~0_combout ),
	.cin(gnd),
	.combout(\vga|Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal7~3 .lut_mask = 16'h8000;
defparam \vga|Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N9
dffeas \vga|V_Cont[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[0] .is_wysiwyg = "true";
defparam \vga|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N10
cycloneive_lcell_comb \vga|V_Cont[1]~12 (
// Equation(s):
// \vga|V_Cont[1]~12_combout  = (\vga|V_Cont [1] & (!\vga|V_Cont[0]~11 )) # (!\vga|V_Cont [1] & ((\vga|V_Cont[0]~11 ) # (GND)))
// \vga|V_Cont[1]~13  = CARRY((!\vga|V_Cont[0]~11 ) # (!\vga|V_Cont [1]))

	.dataa(\vga|V_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[0]~11 ),
	.combout(\vga|V_Cont[1]~12_combout ),
	.cout(\vga|V_Cont[1]~13 ));
// synopsys translate_off
defparam \vga|V_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \vga|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N11
dffeas \vga|V_Cont[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[1] .is_wysiwyg = "true";
defparam \vga|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneive_lcell_comb \vga|V_Cont[2]~14 (
// Equation(s):
// \vga|V_Cont[2]~14_combout  = (\vga|V_Cont [2] & (\vga|V_Cont[1]~13  $ (GND))) # (!\vga|V_Cont [2] & (!\vga|V_Cont[1]~13  & VCC))
// \vga|V_Cont[2]~15  = CARRY((\vga|V_Cont [2] & !\vga|V_Cont[1]~13 ))

	.dataa(\vga|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[1]~13 ),
	.combout(\vga|V_Cont[2]~14_combout ),
	.cout(\vga|V_Cont[2]~15 ));
// synopsys translate_off
defparam \vga|V_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \vga|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N13
dffeas \vga|V_Cont[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[2] .is_wysiwyg = "true";
defparam \vga|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N14
cycloneive_lcell_comb \vga|V_Cont[3]~16 (
// Equation(s):
// \vga|V_Cont[3]~16_combout  = (\vga|V_Cont [3] & (!\vga|V_Cont[2]~15 )) # (!\vga|V_Cont [3] & ((\vga|V_Cont[2]~15 ) # (GND)))
// \vga|V_Cont[3]~17  = CARRY((!\vga|V_Cont[2]~15 ) # (!\vga|V_Cont [3]))

	.dataa(gnd),
	.datab(\vga|V_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[2]~15 ),
	.combout(\vga|V_Cont[3]~16_combout ),
	.cout(\vga|V_Cont[3]~17 ));
// synopsys translate_off
defparam \vga|V_Cont[3]~16 .lut_mask = 16'h3C3F;
defparam \vga|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N15
dffeas \vga|V_Cont[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[3] .is_wysiwyg = "true";
defparam \vga|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneive_lcell_comb \vga|V_Cont[4]~18 (
// Equation(s):
// \vga|V_Cont[4]~18_combout  = (\vga|V_Cont [4] & (\vga|V_Cont[3]~17  $ (GND))) # (!\vga|V_Cont [4] & (!\vga|V_Cont[3]~17  & VCC))
// \vga|V_Cont[4]~19  = CARRY((\vga|V_Cont [4] & !\vga|V_Cont[3]~17 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[3]~17 ),
	.combout(\vga|V_Cont[4]~18_combout ),
	.cout(\vga|V_Cont[4]~19 ));
// synopsys translate_off
defparam \vga|V_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \vga|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N17
dffeas \vga|V_Cont[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[4] .is_wysiwyg = "true";
defparam \vga|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneive_lcell_comb \vga|V_Cont[5]~20 (
// Equation(s):
// \vga|V_Cont[5]~20_combout  = (\vga|V_Cont [5] & (!\vga|V_Cont[4]~19 )) # (!\vga|V_Cont [5] & ((\vga|V_Cont[4]~19 ) # (GND)))
// \vga|V_Cont[5]~21  = CARRY((!\vga|V_Cont[4]~19 ) # (!\vga|V_Cont [5]))

	.dataa(\vga|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[4]~19 ),
	.combout(\vga|V_Cont[5]~20_combout ),
	.cout(\vga|V_Cont[5]~21 ));
// synopsys translate_off
defparam \vga|V_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \vga|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N19
dffeas \vga|V_Cont[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[5] .is_wysiwyg = "true";
defparam \vga|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N20
cycloneive_lcell_comb \vga|V_Cont[6]~22 (
// Equation(s):
// \vga|V_Cont[6]~22_combout  = (\vga|V_Cont [6] & (\vga|V_Cont[5]~21  $ (GND))) # (!\vga|V_Cont [6] & (!\vga|V_Cont[5]~21  & VCC))
// \vga|V_Cont[6]~23  = CARRY((\vga|V_Cont [6] & !\vga|V_Cont[5]~21 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[5]~21 ),
	.combout(\vga|V_Cont[6]~22_combout ),
	.cout(\vga|V_Cont[6]~23 ));
// synopsys translate_off
defparam \vga|V_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \vga|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N21
dffeas \vga|V_Cont[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[6] .is_wysiwyg = "true";
defparam \vga|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N22
cycloneive_lcell_comb \vga|V_Cont[7]~24 (
// Equation(s):
// \vga|V_Cont[7]~24_combout  = (\vga|V_Cont [7] & (!\vga|V_Cont[6]~23 )) # (!\vga|V_Cont [7] & ((\vga|V_Cont[6]~23 ) # (GND)))
// \vga|V_Cont[7]~25  = CARRY((!\vga|V_Cont[6]~23 ) # (!\vga|V_Cont [7]))

	.dataa(\vga|V_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[6]~23 ),
	.combout(\vga|V_Cont[7]~24_combout ),
	.cout(\vga|V_Cont[7]~25 ));
// synopsys translate_off
defparam \vga|V_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \vga|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N23
dffeas \vga|V_Cont[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[7] .is_wysiwyg = "true";
defparam \vga|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneive_lcell_comb \vga|V_Cont[8]~26 (
// Equation(s):
// \vga|V_Cont[8]~26_combout  = (\vga|V_Cont [8] & (\vga|V_Cont[7]~25  $ (GND))) # (!\vga|V_Cont [8] & (!\vga|V_Cont[7]~25  & VCC))
// \vga|V_Cont[8]~27  = CARRY((\vga|V_Cont [8] & !\vga|V_Cont[7]~25 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|V_Cont[7]~25 ),
	.combout(\vga|V_Cont[8]~26_combout ),
	.cout(\vga|V_Cont[8]~27 ));
// synopsys translate_off
defparam \vga|V_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \vga|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N25
dffeas \vga|V_Cont[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[8] .is_wysiwyg = "true";
defparam \vga|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N26
cycloneive_lcell_comb \vga|V_Cont[9]~28 (
// Equation(s):
// \vga|V_Cont[9]~28_combout  = \vga|V_Cont [9] $ (\vga|V_Cont[8]~27 )

	.dataa(\vga|V_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga|V_Cont[8]~27 ),
	.combout(\vga|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga|V_Cont[9]~28 .lut_mask = 16'h5A5A;
defparam \vga|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y22_N27
dffeas \vga|V_Cont[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|V_Cont[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(\vga|LessThan7~1_combout ),
	.sload(gnd),
	.ena(\vga|Equal7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|V_Cont[9] .is_wysiwyg = "true";
defparam \vga|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
cycloneive_lcell_comb \vga|oVGA_V_SYNC~0 (
// Equation(s):
// \vga|oVGA_V_SYNC~0_combout  = (!\vga|V_Cont [2] & (!\vga|V_Cont [3] & !\vga|V_Cont [4]))

	.dataa(\vga|V_Cont [2]),
	.datab(\vga|V_Cont [3]),
	.datac(\vga|V_Cont [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_V_SYNC~0 .lut_mask = 16'h0101;
defparam \vga|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N22
cycloneive_lcell_comb \vga|LessThan4~0 (
// Equation(s):
// \vga|LessThan4~0_combout  = (\vga|oVGA_V_SYNC~0_combout  & ((!\vga|V_Cont [0]) # (!\vga|V_Cont [1])))

	.dataa(\vga|V_Cont [1]),
	.datab(gnd),
	.datac(\vga|V_Cont [0]),
	.datad(\vga|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\vga|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan4~0 .lut_mask = 16'h5F00;
defparam \vga|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
cycloneive_lcell_comb \vga|always0~0 (
// Equation(s):
// \vga|always0~0_combout  = (\vga|V_Cont [9] & (\vga|LessThan4~0_combout  & (\vga|LessThan4~1_combout  & !\vga|V_Cont [5]))) # (!\vga|V_Cont [9] & (((!\vga|LessThan4~0_combout  & \vga|V_Cont [5])) # (!\vga|LessThan4~1_combout )))

	.dataa(\vga|V_Cont [9]),
	.datab(\vga|LessThan4~0_combout ),
	.datac(\vga|LessThan4~1_combout ),
	.datad(\vga|V_Cont [5]),
	.cin(gnd),
	.combout(\vga|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always0~0 .lut_mask = 16'h1585;
defparam \vga|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
cycloneive_lcell_comb \vga|oVGA_R[6]~0 (
// Equation(s):
// \vga|oVGA_R[6]~0_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_R [6] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_R [6]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_R[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_R[6]~0 .lut_mask = 16'hC000;
defparam \vga|oVGA_R[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N11
dffeas \vga|Cur_Color_R[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[13]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_R[7] .is_wysiwyg = "true";
defparam \vga|Cur_Color_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneive_lcell_comb \vga|oVGA_R[7]~1 (
// Equation(s):
// \vga|oVGA_R[7]~1_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_R [7] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_R [7]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_R[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_R[7]~1 .lut_mask = 16'hC000;
defparam \vga|oVGA_R[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N13
dffeas \vga|Cur_Color_R[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[14]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_R[8] .is_wysiwyg = "true";
defparam \vga|Cur_Color_R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneive_lcell_comb \vga|oVGA_R[8]~2 (
// Equation(s):
// \vga|oVGA_R[8]~2_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_R [8] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_R [8]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_R[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_R[8]~2 .lut_mask = 16'hC000;
defparam \vga|oVGA_R[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y22_N29
dffeas \vga|Cur_Color_R[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[15]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_R[9] .is_wysiwyg = "true";
defparam \vga|Cur_Color_R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N6
cycloneive_lcell_comb \vga|oVGA_R[9]~3 (
// Equation(s):
// \vga|oVGA_R[9]~3_combout  = (\vga|always0~1_combout  & (\vga|always0~0_combout  & \vga|Cur_Color_R [9]))

	.dataa(\vga|always0~1_combout ),
	.datab(gnd),
	.datac(\vga|always0~0_combout ),
	.datad(\vga|Cur_Color_R [9]),
	.cin(gnd),
	.combout(\vga|oVGA_R[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_R[9]~3 .lut_mask = 16'hA000;
defparam \vga|oVGA_R[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneive_lcell_comb \vga|Cur_Color_G[6]~feeder (
// Equation(s):
// \vga|Cur_Color_G[6]~feeder_combout  = \SRAM_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\vga|Cur_Color_G[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Cur_Color_G[6]~feeder .lut_mask = 16'hFF00;
defparam \vga|Cur_Color_G[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N23
dffeas \vga|Cur_Color_G[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|Cur_Color_G[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_G[6] .is_wysiwyg = "true";
defparam \vga|Cur_Color_G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneive_lcell_comb \vga|oVGA_G[6]~0 (
// Equation(s):
// \vga|oVGA_G[6]~0_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_G [6] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_G [6]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_G[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_G[6]~0 .lut_mask = 16'hC000;
defparam \vga|oVGA_G[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N27
dffeas \vga|Cur_Color_G[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[9]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_G[7] .is_wysiwyg = "true";
defparam \vga|Cur_Color_G[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneive_lcell_comb \vga|oVGA_G[7]~1 (
// Equation(s):
// \vga|oVGA_G[7]~1_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_G [7] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_G [7]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_G[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_G[7]~1 .lut_mask = 16'hC000;
defparam \vga|oVGA_G[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N17
dffeas \vga|Cur_Color_G[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[10]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_G [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_G[8] .is_wysiwyg = "true";
defparam \vga|Cur_Color_G[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneive_lcell_comb \vga|oVGA_G[8]~2 (
// Equation(s):
// \vga|oVGA_G[8]~2_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_G [8] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_G [8]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_G[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_G[8]~2 .lut_mask = 16'hC000;
defparam \vga|oVGA_G[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N19
dffeas \vga|Cur_Color_G[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[11]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_G [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_G[9] .is_wysiwyg = "true";
defparam \vga|Cur_Color_G[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneive_lcell_comb \vga|oVGA_G[9]~3 (
// Equation(s):
// \vga|oVGA_G[9]~3_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_G [9] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_G [9]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_G[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_G[9]~3 .lut_mask = 16'hC000;
defparam \vga|oVGA_G[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N25
dffeas \vga|Cur_Color_B[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[4]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_B[6] .is_wysiwyg = "true";
defparam \vga|Cur_Color_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneive_lcell_comb \vga|oVGA_B[6]~0 (
// Equation(s):
// \vga|oVGA_B[6]~0_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_B [6] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_B [6]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_B[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_B[6]~0 .lut_mask = 16'hC000;
defparam \vga|oVGA_B[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N15
dffeas \vga|Cur_Color_B[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_B[7] .is_wysiwyg = "true";
defparam \vga|Cur_Color_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
cycloneive_lcell_comb \vga|oVGA_B[7]~1 (
// Equation(s):
// \vga|oVGA_B[7]~1_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_B [7] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_B [7]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_B[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_B[7]~1 .lut_mask = 16'hC000;
defparam \vga|oVGA_B[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N21
dffeas \vga|Cur_Color_B[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[6]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_B[8] .is_wysiwyg = "true";
defparam \vga|Cur_Color_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
cycloneive_lcell_comb \vga|oVGA_B[8]~2 (
// Equation(s):
// \vga|oVGA_B[8]~2_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_B [8] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_B [8]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_B[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_B[8]~2 .lut_mask = 16'hC000;
defparam \vga|oVGA_B[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y22_N7
dffeas \vga|Cur_Color_B[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[7]~input_o ),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|Cur_Color_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|Cur_Color_B[9] .is_wysiwyg = "true";
defparam \vga|Cur_Color_B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneive_lcell_comb \vga|oVGA_B[9]~3 (
// Equation(s):
// \vga|oVGA_B[9]~3_combout  = (\vga|always0~1_combout  & (\vga|Cur_Color_B [9] & \vga|always0~0_combout ))

	.dataa(gnd),
	.datab(\vga|always0~1_combout ),
	.datac(\vga|Cur_Color_B [9]),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_B[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_B[9]~3 .lut_mask = 16'hC000;
defparam \vga|oVGA_B[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \vga|oVGA_H_SYNC~0 (
// Equation(s):
// \vga|oVGA_H_SYNC~0_combout  = (!\vga|H_Cont [5] & (!\vga|H_Cont [8] & (!\vga|H_Cont [9] & \vga|H_Cont [6])))

	.dataa(\vga|H_Cont [5]),
	.datab(\vga|H_Cont [8]),
	.datac(\vga|H_Cont [9]),
	.datad(\vga|H_Cont [6]),
	.cin(gnd),
	.combout(\vga|oVGA_H_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_H_SYNC~0 .lut_mask = 16'h0100;
defparam \vga|oVGA_H_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N0
cycloneive_lcell_comb \vga|oVGA_H_SYNC~1 (
// Equation(s):
// \vga|oVGA_H_SYNC~1_combout  = (\vga|oVGA_H_SYNC~0_combout  & (!\vga|H_Cont [7] & (\vga|Equal7~2_combout  & !\vga|H_Cont [0])))

	.dataa(\vga|oVGA_H_SYNC~0_combout ),
	.datab(\vga|H_Cont [7]),
	.datac(\vga|Equal7~2_combout ),
	.datad(\vga|H_Cont [0]),
	.cin(gnd),
	.combout(\vga|oVGA_H_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_H_SYNC~1 .lut_mask = 16'h0020;
defparam \vga|oVGA_H_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N28
cycloneive_lcell_comb \vga|oVGA_H_SYNC~2 (
// Equation(s):
// \vga|oVGA_H_SYNC~2_combout  = (!\vga|LessThan6~0_combout  & ((\vga|oVGA_H_SYNC~1_combout ) # (\vga|oVGA_H_SYNC~q )))

	.dataa(\vga|LessThan6~0_combout ),
	.datab(\vga|oVGA_H_SYNC~1_combout ),
	.datac(\vga|oVGA_H_SYNC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oVGA_H_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_H_SYNC~2 .lut_mask = 16'h5454;
defparam \vga|oVGA_H_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N29
dffeas \vga|oVGA_H_SYNC (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oVGA_H_SYNC~2_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oVGA_H_SYNC .is_wysiwyg = "true";
defparam \vga|oVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N30
cycloneive_lcell_comb \vga|oVGA_V_SYNC~1 (
// Equation(s):
// \vga|oVGA_V_SYNC~1_combout  = (!\vga|V_Cont [1] & (!\vga|V_Cont [9] & (\vga|V_Cont [0] & \vga|oVGA_V_SYNC~0_combout )))

	.dataa(\vga|V_Cont [1]),
	.datab(\vga|V_Cont [9]),
	.datac(\vga|V_Cont [0]),
	.datad(\vga|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_V_SYNC~1 .lut_mask = 16'h1000;
defparam \vga|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N6
cycloneive_lcell_comb \vga|oVGA_V_SYNC~2 (
// Equation(s):
// \vga|oVGA_V_SYNC~2_combout  = (!\vga|V_Cont [5] & (\vga|Equal7~3_combout  & (\vga|oVGA_V_SYNC~1_combout  & \vga|LessThan4~1_combout )))

	.dataa(\vga|V_Cont [5]),
	.datab(\vga|Equal7~3_combout ),
	.datac(\vga|oVGA_V_SYNC~1_combout ),
	.datad(\vga|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_V_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_V_SYNC~2 .lut_mask = 16'h4000;
defparam \vga|oVGA_V_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N2
cycloneive_lcell_comb \vga|oVGA_V_SYNC~3 (
// Equation(s):
// \vga|oVGA_V_SYNC~3_combout  = (\vga|oVGA_V_SYNC~2_combout ) # ((\vga|oVGA_V_SYNC~q  & ((!\vga|LessThan7~1_combout ) # (!\vga|Equal7~3_combout ))))

	.dataa(\vga|oVGA_V_SYNC~2_combout ),
	.datab(\vga|Equal7~3_combout ),
	.datac(\vga|oVGA_V_SYNC~q ),
	.datad(\vga|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\vga|oVGA_V_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_V_SYNC~3 .lut_mask = 16'hBAFA;
defparam \vga|oVGA_V_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N3
dffeas \vga|oVGA_V_SYNC (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oVGA_V_SYNC~3_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oVGA_V_SYNC .is_wysiwyg = "true";
defparam \vga|oVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N24
cycloneive_lcell_comb \vga|oVGA_BLANK (
// Equation(s):
// \vga|oVGA_BLANK~combout  = (\vga|oVGA_H_SYNC~q  & \vga|oVGA_V_SYNC~q )

	.dataa(\vga|oVGA_H_SYNC~q ),
	.datab(gnd),
	.datac(\vga|oVGA_V_SYNC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \vga|oVGA_BLANK .lut_mask = 16'hA0A0;
defparam \vga|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N6
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = y_walker[0] $ (VCC)
// \Add3~1  = CARRY(y_walker[0])

	.dataa(y_walker[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h55AA;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N18
cycloneive_lcell_comb \addr_reg[2]~97 (
// Equation(s):
// \addr_reg[2]~97_combout  = ((!\state.0010~q  & (\state.0011~q  & !\state.0001~q ))) # (!\KEY[2]~input_o )

	.dataa(\state.0010~q ),
	.datab(\state.0011~q ),
	.datac(\state.0001~q ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\addr_reg[2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~97 .lut_mask = 16'h04FF;
defparam \addr_reg[2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N10
cycloneive_lcell_comb \addr_reg~9 (
// Equation(s):
// \addr_reg~9_combout  = (!\state.0010~q  & !\state.0001~q )

	.dataa(\state.0010~q ),
	.datab(gnd),
	.datac(\state.0001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~9 .lut_mask = 16'h0505;
defparam \addr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N28
cycloneive_lcell_comb \addr_reg[2]~10 (
// Equation(s):
// \addr_reg[2]~10_combout  = (\addr_reg~9_combout  & (\KEY[2]~input_o  & ((\state.0100~q ) # (\state.0011~q ))))

	.dataa(\addr_reg~9_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(\state.0100~q ),
	.datad(\state.0011~q ),
	.cin(gnd),
	.combout(\addr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~10 .lut_mask = 16'h8880;
defparam \addr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N2
cycloneive_lcell_comb \addr_reg[2]~11 (
// Equation(s):
// \addr_reg[2]~11_combout  = (!\addr_reg[2]~10_combout  & ((\state.0000~q ) # (!\KEY[2]~input_o )))

	.dataa(\state.0000~q ),
	.datab(\addr_reg[2]~10_combout ),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\addr_reg[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~11 .lut_mask = 16'h2233;
defparam \addr_reg[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N24
cycloneive_lcell_comb \addr_reg~12 (
// Equation(s):
// \addr_reg~12_combout  = (\addr_reg[2]~97_combout  & (((\SW[0]~input_o ) # (!\addr_reg[2]~11_combout )))) # (!\addr_reg[2]~97_combout  & (y_walker[0] & (\addr_reg[2]~11_combout )))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(y_walker[0]),
	.datac(\addr_reg[2]~11_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~12 .lut_mask = 16'hEA4A;
defparam \addr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N4
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = y_walker[0] $ (VCC)
// \Add2~1  = CARRY(y_walker[0])

	.dataa(y_walker[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N26
cycloneive_lcell_comb \addr_reg~13 (
// Equation(s):
// \addr_reg~13_combout  = (\addr_reg~12_combout  & (((\Add2~0_combout ) # (!\addr_reg[2]~10_combout )))) # (!\addr_reg~12_combout  & (\Add3~0_combout  & ((\addr_reg[2]~10_combout ))))

	.dataa(\Add3~0_combout ),
	.datab(\addr_reg~12_combout ),
	.datac(\Add2~0_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~13 .lut_mask = 16'hE2CC;
defparam \addr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N10
cycloneive_lcell_comb \vga|oCoord_Y[0]~27 (
// Equation(s):
// \vga|oCoord_Y[0]~27_combout  = !\vga|V_Cont [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga|V_Cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|oCoord_Y[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCoord_Y[0]~27 .lut_mask = 16'h0F0F;
defparam \vga|oCoord_Y[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N2
cycloneive_lcell_comb \vga|Add2~0 (
// Equation(s):
// \vga|Add2~0_combout  = \vga|H_Cont [1] $ (VCC)
// \vga|Add2~1  = CARRY(\vga|H_Cont [1])

	.dataa(\vga|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add2~0_combout ),
	.cout(\vga|Add2~1 ));
// synopsys translate_off
defparam \vga|Add2~0 .lut_mask = 16'h55AA;
defparam \vga|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N4
cycloneive_lcell_comb \vga|Add2~2 (
// Equation(s):
// \vga|Add2~2_combout  = (\vga|H_Cont [2] & (!\vga|Add2~1 )) # (!\vga|H_Cont [2] & ((\vga|Add2~1 ) # (GND)))
// \vga|Add2~3  = CARRY((!\vga|Add2~1 ) # (!\vga|H_Cont [2]))

	.dataa(\vga|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~1 ),
	.combout(\vga|Add2~2_combout ),
	.cout(\vga|Add2~3 ));
// synopsys translate_off
defparam \vga|Add2~2 .lut_mask = 16'h5A5F;
defparam \vga|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N6
cycloneive_lcell_comb \vga|Add2~4 (
// Equation(s):
// \vga|Add2~4_combout  = (\vga|H_Cont [3] & (\vga|Add2~3  $ (GND))) # (!\vga|H_Cont [3] & (!\vga|Add2~3  & VCC))
// \vga|Add2~5  = CARRY((\vga|H_Cont [3] & !\vga|Add2~3 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~3 ),
	.combout(\vga|Add2~4_combout ),
	.cout(\vga|Add2~5 ));
// synopsys translate_off
defparam \vga|Add2~4 .lut_mask = 16'hC30C;
defparam \vga|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N8
cycloneive_lcell_comb \vga|Add2~6 (
// Equation(s):
// \vga|Add2~6_combout  = (\vga|H_Cont [4] & (!\vga|Add2~5 )) # (!\vga|H_Cont [4] & ((\vga|Add2~5 ) # (GND)))
// \vga|Add2~7  = CARRY((!\vga|Add2~5 ) # (!\vga|H_Cont [4]))

	.dataa(\vga|H_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~5 ),
	.combout(\vga|Add2~6_combout ),
	.cout(\vga|Add2~7 ));
// synopsys translate_off
defparam \vga|Add2~6 .lut_mask = 16'h5A5F;
defparam \vga|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
cycloneive_lcell_comb \vga|Add2~8 (
// Equation(s):
// \vga|Add2~8_combout  = (\vga|H_Cont [5] & (\vga|Add2~7  $ (GND))) # (!\vga|H_Cont [5] & (!\vga|Add2~7  & VCC))
// \vga|Add2~9  = CARRY((\vga|H_Cont [5] & !\vga|Add2~7 ))

	.dataa(\vga|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~7 ),
	.combout(\vga|Add2~8_combout ),
	.cout(\vga|Add2~9 ));
// synopsys translate_off
defparam \vga|Add2~8 .lut_mask = 16'hA50A;
defparam \vga|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N12
cycloneive_lcell_comb \vga|Add2~10 (
// Equation(s):
// \vga|Add2~10_combout  = (\vga|H_Cont [6] & (!\vga|Add2~9 )) # (!\vga|H_Cont [6] & ((\vga|Add2~9 ) # (GND)))
// \vga|Add2~11  = CARRY((!\vga|Add2~9 ) # (!\vga|H_Cont [6]))

	.dataa(\vga|H_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~9 ),
	.combout(\vga|Add2~10_combout ),
	.cout(\vga|Add2~11 ));
// synopsys translate_off
defparam \vga|Add2~10 .lut_mask = 16'h5A5F;
defparam \vga|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N14
cycloneive_lcell_comb \vga|Add2~12 (
// Equation(s):
// \vga|Add2~12_combout  = (\vga|H_Cont [7] & (\vga|Add2~11  $ (GND))) # (!\vga|H_Cont [7] & (!\vga|Add2~11  & VCC))
// \vga|Add2~13  = CARRY((\vga|H_Cont [7] & !\vga|Add2~11 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~11 ),
	.combout(\vga|Add2~12_combout ),
	.cout(\vga|Add2~13 ));
// synopsys translate_off
defparam \vga|Add2~12 .lut_mask = 16'hC30C;
defparam \vga|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N16
cycloneive_lcell_comb \vga|Add2~14 (
// Equation(s):
// \vga|Add2~14_combout  = (\vga|H_Cont [8] & (!\vga|Add2~13 )) # (!\vga|H_Cont [8] & ((\vga|Add2~13 ) # (GND)))
// \vga|Add2~15  = CARRY((!\vga|Add2~13 ) # (!\vga|H_Cont [8]))

	.dataa(gnd),
	.datab(\vga|H_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~13 ),
	.combout(\vga|Add2~14_combout ),
	.cout(\vga|Add2~15 ));
// synopsys translate_off
defparam \vga|Add2~14 .lut_mask = 16'h3C3F;
defparam \vga|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N18
cycloneive_lcell_comb \vga|Add2~16 (
// Equation(s):
// \vga|Add2~16_combout  = (\vga|H_Cont [9] & (\vga|Add2~15  $ (GND))) # (!\vga|H_Cont [9] & (!\vga|Add2~15  & VCC))
// \vga|Add2~17  = CARRY((\vga|H_Cont [9] & !\vga|Add2~15 ))

	.dataa(gnd),
	.datab(\vga|H_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add2~15 ),
	.combout(\vga|Add2~16_combout ),
	.cout(\vga|Add2~17 ));
// synopsys translate_off
defparam \vga|Add2~16 .lut_mask = 16'hC30C;
defparam \vga|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N20
cycloneive_lcell_comb \vga|Add2~18 (
// Equation(s):
// \vga|Add2~18_combout  = \vga|Add2~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga|Add2~17 ),
	.combout(\vga|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add2~18 .lut_mask = 16'hF0F0;
defparam \vga|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N0
cycloneive_lcell_comb \vga|always1~0 (
// Equation(s):
// \vga|always1~0_combout  = (!\vga|Add2~10_combout  & !\vga|Add2~8_combout )

	.dataa(\vga|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|Add2~8_combout ),
	.cin(gnd),
	.combout(\vga|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~0 .lut_mask = 16'h0055;
defparam \vga|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N26
cycloneive_lcell_comb \vga|always1~1 (
// Equation(s):
// \vga|always1~1_combout  = (\vga|Add2~16_combout  & (((\vga|always1~0_combout  & !\vga|Add2~12_combout )) # (!\vga|Add2~14_combout ))) # (!\vga|Add2~16_combout  & ((\vga|Add2~14_combout ) # ((!\vga|always1~0_combout  & \vga|Add2~12_combout ))))

	.dataa(\vga|Add2~16_combout ),
	.datab(\vga|always1~0_combout ),
	.datac(\vga|Add2~12_combout ),
	.datad(\vga|Add2~14_combout ),
	.cin(gnd),
	.combout(\vga|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~1 .lut_mask = 16'h5DBA;
defparam \vga|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneive_lcell_comb \vga|always1~2 (
// Equation(s):
// \vga|always1~2_combout  = (!\vga|Add2~18_combout  & (\vga|always1~1_combout  & \vga|always0~0_combout ))

	.dataa(\vga|Add2~18_combout ),
	.datab(\vga|always1~1_combout ),
	.datac(gnd),
	.datad(\vga|always0~0_combout ),
	.cin(gnd),
	.combout(\vga|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~2 .lut_mask = 16'h4400;
defparam \vga|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N11
dffeas \vga|oCoord_Y[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[0]~27_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[0] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N22
cycloneive_lcell_comb \addr_reg[2]~15 (
// Equation(s):
// \addr_reg[2]~15_combout  = \state.0000~q  $ (((\state.0101~q ) # ((!\addr_reg[2]~14_combout ) # (!\addr_reg~9_combout ))))

	.dataa(\state.0000~q ),
	.datab(\state.0101~q ),
	.datac(\addr_reg~9_combout ),
	.datad(\addr_reg[2]~14_combout ),
	.cin(gnd),
	.combout(\addr_reg[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~15 .lut_mask = 16'h6555;
defparam \addr_reg[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N4
cycloneive_lcell_comb \addr_reg[2]~16 (
// Equation(s):
// \addr_reg[2]~16_combout  = ((\addr_reg[2]~15_combout  & \KEY[2]~input_o )) # (!\KEY[1]~input_o )

	.dataa(\addr_reg[2]~15_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~16 .lut_mask = 16'h8F8F;
defparam \addr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N28
cycloneive_lcell_comb \addr_reg~17 (
// Equation(s):
// \addr_reg~17_combout  = (\addr_reg[2]~16_combout  & ((\vga|oCoord_Y [0]))) # (!\addr_reg[2]~16_combout  & (\addr_reg~13_combout ))

	.dataa(gnd),
	.datab(\addr_reg~13_combout ),
	.datac(\vga|oCoord_Y [0]),
	.datad(\addr_reg[2]~16_combout ),
	.cin(gnd),
	.combout(\addr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~17 .lut_mask = 16'hF0CC;
defparam \addr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N6
cycloneive_lcell_comb \addr_reg~18 (
// Equation(s):
// \addr_reg~18_combout  = (\state.0101~q  & (((!\sum~q )) # (!data_reg[0]))) # (!\state.0101~q  & (((\state.1111~q ))))

	.dataa(data_reg[0]),
	.datab(\sum~q ),
	.datac(\state.1111~q ),
	.datad(\state.0101~q ),
	.cin(gnd),
	.combout(\addr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~18 .lut_mask = 16'h77F0;
defparam \addr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N16
cycloneive_lcell_comb \addr_reg[2]~19 (
// Equation(s):
// \addr_reg[2]~19_combout  = \state.0000~q  $ (((\addr_reg~18_combout ) # ((!\addr_reg~9_combout ) # (!\addr_reg[2]~14_combout ))))

	.dataa(\addr_reg~18_combout ),
	.datab(\addr_reg[2]~14_combout ),
	.datac(\addr_reg~9_combout ),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\addr_reg[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~19 .lut_mask = 16'h40BF;
defparam \addr_reg[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N14
cycloneive_lcell_comb \addr_reg[2]~98 (
// Equation(s):
// \addr_reg[2]~98_combout  = ((!\KEY[2]~input_o ) # (!\KEY[1]~input_o )) # (!\addr_reg[2]~19_combout )

	.dataa(gnd),
	.datab(\addr_reg[2]~19_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\addr_reg[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~98 .lut_mask = 16'h3FFF;
defparam \addr_reg[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N29
dffeas \addr_reg[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[0] .is_wysiwyg = "true";
defparam \addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N12
cycloneive_lcell_comb \addr_reg~21 (
// Equation(s):
// \addr_reg~21_combout  = (\addr_reg[2]~97_combout  & (((\SW[1]~input_o ) # (!\addr_reg[2]~11_combout )))) # (!\addr_reg[2]~97_combout  & (y_walker[1] & (\addr_reg[2]~11_combout )))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(y_walker[1]),
	.datac(\addr_reg[2]~11_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~21 .lut_mask = 16'hEA4A;
defparam \addr_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N6
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (y_walker[1] & (\Add2~1  & VCC)) # (!y_walker[1] & (!\Add2~1 ))
// \Add2~3  = CARRY((!y_walker[1] & !\Add2~1 ))

	.dataa(gnd),
	.datab(y_walker[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hC303;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N8
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (y_walker[1] & (!\Add3~1 )) # (!y_walker[1] & ((\Add3~1 ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1 ) # (!y_walker[1]))

	.dataa(gnd),
	.datab(y_walker[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h3C3F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N30
cycloneive_lcell_comb \addr_reg~22 (
// Equation(s):
// \addr_reg~22_combout  = (\addr_reg~21_combout  & ((\Add2~2_combout ) # ((!\addr_reg[2]~10_combout )))) # (!\addr_reg~21_combout  & (((\Add3~2_combout  & \addr_reg[2]~10_combout ))))

	.dataa(\addr_reg~21_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add3~2_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~22 .lut_mask = 16'hD8AA;
defparam \addr_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N14
cycloneive_lcell_comb \vga|oCoord_Y[1]~9 (
// Equation(s):
// \vga|oCoord_Y[1]~9_combout  = (\vga|V_Cont [0] & (\vga|V_Cont [1] $ (VCC))) # (!\vga|V_Cont [0] & (\vga|V_Cont [1] & VCC))
// \vga|oCoord_Y[1]~10  = CARRY((\vga|V_Cont [0] & \vga|V_Cont [1]))

	.dataa(\vga|V_Cont [0]),
	.datab(\vga|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|oCoord_Y[1]~9_combout ),
	.cout(\vga|oCoord_Y[1]~10 ));
// synopsys translate_off
defparam \vga|oCoord_Y[1]~9 .lut_mask = 16'h6688;
defparam \vga|oCoord_Y[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N15
dffeas \vga|oCoord_Y[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[1] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N8
cycloneive_lcell_comb \addr_reg~23 (
// Equation(s):
// \addr_reg~23_combout  = (\addr_reg[2]~16_combout  & ((\vga|oCoord_Y [1]))) # (!\addr_reg[2]~16_combout  & (\addr_reg~22_combout ))

	.dataa(gnd),
	.datab(\addr_reg[2]~16_combout ),
	.datac(\addr_reg~22_combout ),
	.datad(\vga|oCoord_Y [1]),
	.cin(gnd),
	.combout(\addr_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~23 .lut_mask = 16'hFC30;
defparam \addr_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N9
dffeas \addr_reg[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_reg~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[1] .is_wysiwyg = "true";
defparam \addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneive_lcell_comb \vga|oCoord_Y[2]~11 (
// Equation(s):
// \vga|oCoord_Y[2]~11_combout  = (\vga|V_Cont [2] & (\vga|oCoord_Y[1]~10  & VCC)) # (!\vga|V_Cont [2] & (!\vga|oCoord_Y[1]~10 ))
// \vga|oCoord_Y[2]~12  = CARRY((!\vga|V_Cont [2] & !\vga|oCoord_Y[1]~10 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_Y[1]~10 ),
	.combout(\vga|oCoord_Y[2]~11_combout ),
	.cout(\vga|oCoord_Y[2]~12 ));
// synopsys translate_off
defparam \vga|oCoord_Y[2]~11 .lut_mask = 16'hC303;
defparam \vga|oCoord_Y[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N17
dffeas \vga|oCoord_Y[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[2] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N8
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (y_walker[2] & (\Add2~3  $ (GND))) # (!y_walker[2] & ((GND) # (!\Add2~3 )))
// \Add2~5  = CARRY((!\Add2~3 ) # (!y_walker[2]))

	.dataa(gnd),
	.datab(y_walker[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hC33F;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N2
cycloneive_lcell_comb \addr_reg~24 (
// Equation(s):
// \addr_reg~24_combout  = (\addr_reg[2]~97_combout  & ((\SW[2]~input_o ) # ((!\addr_reg[2]~11_combout )))) # (!\addr_reg[2]~97_combout  & (((\addr_reg[2]~11_combout  & !y_walker[2]))))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\addr_reg[2]~11_combout ),
	.datad(y_walker[2]),
	.cin(gnd),
	.combout(\addr_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~24 .lut_mask = 16'h8ADA;
defparam \addr_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N10
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (y_walker[2] & (!\Add3~3  & VCC)) # (!y_walker[2] & (\Add3~3  $ (GND)))
// \Add3~5  = CARRY((!y_walker[2] & !\Add3~3 ))

	.dataa(y_walker[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h5A05;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N20
cycloneive_lcell_comb \addr_reg~25 (
// Equation(s):
// \addr_reg~25_combout  = (\addr_reg~24_combout  & ((\Add2~4_combout ) # ((!\addr_reg[2]~10_combout )))) # (!\addr_reg~24_combout  & (((\Add3~4_combout  & \addr_reg[2]~10_combout ))))

	.dataa(\Add2~4_combout ),
	.datab(\addr_reg~24_combout ),
	.datac(\Add3~4_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~25 .lut_mask = 16'hB8CC;
defparam \addr_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N26
cycloneive_lcell_comb \addr_reg~26 (
// Equation(s):
// \addr_reg~26_combout  = (\addr_reg[2]~16_combout  & (\vga|oCoord_Y [2])) # (!\addr_reg[2]~16_combout  & ((\addr_reg~25_combout )))

	.dataa(gnd),
	.datab(\vga|oCoord_Y [2]),
	.datac(\addr_reg~25_combout ),
	.datad(\addr_reg[2]~16_combout ),
	.cin(gnd),
	.combout(\addr_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~26 .lut_mask = 16'hCCF0;
defparam \addr_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N27
dffeas \addr_reg[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[2] .is_wysiwyg = "true";
defparam \addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N18
cycloneive_lcell_comb \vga|oCoord_Y[3]~13 (
// Equation(s):
// \vga|oCoord_Y[3]~13_combout  = (\vga|V_Cont [3] & ((GND) # (!\vga|oCoord_Y[2]~12 ))) # (!\vga|V_Cont [3] & (\vga|oCoord_Y[2]~12  $ (GND)))
// \vga|oCoord_Y[3]~14  = CARRY((\vga|V_Cont [3]) # (!\vga|oCoord_Y[2]~12 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_Y[2]~12 ),
	.combout(\vga|oCoord_Y[3]~13_combout ),
	.cout(\vga|oCoord_Y[3]~14 ));
// synopsys translate_off
defparam \vga|oCoord_Y[3]~13 .lut_mask = 16'h3CCF;
defparam \vga|oCoord_Y[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N19
dffeas \vga|oCoord_Y[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[3] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N10
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (y_walker[3] & (\Add2~5  & VCC)) # (!y_walker[3] & (!\Add2~5 ))
// \Add2~7  = CARRY((!y_walker[3] & !\Add2~5 ))

	.dataa(y_walker[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hA505;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N14
cycloneive_lcell_comb \addr_reg~27 (
// Equation(s):
// \addr_reg~27_combout  = (\addr_reg[2]~11_combout  & ((\addr_reg[2]~97_combout  & ((\SW[3]~input_o ))) # (!\addr_reg[2]~97_combout  & (y_walker[3])))) # (!\addr_reg[2]~11_combout  & (((!\addr_reg[2]~97_combout ))))

	.dataa(y_walker[3]),
	.datab(\addr_reg[2]~11_combout ),
	.datac(\addr_reg[2]~97_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~27 .lut_mask = 16'hCB0B;
defparam \addr_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N12
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (y_walker[3] & (!\Add3~5 )) # (!y_walker[3] & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!y_walker[3]))

	.dataa(y_walker[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N4
cycloneive_lcell_comb \addr_reg~28 (
// Equation(s):
// \addr_reg~28_combout  = (\addr_reg~27_combout  & (((\Add3~6_combout ) # (!\addr_reg[2]~10_combout )))) # (!\addr_reg~27_combout  & (\Add2~6_combout  & ((\addr_reg[2]~10_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\addr_reg~27_combout ),
	.datac(\Add3~6_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~28 .lut_mask = 16'hE2CC;
defparam \addr_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N10
cycloneive_lcell_comb \addr_reg~29 (
// Equation(s):
// \addr_reg~29_combout  = (\addr_reg[2]~16_combout  & (\vga|oCoord_Y [3])) # (!\addr_reg[2]~16_combout  & ((\addr_reg~28_combout )))

	.dataa(\vga|oCoord_Y [3]),
	.datab(\addr_reg[2]~16_combout ),
	.datac(\addr_reg~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~29 .lut_mask = 16'hB8B8;
defparam \addr_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N5
dffeas \addr_reg[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_reg~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[3] .is_wysiwyg = "true";
defparam \addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N12
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (y_walker[4] & ((GND) # (!\Add2~7 ))) # (!y_walker[4] & (\Add2~7  $ (GND)))
// \Add2~9  = CARRY((y_walker[4]) # (!\Add2~7 ))

	.dataa(gnd),
	.datab(y_walker[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h3CCF;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N28
cycloneive_lcell_comb \addr_reg~30 (
// Equation(s):
// \addr_reg~30_combout  = (\addr_reg[2]~97_combout  & (((\SW[4]~input_o )) # (!\addr_reg[2]~11_combout ))) # (!\addr_reg[2]~97_combout  & (\addr_reg[2]~11_combout  & ((y_walker[4]))))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(\addr_reg[2]~11_combout ),
	.datac(\SW[4]~input_o ),
	.datad(y_walker[4]),
	.cin(gnd),
	.combout(\addr_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~30 .lut_mask = 16'hE6A2;
defparam \addr_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N14
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (y_walker[4] & (\Add3~7  $ (GND))) # (!y_walker[4] & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((y_walker[4] & !\Add3~7 ))

	.dataa(gnd),
	.datab(y_walker[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N6
cycloneive_lcell_comb \addr_reg~31 (
// Equation(s):
// \addr_reg~31_combout  = (\addr_reg~30_combout  & ((\Add2~8_combout ) # ((!\addr_reg[2]~10_combout )))) # (!\addr_reg~30_combout  & (((\Add3~8_combout  & \addr_reg[2]~10_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(\addr_reg~30_combout ),
	.datac(\Add3~8_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~31 .lut_mask = 16'hB8CC;
defparam \addr_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N20
cycloneive_lcell_comb \vga|oCoord_Y[4]~15 (
// Equation(s):
// \vga|oCoord_Y[4]~15_combout  = (\vga|V_Cont [4] & (\vga|oCoord_Y[3]~14  & VCC)) # (!\vga|V_Cont [4] & (!\vga|oCoord_Y[3]~14 ))
// \vga|oCoord_Y[4]~16  = CARRY((!\vga|V_Cont [4] & !\vga|oCoord_Y[3]~14 ))

	.dataa(\vga|V_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_Y[3]~14 ),
	.combout(\vga|oCoord_Y[4]~15_combout ),
	.cout(\vga|oCoord_Y[4]~16 ));
// synopsys translate_off
defparam \vga|oCoord_Y[4]~15 .lut_mask = 16'hA505;
defparam \vga|oCoord_Y[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N21
dffeas \vga|oCoord_Y[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[4] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N2
cycloneive_lcell_comb \addr_reg~32 (
// Equation(s):
// \addr_reg~32_combout  = (\addr_reg[2]~16_combout  & ((\vga|oCoord_Y [4]))) # (!\addr_reg[2]~16_combout  & (\addr_reg~31_combout ))

	.dataa(\addr_reg~31_combout ),
	.datab(gnd),
	.datac(\vga|oCoord_Y [4]),
	.datad(\addr_reg[2]~16_combout ),
	.cin(gnd),
	.combout(\addr_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~32 .lut_mask = 16'hF0AA;
defparam \addr_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N3
dffeas \addr_reg[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[4] .is_wysiwyg = "true";
defparam \addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N14
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (y_walker[5] & (\Add2~9  & VCC)) # (!y_walker[5] & (!\Add2~9 ))
// \Add2~11  = CARRY((!y_walker[5] & !\Add2~9 ))

	.dataa(gnd),
	.datab(y_walker[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hC303;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N16
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (y_walker[5] & (!\Add3~9 )) # (!y_walker[5] & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!y_walker[5]))

	.dataa(y_walker[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h5A5F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N28
cycloneive_lcell_comb \addr_reg~33 (
// Equation(s):
// \addr_reg~33_combout  = (\addr_reg[2]~97_combout  & (((\SW[5]~input_o )) # (!\addr_reg[2]~11_combout ))) # (!\addr_reg[2]~97_combout  & (\addr_reg[2]~11_combout  & (y_walker[5])))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(\addr_reg[2]~11_combout ),
	.datac(y_walker[5]),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~33 .lut_mask = 16'hEA62;
defparam \addr_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \addr_reg~34 (
// Equation(s):
// \addr_reg~34_combout  = (\addr_reg~33_combout  & ((\Add2~10_combout ) # ((!\addr_reg[2]~10_combout )))) # (!\addr_reg~33_combout  & (((\Add3~10_combout  & \addr_reg[2]~10_combout ))))

	.dataa(\Add2~10_combout ),
	.datab(\Add3~10_combout ),
	.datac(\addr_reg~33_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~34 .lut_mask = 16'hACF0;
defparam \addr_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N22
cycloneive_lcell_comb \vga|oCoord_Y[5]~17 (
// Equation(s):
// \vga|oCoord_Y[5]~17_combout  = (\vga|V_Cont [5] & (\vga|oCoord_Y[4]~16  $ (GND))) # (!\vga|V_Cont [5] & (!\vga|oCoord_Y[4]~16  & VCC))
// \vga|oCoord_Y[5]~18  = CARRY((\vga|V_Cont [5] & !\vga|oCoord_Y[4]~16 ))

	.dataa(\vga|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_Y[4]~16 ),
	.combout(\vga|oCoord_Y[5]~17_combout ),
	.cout(\vga|oCoord_Y[5]~18 ));
// synopsys translate_off
defparam \vga|oCoord_Y[5]~17 .lut_mask = 16'hA50A;
defparam \vga|oCoord_Y[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N23
dffeas \vga|oCoord_Y[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[5] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N0
cycloneive_lcell_comb \addr_reg~35 (
// Equation(s):
// \addr_reg~35_combout  = (\addr_reg[2]~16_combout  & ((\vga|oCoord_Y [5]))) # (!\addr_reg[2]~16_combout  & (\addr_reg~34_combout ))

	.dataa(gnd),
	.datab(\addr_reg~34_combout ),
	.datac(\vga|oCoord_Y [5]),
	.datad(\addr_reg[2]~16_combout ),
	.cin(gnd),
	.combout(\addr_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~35 .lut_mask = 16'hF0CC;
defparam \addr_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N1
dffeas \addr_reg[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[5] .is_wysiwyg = "true";
defparam \addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N24
cycloneive_lcell_comb \vga|oCoord_Y[6]~19 (
// Equation(s):
// \vga|oCoord_Y[6]~19_combout  = (\vga|V_Cont [6] & (\vga|oCoord_Y[5]~18  & VCC)) # (!\vga|V_Cont [6] & (!\vga|oCoord_Y[5]~18 ))
// \vga|oCoord_Y[6]~20  = CARRY((!\vga|V_Cont [6] & !\vga|oCoord_Y[5]~18 ))

	.dataa(\vga|V_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_Y[5]~18 ),
	.combout(\vga|oCoord_Y[6]~19_combout ),
	.cout(\vga|oCoord_Y[6]~20 ));
// synopsys translate_off
defparam \vga|oCoord_Y[6]~19 .lut_mask = 16'hA505;
defparam \vga|oCoord_Y[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N25
dffeas \vga|oCoord_Y[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[6] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N30
cycloneive_lcell_comb \addr_reg~36 (
// Equation(s):
// \addr_reg~36_combout  = (\addr_reg[2]~97_combout  & (\addr_reg[2]~11_combout  & ((\SW[6]~input_o )))) # (!\addr_reg[2]~97_combout  & (((y_walker[6])) # (!\addr_reg[2]~11_combout )))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(\addr_reg[2]~11_combout ),
	.datac(y_walker[6]),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~36 .lut_mask = 16'hD951;
defparam \addr_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N18
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (y_walker[6] & (\Add3~11  $ (GND))) # (!y_walker[6] & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((y_walker[6] & !\Add3~11 ))

	.dataa(y_walker[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hA50A;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (y_walker[6] & ((GND) # (!\Add2~11 ))) # (!y_walker[6] & (\Add2~11  $ (GND)))
// \Add2~13  = CARRY((y_walker[6]) # (!\Add2~11 ))

	.dataa(y_walker[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h5AAF;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N18
cycloneive_lcell_comb \addr_reg~37 (
// Equation(s):
// \addr_reg~37_combout  = (\addr_reg~36_combout  & ((\Add3~12_combout ) # ((!\addr_reg[2]~10_combout )))) # (!\addr_reg~36_combout  & (((\Add2~12_combout  & \addr_reg[2]~10_combout ))))

	.dataa(\addr_reg~36_combout ),
	.datab(\Add3~12_combout ),
	.datac(\Add2~12_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~37 .lut_mask = 16'hD8AA;
defparam \addr_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N0
cycloneive_lcell_comb \addr_reg~38 (
// Equation(s):
// \addr_reg~38_combout  = (\addr_reg[2]~16_combout  & (\vga|oCoord_Y [6])) # (!\addr_reg[2]~16_combout  & ((\addr_reg~37_combout )))

	.dataa(gnd),
	.datab(\vga|oCoord_Y [6]),
	.datac(\addr_reg[2]~16_combout ),
	.datad(\addr_reg~37_combout ),
	.cin(gnd),
	.combout(\addr_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~38 .lut_mask = 16'hCFC0;
defparam \addr_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N7
dffeas \addr_reg[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_reg~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[6] .is_wysiwyg = "true";
defparam \addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneive_lcell_comb \vga|oCoord_Y[7]~21 (
// Equation(s):
// \vga|oCoord_Y[7]~21_combout  = (\vga|V_Cont [7] & ((GND) # (!\vga|oCoord_Y[6]~20 ))) # (!\vga|V_Cont [7] & (\vga|oCoord_Y[6]~20  $ (GND)))
// \vga|oCoord_Y[7]~22  = CARRY((\vga|V_Cont [7]) # (!\vga|oCoord_Y[6]~20 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_Y[6]~20 ),
	.combout(\vga|oCoord_Y[7]~21_combout ),
	.cout(\vga|oCoord_Y[7]~22 ));
// synopsys translate_off
defparam \vga|oCoord_Y[7]~21 .lut_mask = 16'h3CCF;
defparam \vga|oCoord_Y[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N27
dffeas \vga|oCoord_Y[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[7] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N4
cycloneive_lcell_comb \addr_reg~39 (
// Equation(s):
// \addr_reg~39_combout  = (\addr_reg[2]~97_combout  & (\addr_reg[2]~11_combout  & ((\SW[7]~input_o )))) # (!\addr_reg[2]~97_combout  & (((y_walker[7])) # (!\addr_reg[2]~11_combout )))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(\addr_reg[2]~11_combout ),
	.datac(y_walker[7]),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~39 .lut_mask = 16'hD951;
defparam \addr_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N18
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (y_walker[7] & (\Add2~13  & VCC)) # (!y_walker[7] & (!\Add2~13 ))
// \Add2~15  = CARRY((!y_walker[7] & !\Add2~13 ))

	.dataa(gnd),
	.datab(y_walker[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hC303;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N20
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (y_walker[7] & (!\Add3~13 )) # (!y_walker[7] & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!y_walker[7]))

	.dataa(gnd),
	.datab(y_walker[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h3C3F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N22
cycloneive_lcell_comb \addr_reg~40 (
// Equation(s):
// \addr_reg~40_combout  = (\addr_reg~39_combout  & (((\Add3~14_combout ) # (!\addr_reg[2]~10_combout )))) # (!\addr_reg~39_combout  & (\Add2~14_combout  & ((\addr_reg[2]~10_combout ))))

	.dataa(\addr_reg~39_combout ),
	.datab(\Add2~14_combout ),
	.datac(\Add3~14_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~40 .lut_mask = 16'hE4AA;
defparam \addr_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N30
cycloneive_lcell_comb \addr_reg~41 (
// Equation(s):
// \addr_reg~41_combout  = (\addr_reg[2]~16_combout  & (\vga|oCoord_Y [7])) # (!\addr_reg[2]~16_combout  & ((\addr_reg~40_combout )))

	.dataa(\addr_reg[2]~16_combout ),
	.datab(\vga|oCoord_Y [7]),
	.datac(gnd),
	.datad(\addr_reg~40_combout ),
	.cin(gnd),
	.combout(\addr_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~41 .lut_mask = 16'hDD88;
defparam \addr_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y18_N31
dffeas \addr_reg[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[7] .is_wysiwyg = "true";
defparam \addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N28
cycloneive_lcell_comb \vga|oCoord_Y[8]~23 (
// Equation(s):
// \vga|oCoord_Y[8]~23_combout  = (\vga|V_Cont [8] & (\vga|oCoord_Y[7]~22  & VCC)) # (!\vga|V_Cont [8] & (!\vga|oCoord_Y[7]~22 ))
// \vga|oCoord_Y[8]~24  = CARRY((!\vga|V_Cont [8] & !\vga|oCoord_Y[7]~22 ))

	.dataa(gnd),
	.datab(\vga|V_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_Y[7]~22 ),
	.combout(\vga|oCoord_Y[8]~23_combout ),
	.cout(\vga|oCoord_Y[8]~24 ));
// synopsys translate_off
defparam \vga|oCoord_Y[8]~23 .lut_mask = 16'hC303;
defparam \vga|oCoord_Y[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N29
dffeas \vga|oCoord_Y[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[8]~23_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[8] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N20
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (y_walker[8] & ((GND) # (!\Add2~15 ))) # (!y_walker[8] & (\Add2~15  $ (GND)))
// \Add2~17  = CARRY((y_walker[8]) # (!\Add2~15 ))

	.dataa(gnd),
	.datab(y_walker[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h3CCF;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N0
cycloneive_lcell_comb \addr_reg~42 (
// Equation(s):
// \addr_reg~42_combout  = (\addr_reg[2]~97_combout  & (((\SW[8]~input_o )) # (!\addr_reg[2]~11_combout ))) # (!\addr_reg[2]~97_combout  & (\addr_reg[2]~11_combout  & ((y_walker[8]))))

	.dataa(\addr_reg[2]~97_combout ),
	.datab(\addr_reg[2]~11_combout ),
	.datac(\SW[8]~input_o ),
	.datad(y_walker[8]),
	.cin(gnd),
	.combout(\addr_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~42 .lut_mask = 16'hE6A2;
defparam \addr_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N22
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (y_walker[8] & (\Add3~15  $ (GND))) # (!y_walker[8] & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((y_walker[8] & !\Add3~15 ))

	.dataa(gnd),
	.datab(y_walker[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hC30C;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N2
cycloneive_lcell_comb \addr_reg~43 (
// Equation(s):
// \addr_reg~43_combout  = (\addr_reg~42_combout  & ((\Add2~16_combout ) # ((!\addr_reg[2]~10_combout )))) # (!\addr_reg~42_combout  & (((\Add3~16_combout  & \addr_reg[2]~10_combout ))))

	.dataa(\Add2~16_combout ),
	.datab(\addr_reg~42_combout ),
	.datac(\Add3~16_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~43 .lut_mask = 16'hB8CC;
defparam \addr_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N26
cycloneive_lcell_comb \addr_reg~44 (
// Equation(s):
// \addr_reg~44_combout  = (\addr_reg[2]~16_combout  & (\vga|oCoord_Y [8])) # (!\addr_reg[2]~16_combout  & ((\addr_reg~43_combout )))

	.dataa(gnd),
	.datab(\addr_reg[2]~16_combout ),
	.datac(\vga|oCoord_Y [8]),
	.datad(\addr_reg~43_combout ),
	.cin(gnd),
	.combout(\addr_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~44 .lut_mask = 16'hF3C0;
defparam \addr_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N27
dffeas \addr_reg[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[8] .is_wysiwyg = "true";
defparam \addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N24
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (y_walker[9] & (!\Add3~17 )) # (!y_walker[9] & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!y_walker[9]))

	.dataa(gnd),
	.datab(y_walker[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h3C3F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N0
cycloneive_lcell_comb \addr_reg~45 (
// Equation(s):
// \addr_reg~45_combout  = (\addr_reg[2]~97_combout  & (((\SW[9]~input_o ) # (!\addr_reg[2]~11_combout )))) # (!\addr_reg[2]~97_combout  & (y_walker[9] & ((\addr_reg[2]~11_combout ))))

	.dataa(y_walker[9]),
	.datab(\addr_reg[2]~97_combout ),
	.datac(\SW[9]~input_o ),
	.datad(\addr_reg[2]~11_combout ),
	.cin(gnd),
	.combout(\addr_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~45 .lut_mask = 16'hE2CC;
defparam \addr_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N22
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (y_walker[9] & (\Add2~17  & VCC)) # (!y_walker[9] & (!\Add2~17 ))
// \Add2~19  = CARRY((!y_walker[9] & !\Add2~17 ))

	.dataa(y_walker[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'hA505;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N10
cycloneive_lcell_comb \addr_reg~46 (
// Equation(s):
// \addr_reg~46_combout  = (\addr_reg~45_combout  & (((\Add2~18_combout ) # (!\addr_reg[2]~10_combout )))) # (!\addr_reg~45_combout  & (\Add3~18_combout  & ((\addr_reg[2]~10_combout ))))

	.dataa(\Add3~18_combout ),
	.datab(\addr_reg~45_combout ),
	.datac(\Add2~18_combout ),
	.datad(\addr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\addr_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~46 .lut_mask = 16'hE2CC;
defparam \addr_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N30
cycloneive_lcell_comb \vga|oCoord_Y[9]~25 (
// Equation(s):
// \vga|oCoord_Y[9]~25_combout  = \vga|oCoord_Y[8]~24  $ (\vga|V_Cont [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|V_Cont [9]),
	.cin(\vga|oCoord_Y[8]~24 ),
	.combout(\vga|oCoord_Y[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCoord_Y[9]~25 .lut_mask = 16'h0FF0;
defparam \vga|oCoord_Y[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N31
dffeas \vga|oCoord_Y[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_Y[9]~25_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_Y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_Y[9] .is_wysiwyg = "true";
defparam \vga|oCoord_Y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N24
cycloneive_lcell_comb \addr_reg~47 (
// Equation(s):
// \addr_reg~47_combout  = (\addr_reg[2]~16_combout  & ((\vga|oCoord_Y [9]))) # (!\addr_reg[2]~16_combout  & (\addr_reg~46_combout ))

	.dataa(\addr_reg~46_combout ),
	.datab(\addr_reg[2]~16_combout ),
	.datac(\vga|oCoord_Y [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~47 .lut_mask = 16'hE2E2;
defparam \addr_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y21_N25
dffeas \addr_reg[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[2]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[9] .is_wysiwyg = "true";
defparam \addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N13
dffeas \vga|oCoord_X[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga|H_Cont [0]),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[0] .is_wysiwyg = "true";
defparam \vga|oCoord_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N26
cycloneive_lcell_comb \addr_reg~51 (
// Equation(s):
// \addr_reg~51_combout  = (\state.0101~q  & (x_walker[0])) # (!\state.0101~q  & ((\vga|oCoord_X [0])))

	.dataa(x_walker[0]),
	.datab(gnd),
	.datac(\state.0101~q ),
	.datad(\vga|oCoord_X [0]),
	.cin(gnd),
	.combout(\addr_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~51 .lut_mask = 16'hAFA0;
defparam \addr_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N30
cycloneive_lcell_comb \addr_reg~52 (
// Equation(s):
// \addr_reg~52_combout  = (\addr_reg~50_combout  & ((\addr_reg~18_combout  & (\addr_reg~51_combout )) # (!\addr_reg~18_combout  & ((addr_reg[10])))))

	.dataa(\addr_reg~51_combout ),
	.datab(addr_reg[10]),
	.datac(\addr_reg~18_combout ),
	.datad(\addr_reg~50_combout ),
	.cin(gnd),
	.combout(\addr_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~52 .lut_mask = 16'hAC00;
defparam \addr_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N12
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = x_walker[0] $ (VCC)
// \Add0~1  = CARRY(x_walker[0])

	.dataa(gnd),
	.datab(x_walker[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N24
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = \Add2~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hF0F0;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = x_walker[0] $ (VCC)
// \Add1~1  = CARRY(x_walker[0])

	.dataa(x_walker[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N14
cycloneive_lcell_comb \addr_reg~54 (
// Equation(s):
// \addr_reg~54_combout  = (\state.0010~q  & (((\Add1~0_combout )))) # (!\state.0010~q  & (\Add2~20_combout  & ((\state.0011~q ))))

	.dataa(\state.0010~q ),
	.datab(\Add2~20_combout ),
	.datac(\Add1~0_combout ),
	.datad(\state.0011~q ),
	.cin(gnd),
	.combout(\addr_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~54 .lut_mask = 16'hE4A0;
defparam \addr_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y18_N26
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = !\Add3~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'h0F0F;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N12
cycloneive_lcell_comb \addr_reg~53 (
// Equation(s):
// \addr_reg~53_combout  = (\state.0100~q  & (!\state.0011~q  & (\Add3~20_combout  & \addr_reg~9_combout )))

	.dataa(\state.0100~q ),
	.datab(\state.0011~q ),
	.datac(\Add3~20_combout ),
	.datad(\addr_reg~9_combout ),
	.cin(gnd),
	.combout(\addr_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~53 .lut_mask = 16'h2000;
defparam \addr_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N8
cycloneive_lcell_comb \addr_reg~55 (
// Equation(s):
// \addr_reg~55_combout  = (\addr_reg~53_combout ) # ((\state.0001~q  & (\Add0~0_combout )) # (!\state.0001~q  & ((\addr_reg~54_combout ))))

	.dataa(\Add0~0_combout ),
	.datab(\addr_reg~54_combout ),
	.datac(\state.0001~q ),
	.datad(\addr_reg~53_combout ),
	.cin(gnd),
	.combout(\addr_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~55 .lut_mask = 16'hFFAC;
defparam \addr_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N22
cycloneive_lcell_comb \addr_reg~48 (
// Equation(s):
// \addr_reg~48_combout  = (\SW[10]~input_o  & !\KEY[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[10]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~48 .lut_mask = 16'h00F0;
defparam \addr_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N26
cycloneive_lcell_comb \addr_reg~56 (
// Equation(s):
// \addr_reg~56_combout  = (\addr_reg~48_combout ) # ((\addr_reg~49_combout  & ((\addr_reg~52_combout ) # (\addr_reg~55_combout ))))

	.dataa(\addr_reg~52_combout ),
	.datab(\addr_reg~55_combout ),
	.datac(\addr_reg~48_combout ),
	.datad(\addr_reg~49_combout ),
	.cin(gnd),
	.combout(\addr_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~56 .lut_mask = 16'hFEF0;
defparam \addr_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N4
cycloneive_lcell_comb \addr_reg[10]~feeder (
// Equation(s):
// \addr_reg[10]~feeder_combout  = \addr_reg~56_combout 

	.dataa(\addr_reg~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[10]~feeder .lut_mask = 16'hAAAA;
defparam \addr_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y21_N5
dffeas \addr_reg[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg[10]~feeder_combout ),
	.asdata(\vga|oCoord_X [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[10] .is_wysiwyg = "true";
defparam \addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N10
cycloneive_lcell_comb \addr_reg[15]~57 (
// Equation(s):
// \addr_reg[15]~57_combout  = ((\addr_reg~50_combout  & (\addr_reg~49_combout  & !\state.0101~q ))) # (!\KEY[1]~input_o )

	.dataa(\addr_reg~50_combout ),
	.datab(\addr_reg~49_combout ),
	.datac(\state.0101~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\addr_reg[15]~57_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[15]~57 .lut_mask = 16'h08FF;
defparam \addr_reg[15]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N20
cycloneive_lcell_comb \addr_reg~58 (
// Equation(s):
// \addr_reg~58_combout  = (!\KEY[2]~input_o  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~58 .lut_mask = 16'h0F00;
defparam \addr_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N3
dffeas \vga|oCoord_X[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|Add2~0_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[1] .is_wysiwyg = "true";
defparam \vga|oCoord_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
cycloneive_lcell_comb \addr_reg~59 (
// Equation(s):
// \addr_reg~59_combout  = (\addr_reg[15]~57_combout  & ((\vga|oCoord_X [1]) # ((\SW[11]~input_o  & \addr_reg~58_combout )))) # (!\addr_reg[15]~57_combout  & (\SW[11]~input_o  & (\addr_reg~58_combout )))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\SW[11]~input_o ),
	.datac(\addr_reg~58_combout ),
	.datad(\vga|oCoord_X [1]),
	.cin(gnd),
	.combout(\addr_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~59 .lut_mask = 16'hEAC0;
defparam \addr_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N0
cycloneive_lcell_comb \addr_reg~99 (
// Equation(s):
// \addr_reg~99_combout  = (!\addr_reg[15]~57_combout  & (\KEY[2]~input_o  & (\state.0000~q  & !\addr_reg[15]~63_combout )))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(\state.0000~q ),
	.datad(\addr_reg[15]~63_combout ),
	.cin(gnd),
	.combout(\addr_reg~99_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~99 .lut_mask = 16'h0040;
defparam \addr_reg~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (x_walker[1] & (!\Add1~1 )) # (!x_walker[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!x_walker[1]))

	.dataa(gnd),
	.datab(x_walker[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N20
cycloneive_lcell_comb \addr_reg[15]~60 (
// Equation(s):
// \addr_reg[15]~60_combout  = (\state.0001~q ) # ((!\state.0010~q  & \state.0011~q ))

	.dataa(\state.0010~q ),
	.datab(gnd),
	.datac(\state.0001~q ),
	.datad(\state.0011~q ),
	.cin(gnd),
	.combout(\addr_reg[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[15]~60 .lut_mask = 16'hF5F0;
defparam \addr_reg[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N4
cycloneive_lcell_comb \addr_reg~61 (
// Equation(s):
// \addr_reg~61_combout  = (\addr_reg~9_combout  & (((!\addr_reg[15]~60_combout  & x_walker[1])))) # (!\addr_reg~9_combout  & ((\Add1~2_combout ) # ((\addr_reg[15]~60_combout ))))

	.dataa(\Add1~2_combout ),
	.datab(\addr_reg~9_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(x_walker[1]),
	.cin(gnd),
	.combout(\addr_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~61 .lut_mask = 16'h3E32;
defparam \addr_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N14
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (x_walker[1] & (\Add0~1  & VCC)) # (!x_walker[1] & (!\Add0~1 ))
// \Add0~3  = CARRY((!x_walker[1] & !\Add0~1 ))

	.dataa(gnd),
	.datab(x_walker[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hC303;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N14
cycloneive_lcell_comb \addr_reg~62 (
// Equation(s):
// \addr_reg~62_combout  = (\addr_reg~61_combout  & (((\Add0~2_combout )) # (!\addr_reg[15]~60_combout ))) # (!\addr_reg~61_combout  & (\addr_reg[15]~60_combout  & ((\Add2~20_combout ))))

	.dataa(\addr_reg~61_combout ),
	.datab(\addr_reg[15]~60_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\addr_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~62 .lut_mask = 16'hE6A2;
defparam \addr_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
cycloneive_lcell_comb \addr_reg~64 (
// Equation(s):
// \addr_reg~64_combout  = (\addr_reg~59_combout ) # ((\addr_reg~99_combout  & \addr_reg~62_combout ))

	.dataa(\addr_reg~59_combout ),
	.datab(gnd),
	.datac(\addr_reg~99_combout ),
	.datad(\addr_reg~62_combout ),
	.cin(gnd),
	.combout(\addr_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~64 .lut_mask = 16'hFAAA;
defparam \addr_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y21_N12
cycloneive_lcell_comb \addr_reg[15]~65 (
// Equation(s):
// \addr_reg[15]~65_combout  = (\addr_reg~18_combout ) # (((!\addr_reg[2]~14_combout ) # (!\addr_reg~9_combout )) # (!\sum~0_combout ))

	.dataa(\addr_reg~18_combout ),
	.datab(\sum~0_combout ),
	.datac(\addr_reg~9_combout ),
	.datad(\addr_reg[2]~14_combout ),
	.cin(gnd),
	.combout(\addr_reg[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[15]~65 .lut_mask = 16'hBFFF;
defparam \addr_reg[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N21
dffeas \addr_reg[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[11] .is_wysiwyg = "true";
defparam \addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (x_walker[2] & (!\Add1~3  & VCC)) # (!x_walker[2] & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((!x_walker[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(x_walker[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h3C03;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N24
cycloneive_lcell_comb \addr_reg~67 (
// Equation(s):
// \addr_reg~67_combout  = (\addr_reg~9_combout  & (!x_walker[2] & (!\addr_reg[15]~60_combout ))) # (!\addr_reg~9_combout  & (((\addr_reg[15]~60_combout ) # (\Add1~4_combout ))))

	.dataa(x_walker[2]),
	.datab(\addr_reg~9_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\addr_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~67 .lut_mask = 16'h3734;
defparam \addr_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N16
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (x_walker[2] & (\Add0~3  $ (GND))) # (!x_walker[2] & ((GND) # (!\Add0~3 )))
// \Add0~5  = CARRY((!\Add0~3 ) # (!x_walker[2]))

	.dataa(gnd),
	.datab(x_walker[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC33F;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N30
cycloneive_lcell_comb \addr_reg~68 (
// Equation(s):
// \addr_reg~68_combout  = (\addr_reg~67_combout  & (((\Add0~4_combout ) # (!\addr_reg[15]~60_combout )))) # (!\addr_reg~67_combout  & (\Add2~20_combout  & (\addr_reg[15]~60_combout )))

	.dataa(\addr_reg~67_combout ),
	.datab(\Add2~20_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\addr_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~68 .lut_mask = 16'hEA4A;
defparam \addr_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y22_N5
dffeas \vga|oCoord_X[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|Add2~2_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[2] .is_wysiwyg = "true";
defparam \vga|oCoord_X[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneive_lcell_comb \addr_reg~66 (
// Equation(s):
// \addr_reg~66_combout  = (\addr_reg[15]~57_combout  & ((\vga|oCoord_X [2]) # ((\addr_reg~58_combout  & \SW[12]~input_o )))) # (!\addr_reg[15]~57_combout  & (\addr_reg~58_combout  & ((\SW[12]~input_o ))))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\addr_reg~58_combout ),
	.datac(\vga|oCoord_X [2]),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~66 .lut_mask = 16'hECA0;
defparam \addr_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N14
cycloneive_lcell_comb \addr_reg~69 (
// Equation(s):
// \addr_reg~69_combout  = (\addr_reg~66_combout ) # ((\addr_reg~99_combout  & \addr_reg~68_combout ))

	.dataa(\addr_reg~99_combout ),
	.datab(\addr_reg~68_combout ),
	.datac(\addr_reg~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~69 .lut_mask = 16'hF8F8;
defparam \addr_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N15
dffeas \addr_reg[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[12] .is_wysiwyg = "true";
defparam \addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y22_N7
dffeas \vga|oCoord_X[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|Add2~4_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[3] .is_wysiwyg = "true";
defparam \vga|oCoord_X[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N24
cycloneive_lcell_comb \addr_reg~70 (
// Equation(s):
// \addr_reg~70_combout  = (\addr_reg[15]~57_combout  & ((\vga|oCoord_X [3]) # ((\addr_reg~58_combout  & \SW[13]~input_o )))) # (!\addr_reg[15]~57_combout  & (\addr_reg~58_combout  & ((\SW[13]~input_o ))))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\addr_reg~58_combout ),
	.datac(\vga|oCoord_X [3]),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~70 .lut_mask = 16'hECA0;
defparam \addr_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N18
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (x_walker[3] & (\Add0~5  & VCC)) # (!x_walker[3] & (!\Add0~5 ))
// \Add0~7  = CARRY((!x_walker[3] & !\Add0~5 ))

	.dataa(gnd),
	.datab(x_walker[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC303;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (x_walker[3] & (!\Add1~5 )) # (!x_walker[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!x_walker[3]))

	.dataa(x_walker[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N28
cycloneive_lcell_comb \addr_reg~71 (
// Equation(s):
// \addr_reg~71_combout  = (\addr_reg~9_combout  & (!\addr_reg[15]~60_combout  & (x_walker[3]))) # (!\addr_reg~9_combout  & ((\addr_reg[15]~60_combout ) # ((\Add1~6_combout ))))

	.dataa(\addr_reg~9_combout ),
	.datab(\addr_reg[15]~60_combout ),
	.datac(x_walker[3]),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\addr_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~71 .lut_mask = 16'h7564;
defparam \addr_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N6
cycloneive_lcell_comb \addr_reg~72 (
// Equation(s):
// \addr_reg~72_combout  = (\addr_reg[15]~60_combout  & ((\addr_reg~71_combout  & ((\Add0~6_combout ))) # (!\addr_reg~71_combout  & (\Add2~20_combout )))) # (!\addr_reg[15]~60_combout  & (((\addr_reg~71_combout ))))

	.dataa(\Add2~20_combout ),
	.datab(\Add0~6_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\addr_reg~71_combout ),
	.cin(gnd),
	.combout(\addr_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~72 .lut_mask = 16'hCFA0;
defparam \addr_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N4
cycloneive_lcell_comb \addr_reg~73 (
// Equation(s):
// \addr_reg~73_combout  = (\addr_reg~70_combout ) # ((\addr_reg~99_combout  & \addr_reg~72_combout ))

	.dataa(\addr_reg~70_combout ),
	.datab(\addr_reg~99_combout ),
	.datac(gnd),
	.datad(\addr_reg~72_combout ),
	.cin(gnd),
	.combout(\addr_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~73 .lut_mask = 16'hEEAA;
defparam \addr_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N5
dffeas \addr_reg[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[13] .is_wysiwyg = "true";
defparam \addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N6
cycloneive_lcell_comb \addr_reg~100 (
// Equation(s):
// \addr_reg~100_combout  = (!\addr_reg[15]~57_combout  & (\KEY[2]~input_o  & ((!\KEY[1]~input_o ) # (!\state.0100~q ))))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\state.0100~q ),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~100_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~100 .lut_mask = 16'h1050;
defparam \addr_reg~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y22_N9
dffeas \vga|oCoord_X[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|Add2~6_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[4] .is_wysiwyg = "true";
defparam \vga|oCoord_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N30
cycloneive_lcell_comb \addr_reg~74 (
// Equation(s):
// \addr_reg~74_combout  = (\addr_reg[15]~57_combout  & ((\vga|oCoord_X [4]) # ((\SW[14]~input_o  & \addr_reg~58_combout )))) # (!\addr_reg[15]~57_combout  & (\SW[14]~input_o  & (\addr_reg~58_combout )))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\SW[14]~input_o ),
	.datac(\addr_reg~58_combout ),
	.datad(\vga|oCoord_X [4]),
	.cin(gnd),
	.combout(\addr_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~74 .lut_mask = 16'hEAC0;
defparam \addr_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N20
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (x_walker[4] & ((GND) # (!\Add0~7 ))) # (!x_walker[4] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((x_walker[4]) # (!\Add0~7 ))

	.dataa(x_walker[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h5AAF;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (x_walker[4] & (\Add1~7  $ (GND))) # (!x_walker[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((x_walker[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(x_walker[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N0
cycloneive_lcell_comb \addr_reg~75 (
// Equation(s):
// \addr_reg~75_combout  = (\addr_reg[15]~60_combout  & (!\addr_reg~9_combout )) # (!\addr_reg[15]~60_combout  & ((\addr_reg~9_combout  & ((x_walker[4]))) # (!\addr_reg~9_combout  & (\Add1~8_combout ))))

	.dataa(\addr_reg[15]~60_combout ),
	.datab(\addr_reg~9_combout ),
	.datac(\Add1~8_combout ),
	.datad(x_walker[4]),
	.cin(gnd),
	.combout(\addr_reg~75_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~75 .lut_mask = 16'h7632;
defparam \addr_reg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N8
cycloneive_lcell_comb \addr_reg~76 (
// Equation(s):
// \addr_reg~76_combout  = (\addr_reg[15]~60_combout  & ((\addr_reg~75_combout  & (\Add0~8_combout )) # (!\addr_reg~75_combout  & ((\Add2~20_combout ))))) # (!\addr_reg[15]~60_combout  & (((\addr_reg~75_combout ))))

	.dataa(\Add0~8_combout ),
	.datab(\addr_reg[15]~60_combout ),
	.datac(\addr_reg~75_combout ),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\addr_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~76 .lut_mask = 16'hBCB0;
defparam \addr_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N12
cycloneive_lcell_comb \addr_reg~77 (
// Equation(s):
// \addr_reg~77_combout  = (\addr_reg~74_combout ) # ((\addr_reg~100_combout  & ((\addr_reg~76_combout ) # (!\state.0000~q ))))

	.dataa(\addr_reg~100_combout ),
	.datab(\addr_reg~74_combout ),
	.datac(\addr_reg~76_combout ),
	.datad(\state.0000~q ),
	.cin(gnd),
	.combout(\addr_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~77 .lut_mask = 16'hECEE;
defparam \addr_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y23_N13
dffeas \addr_reg[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[14] .is_wysiwyg = "true";
defparam \addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N0
cycloneive_lcell_comb \vga|oCoord_X[5]~5 (
// Equation(s):
// \vga|oCoord_X[5]~5_combout  = \vga|Add2~8_combout  $ (VCC)
// \vga|oCoord_X[5]~6  = CARRY(\vga|Add2~8_combout )

	.dataa(\vga|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|oCoord_X[5]~5_combout ),
	.cout(\vga|oCoord_X[5]~6 ));
// synopsys translate_off
defparam \vga|oCoord_X[5]~5 .lut_mask = 16'h55AA;
defparam \vga|oCoord_X[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N1
dffeas \vga|oCoord_X[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_X[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[5] .is_wysiwyg = "true";
defparam \vga|oCoord_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N4
cycloneive_lcell_comb \addr_reg~78 (
// Equation(s):
// \addr_reg~78_combout  = (\addr_reg[15]~57_combout  & ((\vga|oCoord_X [5]) # ((\addr_reg~58_combout  & \SW[15]~input_o )))) # (!\addr_reg[15]~57_combout  & (\addr_reg~58_combout  & (\SW[15]~input_o )))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\addr_reg~58_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\vga|oCoord_X [5]),
	.cin(gnd),
	.combout(\addr_reg~78_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~78 .lut_mask = 16'hEAC0;
defparam \addr_reg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N22
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (x_walker[5] & (\Add0~9  & VCC)) # (!x_walker[5] & (!\Add0~9 ))
// \Add0~11  = CARRY((!x_walker[5] & !\Add0~9 ))

	.dataa(x_walker[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'hA505;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (x_walker[5] & (!\Add1~9 )) # (!x_walker[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!x_walker[5]))

	.dataa(x_walker[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N18
cycloneive_lcell_comb \addr_reg~79 (
// Equation(s):
// \addr_reg~79_combout  = (\addr_reg[15]~60_combout  & (((\Add2~20_combout ) # (!\addr_reg~9_combout )))) # (!\addr_reg[15]~60_combout  & (x_walker[5] & (\addr_reg~9_combout )))

	.dataa(x_walker[5]),
	.datab(\addr_reg[15]~60_combout ),
	.datac(\addr_reg~9_combout ),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\addr_reg~79_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~79 .lut_mask = 16'hEC2C;
defparam \addr_reg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N10
cycloneive_lcell_comb \addr_reg~80 (
// Equation(s):
// \addr_reg~80_combout  = (\addr_reg~9_combout  & (((\addr_reg~79_combout )))) # (!\addr_reg~9_combout  & ((\addr_reg~79_combout  & (\Add0~10_combout )) # (!\addr_reg~79_combout  & ((\Add1~10_combout )))))

	.dataa(\Add0~10_combout ),
	.datab(\addr_reg~9_combout ),
	.datac(\Add1~10_combout ),
	.datad(\addr_reg~79_combout ),
	.cin(gnd),
	.combout(\addr_reg~80_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~80 .lut_mask = 16'hEE30;
defparam \addr_reg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N2
cycloneive_lcell_comb \addr_reg~81 (
// Equation(s):
// \addr_reg~81_combout  = (\addr_reg~78_combout ) # ((\addr_reg~80_combout  & \addr_reg~99_combout ))

	.dataa(\addr_reg~78_combout ),
	.datab(gnd),
	.datac(\addr_reg~80_combout ),
	.datad(\addr_reg~99_combout ),
	.cin(gnd),
	.combout(\addr_reg~81_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~81 .lut_mask = 16'hFAAA;
defparam \addr_reg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N3
dffeas \addr_reg[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[15] .is_wysiwyg = "true";
defparam \addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N24
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (x_walker[6] & ((GND) # (!\Add0~11 ))) # (!x_walker[6] & (\Add0~11  $ (GND)))
// \Add0~13  = CARRY((x_walker[6]) # (!\Add0~11 ))

	.dataa(x_walker[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h5AAF;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (x_walker[6] & (\Add1~11  $ (GND))) # (!x_walker[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((x_walker[6] & !\Add1~11 ))

	.dataa(x_walker[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N22
cycloneive_lcell_comb \addr_reg~83 (
// Equation(s):
// \addr_reg~83_combout  = (\addr_reg[15]~60_combout  & (((!\addr_reg~9_combout )))) # (!\addr_reg[15]~60_combout  & ((\addr_reg~9_combout  & (x_walker[6])) # (!\addr_reg~9_combout  & ((\Add1~12_combout )))))

	.dataa(x_walker[6]),
	.datab(\Add1~12_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\addr_reg~9_combout ),
	.cin(gnd),
	.combout(\addr_reg~83_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~83 .lut_mask = 16'h0AFC;
defparam \addr_reg~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N8
cycloneive_lcell_comb \addr_reg~84 (
// Equation(s):
// \addr_reg~84_combout  = (\addr_reg[15]~60_combout  & ((\addr_reg~83_combout  & ((\Add0~12_combout ))) # (!\addr_reg~83_combout  & (\Add2~20_combout )))) # (!\addr_reg[15]~60_combout  & (((\addr_reg~83_combout ))))

	.dataa(\Add2~20_combout ),
	.datab(\Add0~12_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\addr_reg~83_combout ),
	.cin(gnd),
	.combout(\addr_reg~84_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~84 .lut_mask = 16'hCFA0;
defparam \addr_reg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N2
cycloneive_lcell_comb \vga|oCoord_X[6]~7 (
// Equation(s):
// \vga|oCoord_X[6]~7_combout  = (\vga|Add2~10_combout  & (\vga|oCoord_X[5]~6  & VCC)) # (!\vga|Add2~10_combout  & (!\vga|oCoord_X[5]~6 ))
// \vga|oCoord_X[6]~8  = CARRY((!\vga|Add2~10_combout  & !\vga|oCoord_X[5]~6 ))

	.dataa(gnd),
	.datab(\vga|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_X[5]~6 ),
	.combout(\vga|oCoord_X[6]~7_combout ),
	.cout(\vga|oCoord_X[6]~8 ));
// synopsys translate_off
defparam \vga|oCoord_X[6]~7 .lut_mask = 16'hC303;
defparam \vga|oCoord_X[6]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N3
dffeas \vga|oCoord_X[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_X[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[6] .is_wysiwyg = "true";
defparam \vga|oCoord_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N22
cycloneive_lcell_comb \addr_reg~82 (
// Equation(s):
// \addr_reg~82_combout  = (\addr_reg[15]~57_combout  & ((\vga|oCoord_X [6]) # ((\addr_reg~58_combout  & \SW[16]~input_o )))) # (!\addr_reg[15]~57_combout  & (\addr_reg~58_combout  & (\SW[16]~input_o )))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\addr_reg~58_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\vga|oCoord_X [6]),
	.cin(gnd),
	.combout(\addr_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~82 .lut_mask = 16'hEAC0;
defparam \addr_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N28
cycloneive_lcell_comb \addr_reg~85 (
// Equation(s):
// \addr_reg~85_combout  = (\addr_reg~82_combout ) # ((\addr_reg~100_combout  & ((\addr_reg~84_combout ) # (!\state.0000~q ))))

	.dataa(\addr_reg~100_combout ),
	.datab(\state.0000~q ),
	.datac(\addr_reg~84_combout ),
	.datad(\addr_reg~82_combout ),
	.cin(gnd),
	.combout(\addr_reg~85_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~85 .lut_mask = 16'hFFA2;
defparam \addr_reg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N29
dffeas \addr_reg[16] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[16] .is_wysiwyg = "true";
defparam \addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N4
cycloneive_lcell_comb \vga|oCoord_X[7]~9 (
// Equation(s):
// \vga|oCoord_X[7]~9_combout  = (\vga|Add2~12_combout  & (\vga|oCoord_X[6]~8  $ (GND))) # (!\vga|Add2~12_combout  & (!\vga|oCoord_X[6]~8  & VCC))
// \vga|oCoord_X[7]~10  = CARRY((\vga|Add2~12_combout  & !\vga|oCoord_X[6]~8 ))

	.dataa(\vga|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_X[6]~8 ),
	.combout(\vga|oCoord_X[7]~9_combout ),
	.cout(\vga|oCoord_X[7]~10 ));
// synopsys translate_off
defparam \vga|oCoord_X[7]~9 .lut_mask = 16'hA50A;
defparam \vga|oCoord_X[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N5
dffeas \vga|oCoord_X[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_X[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[7] .is_wysiwyg = "true";
defparam \vga|oCoord_X[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N0
cycloneive_lcell_comb \addr_reg~86 (
// Equation(s):
// \addr_reg~86_combout  = (\addr_reg[15]~57_combout  & ((\vga|oCoord_X [7]) # ((\addr_reg~58_combout  & \SW[17]~input_o )))) # (!\addr_reg[15]~57_combout  & (\addr_reg~58_combout  & ((\SW[17]~input_o ))))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\addr_reg~58_combout ),
	.datac(\vga|oCoord_X [7]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\addr_reg~86_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~86 .lut_mask = 16'hECA0;
defparam \addr_reg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N26
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (x_walker[7] & (\Add0~13  & VCC)) # (!x_walker[7] & (!\Add0~13 ))
// \Add0~15  = CARRY((!x_walker[7] & !\Add0~13 ))

	.dataa(x_walker[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hA505;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (x_walker[7] & (!\Add1~13 )) # (!x_walker[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!x_walker[7]))

	.dataa(gnd),
	.datab(x_walker[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N12
cycloneive_lcell_comb \addr_reg~87 (
// Equation(s):
// \addr_reg~87_combout  = (\addr_reg~9_combout  & ((\addr_reg[15]~60_combout  & ((\Add2~20_combout ))) # (!\addr_reg[15]~60_combout  & (x_walker[7])))) # (!\addr_reg~9_combout  & (((\addr_reg[15]~60_combout ))))

	.dataa(x_walker[7]),
	.datab(\addr_reg~9_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\Add2~20_combout ),
	.cin(gnd),
	.combout(\addr_reg~87_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~87 .lut_mask = 16'hF838;
defparam \addr_reg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N2
cycloneive_lcell_comb \addr_reg~88 (
// Equation(s):
// \addr_reg~88_combout  = (\addr_reg~9_combout  & (((\addr_reg~87_combout )))) # (!\addr_reg~9_combout  & ((\addr_reg~87_combout  & (\Add0~14_combout )) # (!\addr_reg~87_combout  & ((\Add1~14_combout )))))

	.dataa(\Add0~14_combout ),
	.datab(\addr_reg~9_combout ),
	.datac(\Add1~14_combout ),
	.datad(\addr_reg~87_combout ),
	.cin(gnd),
	.combout(\addr_reg~88_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~88 .lut_mask = 16'hEE30;
defparam \addr_reg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N10
cycloneive_lcell_comb \addr_reg~89 (
// Equation(s):
// \addr_reg~89_combout  = (\addr_reg~86_combout ) # ((\addr_reg~99_combout  & \addr_reg~88_combout ))

	.dataa(gnd),
	.datab(\addr_reg~99_combout ),
	.datac(\addr_reg~86_combout ),
	.datad(\addr_reg~88_combout ),
	.cin(gnd),
	.combout(\addr_reg~89_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~89 .lut_mask = 16'hFCF0;
defparam \addr_reg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y23_N11
dffeas \addr_reg[17] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[17] .is_wysiwyg = "true";
defparam \addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N6
cycloneive_lcell_comb \vga|oCoord_X[8]~11 (
// Equation(s):
// \vga|oCoord_X[8]~11_combout  = (\vga|Add2~14_combout  & (\vga|oCoord_X[7]~10  & VCC)) # (!\vga|Add2~14_combout  & (!\vga|oCoord_X[7]~10 ))
// \vga|oCoord_X[8]~12  = CARRY((!\vga|Add2~14_combout  & !\vga|oCoord_X[7]~10 ))

	.dataa(\vga|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|oCoord_X[7]~10 ),
	.combout(\vga|oCoord_X[8]~11_combout ),
	.cout(\vga|oCoord_X[8]~12 ));
// synopsys translate_off
defparam \vga|oCoord_X[8]~11 .lut_mask = 16'hA505;
defparam \vga|oCoord_X[8]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N7
dffeas \vga|oCoord_X[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_X[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[8] .is_wysiwyg = "true";
defparam \vga|oCoord_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N28
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (x_walker[8] & ((GND) # (!\Add0~15 ))) # (!x_walker[8] & (\Add0~15  $ (GND)))
// \Add0~17  = CARRY((x_walker[8]) # (!\Add0~15 ))

	.dataa(gnd),
	.datab(x_walker[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h3CCF;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (x_walker[8] & (\Add1~15  $ (GND))) # (!x_walker[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((x_walker[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(x_walker[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N20
cycloneive_lcell_comb \addr_reg~91 (
// Equation(s):
// \addr_reg~91_combout  = (\addr_reg~9_combout  & (((\addr_reg[15]~60_combout )))) # (!\addr_reg~9_combout  & ((\addr_reg[15]~60_combout  & (\Add0~16_combout )) # (!\addr_reg[15]~60_combout  & ((\Add1~16_combout )))))

	.dataa(\addr_reg~9_combout ),
	.datab(\Add0~16_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\addr_reg~91_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~91 .lut_mask = 16'hE5E0;
defparam \addr_reg~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y21_N2
cycloneive_lcell_comb \addr_reg[19]~90 (
// Equation(s):
// \addr_reg[19]~90_combout  = (!\state.0010~q  & (!\state.0001~q  & ((\state.0011~q ) # (!\state.0100~q ))))

	.dataa(\state.0010~q ),
	.datab(\state.0011~q ),
	.datac(\state.0001~q ),
	.datad(\state.0100~q ),
	.cin(gnd),
	.combout(\addr_reg[19]~90_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[19]~90 .lut_mask = 16'h0405;
defparam \addr_reg[19]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N30
cycloneive_lcell_comb \addr_reg~92 (
// Equation(s):
// \addr_reg~92_combout  = (\addr_reg~91_combout  & ((\Add2~20_combout ) # ((!\addr_reg[19]~90_combout )))) # (!\addr_reg~91_combout  & (((x_walker[8] & \addr_reg[19]~90_combout ))))

	.dataa(\Add2~20_combout ),
	.datab(\addr_reg~91_combout ),
	.datac(x_walker[8]),
	.datad(\addr_reg[19]~90_combout ),
	.cin(gnd),
	.combout(\addr_reg~92_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~92 .lut_mask = 16'hB8CC;
defparam \addr_reg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneive_lcell_comb \addr_reg~93 (
// Equation(s):
// \addr_reg~93_combout  = (\addr_reg[15]~57_combout  & (\vga|oCoord_X [8])) # (!\addr_reg[15]~57_combout  & (((\addr_reg~92_combout  & \addr_reg~49_combout ))))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\vga|oCoord_X [8]),
	.datac(\addr_reg~92_combout ),
	.datad(\addr_reg~49_combout ),
	.cin(gnd),
	.combout(\addr_reg~93_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~93 .lut_mask = 16'hD888;
defparam \addr_reg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N29
dffeas \addr_reg[18] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[18] .is_wysiwyg = "true";
defparam \addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N30
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = \Add0~17  $ (!x_walker[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(x_walker[9]),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'hF00F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = \Add1~17  $ (x_walker[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(x_walker[9]),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h0FF0;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N24
cycloneive_lcell_comb \addr_reg~94 (
// Equation(s):
// \addr_reg~94_combout  = (\addr_reg~9_combout  & (((\addr_reg[15]~60_combout )))) # (!\addr_reg~9_combout  & ((\addr_reg[15]~60_combout  & (\Add0~18_combout )) # (!\addr_reg[15]~60_combout  & ((\Add1~18_combout )))))

	.dataa(\addr_reg~9_combout ),
	.datab(\Add0~18_combout ),
	.datac(\addr_reg[15]~60_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\addr_reg~94_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~94 .lut_mask = 16'hE5E0;
defparam \addr_reg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N26
cycloneive_lcell_comb \addr_reg~95 (
// Equation(s):
// \addr_reg~95_combout  = (\addr_reg[19]~90_combout  & ((\addr_reg~94_combout  & ((\Add2~20_combout ))) # (!\addr_reg~94_combout  & (x_walker[9])))) # (!\addr_reg[19]~90_combout  & (((\addr_reg~94_combout ))))

	.dataa(\addr_reg[19]~90_combout ),
	.datab(x_walker[9]),
	.datac(\Add2~20_combout ),
	.datad(\addr_reg~94_combout ),
	.cin(gnd),
	.combout(\addr_reg~95_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~95 .lut_mask = 16'hF588;
defparam \addr_reg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneive_lcell_comb \vga|oCoord_X[9]~13 (
// Equation(s):
// \vga|oCoord_X[9]~13_combout  = \vga|oCoord_X[8]~12  $ (\vga|Add2~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|Add2~16_combout ),
	.cin(\vga|oCoord_X[8]~12 ),
	.combout(\vga|oCoord_X[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga|oCoord_X[9]~13 .lut_mask = 16'h0FF0;
defparam \vga|oCoord_X[9]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y22_N9
dffeas \vga|oCoord_X[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|oCoord_X[9]~13_combout ),
	.asdata(vcc),
	.clrn(!\RST_N~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|oCoord_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|oCoord_X[9] .is_wysiwyg = "true";
defparam \vga|oCoord_X[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneive_lcell_comb \addr_reg~96 (
// Equation(s):
// \addr_reg~96_combout  = (\addr_reg[15]~57_combout  & (((\vga|oCoord_X [9])))) # (!\addr_reg[15]~57_combout  & (\addr_reg~49_combout  & (\addr_reg~95_combout )))

	.dataa(\addr_reg[15]~57_combout ),
	.datab(\addr_reg~49_combout ),
	.datac(\addr_reg~95_combout ),
	.datad(\vga|oCoord_X [9]),
	.cin(gnd),
	.combout(\addr_reg~96_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg~96 .lut_mask = 16'hEA40;
defparam \addr_reg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y22_N19
dffeas \addr_reg[19] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_reg~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[15]~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[19] .is_wysiwyg = "true";
defparam \addr_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
