
optiboot_atmega168.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00003fc0  00000254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000001c0  00003e00  00003e00  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  00003ffe  00003ffe  00000254  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .stab         00000cfc  00000000  00000000  00000258  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ea7  00000000  00000000  00000f54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00001dfb  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00003e00 <main>:
    3e00:	11 24       	eor	r1, r1
    3e02:	84 b7       	in	r24, 0x34	; 52
    3e04:	14 be       	out	0x34, r1	; 52
    3e06:	98 2f       	mov	r25, r24
    3e08:	9d 70       	andi	r25, 0x0D	; 13
    3e0a:	09 f0       	breq	.+2      	; 0x3e0e <main+0xe>
    3e0c:	d3 d0       	rcall	.+422    	; 0x3fb4 <appStart>
    3e0e:	85 e0       	ldi	r24, 0x05	; 5
    3e10:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
    3e14:	82 e0       	ldi	r24, 0x02	; 2
    3e16:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    3e1a:	88 e1       	ldi	r24, 0x18	; 24
    3e1c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    3e20:	86 e0       	ldi	r24, 0x06	; 6
    3e22:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
    3e26:	88 e0       	ldi	r24, 0x08	; 8
    3e28:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    3e2c:	8e e0       	ldi	r24, 0x0E	; 14
    3e2e:	ad d0       	rcall	.+346    	; 0x3f8a <watchdogConfig>
    3e30:	25 9a       	sbi	0x04, 5	; 4
    3e32:	86 e0       	ldi	r24, 0x06	; 6
    3e34:	28 e1       	ldi	r18, 0x18	; 24
    3e36:	3e ef       	ldi	r19, 0xFE	; 254
    3e38:	91 e0       	ldi	r25, 0x01	; 1
    3e3a:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    3e3e:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    3e42:	96 bb       	out	0x16, r25	; 22
    3e44:	b0 9b       	sbis	0x16, 0	; 22
    3e46:	fe cf       	rjmp	.-4      	; 0x3e44 <main+0x44>
    3e48:	1d 9a       	sbi	0x03, 5	; 3
    3e4a:	a8 95       	wdr
    3e4c:	81 50       	subi	r24, 0x01	; 1
    3e4e:	a9 f7       	brne	.-22     	; 0x3e3a <main+0x3a>
    3e50:	c0 e0       	ldi	r28, 0x00	; 0
    3e52:	d0 e0       	ldi	r29, 0x00	; 0
    3e54:	93 e0       	ldi	r25, 0x03	; 3
    3e56:	f9 2e       	mov	r15, r25
    3e58:	ee 24       	eor	r14, r14
    3e5a:	e3 94       	inc	r14
    3e5c:	25 e0       	ldi	r18, 0x05	; 5
    3e5e:	d2 2e       	mov	r13, r18
    3e60:	31 e1       	ldi	r19, 0x11	; 17
    3e62:	c3 2e       	mov	r12, r19
    3e64:	86 d0       	rcall	.+268    	; 0x3f72 <getch>
    3e66:	81 34       	cpi	r24, 0x41	; 65
    3e68:	81 f4       	brne	.+32     	; 0x3e8a <main+0x8a>
    3e6a:	83 d0       	rcall	.+262    	; 0x3f72 <getch>
    3e6c:	18 2f       	mov	r17, r24
    3e6e:	93 d0       	rcall	.+294    	; 0x3f96 <verifySpace>
    3e70:	12 38       	cpi	r17, 0x82	; 130
    3e72:	29 f4       	brne	.+10     	; 0x3e7e <main+0x7e>
    3e74:	82 e0       	ldi	r24, 0x02	; 2
    3e76:	76 d0       	rcall	.+236    	; 0x3f64 <putch>
    3e78:	80 e1       	ldi	r24, 0x10	; 16
    3e7a:	74 d0       	rcall	.+232    	; 0x3f64 <putch>
    3e7c:	f3 cf       	rjmp	.-26     	; 0x3e64 <main+0x64>
    3e7e:	11 38       	cpi	r17, 0x81	; 129
    3e80:	11 f4       	brne	.+4      	; 0x3e86 <main+0x86>
    3e82:	86 e0       	ldi	r24, 0x06	; 6
    3e84:	f8 cf       	rjmp	.-16     	; 0x3e76 <main+0x76>
    3e86:	83 e0       	ldi	r24, 0x03	; 3
    3e88:	f6 cf       	rjmp	.-20     	; 0x3e76 <main+0x76>
    3e8a:	82 34       	cpi	r24, 0x42	; 66
    3e8c:	19 f4       	brne	.+6      	; 0x3e94 <main+0x94>
    3e8e:	84 e1       	ldi	r24, 0x14	; 20
    3e90:	8a d0       	rcall	.+276    	; 0x3fa6 <getNch>
    3e92:	f2 cf       	rjmp	.-28     	; 0x3e78 <main+0x78>
    3e94:	85 34       	cpi	r24, 0x45	; 69
    3e96:	11 f4       	brne	.+4      	; 0x3e9c <main+0x9c>
    3e98:	85 e0       	ldi	r24, 0x05	; 5
    3e9a:	fa cf       	rjmp	.-12     	; 0x3e90 <main+0x90>
    3e9c:	85 35       	cpi	r24, 0x55	; 85
    3e9e:	49 f4       	brne	.+18     	; 0x3eb2 <main+0xb2>
    3ea0:	68 d0       	rcall	.+208    	; 0x3f72 <getch>
    3ea2:	c8 2f       	mov	r28, r24
    3ea4:	d0 e0       	ldi	r29, 0x00	; 0
    3ea6:	65 d0       	rcall	.+202    	; 0x3f72 <getch>
    3ea8:	d8 2b       	or	r29, r24
    3eaa:	cc 0f       	add	r28, r28
    3eac:	dd 1f       	adc	r29, r29
    3eae:	73 d0       	rcall	.+230    	; 0x3f96 <verifySpace>
    3eb0:	e3 cf       	rjmp	.-58     	; 0x3e78 <main+0x78>
    3eb2:	86 35       	cpi	r24, 0x56	; 86
    3eb4:	21 f4       	brne	.+8      	; 0x3ebe <main+0xbe>
    3eb6:	84 e0       	ldi	r24, 0x04	; 4
    3eb8:	76 d0       	rcall	.+236    	; 0x3fa6 <getNch>
    3eba:	80 e0       	ldi	r24, 0x00	; 0
    3ebc:	dc cf       	rjmp	.-72     	; 0x3e76 <main+0x76>
    3ebe:	84 36       	cpi	r24, 0x64	; 100
    3ec0:	09 f0       	breq	.+2      	; 0x3ec4 <main+0xc4>
    3ec2:	32 c0       	rjmp	.+100    	; 0x3f28 <main+0x128>
    3ec4:	56 d0       	rcall	.+172    	; 0x3f72 <getch>
    3ec6:	55 d0       	rcall	.+170    	; 0x3f72 <getch>
    3ec8:	b8 2e       	mov	r11, r24
    3eca:	53 d0       	rcall	.+166    	; 0x3f72 <getch>
    3ecc:	a8 2e       	mov	r10, r24
    3ece:	00 e0       	ldi	r16, 0x00	; 0
    3ed0:	11 e0       	ldi	r17, 0x01	; 1
    3ed2:	4f d0       	rcall	.+158    	; 0x3f72 <getch>
    3ed4:	f8 01       	movw	r30, r16
    3ed6:	81 93       	st	Z+, r24
    3ed8:	8f 01       	movw	r16, r30
    3eda:	be 12       	cpse	r11, r30
    3edc:	fa cf       	rjmp	.-12     	; 0x3ed2 <main+0xd2>
    3ede:	5b d0       	rcall	.+182    	; 0x3f96 <verifySpace>
    3ee0:	f5 e4       	ldi	r31, 0x45	; 69
    3ee2:	af 12       	cpse	r10, r31
    3ee4:	01 c0       	rjmp	.+2      	; 0x3ee8 <main+0xe8>
    3ee6:	ff cf       	rjmp	.-2      	; 0x3ee6 <main+0xe6>
    3ee8:	fe 01       	movw	r30, r28
    3eea:	f7 be       	out	0x37, r15	; 55
    3eec:	e8 95       	spm
    3eee:	07 b6       	in	r0, 0x37	; 55
    3ef0:	00 fc       	sbrc	r0, 0
    3ef2:	fd cf       	rjmp	.-6      	; 0x3eee <main+0xee>
    3ef4:	fe 01       	movw	r30, r28
    3ef6:	a0 e0       	ldi	r26, 0x00	; 0
    3ef8:	b1 e0       	ldi	r27, 0x01	; 1
    3efa:	8c 91       	ld	r24, X
    3efc:	11 96       	adiw	r26, 0x01	; 1
    3efe:	2c 91       	ld	r18, X
    3f00:	11 97       	sbiw	r26, 0x01	; 1
    3f02:	90 e0       	ldi	r25, 0x00	; 0
    3f04:	92 2b       	or	r25, r18
    3f06:	0c 01       	movw	r0, r24
    3f08:	e7 be       	out	0x37, r14	; 55
    3f0a:	e8 95       	spm
    3f0c:	11 24       	eor	r1, r1
    3f0e:	32 96       	adiw	r30, 0x02	; 2
    3f10:	12 96       	adiw	r26, 0x02	; 2
    3f12:	ba 12       	cpse	r11, r26
    3f14:	f2 cf       	rjmp	.-28     	; 0x3efa <main+0xfa>
    3f16:	fe 01       	movw	r30, r28
    3f18:	d7 be       	out	0x37, r13	; 55
    3f1a:	e8 95       	spm
    3f1c:	07 b6       	in	r0, 0x37	; 55
    3f1e:	00 fc       	sbrc	r0, 0
    3f20:	fd cf       	rjmp	.-6      	; 0x3f1c <main+0x11c>
    3f22:	c7 be       	out	0x37, r12	; 55
    3f24:	e8 95       	spm
    3f26:	a8 cf       	rjmp	.-176    	; 0x3e78 <main+0x78>
    3f28:	84 37       	cpi	r24, 0x74	; 116
    3f2a:	71 f4       	brne	.+28     	; 0x3f48 <main+0x148>
    3f2c:	22 d0       	rcall	.+68     	; 0x3f72 <getch>
    3f2e:	21 d0       	rcall	.+66     	; 0x3f72 <getch>
    3f30:	b8 2e       	mov	r11, r24
    3f32:	1f d0       	rcall	.+62     	; 0x3f72 <getch>
    3f34:	30 d0       	rcall	.+96     	; 0x3f96 <verifySpace>
    3f36:	8e 01       	movw	r16, r28
    3f38:	f8 01       	movw	r30, r16
    3f3a:	85 91       	lpm	r24, Z+
    3f3c:	8f 01       	movw	r16, r30
    3f3e:	12 d0       	rcall	.+36     	; 0x3f64 <putch>
    3f40:	ba 94       	dec	r11
    3f42:	b1 10       	cpse	r11, r1
    3f44:	f9 cf       	rjmp	.-14     	; 0x3f38 <main+0x138>
    3f46:	98 cf       	rjmp	.-208    	; 0x3e78 <main+0x78>
    3f48:	85 37       	cpi	r24, 0x75	; 117
    3f4a:	31 f4       	brne	.+12     	; 0x3f58 <main+0x158>
    3f4c:	24 d0       	rcall	.+72     	; 0x3f96 <verifySpace>
    3f4e:	8e e1       	ldi	r24, 0x1E	; 30
    3f50:	09 d0       	rcall	.+18     	; 0x3f64 <putch>
    3f52:	84 e9       	ldi	r24, 0x94	; 148
    3f54:	07 d0       	rcall	.+14     	; 0x3f64 <putch>
    3f56:	95 cf       	rjmp	.-214    	; 0x3e82 <main+0x82>
    3f58:	81 35       	cpi	r24, 0x51	; 81
    3f5a:	09 f0       	breq	.+2      	; 0x3f5e <main+0x15e>
    3f5c:	a8 cf       	rjmp	.-176    	; 0x3eae <main+0xae>
    3f5e:	88 e0       	ldi	r24, 0x08	; 8
    3f60:	14 d0       	rcall	.+40     	; 0x3f8a <watchdogConfig>
    3f62:	a5 cf       	rjmp	.-182    	; 0x3eae <main+0xae>

00003f64 <putch>:
  }
}

void putch(char ch) {
#ifndef SOFT_UART
  while (!(UART_SRA & _BV(UDRE0)));
    3f64:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    3f68:	95 ff       	sbrs	r25, 5
    3f6a:	fc cf       	rjmp	.-8      	; 0x3f64 <putch>
  UART_UDR = ch;
    3f6c:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    3f70:	08 95       	ret

00003f72 <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UART_SRA & _BV(RXC0)))
    3f72:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    3f76:	87 ff       	sbrs	r24, 7
    3f78:	fc cf       	rjmp	.-8      	; 0x3f72 <getch>
    ;
  if (!(UART_SRA & _BV(FE0))) {
    3f7a:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    3f7e:	84 fd       	sbrc	r24, 4
    3f80:	01 c0       	rjmp	.+2      	; 0x3f84 <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    3f82:	a8 95       	wdr
  ch = UART_UDR;
    3f84:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
}
    3f88:	08 95       	ret

00003f8a <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    3f8a:	e0 e6       	ldi	r30, 0x60	; 96
    3f8c:	f0 e0       	ldi	r31, 0x00	; 0
    3f8e:	98 e1       	ldi	r25, 0x18	; 24
    3f90:	90 83       	st	Z, r25
  WDTCSR = x;
    3f92:	80 83       	st	Z, r24
    3f94:	08 95       	ret

00003f96 <verifySpace>:
  if (getch() != CRC_EOP) {
    3f96:	ed df       	rcall	.-38     	; 0x3f72 <getch>
    3f98:	80 32       	cpi	r24, 0x20	; 32
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    3f9a:	19 f0       	breq	.+6      	; 0x3fa2 <verifySpace+0xc>
    3f9c:	88 e0       	ldi	r24, 0x08	; 8
    3f9e:	f5 df       	rcall	.-22     	; 0x3f8a <watchdogConfig>
  putch(STK_INSYNC);
    3fa0:	ff cf       	rjmp	.-2      	; 0x3fa0 <verifySpace+0xa>
    3fa2:	84 e1       	ldi	r24, 0x14	; 20
    3fa4:	df cf       	rjmp	.-66     	; 0x3f64 <putch>

00003fa6 <getNch>:
void getNch(uint8_t count) {
    3fa6:	cf 93       	push	r28
    3fa8:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    3faa:	e3 df       	rcall	.-58     	; 0x3f72 <getch>
    3fac:	c1 50       	subi	r28, 0x01	; 1
}
    3fae:	e9 f7       	brne	.-6      	; 0x3faa <getNch+0x4>
  verifySpace();
    3fb0:	cf 91       	pop	r28
    3fb2:	f1 cf       	rjmp	.-30     	; 0x3f96 <verifySpace>

00003fb4 <appStart>:

void appStart(uint8_t rstFlags) {
  // save the reset flags in the designated register
  //  This can be saved in a main program by putting code in .init0 (which
  //  executes before normal c init code) to save R2 to a global variable.
  __asm__ __volatile__ ("mov r2, %0\n" :: "r" (rstFlags));
    3fb4:	28 2e       	mov	r2, r24

  watchdogConfig(WATCHDOG_OFF);
    3fb6:	80 e0       	ldi	r24, 0x00	; 0
    3fb8:	e8 df       	rcall	.-48     	; 0x3f8a <watchdogConfig>
    3fba:	e0 e0       	ldi	r30, 0x00	; 0
  // Note that appstart_vec is defined so that this works with either
  // real or virtual boot partitions.
  __asm__ __volatile__ (
    3fbc:	ff 27       	eor	r31, r31
    3fbe:	09 94       	ijmp
