0.6
2018.2
Jun 14 2018
20:41:02
D:/study/verilog/second/CPU/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/study/verilog/second/CPU/mips_cpu/mips_cpu.srcs/sim_1/new/detail_tb.v,1663075408,verilog,,,,detail_tb,,,,,,,,
D:/study/verilog/second/CPU/verilog/arithmetic/Adder.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v,,Adder,,,,,,,,
D:/study/verilog/second/CPU/verilog/arithmetic/Comparator.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/io/Counter.v,,Comparator,,,,,,,,
D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v,1663078333,verilog,,D:/study/verilog/second/CPU/verilog/arithmetic/Subtractor.v,,Shifter_32_bit,,,,,,,,
D:/study/verilog/second/CPU/verilog/arithmetic/Subtractor.v,1663077502,verilog,,D:/study/verilog/second/CPU/verilog/gates/XOR_GATE_BUS.v,,Subtractor,,,,,,,,
D:/study/verilog/second/CPU/verilog/circuit/CPU.v,1663084420,verilog,,D:/study/verilog/second/CPU/verilog/arithmetic/Comparator.v,,CPU,,,,,,,,
D:/study/verilog/second/CPU/verilog/circuit/alu.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/circuit/controlcompute.v,,alu,,,,,,,,
D:/study/verilog/second/CPU/verilog/circuit/controlcompute.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/circuit/controller.v,,controlcompute,,,,,,,,
D:/study/verilog/second/CPU/verilog/circuit/controller.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/circuit/controlsignal.v,,controller,,,,,,,,
D:/study/verilog/second/CPU/verilog/circuit/controlsignal.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/io/decoder3_8.v,,controlsignal,,,,,,,,
D:/study/verilog/second/CPU/verilog/circuit/regifile.v,1663075975,verilog,,D:/study/verilog/second/CPU/verilog/io/sevenseg_dec.v,,regifile,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/AND_GATE.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/AND_GATE_10_INPUTS.v,,AND_GATE,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/AND_GATE_10_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/AND_GATE_5_INPUTS.v,,AND_GATE_10_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/AND_GATE_5_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/AND_GATE_6_INPUTS.v,,AND_GATE_5_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/AND_GATE_6_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/AND_GATE_7_INPUTS.v,,AND_GATE_6_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/AND_GATE_7_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/AND_GATE_8_INPUTS.v,,AND_GATE_7_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/AND_GATE_8_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/AND_GATE_BUS.v,,AND_GATE_8_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/AND_GATE_BUS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/arithmetic/Adder.v,,AND_GATE_BUS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/NOR_GATE_BUS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/NOT_GATE.v,,NOR_GATE_BUS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/NOT_GATE.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/OR_GATE.v,,NOT_GATE,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/OR_GATE.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/OR_GATE_11_INPUTS.v,,OR_GATE,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/OR_GATE_11_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/OR_GATE_15_INPUTS.v,,OR_GATE_11_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/OR_GATE_15_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/OR_GATE_20_INPUTS.v,,OR_GATE_15_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/OR_GATE_20_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/OR_GATE_8_INPUTS.v,,OR_GATE_20_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/OR_GATE_8_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/OR_GATE_9_INPUTS.v,,OR_GATE_8_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/OR_GATE_9_INPUTS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/OR_GATE_BUS.v,,OR_GATE_9_INPUTS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/OR_GATE_BUS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/plexers/Priority_Encoder.v,,OR_GATE_BUS,,,,,,,,
D:/study/verilog/second/CPU/verilog/gates/XOR_GATE_BUS.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/circuit/alu.v,,XOR_GATE_BUS,,,,,,,,
D:/study/verilog/second/CPU/verilog/io/Counter.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/io/FPGADigit.v,,Counter,,,,,,,,
D:/study/verilog/second/CPU/verilog/io/FPGADigit.v,1663082887,verilog,,D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v,,FPGADigit,,,,,,,,
D:/study/verilog/second/CPU/verilog/io/decoder3_8.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/io/display_sel.v,,decoder3_8,,,,,,,,
D:/study/verilog/second/CPU/verilog/io/display_sel.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/io/divider.v,,display_sel,,,,,,,,
D:/study/verilog/second/CPU/verilog/io/divider.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/circuit/regifile.v,,divider,,,,,,,,
D:/study/verilog/second/CPU/verilog/io/sevenseg_dec.v,1663066879,verilog,,D:/study/verilog/second/CPU/mips_cpu/mips_cpu.srcs/sim_1/new/detail_tb.v,,sevenseg_dec,,,,,,,,
D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_16.v,,LogisimCounter,,,,,,,,
D:/study/verilog/second/CPU/verilog/memory/RAM_DATAPLACE.v,1663077374,verilog,,D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP.v,,RAM_DATAPLACE,,,,,,,,
D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v,,REGISTER_FLIP_FLOP,,,,,,,,
D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v,1663073107,verilog,,D:/study/verilog/second/CPU/verilog/memory/ROM_IRPLACE.v,,REGISTER_FLIP_FLOP_PC,,,,,,,,
D:/study/verilog/second/CPU/verilog/memory/ROM_IRPLACE.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v,,ROM_IRPLACE,,,,,,,,
D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_16.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_16.v,,Multiplexer_16,,,,,,,,
D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_16.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v,,Multiplexer_bus_16,,,,,,,,
D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_4.v,,Multiplexer_bus_2,,,,,,,,
D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_4.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/gates/NOR_GATE_BUS.v,,Multiplexer_bus_4,,,,,,,,
D:/study/verilog/second/CPU/verilog/plexers/Priority_Encoder.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/memory/RAM_DATAPLACE.v,,Priority_Encoder,,,,,,,,
D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v,,Bit_Extender_12_32_SIGN,,,,,,,,
D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v,1663066879,verilog,,D:/study/verilog/second/CPU/verilog/circuit/CPU.v,,Bit_Extender_20_32_SIGN,,,,,,,,
d:/study/verilog/second/CPU/mips_cpu/mips_cpu.srcs/sim_1/new/CPU_tb.v,1663069494,verilog,,,,CPU_tb,,,,,,,,
d:/study/verilog/second/CPU/verilog/toplevel/LogisimToplevelShell.v,1663068317,verilog,,d:/study/verilog/second/CPU/verilog/plexers/Multiplexer_16.v,,LogisimToplevelShell,,,,,,,,
