Information: Updating design information... (UID-85)
Warning: Design 'riscv_core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : riscv_core
Version: Z-2007.03-SP1
Date   : Tue Aug 27 21:31:10 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: fu/curr_pc_reg[6]
              (rising edge-triggered flip-flop clocked by riscv_clk)
  Endpoint: pc_dec_reg[22]
            (rising edge-triggered flip-flop clocked by riscv_clk)
  Path Group: riscv_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock riscv_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fu/curr_pc_reg[6]/CK (DFF_X1)                           0.00 #     0.00 r
  fu/curr_pc_reg[6]/QN (DFF_X1)                           0.06       0.06 f
  fu/U83/ZN (INV_X1)                                      0.03       0.10 r
  fu/instruction_cache_controller/pc[6] (icache_controller)
                                                          0.00       0.10 r
  fu/instruction_cache_controller/instruction_cache/pc[6] (i_cache)
                                                          0.00       0.10 r
  fu/instruction_cache_controller/instruction_cache/U55614/ZN (INV_X1)
                                                          0.03       0.13 f
  fu/instruction_cache_controller/instruction_cache/U55620/Z (BUF_X2)
                                                          0.06       0.18 f
  fu/instruction_cache_controller/instruction_cache/U55599/ZN (INV_X2)
                                                          0.09       0.27 r
  fu/instruction_cache_controller/instruction_cache/U56647/Z (MUX2_X1)
                                                          0.09       0.36 f
  fu/instruction_cache_controller/instruction_cache/U56648/Z (MUX2_X1)
                                                          0.07       0.43 f
  fu/instruction_cache_controller/instruction_cache/U56649/ZN (XNOR2_X1)
                                                          0.06       0.49 f
  fu/instruction_cache_controller/instruction_cache/U56654/ZN (NAND3_X1)
                                                          0.04       0.53 r
  fu/instruction_cache_controller/instruction_cache/U56655/ZN (NOR2_X1)
                                                          0.03       0.55 f
  fu/instruction_cache_controller/instruction_cache/U56737/ZN (NAND4_X1)
                                                          0.03       0.58 r
  fu/instruction_cache_controller/instruction_cache/U58642/ZN (NAND2_X1)
                                                          0.03       0.61 f
  fu/instruction_cache_controller/instruction_cache/U58643/ZN (NOR2_X1)
                                                          0.04       0.65 r
  fu/instruction_cache_controller/instruction_cache/U1304/ZN (NAND3_X2)
                                                          0.05       0.71 f
  fu/instruction_cache_controller/instruction_cache/hit (i_cache)
                                                          0.00       0.71 f
  fu/instruction_cache_controller/U72/ZN (OR2_X1)         0.06       0.77 f
  fu/instruction_cache_controller/U73/ZN (INV_X1)         0.04       0.81 r
  fu/instruction_cache_controller/r475/A[2] (icache_controller_DW01_dec_1)
                                                          0.00       0.81 r
  fu/instruction_cache_controller/r475/U64/ZN (NOR2_X1)
                                                          0.03       0.84 f
  fu/instruction_cache_controller/r475/U58/ZN (NAND2_X1)
                                                          0.04       0.88 r
  fu/instruction_cache_controller/r475/U60/ZN (NOR2_X1)
                                                          0.03       0.91 f
  fu/instruction_cache_controller/r475/U49/ZN (XNOR2_X1)
                                                          0.07       0.98 f
  fu/instruction_cache_controller/r475/SUM[6] (icache_controller_DW01_dec_1)
                                                          0.00       0.98 f
  fu/instruction_cache_controller/U913/ZN (NOR3_X1)       0.10       1.08 r
  fu/instruction_cache_controller/U139/Z (CLKBUF_X3)      0.08       1.15 r
  fu/instruction_cache_controller/U862/ZN (NAND2_X1)      0.06       1.22 f
  fu/instruction_cache_controller/U1891/ZN (NAND3_X1)     0.04       1.26 r
  fu/instruction_cache_controller/U674/ZN (NAND2_X1)      0.04       1.30 f
  fu/instruction_cache_controller/instruction_cache/block_in[7] (i_cache)
                                                          0.00       1.30 f
  fu/instruction_cache_controller/instruction_cache/U5428/ZN (INV_X1)
                                                          0.04       1.33 r
  fu/instruction_cache_controller/instruction_cache/U56988/ZN (NAND2_X1)
                                                          0.03       1.36 f
  fu/instruction_cache_controller/instruction_cache/U56989/ZN (NAND3_X1)
                                                          0.03       1.39 r
  fu/instruction_cache_controller/instruction_cache/U56994/ZN (NAND2_X1)
                                                          0.02       1.42 f
  fu/instruction_cache_controller/instruction_cache/U57004/Z (MUX2_X1)
                                                          0.07       1.48 f
  fu/instruction_cache_controller/instruction_cache/U57005/ZN (NAND2_X1)
                                                          0.03       1.51 r
  fu/instruction_cache_controller/instruction_cache/U57046/ZN (NAND3_X1)
                                                          0.04       1.55 f
  fu/instruction_cache_controller/instruction_cache/fetched_inst[0] (i_cache)
                                                          0.00       1.55 f
  fu/instruction_cache_controller/inst_fu[0] (icache_controller)
                                                          0.00       1.55 f
  fu/U20/ZN (OR2_X2)                                      0.06       1.62 f
  fu/instr_fetched[0] (fetch_unit)                        0.00       1.62 f
  control_unit/instr_in[0] (cu)                           0.00       1.62 f
  control_unit/U36/ZN (AND2_X1)                           0.05       1.66 f
  control_unit/U184/ZN (NAND3_X1)                         0.03       1.70 r
  control_unit/U185/ZN (NAND3_X1)                         0.04       1.73 f
  control_unit/U139/ZN (OAI21_X1)                         0.05       1.79 r
  control_unit/U131/ZN (NAND2_X1)                         0.04       1.83 f
  control_unit/U34/ZN (AND4_X2)                           0.05       1.88 f
  control_unit/cw_out[13] (cu)                            0.00       1.88 f
  U1702/ZN (NAND2_X1)                                     0.05       1.92 r
  U1673/Z (BUF_X1)                                        0.05       1.98 r
  U1669/Z (BUF_X1)                                        0.06       2.03 r
  U2214/ZN (NAND2_X1)                                     0.03       2.07 f
  U2215/ZN (OAI21_X1)                                     0.03       2.10 r
  pc_dec_reg[22]/D (DFF_X1)                               0.01       2.11 r
  data arrival time                                                  2.11

  clock riscv_clk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc_dec_reg[22]/CK (DFF_X1)                              0.00       0.00 r
  library setup time                                     -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


1
