// Seed: 4195640519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_0,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout tri0 id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_0 = 0;
  inout wire id_2;
  input wire id_1;
  assign id_11 = id_4 ? 1 : -1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
    , id_13,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input wor id_5,
    output wire id_6,
    output tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    input uwire id_10,
    output wand id_11
);
  wire id_14;
  assign id_9 = id_8;
  logic id_15 = id_8;
  xor primCall (id_7, id_14, id_5, id_3, id_4, id_13, id_1, id_8, id_2, id_15);
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13,
      id_15,
      id_13,
      id_15,
      id_15,
      id_14,
      id_13,
      id_15,
      id_14,
      id_13,
      id_13,
      id_14
  );
endmodule
