Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Apr 22 15:31:14 2016
| Host         : bdbm10 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_utilization -hierarchical -file /mnt/nfs/var/nfs/caoyuan/6375_final_project/scemi_dwt_encode_decode_idwt/fpga_vc707/xilinx/mkBridge/mkBridge.runs/impl_1/mkBridge_utilization_placed_hierarchical.rpt
| Design       : mkBridge
| Device       : xc7vx485t
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                           Instance                          |                 Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| mkBridge                                                    |                                  (top) |      76567 |      76485 |      82 |    0 | 28814 |    280 |      0 |            0 |
|   (mkBridge)                                                |                                  (top) |      22093 |      22093 |       0 |    0 |  3083 |      0 |      0 |            0 |
|   scemi_1_outFifo                                           |                                  FIFO2 |        232 |        232 |       0 |    0 |   148 |      0 |      0 |            0 |
|   scemi_bridge                                              |                    mkPCIEtoBNoCSceMi_4 |      13215 |      13211 |       4 |    0 |  4159 |      6 |      0 |            0 |
|     (scemi_bridge)                                          |                    mkPCIEtoBNoCSceMi_4 |       6119 |       6119 |       0 |    0 |  2054 |      0 |      0 |            0 |
|     pbb_arbiter                                             |                           mkTLPArbiter |        870 |        870 |       0 |    0 |   851 |      0 |      0 |            0 |
|       (pbb_arbiter)                                         |                           mkTLPArbiter |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|       tlp_out_cfg_fifo                                      |              FIFO2__parameterized0_289 |        340 |        340 |       0 |    0 |   281 |      0 |      0 |            0 |
|       tlp_out_dma_fifo                                      |              FIFO2__parameterized0_290 |        368 |        368 |       0 |    0 |   277 |      0 |      0 |            0 |
|       tlp_out_fifo                                          |              FIFO2__parameterized0_291 |        162 |        162 |       0 |    0 |   289 |      0 |      0 |            0 |
|     pbb_csr_clock_control                                   |              FIFO2__parameterized1_282 |         16 |         16 |       0 |    0 |    46 |      0 |      0 |            0 |
|     pbb_csr_clock_status                                    |              FIFO2__parameterized1_283 |         51 |         51 |       0 |    0 |    34 |      0 |      0 |            0 |
|     pbb_csr_intr_info                                       |                  FIFO2__parameterized2 |        141 |        141 |       0 |    0 |   190 |      0 |      0 |            0 |
|     pbb_csr_rd_addr_queue                                   |                  FIFO2__parameterized3 |        709 |        709 |       0 |    0 |    28 |      0 |      0 |            0 |
|     pbb_dispatcher                                          |                        mkTLPDispatcher |       3217 |       3217 |       0 |    0 |   818 |      0 |      0 |            0 |
|       (pbb_dispatcher)                                      |                        mkTLPDispatcher |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       tlp_in_cfg_fifo                                       |                  FIFO2__parameterized0 |       1507 |       1507 |       0 |    0 |   276 |      0 |      0 |            0 |
|       tlp_in_dma_fifo                                       |              FIFO2__parameterized0_287 |       1401 |       1401 |       0 |    0 |   264 |      0 |      0 |            0 |
|       tlp_in_fifo                                           |              FIFO2__parameterized0_288 |        310 |        310 |       0 |    0 |   276 |      0 |      0 |            0 |
|     pbb_dma_dont_wait_out                                   |              FIFO2__parameterized4_284 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|     pbb_dma_intr_info                                       |              FIFO2__parameterized2_285 |        182 |        182 |       0 |    0 |    96 |      0 |      0 |            0 |
|     pbb_dma_last_tag_queue                                  |                              SizedFIFO |        101 |         97 |       4 |    0 |    18 |      0 |      0 |            0 |
|     pbb_dma_msg_len_out                                     |                  FIFO2__parameterized5 |       1516 |       1516 |       0 |    0 |    20 |      0 |      0 |            0 |
|     pbb_dma_rd_buffer_queue_memory                          |                                  BRAM2 |        136 |        136 |       0 |    0 |     0 |      3 |      0 |            0 |
|     pbb_dma_wr_buffer_queue_memory                          |                              BRAM2_286 |        157 |        157 |       0 |    0 |     0 |      3 |      0 |            0 |
|   scemi_clk_port_scemi_clkgen                               |                              MakeClock |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_inv_rstgen                    |                             MakeResetA |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     rstSync                                                 |                         SyncResetA_281 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_clk_port_scemi_rstgen_rstgen                        |                             MakeReset0 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_buffer_empty_sp                 |                          SyncHandshake |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_buffer_full_sp                  |                        SyncHandshake_0 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_ending_reset                    |                              SyncPulse |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_next_sp                         |                        SyncHandshake_1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_starting_reset                  |                            SyncPulse_2 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_datalink_req_inport_wait_sp                         |                        SyncHandshake_3 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_req_res_fifo                               |                               SyncFIFO |         38 |         26 |      12 |    0 |    38 |      0 |      0 |            0 |
|   scemi_datalink_resp_outport_finished                      |                        SyncHandshake_4 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_datalink_resp_outport_next                          |                        SyncHandshake_5 |         51 |         51 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_datalink_resp_res_fifo                              |                             SyncFIFO_6 |         21 |          9 |      12 |    0 |    38 |      0 |      0 |            0 |
|   scemi_dut_dut_dutIfc_didreset                             |                  FIFO2__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|   scemi_dut_dut_dutIfc_m_dut                                |                           mkDutWrapper |      36790 |      36790 |       0 |    0 | 17056 |    266 |      0 |            0 |
|     (scemi_dut_dut_dutIfc_m_dut)                            |                           mkDutWrapper |          0 |          0 |       0 |    0 |    14 |      0 |      0 |            0 |
|     decoder                                                 |                        mkDecoderStatic |       1385 |       1385 |       0 |    0 |   178 |      0 |      0 |            0 |
|       (decoder)                                             |                        mkDecoderStatic |        277 |        277 |       0 |    0 |   142 |      0 |      0 |            0 |
|       d_inputFIFO                                           |              FIFO2__parameterized6_279 |        612 |        612 |       0 |    0 |    10 |      0 |      0 |            0 |
|       d_outputFIFO                                          |              FIFO2__parameterized7_280 |        496 |        496 |       0 |    0 |    26 |      0 |      0 |            0 |
|     dwt2d                                                   |                       mkDWT2DMLIStatic |      16450 |      16450 |       0 |    0 |  8665 |    120 |      0 |            0 |
|       (dwt2d)                                               |                       mkDWT2DMLIStatic |       1063 |       1063 |       0 |    0 |  4903 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_i25fifo                           |              FIFO2__parameterized8_193 |        168 |        168 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_i2fifo                            |              FIFO2__parameterized8_194 |        169 |        169 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_i2xfifo                           |              FIFO2__parameterized1_195 |         40 |         40 |       0 |    0 |    66 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_i4fifo                            |              FIFO2__parameterized8_196 |        134 |        134 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_i4xfifo                           |              FIFO2__parameterized1_197 |         70 |         70 |       0 |    0 |    66 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_ififo                             |              FIFO2__parameterized8_198 |        173 |        173 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_iscfifo                           |              FIFO2__parameterized8_199 |        628 |        628 |       0 |    0 |   134 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_dwt1d_ofifo                             |              FIFO2__parameterized8_200 |        368 |        368 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_m_ofifo                                 |              FIFO2__parameterized8_201 |        293 |        293 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s1fifos_0_memory                      |              BRAM2__parameterized0_202 |        128 |        128 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s1fifos_1_memory                      |              BRAM2__parameterized0_203 |        151 |        151 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s2fifos_0_memory                      |              BRAM2__parameterized0_204 |        169 |        169 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s2fifos_1_memory                      |              BRAM2__parameterized0_205 |        312 |        312 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s2save_memory                         |              BRAM2__parameterized0_206 |        228 |        228 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s3fifos_0_memory                      |              BRAM2__parameterized0_207 |        323 |        323 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s3fifos_1_memory                      |              BRAM2__parameterized0_208 |        127 |        127 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s4fifos_0_memory                      |              BRAM2__parameterized0_209 |        152 |        152 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s4fifos_1_memory                      |              BRAM2__parameterized0_210 |        332 |        332 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_s4save_memory                         |              BRAM2__parameterized0_211 |        108 |        108 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_0_memory                      |              BRAM2__parameterized1_212 |          3 |          3 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_1_memory                      |              BRAM2__parameterized1_213 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_2_memory                      |              BRAM2__parameterized1_214 |         35 |         35 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_3_memory                      |              BRAM2__parameterized1_215 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_4_memory                      |              BRAM2__parameterized1_216 |         35 |         35 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_5_memory                      |              BRAM2__parameterized1_217 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_6_memory                      |              BRAM2__parameterized1_218 |          3 |          3 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_safifos_7_memory                      |              BRAM2__parameterized1_219 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_1_m_scfifo                                |                  FIFO2__parameterized9 |       1404 |       1404 |       0 |    0 |   268 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_i25fifo                           |              FIFO2__parameterized8_220 |        169 |        169 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_i2fifo                            |              FIFO2__parameterized8_221 |        133 |        133 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_i2xfifo                           |              FIFO2__parameterized1_222 |         76 |         76 |       0 |    0 |    66 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_i4fifo                            |              FIFO2__parameterized8_223 |        133 |        133 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_i4xfifo                           |              FIFO2__parameterized1_224 |         76 |         76 |       0 |    0 |    66 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_ififo                             |              FIFO2__parameterized8_225 |        167 |        167 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_iscfifo                           |              FIFO2__parameterized8_226 |        662 |        662 |       0 |    0 |   135 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_dwt1d_ofifo                             |              FIFO2__parameterized8_227 |        207 |        207 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_m_ofifo                                 |              FIFO2__parameterized8_228 |        170 |        170 |       0 |    0 |    50 |      0 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s1fifos_0_memory                      |              BRAM2__parameterized2_229 |        190 |        190 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s1fifos_1_memory                      |              BRAM2__parameterized2_230 |        137 |        137 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s2fifos_0_memory                      |              BRAM2__parameterized2_231 |        121 |        121 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s2fifos_1_memory                      |              BRAM2__parameterized2_232 |        168 |        168 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s2save_memory                         |              BRAM2__parameterized2_233 |         78 |         78 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s3fifos_0_memory                      |              BRAM2__parameterized2_234 |        192 |        192 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s3fifos_1_memory                      |              BRAM2__parameterized2_235 |        143 |        143 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s4fifos_0_memory                      |              BRAM2__parameterized2_236 |        128 |        128 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s4fifos_1_memory                      |              BRAM2__parameterized2_237 |        161 |        161 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_s4save_memory                         |              BRAM2__parameterized2_238 |         38 |         38 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_0_memory                      |              BRAM2__parameterized3_239 |          9 |          9 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_1_memory                      |              BRAM2__parameterized3_240 |          6 |          6 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_2_memory                      |              BRAM2__parameterized3_241 |         35 |         35 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_3_memory                      |              BRAM2__parameterized3_242 |          6 |          6 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_4_memory                      |              BRAM2__parameterized3_243 |         21 |         21 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_5_memory                      |              BRAM2__parameterized3_244 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_6_memory                      |              BRAM2__parameterized3_245 |          9 |          9 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_safifos_7_memory                      |              BRAM2__parameterized3_246 |          6 |          6 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_2_m_scfifo                                |              FIFO2__parameterized9_247 |       1233 |       1233 |       0 |    0 |   260 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_i25fifo                             |              FIFO2__parameterized8_248 |        176 |        176 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_i2fifo                              |              FIFO2__parameterized8_249 |        166 |        166 |       0 |    0 |   121 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_i2xfifo                             |              FIFO2__parameterized1_250 |         71 |         71 |       0 |    0 |    66 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_i4fifo                              |              FIFO2__parameterized8_251 |        183 |        183 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_i4xfifo                             |              FIFO2__parameterized1_252 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_ififo                               |              FIFO2__parameterized8_253 |         46 |         46 |       0 |    0 |    46 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_iscfifo                             |              FIFO2__parameterized8_254 |        623 |        623 |       0 |    0 |   134 |      0 |      0 |            0 |
|       dwt2d_m_dwt_dwt1d_ofifo                               |              FIFO2__parameterized8_255 |        139 |        139 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_m_ofifo                                   |              FIFO2__parameterized8_256 |        314 |        314 |       0 |    0 |   130 |      0 |      0 |            0 |
|       dwt2d_m_dwt_m_s1fifos_0_memory                        |              BRAM2__parameterized4_257 |        223 |        223 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s1fifos_1_memory                        |              BRAM2__parameterized4_258 |        144 |        144 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s2fifos_0_memory                        |              BRAM2__parameterized4_259 |        200 |        200 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s2fifos_1_memory                        |              BRAM2__parameterized4_260 |        359 |        359 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s2save_memory                           |              BRAM2__parameterized4_261 |         31 |         31 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s3fifos_0_memory                        |              BRAM2__parameterized4_262 |        350 |        350 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s3fifos_1_memory                        |              BRAM2__parameterized4_263 |        130 |        130 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s4fifos_0_memory                        |              BRAM2__parameterized4_264 |        132 |        132 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s4fifos_1_memory                        |              BRAM2__parameterized4_265 |        131 |        131 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_s4save_memory                           |              BRAM2__parameterized4_266 |         88 |         88 |       0 |    0 |     0 |      2 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_0_memory                        |              BRAM2__parameterized5_267 |         36 |         36 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_1_memory                        |              BRAM2__parameterized5_268 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_2_memory                        |              BRAM2__parameterized5_269 |          3 |          3 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_3_memory                        |              BRAM2__parameterized5_270 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_4_memory                        |              BRAM2__parameterized5_271 |         68 |         68 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_5_memory                        |              BRAM2__parameterized5_272 |         65 |         65 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_6_memory                        |              BRAM2__parameterized5_273 |          3 |          3 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_safifos_7_memory                        |              BRAM2__parameterized5_274 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|       dwt2d_m_dwt_m_scfifo                                  |              FIFO2__parameterized9_275 |       1464 |       1464 |       0 |    0 |   268 |      0 |      0 |            0 |
|       dwt2d_m_m_buffer_0_memory                             |              BRAM2__parameterized6_276 |         13 |         13 |       0 |    0 |     0 |     12 |      0 |            0 |
|       dwt2d_m_m_buffer_1_memory                             |              BRAM2__parameterized6_277 |         17 |         17 |       0 |    0 |     0 |     12 |      0 |            0 |
|       dwt2d_m_m_buffer_2_memory                             |              BRAM2__parameterized6_278 |         37 |         37 |       0 |    0 |     0 |     12 |      0 |            0 |
|     efifo                                                   |                 FIFO2__parameterized10 |         49 |         49 |       0 |    0 |    50 |      0 |      0 |            0 |
|     encoder                                                 |                        mkEncoderStatic |       1950 |       1950 |       0 |    0 |   223 |      0 |      0 |            0 |
|       (encoder)                                             |                        mkEncoderStatic |         27 |         27 |       0 |    0 |   140 |      0 |      0 |            0 |
|       e_encodingFIFO                                        |             FIFO2__parameterized10_192 |       1784 |       1784 |       0 |    0 |    47 |      0 |      0 |            0 |
|       e_inputFIFO                                           |                  FIFO2__parameterized7 |         36 |         36 |       0 |    0 |    26 |      0 |      0 |            0 |
|       e_outputFIFO                                          |                  FIFO2__parameterized6 |        103 |        103 |       0 |    0 |    10 |      0 |      0 |            0 |
|     idwt2d                                                  |                      mkIDWT2DMLIStatic |      16956 |      16956 |       0 |    0 |  7926 |    146 |      0 |            0 |
|       (idwt2d)                                              |                      mkIDWT2DMLIStatic |       1275 |       1275 |       0 |    0 |  4904 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_i15fifo                        |                  FIFO2__parameterized8 |        100 |        100 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_i1fifo                         |              FIFO2__parameterized8_116 |        132 |        132 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_i1xfifo                        |              FIFO2__parameterized1_117 |         48 |         48 |       0 |    0 |    66 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_i35fifo                        |              FIFO2__parameterized8_118 |        166 |        166 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_i3fifo                         |              FIFO2__parameterized8_119 |        234 |        234 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_i3xfifo                        |              FIFO2__parameterized1_120 |         45 |         45 |       0 |    0 |    66 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_ififo                          |              FIFO2__parameterized8_121 |        832 |        832 |       0 |    0 |   135 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_idwt1d_ofifo                          |              FIFO2__parameterized8_122 |        107 |        107 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_m_ififo                               |              FIFO2__parameterized8_123 |       1297 |       1297 |       0 |    0 |   138 |      0 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s1fifos_0_memory                    |                  BRAM2__parameterized0 |        147 |        147 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s1fifos_1_memory                    |              BRAM2__parameterized0_124 |        144 |        144 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s1save_memory                       |              BRAM2__parameterized0_125 |         79 |         79 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s2fifos_0_memory                    |              BRAM2__parameterized0_126 |        292 |        292 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s2fifos_1_memory                    |              BRAM2__parameterized0_127 |         93 |         93 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s3fifos_0_memory                    |              BRAM2__parameterized0_128 |         70 |         70 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s3fifos_1_memory                    |              BRAM2__parameterized0_129 |        299 |        299 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s3save_memory                       |              BRAM2__parameterized0_130 |         15 |         15 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s4fifos_0_memory                    |              BRAM2__parameterized0_131 |        221 |        221 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_s4fifos_1_memory                    |              BRAM2__parameterized0_132 |        177 |        177 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_0_memory                    |                  BRAM2__parameterized1 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_1_memory                    |              BRAM2__parameterized1_133 |         35 |         35 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_2_memory                    |              BRAM2__parameterized1_134 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_3_memory                    |              BRAM2__parameterized1_135 |          7 |          7 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_4_memory                    |              BRAM2__parameterized1_136 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_5_memory                    |              BRAM2__parameterized1_137 |        126 |        126 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_6_memory                    |              BRAM2__parameterized1_138 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_1_m_srfifos_7_memory                    |              BRAM2__parameterized1_139 |        166 |        166 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_i15fifo                        |              FIFO2__parameterized8_140 |        354 |        354 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_i1fifo                         |              FIFO2__parameterized8_141 |        133 |        133 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_i1xfifo                        |              FIFO2__parameterized1_142 |         44 |         44 |       0 |    0 |    66 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_i35fifo                        |              FIFO2__parameterized8_143 |        229 |        229 |       0 |    0 |   132 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_i3fifo                         |              FIFO2__parameterized8_144 |        167 |        167 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_i3xfifo                        |              FIFO2__parameterized1_145 |         44 |         44 |       0 |    0 |    66 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_ififo                          |              FIFO2__parameterized8_146 |        878 |        878 |       0 |    0 |   135 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_idwt1d_ofifo                          |              FIFO2__parameterized8_147 |        173 |        173 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_m_ififo                               |              FIFO2__parameterized8_148 |       1191 |       1191 |       0 |    0 |   102 |      0 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s1fifos_0_memory                    |                  BRAM2__parameterized2 |        158 |        158 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s1fifos_1_memory                    |              BRAM2__parameterized2_149 |        158 |        158 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s1save_memory                       |              BRAM2__parameterized2_150 |         77 |         77 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s2fifos_0_memory                    |              BRAM2__parameterized2_151 |        204 |        204 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s2fifos_1_memory                    |              BRAM2__parameterized2_152 |        137 |        137 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s3fifos_0_memory                    |              BRAM2__parameterized2_153 |        121 |        121 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s3fifos_1_memory                    |              BRAM2__parameterized2_154 |        137 |        137 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s3save_memory                       |              BRAM2__parameterized2_155 |        129 |        129 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s4fifos_0_memory                    |              BRAM2__parameterized2_156 |        161 |        161 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_s4fifos_1_memory                    |              BRAM2__parameterized2_157 |        109 |        109 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_0_memory                    |                  BRAM2__parameterized3 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_1_memory                    |              BRAM2__parameterized3_158 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_2_memory                    |              BRAM2__parameterized3_159 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_3_memory                    |              BRAM2__parameterized3_160 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_4_memory                    |              BRAM2__parameterized3_161 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_5_memory                    |              BRAM2__parameterized3_162 |        160 |        160 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_6_memory                    |              BRAM2__parameterized3_163 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_2_m_srfifos_7_memory                    |              BRAM2__parameterized3_164 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_i15fifo                          |              FIFO2__parameterized8_165 |        167 |        167 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_i1fifo                           |              FIFO2__parameterized8_166 |        165 |        165 |       0 |    0 |   131 |      0 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_i1xfifo                          |              FIFO2__parameterized1_167 |         45 |         45 |       0 |    0 |    66 |      0 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_i35fifo                          |              FIFO2__parameterized8_168 |        156 |        156 |       0 |    0 |   118 |      0 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_i3fifo                           |              FIFO2__parameterized8_169 |        166 |        166 |       0 |    0 |   130 |      0 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_i3xfifo                          |              FIFO2__parameterized1_170 |         49 |         49 |       0 |    0 |    66 |      0 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_ififo                            |              FIFO2__parameterized8_171 |        946 |        946 |       0 |    0 |   133 |      0 |      0 |            0 |
|       idwt2d_m_idwt_idwt1d_ofifo                            |              FIFO2__parameterized8_172 |         48 |         48 |       0 |    0 |    34 |      0 |      0 |            0 |
|       idwt2d_m_idwt_m_ififo                                 |              FIFO2__parameterized8_173 |       1267 |       1267 |       0 |    0 |   138 |      0 |      0 |            0 |
|       idwt2d_m_idwt_m_s1fifos_0_memory                      |                  BRAM2__parameterized4 |        126 |        126 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s1fifos_1_memory                      |              BRAM2__parameterized4_174 |        177 |        177 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s1save_memory                         |              BRAM2__parameterized4_175 |         80 |         80 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s2fifos_0_memory                      |              BRAM2__parameterized4_176 |        324 |        324 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s2fifos_1_memory                      |              BRAM2__parameterized4_177 |        154 |        154 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s3fifos_0_memory                      |              BRAM2__parameterized4_178 |        198 |        198 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s3fifos_1_memory                      |              BRAM2__parameterized4_179 |        385 |        385 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s3save_memory                         |              BRAM2__parameterized4_180 |        173 |        173 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s4fifos_0_memory                      |              BRAM2__parameterized4_181 |        380 |        380 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_s4fifos_1_memory                      |              BRAM2__parameterized4_182 |        110 |        110 |       0 |    0 |     0 |      2 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_0_memory                      |                  BRAM2__parameterized5 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_1_memory                      |              BRAM2__parameterized5_183 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_2_memory                      |              BRAM2__parameterized5_184 |         38 |         38 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_3_memory                      |              BRAM2__parameterized5_185 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_4_memory                      |              BRAM2__parameterized5_186 |        155 |        155 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_5_memory                      |              BRAM2__parameterized5_187 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_6_memory                      |              BRAM2__parameterized5_188 |         85 |         85 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_idwt_m_srfifos_7_memory                      |              BRAM2__parameterized5_189 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |            0 |
|       idwt2d_m_m_buffer_0_memory                            |                  BRAM2__parameterized6 |         96 |         96 |       0 |    0 |     0 |     32 |      0 |            0 |
|       idwt2d_m_m_buffer_1_memory                            |              BRAM2__parameterized6_190 |        128 |        128 |       0 |    0 |     0 |     15 |      0 |            0 |
|       idwt2d_m_m_buffer_2_memory                            |              BRAM2__parameterized6_191 |         31 |         31 |       0 |    0 |     0 |     15 |      0 |            0 |
|   scemi_dut_dut_dutIfc_myrst                                |             MakeResetA__parameterized0 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |            0 |
|     (scemi_dut_dut_dutIfc_myrst)                            |             MakeResetA__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |             SyncResetA__parameterized1 |          2 |          2 |       0 |    0 |    11 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_ackFifo                         |                  FIFO2__parameterized1 |         97 |         97 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_buffer_empty_sp      |                        SyncHandshake_7 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_buffer_full_sp       |                        SyncHandshake_8 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_ending_reset         |                            SyncPulse_9 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_next_sp              |                       SyncHandshake_10 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_starting_reset       |                           SyncPulse_11 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_control_in_wait_sp              |                       SyncHandshake_12 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_data_out_finished               |                       SyncHandshake_13 |        190 |        190 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_data_out_next                   |                       SyncHandshake_14 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_dut_dut_prb_control_enff                            |                 FIFO2__parameterized11 |         85 |         85 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_buffer_empty_sp              |                       SyncHandshake_15 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_buffer_full_sp               |                       SyncHandshake_16 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_ending_reset                 |                           SyncPulse_17 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_next_sp                      |                       SyncHandshake_18 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_starting_reset               |                           SyncPulse_19 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_inport_wait_sp                      |                       SyncHandshake_20 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_req_res_fifo                            |               SyncFIFO__parameterized0 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_outport_finished                   |                       SyncHandshake_21 |         36 |         36 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_outport_next                       |                       SyncHandshake_22 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_dut_softrst_resp_res_fifo                           |            SyncFIFO__parameterized0_23 |         12 |         10 |       2 |    0 |    23 |      0 |      0 |            0 |
|   scemi_epReset125                                          |             SyncResetA__parameterized2 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_epReset250                                          |          SyncResetA__parameterized2_24 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_fToBridgeBeat                                       |                                 FIFOL1 |          7 |          7 |       0 |    0 |    33 |      0 |      0 |            0 |
|   scemi_inFifo                                              |                               FIFO2_25 |        368 |        368 |       0 |    0 |   148 |      0 |      0 |            0 |
|   scemi_init_state_msgFIFO                                  |               SyncFIFO__parameterized1 |         82 |         30 |      52 |    0 |   112 |      0 |      0 |            0 |
|   scemi_network_status                                      |             MakeResetA__parameterized1 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|     (scemi_network_status)                                  |             MakeResetA__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |             SyncResetA__parameterized3 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_pcie_ep                                             |                 xilinx_v7_pcie_wrapper |       2945 |       2945 |       0 |    0 |  3628 |      8 |      0 |            0 |
|     ext_clk.pipe_clock_i                                    |               pcie_7x_v1_10_pipe_clock |          3 |          3 |       0 |    0 |    17 |      0 |      0 |            0 |
|     pcie_7x_v1_10_i                                         |                          pcie_7x_v1_10 |       2942 |       2942 |       0 |    0 |  3611 |      8 |      0 |            0 |
|       (pcie_7x_v1_10_i)                                     |                          pcie_7x_v1_10 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |            0 |
|       gt_top_i                                              |                   pcie_7x_v1_10_gt_top |       2682 |       2682 |       0 |    0 |  2918 |      0 |      0 |            0 |
|         (gt_top_i)                                          |                   pcie_7x_v1_10_gt_top |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|         gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst    |    pcie_7x_v1_10_gt_rx_valid_filter_7x |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_58 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_59 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_60 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_61 |         17 |         17 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_62 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_63 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|         gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst    | pcie_7x_v1_10_gt_rx_valid_filter_7x_64 |         20 |         20 |       0 |    0 |    30 |      0 |      0 |            0 |
|         pipe_wrapper_i                                      |             pcie_7x_v1_10_pipe_wrapper |       2535 |       2535 |       0 |    0 |  2670 |      0 |      0 |            0 |
|           (pipe_wrapper_i)                                  |             pcie_7x_v1_10_pipe_wrapper |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pipe_lane[0].gt_wrapper_i                         |               pcie_7x_v1_10_gt_wrapper |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_drp.pipe_drp_i                  |                 pcie_7x_v1_10_pipe_drp |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                    |                  pcie_7x_v1_10_pipe_eq |        111 |        111 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[0].pipe_eq.pipe_eq_i)                |                  pcie_7x_v1_10_pipe_eq |         73 |         73 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_115 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i     |                 pcie_7x_v1_10_qpll_drp |         49 |         49 |       0 |    0 |    76 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i |             pcie_7x_v1_10_qpll_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_rate.pipe_rate_i                |                pcie_7x_v1_10_pipe_rate |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_sync_i                          |                pcie_7x_v1_10_pipe_sync |         21 |         21 |       0 |    0 |    17 |      0 |      0 |            0 |
|           pipe_lane[0].pipe_user_i                          |                pcie_7x_v1_10_pipe_user |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[1].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_65 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_66 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_67 |        112 |        112 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[1].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_67 |         74 |         74 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_114 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_68 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_69 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[1].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_70 |         29 |         29 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[2].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_71 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_72 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_73 |        109 |        109 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[2].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_73 |         71 |         71 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_113 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_74 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_75 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[2].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_76 |         27 |         27 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[3].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_77 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_78 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_79 |        107 |        107 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[3].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_79 |         69 |         69 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_112 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_80 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_81 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[3].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_82 |         29 |         29 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[4].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_83 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_84 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_85 |        109 |        109 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[4].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_85 |         71 |         71 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_111 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i     |              pcie_7x_v1_10_qpll_drp_86 |         49 |         49 |       0 |    0 |    78 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i |          pcie_7x_v1_10_qpll_wrapper_87 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_88 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_89 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[4].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_90 |         27 |         27 |       0 |    0 |    62 |      0 |      0 |            0 |
|           pipe_lane[5].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_91 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_92 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_93 |        114 |        114 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[5].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_93 |         76 |         76 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_110 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_rate.pipe_rate_i                |             pcie_7x_v1_10_pipe_rate_94 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_sync_i                          |             pcie_7x_v1_10_pipe_sync_95 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[5].pipe_user_i                          |             pcie_7x_v1_10_pipe_user_96 |         31 |         31 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[6].gt_wrapper_i                         |            pcie_7x_v1_10_gt_wrapper_97 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_drp.pipe_drp_i                  |              pcie_7x_v1_10_pipe_drp_98 |         60 |         60 |       0 |    0 |    74 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_eq.pipe_eq_i                    |               pcie_7x_v1_10_pipe_eq_99 |        107 |        107 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[6].pipe_eq.pipe_eq_i)                |               pcie_7x_v1_10_pipe_eq_99 |         69 |         69 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |            pcie_7x_v1_10_rxeq_scan_109 |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_rate.pipe_rate_i                |            pcie_7x_v1_10_pipe_rate_100 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_sync_i                          |            pcie_7x_v1_10_pipe_sync_101 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           pipe_lane[6].pipe_user_i                          |            pcie_7x_v1_10_pipe_user_102 |         30 |         30 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_lane[7].gt_wrapper_i                         |           pcie_7x_v1_10_gt_wrapper_103 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_drp.pipe_drp_i                  |             pcie_7x_v1_10_pipe_drp_104 |         60 |         60 |       0 |    0 |    75 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_eq.pipe_eq_i                    |              pcie_7x_v1_10_pipe_eq_105 |        109 |        109 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (pipe_lane[7].pipe_eq.pipe_eq_i)                |              pcie_7x_v1_10_pipe_eq_105 |         71 |         71 |       0 |    0 |    50 |      0 |      0 |            0 |
|             rxeq_scan_i                                     |                pcie_7x_v1_10_rxeq_scan |         38 |         38 |       0 |    0 |    34 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_rate.pipe_rate_i                |            pcie_7x_v1_10_pipe_rate_106 |         75 |         75 |       0 |    0 |    55 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_sync_i                          |            pcie_7x_v1_10_pipe_sync_107 |         16 |         16 |       0 |    0 |    20 |      0 |      0 |            0 |
|           pipe_lane[7].pipe_user_i                          |            pcie_7x_v1_10_pipe_user_108 |         28 |         28 |       0 |    0 |    61 |      0 |      0 |            0 |
|           pipe_reset.pipe_reset_i                           |               pcie_7x_v1_10_pipe_reset |         74 |         74 |       0 |    0 |   123 |      0 |      0 |            0 |
|           qpll_reset.qpll_reset_i                           |               pcie_7x_v1_10_qpll_reset |         24 |         24 |       0 |    0 |    64 |      0 |      0 |            0 |
|       pcie_top_i                                            |                 pcie_7x_v1_10_pcie_top |        260 |        260 |       0 |    0 |   685 |      8 |      0 |            0 |
|         (pcie_top_i)                                        |                 pcie_7x_v1_10_pcie_top |          3 |          3 |       0 |    0 |    16 |      0 |      0 |            0 |
|         axi_basic_top                                       |            pcie_7x_v1_10_axi_basic_top |        235 |        235 |       0 |    0 |   264 |      0 |      0 |            0 |
|           rx_inst                                           |             pcie_7x_v1_10_axi_basic_rx |        210 |        210 |       0 |    0 |   169 |      0 |      0 |            0 |
|             rx_null_gen_inst                                |    pcie_7x_v1_10_axi_basic_rx_null_gen |         38 |         38 |       0 |    0 |    13 |      0 |      0 |            0 |
|             rx_pipeline_inst                                |    pcie_7x_v1_10_axi_basic_rx_pipeline |        174 |        174 |       0 |    0 |   156 |      0 |      0 |            0 |
|           tx_inst                                           |             pcie_7x_v1_10_axi_basic_tx |         25 |         25 |       0 |    0 |    95 |      0 |      0 |            0 |
|             thrtl_ctl_enabled.tx_thrl_ctl_inst              |   pcie_7x_v1_10_axi_basic_tx_thrtl_ctl |         21 |         21 |       0 |    0 |    24 |      0 |      0 |            0 |
|             tx_pipeline_inst                                |    pcie_7x_v1_10_axi_basic_tx_pipeline |          4 |          4 |       0 |    0 |    71 |      0 |      0 |            0 |
|         pcie_7x_i                                           |                  pcie_7x_v1_10_pcie_7x |         22 |         22 |       0 |    0 |     0 |      8 |      0 |            0 |
|           (pcie_7x_i)                                       |                  pcie_7x_v1_10_pcie_7x |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|           pcie_bram_top                                     |         pcie_7x_v1_10_pcie_bram_top_7x |          0 |          0 |       0 |    0 |     0 |      8 |      0 |            0 |
|             pcie_brams_rx                                   |            pcie_7x_v1_10_pcie_brams_7x |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_50 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_57 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_51 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_56 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_52 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_55 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_53 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_54 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|             pcie_brams_tx                                   |         pcie_7x_v1_10_pcie_brams_7x_43 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |            0 |
|               brams[0].ram                                  |             pcie_7x_v1_10_pcie_bram_7x |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_49 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[1].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_44 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_48 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[2].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_45 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                      BRAM_TDP_MACRO_47 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|               brams[3].ram                                  |          pcie_7x_v1_10_pcie_bram_7x_46 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 use_tdp.ramb36                              |                         BRAM_TDP_MACRO |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         pcie_pipe_pipeline_i                                |       pcie_7x_v1_10_pcie_pipe_pipeline |          0 |          0 |       0 |    0 |   405 |      0 |      0 |            0 |
|           pipe_2_lane.pipe_lane_1_i                         |           pcie_7x_v1_10_pcie_pipe_lane |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_2_i                         |        pcie_7x_v1_10_pcie_pipe_lane_36 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_4_lane.pipe_lane_3_i                         |        pcie_7x_v1_10_pcie_pipe_lane_37 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_4_i                         |        pcie_7x_v1_10_pcie_pipe_lane_38 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_5_i                         |        pcie_7x_v1_10_pcie_pipe_lane_39 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_6_i                         |        pcie_7x_v1_10_pcie_pipe_lane_40 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_8_lane.pipe_lane_7_i                         |        pcie_7x_v1_10_pcie_pipe_lane_41 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_lane_0_i                                     |        pcie_7x_v1_10_pcie_pipe_lane_42 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|           pipe_misc_i                                       |           pcie_7x_v1_10_pcie_pipe_misc |          0 |          0 |       0 |    0 |    21 |      0 |      0 |            0 |
|   scemi_rstgen_inv_rstgen                                   |                          MakeResetA_26 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|     (scemi_rstgen_inv_rstgen)                               |                          MakeResetA_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     rstSync                                                 |                             SyncResetA |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fRequest                               |                 FIFO2__parameterized12 |        181 |        181 |       0 |    0 |    46 |      0 |      0 |            0 |
|   scemi_scemi_clkgen_fResponse                              |                 FIFO2__parameterized13 |          3 |          3 |       0 |    0 |    34 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_empty_sp                    |                       SyncHandshake_27 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_buffer_full_sp                     |                       SyncHandshake_28 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_ending_reset                       |                           SyncPulse_29 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_next_sp                            |                       SyncHandshake_30 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_starting_reset                     |                           SyncPulse_31 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_in_wait_sp                            |                       SyncHandshake_32 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_finished                          |                       SyncHandshake_33 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|   scemi_shutdown_ctrl_out_next                              |                       SyncHandshake_34 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|   scemi_uclkgen                                             |                           MakeClock_35 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|   scemi_user_reset_half                                     |             SyncResetA__parameterized4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
+-------------------------------------------------------------+----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


