<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_FFN.cpp:18:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 768 has been inferred" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:18:22" LoopName="VITIS_LOOP_18_1" ParentFunc="pull_tensor1d(float*, hls::stream&lt;float, 0&gt;&amp;, int)" Length="768" Direction="write" AccessID="tsorseq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="kernel_FFN.cpp:20:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_FFN.cpp:25:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:25:26" LoopName="VITIS_LOOP_25_2" ParentFunc="push_tensor2d_bycol(float*, hls::stream&lt;float, 0&gt;&amp;, int, int)" OrigID="for.inc.load.5" OrigAccess-DebugLoc="kernel_FFN.cpp:27:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_FFN.cpp:12:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 768 has been inferred" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="push_tensor1d(float*, hls::stream&lt;float, 0&gt;&amp;, int)" Length="768" Direction="read" AccessID="tsorseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="kernel_FFN.cpp:14:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_FFN.cpp:12:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 768 has been inferred" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="push_tensor1d(float*, hls::stream&lt;float, 0&gt;&amp;, int) (.30)" Length="768" Direction="read" AccessID="tsorseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="kernel_FFN.cpp:14:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_FFN.cpp:25:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:25:26" LoopName="VITIS_LOOP_25_2" ParentFunc="push_tensor2d_bycol(float*, hls::stream&lt;float, 0&gt;&amp;, int, int) (.31)" OrigID="for.inc.load.5" OrigAccess-DebugLoc="kernel_FFN.cpp:27:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="kernel_FFN.cpp:25:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:25:26" LoopName="VITIS_LOOP_25_2" ParentFunc="push_tensor2d_bycol(float*, hls::stream&lt;float, 0&gt;&amp;, int, int) (.33)" OrigID="for.inc.load.5" OrigAccess-DebugLoc="kernel_FFN.cpp:27:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_FFN.cpp:18:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:18:22" LoopName="VITIS_LOOP_18_1" ParentFunc="pull_tensor1d(float*, hls::stream&lt;float, 0&gt;&amp;, int)" OrigID="tsorseq" OrigAccess-DebugLoc="kernel_FFN.cpp:18:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_FFN.cpp:12:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="push_tensor1d(float*, hls::stream&lt;float, 0&gt;&amp;, int)" OrigID="tsorseq" OrigAccess-DebugLoc="kernel_FFN.cpp:12:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_FFN.cpp:12:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="tsor" LoopLoc="kernel_FFN.cpp:12:22" LoopName="VITIS_LOOP_12_1" ParentFunc="push_tensor1d(float*, hls::stream&lt;float, 0&gt;&amp;, int) (.30)" OrigID="tsorseq" OrigAccess-DebugLoc="kernel_FFN.cpp:12:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_FFN.cpp:12:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_12_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="kernel_FFN.cpp:12:22" LoopName="VITIS_LOOP_12_1" Length="768" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_FFN.cpp:18:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 768 and bit width 32 in loop 'VITIS_LOOP_18_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="kernel_FFN.cpp:18:22" LoopName="VITIS_LOOP_18_1" Length="768" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

