
final_oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cdc8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001efc  0800cf88  0800cf88  0000df88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee84  0800ee84  0004bcd0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ee84  0800ee84  0000fe84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee8c  0800ee8c  0004bcd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee8c  0800ee8c  0000fe8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ee90  0800ee90  0000fe90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20040000  0800ee94  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c7d8  200401d8  0800f06c  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2005c9b0  0800f06c  000109b0  2**0
                  ALLOC
 11 .user_data    0001bcd0  081c0000  081c0000  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .user_data1   00010e74  08180000  08180000  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .user_data2   0000d16c  08140000  08140000  00011000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .ARM.attributes 00000030  00000000  00000000  0004bcd0  2**0
                  CONTENTS, READONLY
 15 .debug_info   0002193f  00000000  00000000  0004bd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004fc1  00000000  00000000  0006d63f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001b10  00000000  00000000  00072600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000148e  00000000  00000000  00074110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002fae4  00000000  00000000  0007559e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00026577  00000000  00000000  000a5082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    001128dc  00000000  00000000  000cb5f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001dded5  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00007f40  00000000  00000000  001ddf18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000069  00000000  00000000  001e5e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d8 	.word	0x200401d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800cf70 	.word	0x0800cf70

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401dc 	.word	0x200401dc
 80001fc:	0800cf70 	.word	0x0800cf70

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c8c:	f000 b988 	b.w	8000fa0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	0000      	movs	r0, r0
	...

08000fa8 <biquad_init_lowpass>:

Acc_Datapoint_Float gyr_lpf = {0,0,0};


static BiquadLP gy_lp;
void biquad_init_lowpass(BiquadLP *b, float cutoff_hz, float fs_hz) {
 8000fa8:	b5b0      	push	{r4, r5, r7, lr}
 8000faa:	b090      	sub	sp, #64	@ 0x40
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	ed87 0a02 	vstr	s0, [r7, #8]
 8000fb4:	edc7 0a01 	vstr	s1, [r7, #4]
    float w0 = 2.0f * M_PI * cutoff_hz / fs_hz;
 8000fb8:	68b8      	ldr	r0, [r7, #8]
 8000fba:	f7ff fadd 	bl	8000578 <__aeabi_f2d>
 8000fbe:	a353      	add	r3, pc, #332	@ (adr r3, 800110c <biquad_init_lowpass+0x164>)
 8000fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc4:	f7ff fb30 	bl	8000628 <__aeabi_dmul>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4614      	mov	r4, r2
 8000fce:	461d      	mov	r5, r3
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff fad1 	bl	8000578 <__aeabi_f2d>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4620      	mov	r0, r4
 8000fdc:	4629      	mov	r1, r5
 8000fde:	f7ff fc4d 	bl	800087c <__aeabi_ddiv>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	4610      	mov	r0, r2
 8000fe8:	4619      	mov	r1, r3
 8000fea:	f7ff fdf5 	bl	8000bd8 <__aeabi_d2f>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float cosw = cosf(w0);
 8000ff2:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8000ff6:	f00b fa47 	bl	800c488 <cosf>
 8000ffa:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float sinw = sinf(w0);
 8000ffe:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001002:	f00b fa85 	bl	800c510 <sinf>
 8001006:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float Q = 0.707106f; // allegedly critically damped
 800100a:	4b3f      	ldr	r3, [pc, #252]	@ (8001108 <biquad_init_lowpass+0x160>)
 800100c:	633b      	str	r3, [r7, #48]	@ 0x30
    // Q += 0.01f; // underdamped to purposely produce oscillations, warning: this was a terrible idea
    float alpha = sinw / (2.0f * Q);
 800100e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001012:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001016:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800101a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800101e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    float b0 = (1.0f - cosw) / 2.0f;
 8001022:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001026:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800102a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800102e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001032:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001036:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float b1 = (1.0f - cosw);
 800103a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800103e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001042:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001046:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float b2 = (1.0f - cosw) / 2.0f;
 800104a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800104e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001052:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001056:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800105a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800105e:	edc7 7a08 	vstr	s15, [r7, #32]
    float a0 =  1.0f + alpha;
 8001062:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001066:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800106a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800106e:	edc7 7a07 	vstr	s15, [r7, #28]
    float a1 = -2.0f * cosw;
 8001072:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001076:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800107a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107e:	edc7 7a06 	vstr	s15, [r7, #24]
    float a2 =  1.0f - alpha;
 8001082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001086:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800108a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800108e:	edc7 7a05 	vstr	s15, [r7, #20]

    b->b0 = b0 / a0;
 8001092:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001096:	ed97 7a07 	vldr	s14, [r7, #28]
 800109a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	edc3 7a02 	vstr	s15, [r3, #8]
    b->b1 = b1 / a0;
 80010a4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80010a8:	ed97 7a07 	vldr	s14, [r7, #28]
 80010ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	edc3 7a03 	vstr	s15, [r3, #12]
    b->b2 = b2 / a0;
 80010b6:	edd7 6a08 	vldr	s13, [r7, #32]
 80010ba:	ed97 7a07 	vldr	s14, [r7, #28]
 80010be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a04 	vstr	s15, [r3, #16]
    b->a1 = a1 / a0;
 80010c8:	edd7 6a06 	vldr	s13, [r7, #24]
 80010cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80010d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	edc3 7a00 	vstr	s15, [r3]
    b->a2 = a2 / a0;
 80010da:	edd7 6a05 	vldr	s13, [r7, #20]
 80010de:	ed97 7a07 	vldr	s14, [r7, #28]
 80010e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	edc3 7a01 	vstr	s15, [r3, #4]

    b->z1 = 0.0f;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f04f 0200 	mov.w	r2, #0
 80010f2:	615a      	str	r2, [r3, #20]
    b->z2 = 0.0f;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
}
 80010fc:	bf00      	nop
 80010fe:	3740      	adds	r7, #64	@ 0x40
 8001100:	46bd      	mov	sp, r7
 8001102:	bdb0      	pop	{r4, r5, r7, pc}
 8001104:	f3af 8000 	nop.w
 8001108:	3f3504e6 	.word	0x3f3504e6
 800110c:	54442d18 	.word	0x54442d18
 8001110:	401921fb 	.word	0x401921fb
 8001114:	00000000 	.word	0x00000000

08001118 <biquad_process>:

#define LEAK 0.005f
#define F_LEAK_THESHOLD 0.01f
#define F_LEAK 0.1f
float biquad_process(BiquadLP *b, float x) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	ed87 0a00 	vstr	s0, [r7]
	// run a low pass filter
    float y = b->b0 * x + b->z1;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	ed93 7a02 	vldr	s14, [r3, #8]
 800112a:	edd7 7a00 	vldr	s15, [r7]
 800112e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	edd3 7a05 	vldr	s15, [r3, #20]
 8001138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113c:	edc7 7a03 	vstr	s15, [r7, #12]
    b->z1 = b->b1 * x - b->a1 * y + b->z2;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	ed93 7a03 	vldr	s14, [r3, #12]
 8001146:	edd7 7a00 	vldr	s15, [r7]
 800114a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	edd3 6a00 	vldr	s13, [r3]
 8001154:	edd7 7a03 	vldr	s15, [r7, #12]
 8001158:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800115c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	edd3 7a06 	vldr	s15, [r3, #24]
 8001166:	ee77 7a27 	vadd.f32	s15, s14, s15
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	edc3 7a05 	vstr	s15, [r3, #20]
    b->z2 = b->b2 * x - b->a2 * y;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	ed93 7a04 	vldr	s14, [r3, #16]
 8001176:	edd7 7a00 	vldr	s15, [r7]
 800117a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	edd3 6a01 	vldr	s13, [r3, #4]
 8001184:	edd7 7a03 	vldr	s15, [r7, #12]
 8001188:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800118c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	edc3 7a06 	vstr	s15, [r3, #24]

    // leaky integrator to account for sensor drift
    b->z1 *= (1.0f - LEAK);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	edd3 7a05 	vldr	s15, [r3, #20]
 800119c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001260 <biquad_process+0x148>
 80011a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	edc3 7a05 	vstr	s15, [r3, #20]
    b->z2 *= (1.0f - LEAK);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	edd3 7a06 	vldr	s15, [r3, #24]
 80011b0:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001260 <biquad_process+0x148>
 80011b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	edc3 7a06 	vstr	s15, [r3, #24]

    // add a fast leak mode for when there's a spike so it doesn't trigger a turn signal
    if (fabs(y) >= F_LEAK_THESHOLD) {
 80011be:	edd7 7a03 	vldr	s15, [r7, #12]
 80011c2:	eef0 7ae7 	vabs.f32	s15, s15
 80011c6:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001264 <biquad_process+0x14c>
 80011ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d2:	db13      	blt.n	80011fc <biquad_process+0xe4>
    	b->z1 *= (1.0f - F_LEAK);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	edd3 7a05 	vldr	s15, [r3, #20]
 80011da:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001268 <biquad_process+0x150>
 80011de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	edc3 7a05 	vstr	s15, [r3, #20]
    	b->z2 *= (1.0f - F_LEAK);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	edd3 7a06 	vldr	s15, [r3, #24]
 80011ee:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001268 <biquad_process+0x150>
 80011f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	edc3 7a06 	vstr	s15, [r3, #24]
    }

    if (fabs(y) >= 0.02) {
 80011fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001200:	eef0 7ae7 	vabs.f32	s15, s15
 8001204:	ee17 0a90 	vmov	r0, s15
 8001208:	f7ff f9b6 	bl	8000578 <__aeabi_f2d>
 800120c:	a312      	add	r3, pc, #72	@ (adr r3, 8001258 <biquad_process+0x140>)
 800120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001212:	f7ff fc8f 	bl	8000b34 <__aeabi_dcmpge>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d013      	beq.n	8001244 <biquad_process+0x12c>
        	b->z1 *= 0.5;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001222:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001226:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edc3 7a05 	vstr	s15, [r3, #20]
        	b->z2 *= 0.5;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	edd3 7a06 	vldr	s15, [r3, #24]
 8001236:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800123a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	edc3 7a06 	vstr	s15, [r3, #24]
//    if (fabs(y) >= F_LEAK_THESHOLD) {
//        	b->z1 *= F_LEAK_THESHOLD / fabs(y);
//        	b->z2 *= F_LEAK_THESHOLD / fabs(y);
//    }

    return y;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	ee07 3a90 	vmov	s15, r3
}
 800124a:	eeb0 0a67 	vmov.f32	s0, s15
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	f3af 8000 	nop.w
 8001258:	47ae147b 	.word	0x47ae147b
 800125c:	3f947ae1 	.word	0x3f947ae1
 8001260:	3f7eb852 	.word	0x3f7eb852
 8001264:	3c23d70a 	.word	0x3c23d70a
 8001268:	3f666666 	.word	0x3f666666

0800126c <lpf_init>:


void lpf_init(float fs) {
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	ed87 0a01 	vstr	s0, [r7, #4]
    biquad_init_lowpass(&gy_lp, 1.0f, fs);  // 0.5 Hz cutoff
 8001276:	edd7 0a01 	vldr	s1, [r7, #4]
 800127a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800127e:	4803      	ldr	r0, [pc, #12]	@ (800128c <lpf_init+0x20>)
 8001280:	f7ff fe92 	bl	8000fa8 <biquad_init_lowpass>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20040224 	.word	0x20040224

08001290 <compute_DC_offset>:

float compute_DC_offset(int num_samples) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
    float sum = 0.0f;
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
    for(int i=0; i<num_samples; i++){
 800129e:	2300      	movs	r3, #0
 80012a0:	613b      	str	r3, [r7, #16]
 80012a2:	e01f      	b.n	80012e4 <compute_DC_offset+0x54>
        sample_converted_acc_data(&hi2c1, &acc1_data);
 80012a4:	4919      	ldr	r1, [pc, #100]	@ (800130c <compute_DC_offset+0x7c>)
 80012a6:	481a      	ldr	r0, [pc, #104]	@ (8001310 <compute_DC_offset+0x80>)
 80012a8:	f000 fb4c 	bl	8001944 <sample_converted_acc_data>
        sample_converted_acc_data(&hi2c2, &acc2_data);
 80012ac:	4919      	ldr	r1, [pc, #100]	@ (8001314 <compute_DC_offset+0x84>)
 80012ae:	481a      	ldr	r0, [pc, #104]	@ (8001318 <compute_DC_offset+0x88>)
 80012b0:	f000 fb48 	bl	8001944 <sample_converted_acc_data>
        float diff = acc1_data.y - acc2_data.y;
 80012b4:	4b15      	ldr	r3, [pc, #84]	@ (800130c <compute_DC_offset+0x7c>)
 80012b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80012ba:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <compute_DC_offset+0x84>)
 80012bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c4:	edc7 7a03 	vstr	s15, [r7, #12]
        sum += diff;
 80012c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80012cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80012d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d4:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(5); // small delay for sensor
 80012d8:	2005      	movs	r0, #5
 80012da:	f002 fdc7 	bl	8003e6c <HAL_Delay>
    for(int i=0; i<num_samples; i++){
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	3301      	adds	r3, #1
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dbdb      	blt.n	80012a4 <compute_DC_offset+0x14>
    }
    return sum / num_samples;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	ee07 3a90 	vmov	s15, r3
 80012f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012f6:	ed97 7a05 	vldr	s14, [r7, #20]
 80012fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80012fe:	eef0 7a66 	vmov.f32	s15, s13
}
 8001302:	eeb0 0a67 	vmov.f32	s0, s15
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	200401f4 	.word	0x200401f4
 8001310:	20040450 	.word	0x20040450
 8001314:	20040200 	.word	0x20040200
 8001318:	200404a4 	.word	0x200404a4

0800131c <acc_controller_init>:

static float DC_offset = 0;
void acc_controller_init(void) {
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
	acc12_init();
 8001320:	f000 fa64 	bl	80017ec <acc12_init>
	lpf_init(ACC_FS);
 8001324:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8001348 <acc_controller_init+0x2c>
 8001328:	f7ff ffa0 	bl	800126c <lpf_init>
	HAL_Delay(1000);
 800132c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001330:	f002 fd9c 	bl	8003e6c <HAL_Delay>
	DC_offset = compute_DC_offset(100);
 8001334:	2064      	movs	r0, #100	@ 0x64
 8001336:	f7ff ffab 	bl	8001290 <compute_DC_offset>
 800133a:	eef0 7a40 	vmov.f32	s15, s0
 800133e:	4b03      	ldr	r3, [pc, #12]	@ (800134c <acc_controller_init+0x30>)
 8001340:	edc3 7a00 	vstr	s15, [r3]
}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}
 8001348:	42c80000 	.word	0x42c80000
 800134c:	20040240 	.word	0x20040240

08001350 <moving_average>:

#define AVG_WINDOW 50
float volume_buf[AVG_WINDOW];
int volume_i = 0;

float moving_average(float* buf, int* i, float data_point) {
 8001350:	b480      	push	{r7}
 8001352:	b087      	sub	sp, #28
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	ed87 0a01 	vstr	s0, [r7, #4]
	buf[*i] = data_point;
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	4413      	add	r3, r2
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	601a      	str	r2, [r3, #0]
	*i = (*i + 1) % AVG_WINDOW;
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	1c5a      	adds	r2, r3, #1
 8001372:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <moving_average+0x90>)
 8001374:	fb83 1302 	smull	r1, r3, r3, r2
 8001378:	1119      	asrs	r1, r3, #4
 800137a:	17d3      	asrs	r3, r2, #31
 800137c:	1acb      	subs	r3, r1, r3
 800137e:	2132      	movs	r1, #50	@ 0x32
 8001380:	fb01 f303 	mul.w	r3, r1, r3
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	6013      	str	r3, [r2, #0]
	float result = 0;
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
	for (int j = 0; j < AVG_WINDOW; j++) {
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	e00e      	b.n	80013b4 <moving_average+0x64>
		result += buf[j];
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	edd3 7a00 	vldr	s15, [r3]
 80013a2:	ed97 7a05 	vldr	s14, [r7, #20]
 80013a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013aa:	edc7 7a05 	vstr	s15, [r7, #20]
	for (int j = 0; j < AVG_WINDOW; j++) {
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	3301      	adds	r3, #1
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	2b31      	cmp	r3, #49	@ 0x31
 80013b8:	dded      	ble.n	8001396 <moving_average+0x46>
	}
	result = result / AVG_WINDOW;
 80013ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80013be:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80013e4 <moving_average+0x94>
 80013c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013c6:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	ee07 3a90 	vmov	s15, r3
}
 80013d0:	eeb0 0a67 	vmov.f32	s0, s15
 80013d4:	371c      	adds	r7, #28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	51eb851f 	.word	0x51eb851f
 80013e4:	42480000 	.word	0x42480000

080013e8 <moving_average_turning>:



#define TURNING_WINDOW 35

float moving_average_turning(float* buf, int* i, float data_point) {
 80013e8:	b480      	push	{r7}
 80013ea:	b087      	sub	sp, #28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	ed87 0a01 	vstr	s0, [r7, #4]
	buf[*i] = data_point;
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	4413      	add	r3, r2
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	601a      	str	r2, [r3, #0]
	*i = (*i + 1) % TURNING_WINDOW;
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	1c5a      	adds	r2, r3, #1
 800140a:	4b1c      	ldr	r3, [pc, #112]	@ (800147c <moving_average_turning+0x94>)
 800140c:	fb83 1302 	smull	r1, r3, r3, r2
 8001410:	4413      	add	r3, r2
 8001412:	1159      	asrs	r1, r3, #5
 8001414:	17d3      	asrs	r3, r2, #31
 8001416:	1ac9      	subs	r1, r1, r3
 8001418:	460b      	mov	r3, r1
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	440b      	add	r3, r1
 800141e:	00d9      	lsls	r1, r3, #3
 8001420:	1ac9      	subs	r1, r1, r3
 8001422:	1a51      	subs	r1, r2, r1
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	6019      	str	r1, [r3, #0]
	float result = 0;
 8001428:	f04f 0300 	mov.w	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
	for (int j = 0; j < TURNING_WINDOW; j++) {
 800142e:	2300      	movs	r3, #0
 8001430:	613b      	str	r3, [r7, #16]
 8001432:	e00e      	b.n	8001452 <moving_average_turning+0x6a>
		result += buf[j];
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	edd3 7a00 	vldr	s15, [r3]
 8001440:	ed97 7a05 	vldr	s14, [r7, #20]
 8001444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001448:	edc7 7a05 	vstr	s15, [r7, #20]
	for (int j = 0; j < TURNING_WINDOW; j++) {
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	3301      	adds	r3, #1
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	2b22      	cmp	r3, #34	@ 0x22
 8001456:	dded      	ble.n	8001434 <moving_average_turning+0x4c>
	}
	result = result / TURNING_WINDOW;
 8001458:	ed97 7a05 	vldr	s14, [r7, #20]
 800145c:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001480 <moving_average_turning+0x98>
 8001460:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001464:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	ee07 3a90 	vmov	s15, r3
}
 800146e:	eeb0 0a67 	vmov.f32	s0, s15
 8001472:	371c      	adds	r7, #28
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	ea0ea0eb 	.word	0xea0ea0eb
 8001480:	420c0000 	.word	0x420c0000
 8001484:	00000000 	.word	0x00000000

08001488 <turning_logic>:


bool mask = 0;
bool last_trigger = 0;

bool turning_logic(float val,  float* volume) {
 8001488:	b590      	push	{r4, r7, lr}
 800148a:	b089      	sub	sp, #36	@ 0x24
 800148c:	af00      	add	r7, sp, #0
 800148e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001492:	6038      	str	r0, [r7, #0]
	 static float turning_avg;
	 static bool turning;
	 turning_avg = moving_average_turning(turning_buf, &turning_i, val);
 8001494:	ed97 0a01 	vldr	s0, [r7, #4]
 8001498:	497d      	ldr	r1, [pc, #500]	@ (8001690 <turning_logic+0x208>)
 800149a:	487e      	ldr	r0, [pc, #504]	@ (8001694 <turning_logic+0x20c>)
 800149c:	f7ff ffa4 	bl	80013e8 <moving_average_turning>
 80014a0:	eef0 7a40 	vmov.f32	s15, s0
 80014a4:	4b7c      	ldr	r3, [pc, #496]	@ (8001698 <turning_logic+0x210>)
 80014a6:	edc3 7a00 	vstr	s15, [r3]
	 turning = (fabs(turning_avg) > TURNING_THRESHOLD) ? 1 : 0;
 80014aa:	4b7b      	ldr	r3, [pc, #492]	@ (8001698 <turning_logic+0x210>)
 80014ac:	edd3 7a00 	vldr	s15, [r3]
 80014b0:	eef0 7ae7 	vabs.f32	s15, s15
 80014b4:	ee17 0a90 	vmov	r0, s15
 80014b8:	f7ff f85e 	bl	8000578 <__aeabi_f2d>
 80014bc:	2301      	movs	r3, #1
 80014be:	461c      	mov	r4, r3
 80014c0:	a36d      	add	r3, pc, #436	@ (adr r3, 8001678 <turning_logic+0x1f0>)
 80014c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c6:	f7ff fb3f 	bl	8000b48 <__aeabi_dcmpgt>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <turning_logic+0x4c>
 80014d0:	2300      	movs	r3, #0
 80014d2:	461c      	mov	r4, r3
 80014d4:	b2e2      	uxtb	r2, r4
 80014d6:	4b71      	ldr	r3, [pc, #452]	@ (800169c <turning_logic+0x214>)
 80014d8:	701a      	strb	r2, [r3, #0]

	static bool crosses_threshold;
	int above = 0; int below = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	61bb      	str	r3, [r7, #24]
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
	for (int j = 0; j < TURNING_WINDOW; j++) {
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	e028      	b.n	800153a <turning_logic+0xb2>
		if (turning_buf[j] > TURNING_THRESHOLD) above++;
 80014e8:	4a6a      	ldr	r2, [pc, #424]	@ (8001694 <turning_logic+0x20c>)
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f840 	bl	8000578 <__aeabi_f2d>
 80014f8:	a35f      	add	r3, pc, #380	@ (adr r3, 8001678 <turning_logic+0x1f0>)
 80014fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fe:	f7ff fb23 	bl	8000b48 <__aeabi_dcmpgt>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d002      	beq.n	800150e <turning_logic+0x86>
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	3301      	adds	r3, #1
 800150c:	61bb      	str	r3, [r7, #24]
		if (turning_buf[j] < -TURNING_THRESHOLD) below++;
 800150e:	4a61      	ldr	r2, [pc, #388]	@ (8001694 <turning_logic+0x20c>)
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff f82d 	bl	8000578 <__aeabi_f2d>
 800151e:	a358      	add	r3, pc, #352	@ (adr r3, 8001680 <turning_logic+0x1f8>)
 8001520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001524:	f7ff faf2 	bl	8000b0c <__aeabi_dcmplt>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d002      	beq.n	8001534 <turning_logic+0xac>
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	3301      	adds	r3, #1
 8001532:	61fb      	str	r3, [r7, #28]
	for (int j = 0; j < TURNING_WINDOW; j++) {
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	3301      	adds	r3, #1
 8001538:	617b      	str	r3, [r7, #20]
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	2b22      	cmp	r3, #34	@ 0x22
 800153e:	ddd3      	ble.n	80014e8 <turning_logic+0x60>
	}
	crosses_threshold = (above >= TURNING_WINDOW-TURNING_WINDOW_MARGIN || below >= TURNING_WINDOW-TURNING_WINDOW_MARGIN) ? 0 : 1;
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	2b1d      	cmp	r3, #29
 8001544:	dc04      	bgt.n	8001550 <turning_logic+0xc8>
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	2b1d      	cmp	r3, #29
 800154a:	dc01      	bgt.n	8001550 <turning_logic+0xc8>
 800154c:	2301      	movs	r3, #1
 800154e:	e000      	b.n	8001552 <turning_logic+0xca>
 8001550:	2300      	movs	r3, #0
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	b2da      	uxtb	r2, r3
 8001558:	4b51      	ldr	r3, [pc, #324]	@ (80016a0 <turning_logic+0x218>)
 800155a:	701a      	strb	r2, [r3, #0]

	static bool crosses_zero;
	above = 0; below = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	61bb      	str	r3, [r7, #24]
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]
	for (int j = 0; j < TURNING_WINDOW; j++) {
 8001564:	2300      	movs	r3, #0
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	e01e      	b.n	80015a8 <turning_logic+0x120>
		if (turning_buf[j] > 0) above++;
 800156a:	4a4a      	ldr	r2, [pc, #296]	@ (8001694 <turning_logic+0x20c>)
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	edd3 7a00 	vldr	s15, [r3]
 8001576:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800157a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157e:	dd02      	ble.n	8001586 <turning_logic+0xfe>
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	3301      	adds	r3, #1
 8001584:	61bb      	str	r3, [r7, #24]
		if (turning_buf[j] < 0) below++;
 8001586:	4a43      	ldr	r2, [pc, #268]	@ (8001694 <turning_logic+0x20c>)
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	4413      	add	r3, r2
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	d502      	bpl.n	80015a2 <turning_logic+0x11a>
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	3301      	adds	r3, #1
 80015a0:	61fb      	str	r3, [r7, #28]
	for (int j = 0; j < TURNING_WINDOW; j++) {
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	3301      	adds	r3, #1
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	2b22      	cmp	r3, #34	@ 0x22
 80015ac:	dddd      	ble.n	800156a <turning_logic+0xe2>
	}
	crosses_zero = (above == TURNING_WINDOW || below == TURNING_WINDOW) ? 0 : 1;
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	2b23      	cmp	r3, #35	@ 0x23
 80015b2:	d004      	beq.n	80015be <turning_logic+0x136>
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	2b23      	cmp	r3, #35	@ 0x23
 80015b8:	d001      	beq.n	80015be <turning_logic+0x136>
 80015ba:	2301      	movs	r3, #1
 80015bc:	e000      	b.n	80015c0 <turning_logic+0x138>
 80015be:	2300      	movs	r3, #0
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	b2da      	uxtb	r2, r3
 80015c6:	4b37      	ldr	r3, [pc, #220]	@ (80016a4 <turning_logic+0x21c>)
 80015c8:	701a      	strb	r2, [r3, #0]

	static bool turn_trigger;
	turn_trigger = !crosses_threshold * !crosses_zero;
 80015ca:	4b35      	ldr	r3, [pc, #212]	@ (80016a0 <turning_logic+0x218>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	f083 0301 	eor.w	r3, r3, #1
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b33      	ldr	r3, [pc, #204]	@ (80016a4 <turning_logic+0x21c>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	f083 0301 	eor.w	r3, r3, #1
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	bf14      	ite	ne
 80015e6:	2301      	movne	r3, #1
 80015e8:	2300      	moveq	r3, #0
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	4b2e      	ldr	r3, [pc, #184]	@ (80016a8 <turning_logic+0x220>)
 80015ee:	701a      	strb	r2, [r3, #0]


	*volume = moving_average(volume_buf, &volume_i, turn_trigger ? 1.0f : 0);
 80015f0:	4b2d      	ldr	r3, [pc, #180]	@ (80016a8 <turning_logic+0x220>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d002      	beq.n	80015fe <turning_logic+0x176>
 80015f8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80015fc:	e001      	b.n	8001602 <turning_logic+0x17a>
 80015fe:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80016ac <turning_logic+0x224>
 8001602:	eeb0 0a67 	vmov.f32	s0, s15
 8001606:	492a      	ldr	r1, [pc, #168]	@ (80016b0 <turning_logic+0x228>)
 8001608:	482a      	ldr	r0, [pc, #168]	@ (80016b4 <turning_logic+0x22c>)
 800160a:	f7ff fea1 	bl	8001350 <moving_average>
 800160e:	eef0 7a40 	vmov.f32	s15, s0
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	edc3 7a00 	vstr	s15, [r3]
	turn_trigger = (*volume > 0.3 ? 1 : 0);
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f7fe ffab 	bl	8000578 <__aeabi_f2d>
 8001622:	2301      	movs	r3, #1
 8001624:	461c      	mov	r4, r3
 8001626:	a318      	add	r3, pc, #96	@ (adr r3, 8001688 <turning_logic+0x200>)
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	f7ff fa8c 	bl	8000b48 <__aeabi_dcmpgt>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <turning_logic+0x1b2>
 8001636:	2300      	movs	r3, #0
 8001638:	461c      	mov	r4, r3
 800163a:	b2e2      	uxtb	r2, r4
 800163c:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <turning_logic+0x220>)
 800163e:	701a      	strb	r2, [r3, #0]

	// comment out this line to implement the hold time
	// POSITIVE EDGE DETECTOR: (PULSE IF RISING EDGE)
	bool out;
	if (!last_trigger && turn_trigger) {
 8001640:	4b1d      	ldr	r3, [pc, #116]	@ (80016b8 <turning_logic+0x230>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	f083 0301 	eor.w	r3, r3, #1
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d006      	beq.n	800165c <turning_logic+0x1d4>
 800164e:	4b16      	ldr	r3, [pc, #88]	@ (80016a8 <turning_logic+0x220>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d002      	beq.n	800165c <turning_logic+0x1d4>
		out = 1;
 8001656:	2301      	movs	r3, #1
 8001658:	73fb      	strb	r3, [r7, #15]
 800165a:	e001      	b.n	8001660 <turning_logic+0x1d8>
	} else { out = 0; }
 800165c:	2300      	movs	r3, #0
 800165e:	73fb      	strb	r3, [r7, #15]
	last_trigger = turn_trigger;
 8001660:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <turning_logic+0x220>)
 8001662:	781a      	ldrb	r2, [r3, #0]
 8001664:	4b14      	ldr	r3, [pc, #80]	@ (80016b8 <turning_logic+0x230>)
 8001666:	701a      	strb	r2, [r3, #0]
	return out;
 8001668:	7bfb      	ldrb	r3, [r7, #15]
			if (hold_counter > 0) hold_counter--;
		}
		turn_trigger = (hold_counter > 0);
	return turn_trigger;
	//return turn_trigger;
}
 800166a:	4618      	mov	r0, r3
 800166c:	3724      	adds	r7, #36	@ 0x24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd90      	pop	{r4, r7, pc}
 8001672:	bf00      	nop
 8001674:	f3af 8000 	nop.w
 8001678:	d2f1a9fc 	.word	0xd2f1a9fc
 800167c:	3f70624d 	.word	0x3f70624d
 8001680:	d2f1a9fc 	.word	0xd2f1a9fc
 8001684:	bf70624d 	.word	0xbf70624d
 8001688:	33333333 	.word	0x33333333
 800168c:	3fd33333 	.word	0x3fd33333
 8001690:	2004039c 	.word	0x2004039c
 8001694:	20040310 	.word	0x20040310
 8001698:	200403a4 	.word	0x200403a4
 800169c:	200403a8 	.word	0x200403a8
 80016a0:	200403a9 	.word	0x200403a9
 80016a4:	200403aa 	.word	0x200403aa
 80016a8:	200403ab 	.word	0x200403ab
 80016ac:	00000000 	.word	0x00000000
 80016b0:	2004030c 	.word	0x2004030c
 80016b4:	20040244 	.word	0x20040244
 80016b8:	200403a0 	.word	0x200403a0

080016bc <update_gyr_data>:



// int calibrate_after = 1000;
bool update_gyr_data(Acc_Datapoint_Float* gyr_data_out, bool lp, float* volume) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	460b      	mov	r3, r1
 80016c6:	607a      	str	r2, [r7, #4]
 80016c8:	72fb      	strb	r3, [r7, #11]
	sample_converted_acc_data(&hi2c1, &acc1_data);
 80016ca:	4921      	ldr	r1, [pc, #132]	@ (8001750 <update_gyr_data+0x94>)
 80016cc:	4821      	ldr	r0, [pc, #132]	@ (8001754 <update_gyr_data+0x98>)
 80016ce:	f000 f939 	bl	8001944 <sample_converted_acc_data>
	sample_converted_acc_data(&hi2c2, &acc2_data);
 80016d2:	4921      	ldr	r1, [pc, #132]	@ (8001758 <update_gyr_data+0x9c>)
 80016d4:	4821      	ldr	r0, [pc, #132]	@ (800175c <update_gyr_data+0xa0>)
 80016d6:	f000 f935 	bl	8001944 <sample_converted_acc_data>
	acc_diff_data.y = acc1_data.y - acc2_data.y - DC_offset;
 80016da:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <update_gyr_data+0x94>)
 80016dc:	ed93 7a01 	vldr	s14, [r3, #4]
 80016e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001758 <update_gyr_data+0x9c>)
 80016e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80016e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001760 <update_gyr_data+0xa4>)
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <update_gyr_data+0xa8>)
 80016f6:	edc3 7a01 	vstr	s15, [r3, #4]

	// acc_diff_data.y = moving_average(gyr_window_buf, &gyr_window_i, acc_diff_data.y);


	gyr_lpf.y = lp ? biquad_process(&gy_lp, acc_diff_data.y) : acc_diff_data.y;
 80016fa:	7afb      	ldrb	r3, [r7, #11]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d00a      	beq.n	8001716 <update_gyr_data+0x5a>
 8001700:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <update_gyr_data+0xa8>)
 8001702:	edd3 7a01 	vldr	s15, [r3, #4]
 8001706:	eeb0 0a67 	vmov.f32	s0, s15
 800170a:	4817      	ldr	r0, [pc, #92]	@ (8001768 <update_gyr_data+0xac>)
 800170c:	f7ff fd04 	bl	8001118 <biquad_process>
 8001710:	eef0 7a40 	vmov.f32	s15, s0
 8001714:	e002      	b.n	800171c <update_gyr_data+0x60>
 8001716:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <update_gyr_data+0xa8>)
 8001718:	edd3 7a01 	vldr	s15, [r3, #4]
 800171c:	4b13      	ldr	r3, [pc, #76]	@ (800176c <update_gyr_data+0xb0>)
 800171e:	edc3 7a01 	vstr	s15, [r3, #4]
	static bool turning;
	turning = turning_logic(gyr_lpf.y, volume);
 8001722:	4b12      	ldr	r3, [pc, #72]	@ (800176c <update_gyr_data+0xb0>)
 8001724:	edd3 7a01 	vldr	s15, [r3, #4]
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	eeb0 0a67 	vmov.f32	s0, s15
 800172e:	f7ff feab 	bl	8001488 <turning_logic>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	4b0e      	ldr	r3, [pc, #56]	@ (8001770 <update_gyr_data+0xb4>)
 8001738:	701a      	strb	r2, [r3, #0]

	// set to difference acc for now
	// *gyr_data_out = acc_diff_data;
	*gyr_data_out = gyr_lpf;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4a0b      	ldr	r2, [pc, #44]	@ (800176c <update_gyr_data+0xb0>)
 800173e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001740:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return turning;
 8001744:	4b0a      	ldr	r3, [pc, #40]	@ (8001770 <update_gyr_data+0xb4>)
 8001746:	781b      	ldrb	r3, [r3, #0]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	200401f4 	.word	0x200401f4
 8001754:	20040450 	.word	0x20040450
 8001758:	20040200 	.word	0x20040200
 800175c:	200404a4 	.word	0x200404a4
 8001760:	20040240 	.word	0x20040240
 8001764:	2004020c 	.word	0x2004020c
 8001768:	20040224 	.word	0x20040224
 800176c:	20040218 	.word	0x20040218
 8001770:	200403ac 	.word	0x200403ac

08001774 <update_gyr_data_just_enable>:

bool update_gyr_data_just_enable() {
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
	static Acc_Datapoint_Float _1;
	static float _2;
	return update_gyr_data(&_1, 1, &_2);
 8001778:	4a03      	ldr	r2, [pc, #12]	@ (8001788 <update_gyr_data_just_enable+0x14>)
 800177a:	2101      	movs	r1, #1
 800177c:	4803      	ldr	r0, [pc, #12]	@ (800178c <update_gyr_data_just_enable+0x18>)
 800177e:	f7ff ff9d 	bl	80016bc <update_gyr_data>
 8001782:	4603      	mov	r3, r0
}
 8001784:	4618      	mov	r0, r3
 8001786:	bd80      	pop	{r7, pc}
 8001788:	200403bc 	.word	0x200403bc
 800178c:	200403b0 	.word	0x200403b0

08001790 <squwak_acc_mag>:
#define G_Force_Conversion 16384.0f




void squwak_acc_mag(I2C_HandleTypeDef* i2c_ch, char* i2c_channel_name) {
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
	uint8_t data_received = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	73fb      	strb	r3, [r7, #15]
	printf("\nSquawking IMU on %s\r\n", i2c_channel_name);
 800179e:	6839      	ldr	r1, [r7, #0]
 80017a0:	480f      	ldr	r0, [pc, #60]	@ (80017e0 <squwak_acc_mag+0x50>)
 80017a2:	f008 fe97 	bl	800a4d4 <iprintf>
	data_received = i2c_read_one_val(i2c_ch, ACC_ADDR, WHO_AM_I_A_Addr);
 80017a6:	220f      	movs	r2, #15
 80017a8:	2132      	movs	r1, #50	@ 0x32
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 ff66 	bl	800267c <i2c_read_one_val>
 80017b0:	4603      	mov	r3, r0
 80017b2:	73fb      	strb	r3, [r7, #15]
	printf("WHO_AM_I_A = 0x%02X\r\n", data_received);
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	4619      	mov	r1, r3
 80017b8:	480a      	ldr	r0, [pc, #40]	@ (80017e4 <squwak_acc_mag+0x54>)
 80017ba:	f008 fe8b 	bl	800a4d4 <iprintf>
	data_received = i2c_read_one_val(i2c_ch, MAG_ADDR, WHO_AM_I_M_Addr);
 80017be:	224f      	movs	r2, #79	@ 0x4f
 80017c0:	213c      	movs	r1, #60	@ 0x3c
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f000 ff5a 	bl	800267c <i2c_read_one_val>
 80017c8:	4603      	mov	r3, r0
 80017ca:	73fb      	strb	r3, [r7, #15]
	printf("WHO_AM_I_M = 0x%02X\r\n", data_received);
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <squwak_acc_mag+0x58>)
 80017d2:	f008 fe7f 	bl	800a4d4 <iprintf>
}
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	0800cf88 	.word	0x0800cf88
 80017e4:	0800cfa0 	.word	0x0800cfa0
 80017e8:	0800cfb8 	.word	0x0800cfb8

080017ec <acc12_init>:


void acc12_init(void) {
 80017ec:	b598      	push	{r3, r4, r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	printf("Check both lines are HIGH: \r\nSDA = %d, SCL = %d\r\n",
	         HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_0),   // replace with SDA pin
 80017f0:	2101      	movs	r1, #1
 80017f2:	4817      	ldr	r0, [pc, #92]	@ (8001850 <acc12_init+0x64>)
 80017f4:	f003 fc66 	bl	80050c4 <HAL_GPIO_ReadPin>
 80017f8:	4603      	mov	r3, r0
	printf("Check both lines are HIGH: \r\nSDA = %d, SCL = %d\r\n",
 80017fa:	461c      	mov	r4, r3
	         HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_1));  // replace with SCL pin
 80017fc:	2102      	movs	r1, #2
 80017fe:	4814      	ldr	r0, [pc, #80]	@ (8001850 <acc12_init+0x64>)
 8001800:	f003 fc60 	bl	80050c4 <HAL_GPIO_ReadPin>
 8001804:	4603      	mov	r3, r0
	printf("Check both lines are HIGH: \r\nSDA = %d, SCL = %d\r\n",
 8001806:	461a      	mov	r2, r3
 8001808:	4621      	mov	r1, r4
 800180a:	4812      	ldr	r0, [pc, #72]	@ (8001854 <acc12_init+0x68>)
 800180c:	f008 fe62 	bl	800a4d4 <iprintf>

	squwak_acc_mag(&hi2c1, "I2C ch 1");
 8001810:	4911      	ldr	r1, [pc, #68]	@ (8001858 <acc12_init+0x6c>)
 8001812:	4812      	ldr	r0, [pc, #72]	@ (800185c <acc12_init+0x70>)
 8001814:	f7ff ffbc 	bl	8001790 <squwak_acc_mag>
	squwak_acc_mag(&hi2c2, "I2C ch 2");
 8001818:	4911      	ldr	r1, [pc, #68]	@ (8001860 <acc12_init+0x74>)
 800181a:	4812      	ldr	r0, [pc, #72]	@ (8001864 <acc12_init+0x78>)
 800181c:	f7ff ffb8 	bl	8001790 <squwak_acc_mag>

	i2c_write_one_val(&hi2c1, ACC_ADDR, CTRL_REG1_A, CTRL_REG1_A_Settings);
 8001820:	2357      	movs	r3, #87	@ 0x57
 8001822:	2220      	movs	r2, #32
 8001824:	2132      	movs	r1, #50	@ 0x32
 8001826:	480d      	ldr	r0, [pc, #52]	@ (800185c <acc12_init+0x70>)
 8001828:	f000 ff6a 	bl	8002700 <i2c_write_one_val>
	printf("\nConfigured Accelerometer 1 at 100Hz, in Normal Power Mode, and XYZ axes enabled\r\n");
 800182c:	480e      	ldr	r0, [pc, #56]	@ (8001868 <acc12_init+0x7c>)
 800182e:	f008 feb9 	bl	800a5a4 <puts>
	i2c_write_one_val(&hi2c2, ACC_ADDR, CTRL_REG1_A, CTRL_REG1_A_Settings);
 8001832:	2357      	movs	r3, #87	@ 0x57
 8001834:	2220      	movs	r2, #32
 8001836:	2132      	movs	r1, #50	@ 0x32
 8001838:	480a      	ldr	r0, [pc, #40]	@ (8001864 <acc12_init+0x78>)
 800183a:	f000 ff61 	bl	8002700 <i2c_write_one_val>
	printf("\nConfigured Accelerometer 2 at 100Hz, in Normal Power Mode, and XYZ axes enabled\r\n");
 800183e:	480b      	ldr	r0, [pc, #44]	@ (800186c <acc12_init+0x80>)
 8001840:	f008 feb0 	bl	800a5a4 <puts>

	HAL_Delay(500);
 8001844:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001848:	f002 fb10 	bl	8003e6c <HAL_Delay>
}
 800184c:	bf00      	nop
 800184e:	bd98      	pop	{r3, r4, r7, pc}
 8001850:	48001400 	.word	0x48001400
 8001854:	0800cfd0 	.word	0x0800cfd0
 8001858:	0800d004 	.word	0x0800d004
 800185c:	20040450 	.word	0x20040450
 8001860:	0800d010 	.word	0x0800d010
 8001864:	200404a4 	.word	0x200404a4
 8001868:	0800d01c 	.word	0x0800d01c
 800186c:	0800d070 	.word	0x0800d070

08001870 <sample_raw_acc_data>:


// wrapper for default off
void sample_raw_acc_data(I2C_HandleTypeDef* i2c_ch, Acc_Datapoint_Raw* data_out) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af02      	add	r7, sp, #8
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
	uint8_t buffer[6];

	uint8_t increment_enabled_ACC_X_L = (1 << 7) | ACC_X_L;
 800187a:	23a8      	movs	r3, #168	@ 0xa8
 800187c:	73fb      	strb	r3, [r7, #15]
	i2c_read_x_vals(i2c_ch, ACC_ADDR, increment_enabled_ACC_X_L, buffer, 6);
 800187e:	f107 0308 	add.w	r3, r7, #8
 8001882:	7bfa      	ldrb	r2, [r7, #15]
 8001884:	2106      	movs	r1, #6
 8001886:	9100      	str	r1, [sp, #0]
 8001888:	2132      	movs	r1, #50	@ 0x32
 800188a:	6878      	ldr	r0, [r7, #4]
 800188c:	f000 ff7c 	bl	8002788 <i2c_read_x_vals>

	data_out->x = (int16_t)((buffer[1] << 8) | buffer[0]);
 8001890:	7a7b      	ldrb	r3, [r7, #9]
 8001892:	b21b      	sxth	r3, r3
 8001894:	021b      	lsls	r3, r3, #8
 8001896:	b21a      	sxth	r2, r3
 8001898:	7a3b      	ldrb	r3, [r7, #8]
 800189a:	b21b      	sxth	r3, r3
 800189c:	4313      	orrs	r3, r2
 800189e:	b21a      	sxth	r2, r3
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	801a      	strh	r2, [r3, #0]
	data_out->y = (int16_t)((buffer[3] << 8) | buffer[2]);
 80018a4:	7afb      	ldrb	r3, [r7, #11]
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	021b      	lsls	r3, r3, #8
 80018aa:	b21a      	sxth	r2, r3
 80018ac:	7abb      	ldrb	r3, [r7, #10]
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	4313      	orrs	r3, r2
 80018b2:	b21a      	sxth	r2, r3
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	805a      	strh	r2, [r3, #2]
	data_out->z = (int16_t)((buffer[5] << 8) | buffer[4]);
 80018b8:	7b7b      	ldrb	r3, [r7, #13]
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	021b      	lsls	r3, r3, #8
 80018be:	b21a      	sxth	r2, r3
 80018c0:	7b3b      	ldrb	r3, [r7, #12]
 80018c2:	b21b      	sxth	r3, r3
 80018c4:	4313      	orrs	r3, r2
 80018c6:	b21a      	sxth	r2, r3
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	809a      	strh	r2, [r3, #4]

	// printf("Raw bytes: %02X %02X %02X %02X %02X %02X\r\n",
	//       buffer[0], buffer[1], buffer[2], buffer[3], buffer[4], buffer[5]);
}
 80018cc:	bf00      	nop
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <convert_raw_acc_to_force>:


void convert_raw_acc_to_force(Acc_Datapoint_Raw* data_in, Acc_Datapoint_Float* data_out) {
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
	data_out->x = (float)data_in->x / G_Force_Conversion;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018e4:	ee07 3a90 	vmov	s15, r3
 80018e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018ec:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001940 <convert_raw_acc_to_force+0x6c>
 80018f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	edc3 7a00 	vstr	s15, [r3]
	data_out->y = (float)data_in->y / G_Force_Conversion;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001900:	ee07 3a90 	vmov	s15, r3
 8001904:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001908:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8001940 <convert_raw_acc_to_force+0x6c>
 800190c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	edc3 7a01 	vstr	s15, [r3, #4]
	data_out->z = (float)data_in->z / G_Force_Conversion;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800191c:	ee07 3a90 	vmov	s15, r3
 8001920:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001924:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001940 <convert_raw_acc_to_force+0x6c>
 8001928:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	46800000 	.word	0x46800000

08001944 <sample_converted_acc_data>:

void sample_converted_acc_data(I2C_HandleTypeDef* i2c_ch, Acc_Datapoint_Float* data_out) {
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
	static Acc_Datapoint_Raw raw_data;
	sample_raw_acc_data(i2c_ch, &raw_data);
 800194e:	4906      	ldr	r1, [pc, #24]	@ (8001968 <sample_converted_acc_data+0x24>)
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ff8d 	bl	8001870 <sample_raw_acc_data>
	convert_raw_acc_to_force(&raw_data, data_out);
 8001956:	6839      	ldr	r1, [r7, #0]
 8001958:	4803      	ldr	r0, [pc, #12]	@ (8001968 <sample_converted_acc_data+0x24>)
 800195a:	f7ff ffbb 	bl	80018d4 <convert_raw_acc_to_force>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	200403c0 	.word	0x200403c0

0800196c <button_SetIRQFlag>:

/*
 * Set the external interrupt flag
 */
void button_SetIRQFlag(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
    buttonIRQFlag = true;
 8001970:	4b03      	ldr	r3, [pc, #12]	@ (8001980 <button_SetIRQFlag+0x14>)
 8001972:	2201      	movs	r2, #1
 8001974:	701a      	strb	r2, [r3, #0]
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	200403d8 	.word	0x200403d8

08001984 <handle_short_press>:
/*
 * Handles short button presses
 *
 * Cycles between OLED mode's different display views
 */
void handle_short_press() {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0

    switch (currentMode) {
 8001988:	4b37      	ldr	r3, [pc, #220]	@ (8001a68 <handle_short_press+0xe4>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b03      	cmp	r3, #3
 800198e:	d861      	bhi.n	8001a54 <handle_short_press+0xd0>
 8001990:	a201      	add	r2, pc, #4	@ (adr r2, 8001998 <handle_short_press+0x14>)
 8001992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001996:	bf00      	nop
 8001998:	080019a9 	.word	0x080019a9
 800199c:	080019b7 	.word	0x080019b7
 80019a0:	080019d9 	.word	0x080019d9
 80019a4:	08001a15 	.word	0x08001a15

    	case MODE_START:
    		// Go to next mode
    	    currentMode = MODE_ACCEL;
 80019a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a68 <handle_short_press+0xe4>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
    	    refreshDisplay = 1;
 80019ae:	4b2f      	ldr	r3, [pc, #188]	@ (8001a6c <handle_short_press+0xe8>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
    	    break;
 80019b4:	e055      	b.n	8001a62 <handle_short_press+0xde>

		case MODE_ACCEL:
			accelView = (accelView + 1) % 4; 		// Cycle between different accelerometer views
 80019b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001a70 <handle_short_press+0xec>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	3301      	adds	r3, #1
 80019bc:	425a      	negs	r2, r3
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	f002 0203 	and.w	r2, r2, #3
 80019c6:	bf58      	it	pl
 80019c8:	4253      	negpl	r3, r2
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	4b28      	ldr	r3, [pc, #160]	@ (8001a70 <handle_short_press+0xec>)
 80019ce:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 80019d0:	4b26      	ldr	r3, [pc, #152]	@ (8001a6c <handle_short_press+0xe8>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	701a      	strb	r2, [r3, #0]
			break;
 80019d6:	e044      	b.n	8001a62 <handle_short_press+0xde>

		case MODE_SOUND:
	        driftIndex = (driftIndex + 1) % 3;		// Cycle between different sounds
 80019d8:	4b26      	ldr	r3, [pc, #152]	@ (8001a74 <handle_short_press+0xf0>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	1c5a      	adds	r2, r3, #1
 80019de:	4b26      	ldr	r3, [pc, #152]	@ (8001a78 <handle_short_press+0xf4>)
 80019e0:	fb83 3102 	smull	r3, r1, r3, r2
 80019e4:	17d3      	asrs	r3, r2, #31
 80019e6:	1ac9      	subs	r1, r1, r3
 80019e8:	460b      	mov	r3, r1
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	440b      	add	r3, r1
 80019ee:	1ad1      	subs	r1, r2, r3
 80019f0:	b2ca      	uxtb	r2, r1
 80019f2:	4b20      	ldr	r3, [pc, #128]	@ (8001a74 <handle_short_press+0xf0>)
 80019f4:	701a      	strb	r2, [r3, #0]
	        loadDrift(driftIndex, volumeScale);		// Load drift into memory when index changes
 80019f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <handle_short_press+0xf0>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	461a      	mov	r2, r3
 80019fc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <handle_short_press+0xf8>)
 80019fe:	edd3 7a00 	vldr	s15, [r3]
 8001a02:	eeb0 0a67 	vmov.f32	s0, s15
 8001a06:	4610      	mov	r0, r2
 8001a08:	f001 fa3e 	bl	8002e88 <loadDrift>
			refreshDisplay = 1;
 8001a0c:	4b17      	ldr	r3, [pc, #92]	@ (8001a6c <handle_short_press+0xe8>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	701a      	strb	r2, [r3, #0]
			break;
 8001a12:	e026      	b.n	8001a62 <handle_short_press+0xde>

		case MODE_VOLUME:
			refreshDisplay = 1;
 8001a14:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <handle_short_press+0xe8>)
 8001a16:	2201      	movs	r2, #1
 8001a18:	701a      	strb	r2, [r3, #0]
			volumeSet = 0;					// Reset volume set flag
 8001a1a:	4b19      	ldr	r3, [pc, #100]	@ (8001a80 <handle_short_press+0xfc>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	701a      	strb	r2, [r3, #0]

			// Increase volume
			volumeScale += 0.1f;
 8001a20:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <handle_short_press+0xf8>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001a84 <handle_short_press+0x100>
 8001a2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <handle_short_press+0xf8>)
 8001a30:	edc3 7a00 	vstr	s15, [r3]
			if (volumeScale > 1.0f) {
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <handle_short_press+0xf8>)
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	dc00      	bgt.n	8001a4a <handle_short_press+0xc6>
			    volumeScale = 1.0f;
			}

			break;
 8001a48:	e00b      	b.n	8001a62 <handle_short_press+0xde>
			    volumeScale = 1.0f;
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <handle_short_press+0xf8>)
 8001a4c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a50:	601a      	str	r2, [r3, #0]
			break;
 8001a52:	e006      	b.n	8001a62 <handle_short_press+0xde>

		default:
			currentMode = MODE_START;
 8001a54:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <handle_short_press+0xe4>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 8001a5a:	4b04      	ldr	r3, [pc, #16]	@ (8001a6c <handle_short_press+0xe8>)
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	701a      	strb	r2, [r3, #0]
			break;
 8001a60:	bf00      	nop
    }
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	2005c324 	.word	0x2005c324
 8001a6c:	2005c327 	.word	0x2005c327
 8001a70:	2005c325 	.word	0x2005c325
 8001a74:	2005c326 	.word	0x2005c326
 8001a78:	55555556 	.word	0x55555556
 8001a7c:	20040000 	.word	0x20040000
 8001a80:	2005c329 	.word	0x2005c329
 8001a84:	3dcccccd 	.word	0x3dcccccd

08001a88 <handle_long_press>:
/*
 * Handles long button presses
 *
 * Cycles between different display modes
 */
void handle_long_press() {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0

    switch (currentMode) {
 8001a8c:	4b29      	ldr	r3, [pc, #164]	@ (8001b34 <handle_long_press+0xac>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b03      	cmp	r3, #3
 8001a92:	d846      	bhi.n	8001b22 <handle_long_press+0x9a>
 8001a94:	a201      	add	r2, pc, #4	@ (adr r2, 8001a9c <handle_long_press+0x14>)
 8001a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a9a:	bf00      	nop
 8001a9c:	08001aad 	.word	0x08001aad
 8001aa0:	08001abb 	.word	0x08001abb
 8001aa4:	08001acf 	.word	0x08001acf
 8001aa8:	08001add 	.word	0x08001add

		case MODE_START:
			// Go to next mode
			currentMode = MODE_ACCEL;
 8001aac:	4b21      	ldr	r3, [pc, #132]	@ (8001b34 <handle_long_press+0xac>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	@ (8001b38 <handle_long_press+0xb0>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
			break;
 8001ab8:	e03a      	b.n	8001b30 <handle_long_press+0xa8>

		case MODE_ACCEL:
			currentMode = MODE_SOUND;
 8001aba:	4b1e      	ldr	r3, [pc, #120]	@ (8001b34 <handle_long_press+0xac>)
 8001abc:	2202      	movs	r2, #2
 8001abe:	701a      	strb	r2, [r3, #0]
			accelView = 0;				// reset accel view
 8001ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b3c <handle_long_press+0xb4>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b38 <handle_long_press+0xb0>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
			break;
 8001acc:	e030      	b.n	8001b30 <handle_long_press+0xa8>

		case MODE_SOUND:
			currentMode = MODE_VOLUME;
 8001ace:	4b19      	ldr	r3, [pc, #100]	@ (8001b34 <handle_long_press+0xac>)
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <handle_long_press+0xb0>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	701a      	strb	r2, [r3, #0]
			break;
 8001ada:	e029      	b.n	8001b30 <handle_long_press+0xa8>

		case MODE_VOLUME:

			// On first long press load drift into memory with new volume
			if (!volumeSet) {
 8001adc:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <handle_long_press+0xb8>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	f083 0301 	eor.w	r3, r3, #1
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d011      	beq.n	8001b0e <handle_long_press+0x86>
				loadDrift(driftIndex, volumeScale);
 8001aea:	4b16      	ldr	r3, [pc, #88]	@ (8001b44 <handle_long_press+0xbc>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	461a      	mov	r2, r3
 8001af0:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <handle_long_press+0xc0>)
 8001af2:	edd3 7a00 	vldr	s15, [r3]
 8001af6:	eeb0 0a67 	vmov.f32	s0, s15
 8001afa:	4610      	mov	r0, r2
 8001afc:	f001 f9c4 	bl	8002e88 <loadDrift>
				volumeSet = 1;
 8001b00:	4b0f      	ldr	r3, [pc, #60]	@ (8001b40 <handle_long_press+0xb8>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	701a      	strb	r2, [r3, #0]
				refreshDisplay = 1;
 8001b06:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <handle_long_press+0xb0>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	701a      	strb	r2, [r3, #0]
			} else {
				currentMode = MODE_ACCEL;
				refreshDisplay = 1;
				volumeSet = 0;
			}
			break;
 8001b0c:	e010      	b.n	8001b30 <handle_long_press+0xa8>
				currentMode = MODE_ACCEL;
 8001b0e:	4b09      	ldr	r3, [pc, #36]	@ (8001b34 <handle_long_press+0xac>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	701a      	strb	r2, [r3, #0]
				refreshDisplay = 1;
 8001b14:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <handle_long_press+0xb0>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	701a      	strb	r2, [r3, #0]
				volumeSet = 0;
 8001b1a:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <handle_long_press+0xb8>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
			break;
 8001b20:	e006      	b.n	8001b30 <handle_long_press+0xa8>

		default:
			currentMode = MODE_START;
 8001b22:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <handle_long_press+0xac>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
			refreshDisplay = 1;
 8001b28:	4b03      	ldr	r3, [pc, #12]	@ (8001b38 <handle_long_press+0xb0>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	701a      	strb	r2, [r3, #0]
			break;
 8001b2e:	bf00      	nop
    }
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	2005c324 	.word	0x2005c324
 8001b38:	2005c327 	.word	0x2005c327
 8001b3c:	2005c325 	.word	0x2005c325
 8001b40:	2005c329 	.word	0x2005c329
 8001b44:	2005c326 	.word	0x2005c326
 8001b48:	20040000 	.word	0x20040000

08001b4c <handle_double_press>:
 * Handles double button presses
 *
 * Plays sound
 * TODO: implement volume control instead of playing sound
 */
void handle_double_press() {
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
	if (currentMode == MODE_VOLUME) {
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <handle_double_press+0x54>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b03      	cmp	r3, #3
 8001b56:	d11d      	bne.n	8001b94 <handle_double_press+0x48>
		volumeSet = 0;					// Reset volume set flag
 8001b58:	4b12      	ldr	r3, [pc, #72]	@ (8001ba4 <handle_double_press+0x58>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]
		refreshDisplay = 1;
 8001b5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ba8 <handle_double_press+0x5c>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	701a      	strb	r2, [r3, #0]
		// decrease volume
        volumeScale -= 0.1f;
 8001b64:	4b11      	ldr	r3, [pc, #68]	@ (8001bac <handle_double_press+0x60>)
 8001b66:	edd3 7a00 	vldr	s15, [r3]
 8001b6a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001bb0 <handle_double_press+0x64>
 8001b6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b72:	4b0e      	ldr	r3, [pc, #56]	@ (8001bac <handle_double_press+0x60>)
 8001b74:	edc3 7a00 	vstr	s15, [r3]
        if (volumeScale < 0.1f) {
 8001b78:	4b0c      	ldr	r3, [pc, #48]	@ (8001bac <handle_double_press+0x60>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001bb0 <handle_double_press+0x64>
 8001b82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8a:	d400      	bmi.n	8001b8e <handle_double_press+0x42>
            volumeScale = 0.1f;
        }
//        loadDrift(driftIndex, volumeScale);
	}
}
 8001b8c:	e002      	b.n	8001b94 <handle_double_press+0x48>
            volumeScale = 0.1f;
 8001b8e:	4b07      	ldr	r3, [pc, #28]	@ (8001bac <handle_double_press+0x60>)
 8001b90:	4a08      	ldr	r2, [pc, #32]	@ (8001bb4 <handle_double_press+0x68>)
 8001b92:	601a      	str	r2, [r3, #0]
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	2005c324 	.word	0x2005c324
 8001ba4:	2005c329 	.word	0x2005c329
 8001ba8:	2005c327 	.word	0x2005c327
 8001bac:	20040000 	.word	0x20040000
 8001bb0:	3dcccccd 	.word	0x3dcccccd
 8001bb4:	3dcccccd 	.word	0x3dcccccd

08001bb8 <handle_button>:
 * Handles button press and debounce
 *
 * Debounce state machine
 */
void handle_button(void)
	{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
	    uint32_t now = HAL_GetTick();
 8001bbe:	f002 f949 	bl	8003e54 <HAL_GetTick>
 8001bc2:	6078      	str	r0, [r7, #4]

	    switch (buttonState)
 8001bc4:	4b45      	ldr	r3, [pc, #276]	@ (8001cdc <handle_button+0x124>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b03      	cmp	r3, #3
 8001bca:	d85c      	bhi.n	8001c86 <handle_button+0xce>
 8001bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001bd4 <handle_button+0x1c>)
 8001bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bd2:	bf00      	nop
 8001bd4:	08001be5 	.word	0x08001be5
 8001bd8:	08001c03 	.word	0x08001c03
 8001bdc:	08001c33 	.word	0x08001c33
 8001be0:	08001c49 	.word	0x08001c49
	    {
	        case BUTTON_IDLE:
	            if (buttonIRQFlag)
 8001be4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce0 <handle_button+0x128>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d04f      	beq.n	8001c8e <handle_button+0xd6>
	            {
	                buttonIRQFlag = 0;
 8001bee:	4b3c      	ldr	r3, [pc, #240]	@ (8001ce0 <handle_button+0x128>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]
	                debounceStart = now;
 8001bf4:	4a3b      	ldr	r2, [pc, #236]	@ (8001ce4 <handle_button+0x12c>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6013      	str	r3, [r2, #0]
	                buttonState = BUTTON_DEBOUNCE;
 8001bfa:	4b38      	ldr	r3, [pc, #224]	@ (8001cdc <handle_button+0x124>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8001c00:	e045      	b.n	8001c8e <handle_button+0xd6>

	        case BUTTON_DEBOUNCE:
	            if (now - debounceStart >= DEBOUNCE_MS)
 8001c02:	4b38      	ldr	r3, [pc, #224]	@ (8001ce4 <handle_button+0x12c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b31      	cmp	r3, #49	@ 0x31
 8001c0c:	d941      	bls.n	8001c92 <handle_button+0xda>
	            {
	                if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET)   // active low
 8001c0e:	2102      	movs	r1, #2
 8001c10:	4835      	ldr	r0, [pc, #212]	@ (8001ce8 <handle_button+0x130>)
 8001c12:	f003 fa57 	bl	80050c4 <HAL_GPIO_ReadPin>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d106      	bne.n	8001c2a <handle_button+0x72>
	                {
	                    pressStart = now;
 8001c1c:	4a33      	ldr	r2, [pc, #204]	@ (8001cec <handle_button+0x134>)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6013      	str	r3, [r2, #0]
	                    buttonState = BUTTON_PRESSED;
 8001c22:	4b2e      	ldr	r3, [pc, #184]	@ (8001cdc <handle_button+0x124>)
 8001c24:	2202      	movs	r2, #2
 8001c26:	701a      	strb	r2, [r3, #0]
	                else
	                {
	                    buttonState = BUTTON_IDLE;
	                }
	            }
	            break;
 8001c28:	e033      	b.n	8001c92 <handle_button+0xda>
	                    buttonState = BUTTON_IDLE;
 8001c2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001cdc <handle_button+0x124>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
	            break;
 8001c30:	e02f      	b.n	8001c92 <handle_button+0xda>

	        case BUTTON_PRESSED:
	            if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET)
 8001c32:	2102      	movs	r1, #2
 8001c34:	482c      	ldr	r0, [pc, #176]	@ (8001ce8 <handle_button+0x130>)
 8001c36:	f003 fa45 	bl	80050c4 <HAL_GPIO_ReadPin>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d12a      	bne.n	8001c96 <handle_button+0xde>
	            {
	                buttonState = BUTTON_RELEASED;
 8001c40:	4b26      	ldr	r3, [pc, #152]	@ (8001cdc <handle_button+0x124>)
 8001c42:	2203      	movs	r2, #3
 8001c44:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8001c46:	e026      	b.n	8001c96 <handle_button+0xde>

	        case BUTTON_RELEASED:
	        {
	            uint32_t duration = now - pressStart;
 8001c48:	4b28      	ldr	r3, [pc, #160]	@ (8001cec <handle_button+0x134>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	603b      	str	r3, [r7, #0]

	            if (duration >= LONG_PRESS_MS)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001c58:	d308      	bcc.n	8001c6c <handle_button+0xb4>
	            {
	                printf("Long Press\r\n");
 8001c5a:	4825      	ldr	r0, [pc, #148]	@ (8001cf0 <handle_button+0x138>)
 8001c5c:	f008 fca2 	bl	800a5a4 <puts>
	                clickCount = 0;
 8001c60:	4b24      	ldr	r3, [pc, #144]	@ (8001cf4 <handle_button+0x13c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	701a      	strb	r2, [r3, #0]
	                handle_long_press();
 8001c66:	f7ff ff0f 	bl	8001a88 <handle_long_press>
 8001c6a:	e008      	b.n	8001c7e <handle_button+0xc6>
	            }
	            else
	            {
	                clickCount++;
 8001c6c:	4b21      	ldr	r3, [pc, #132]	@ (8001cf4 <handle_button+0x13c>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	3301      	adds	r3, #1
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf4 <handle_button+0x13c>)
 8001c76:	701a      	strb	r2, [r3, #0]
	                lastReleaseTime = now;
 8001c78:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf8 <handle_button+0x140>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6013      	str	r3, [r2, #0]
	            }

	            buttonState = BUTTON_IDLE;
 8001c7e:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <handle_button+0x124>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	701a      	strb	r2, [r3, #0]
	            break;
 8001c84:	e008      	b.n	8001c98 <handle_button+0xe0>
	        }

	        default:
	            buttonState = BUTTON_IDLE;
 8001c86:	4b15      	ldr	r3, [pc, #84]	@ (8001cdc <handle_button+0x124>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
	            break;
 8001c8c:	e004      	b.n	8001c98 <handle_button+0xe0>
	            break;
 8001c8e:	bf00      	nop
 8001c90:	e002      	b.n	8001c98 <handle_button+0xe0>
	            break;
 8001c92:	bf00      	nop
 8001c94:	e000      	b.n	8001c98 <handle_button+0xe0>
	            break;
 8001c96:	bf00      	nop
	    }

	    // single/double click
	    if (clickCount > 0 && (now - lastReleaseTime > DOUBLE_CLICK_MS))
 8001c98:	4b16      	ldr	r3, [pc, #88]	@ (8001cf4 <handle_button+0x13c>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d018      	beq.n	8001cd2 <handle_button+0x11a>
 8001ca0:	4b15      	ldr	r3, [pc, #84]	@ (8001cf8 <handle_button+0x140>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001cac:	d911      	bls.n	8001cd2 <handle_button+0x11a>
	    {
	        if (clickCount == 1) {
 8001cae:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <handle_button+0x13c>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d105      	bne.n	8001cc2 <handle_button+0x10a>
	            printf("Single Click\r\n");
 8001cb6:	4811      	ldr	r0, [pc, #68]	@ (8001cfc <handle_button+0x144>)
 8001cb8:	f008 fc74 	bl	800a5a4 <puts>
	        	handle_short_press();
 8001cbc:	f7ff fe62 	bl	8001984 <handle_short_press>
 8001cc0:	e004      	b.n	8001ccc <handle_button+0x114>
	        }
	        else {
	            printf("Double Click\r\n");
 8001cc2:	480f      	ldr	r0, [pc, #60]	@ (8001d00 <handle_button+0x148>)
 8001cc4:	f008 fc6e 	bl	800a5a4 <puts>
                handle_double_press();
 8001cc8:	f7ff ff40 	bl	8001b4c <handle_double_press>

	        }
	        clickCount = 0;
 8001ccc:	4b09      	ldr	r3, [pc, #36]	@ (8001cf4 <handle_button+0x13c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]
	    }
	}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200403c6 	.word	0x200403c6
 8001ce0:	200403d8 	.word	0x200403d8
 8001ce4:	200403c8 	.word	0x200403c8
 8001ce8:	48000800 	.word	0x48000800
 8001cec:	200403cc 	.word	0x200403cc
 8001cf0:	0800d0c4 	.word	0x0800d0c4
 8001cf4:	200403d0 	.word	0x200403d0
 8001cf8:	200403d4 	.word	0x200403d4
 8001cfc:	0800d0d0 	.word	0x0800d0d0
 8001d00:	0800d0e0 	.word	0x0800d0e0

08001d04 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	@ 0x28
 8001d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d0a:	463b      	mov	r3, r7
 8001d0c:	2228      	movs	r2, #40	@ 0x28
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4618      	mov	r0, r3
 8001d12:	f008 fc4f 	bl	800a5b4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001d16:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <MX_DAC1_Init+0x60>)
 8001d18:	4a13      	ldr	r2, [pc, #76]	@ (8001d68 <MX_DAC1_Init+0x64>)
 8001d1a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001d1c:	4811      	ldr	r0, [pc, #68]	@ (8001d64 <MX_DAC1_Init+0x60>)
 8001d1e:	f002 f9da 	bl	80040d6 <HAL_DAC_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001d28:	f000 ff04 	bl	8002b34 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8001d30:	2316      	movs	r3, #22
 8001d32:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d44:	463b      	mov	r3, r7
 8001d46:	2200      	movs	r2, #0
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4806      	ldr	r0, [pc, #24]	@ (8001d64 <MX_DAC1_Init+0x60>)
 8001d4c:	f002 fb7a 	bl	8004444 <HAL_DAC_ConfigChannel>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 8001d56:	f000 feed 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	3728      	adds	r7, #40	@ 0x28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	200403dc 	.word	0x200403dc
 8001d68:	40007400 	.word	0x40007400

08001d6c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	@ 0x28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 0314 	add.w	r3, r7, #20
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a2f      	ldr	r2, [pc, #188]	@ (8001e48 <HAL_DAC_MspInit+0xdc>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d157      	bne.n	8001e3e <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001d8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001e4c <HAL_DAC_MspInit+0xe0>)
 8001d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d92:	4a2e      	ldr	r2, [pc, #184]	@ (8001e4c <HAL_DAC_MspInit+0xe0>)
 8001d94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001d98:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8001e4c <HAL_DAC_MspInit+0xe0>)
 8001d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da6:	4b29      	ldr	r3, [pc, #164]	@ (8001e4c <HAL_DAC_MspInit+0xe0>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	4a28      	ldr	r2, [pc, #160]	@ (8001e4c <HAL_DAC_MspInit+0xe0>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db2:	4b26      	ldr	r3, [pc, #152]	@ (8001e4c <HAL_DAC_MspInit+0xe0>)
 8001db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001dbe:	2310      	movs	r3, #16
 8001dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dd4:	f002 ffe4 	bl	8004da0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001dda:	4a1e      	ldr	r2, [pc, #120]	@ (8001e54 <HAL_DAC_MspInit+0xe8>)
 8001ddc:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001dde:	4b1c      	ldr	r3, [pc, #112]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001de0:	2206      	movs	r2, #6
 8001de2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001de4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001de6:	2210      	movs	r2, #16
 8001de8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dea:	4b19      	ldr	r3, [pc, #100]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001df0:	4b17      	ldr	r3, [pc, #92]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001df2:	2280      	movs	r2, #128	@ 0x80
 8001df4:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001df6:	4b16      	ldr	r3, [pc, #88]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001df8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001dfc:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001dfe:	4b14      	ldr	r3, [pc, #80]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001e00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e04:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_NORMAL;
 8001e06:	4b12      	ldr	r3, [pc, #72]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001e0c:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001e12:	480f      	ldr	r0, [pc, #60]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001e14:	f002 fcf6 	bl	8004804 <HAL_DMA_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001e1e:	f000 fe89 	bl	8002b34 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a0a      	ldr	r2, [pc, #40]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	4a09      	ldr	r2, [pc, #36]	@ (8001e50 <HAL_DAC_MspInit+0xe4>)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2100      	movs	r1, #0
 8001e32:	2036      	movs	r0, #54	@ 0x36
 8001e34:	f002 f919 	bl	800406a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e38:	2036      	movs	r0, #54	@ 0x36
 8001e3a:	f002 f932 	bl	80040a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001e3e:	bf00      	nop
 8001e40:	3728      	adds	r7, #40	@ 0x28
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40007400 	.word	0x40007400
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	200403f0 	.word	0x200403f0
 8001e54:	40020008 	.word	0x40020008

08001e58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ea8 <MX_DMA_Init+0x50>)
 8001e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e62:	4a11      	ldr	r2, [pc, #68]	@ (8001ea8 <MX_DMA_Init+0x50>)
 8001e64:	f043 0304 	orr.w	r3, r3, #4
 8001e68:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea8 <MX_DMA_Init+0x50>)
 8001e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e6e:	f003 0304 	and.w	r3, r3, #4
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <MX_DMA_Init+0x50>)
 8001e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea8 <MX_DMA_Init+0x50>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e82:	4b09      	ldr	r3, [pc, #36]	@ (8001ea8 <MX_DMA_Init+0x50>)
 8001e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	603b      	str	r3, [r7, #0]
 8001e8c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2100      	movs	r1, #0
 8001e92:	200b      	movs	r0, #11
 8001e94:	f002 f8e9 	bl	800406a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e98:	200b      	movs	r0, #11
 8001e9a:	f002 f902 	bl	80040a2 <HAL_NVIC_EnableIRQ>

}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000

08001eac <MX_GPIO_Init>:
     PB5   ------> SPI3_MOSI
     PB6   ------> COMP2_INP
     PE0   ------> S_TIM4_ETR
*/
void MX_GPIO_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08e      	sub	sp, #56	@ 0x38
 8001eb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	609a      	str	r2, [r3, #8]
 8001ebe:	60da      	str	r2, [r3, #12]
 8001ec0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ec2:	4bb2      	ldr	r3, [pc, #712]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec6:	4ab1      	ldr	r2, [pc, #708]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001ec8:	f043 0310 	orr.w	r3, r3, #16
 8001ecc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ece:	4baf      	ldr	r3, [pc, #700]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed2:	f003 0310 	and.w	r3, r3, #16
 8001ed6:	623b      	str	r3, [r7, #32]
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eda:	4bac      	ldr	r3, [pc, #688]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ede:	4aab      	ldr	r2, [pc, #684]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ee6:	4ba9      	ldr	r3, [pc, #676]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	61fb      	str	r3, [r7, #28]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ef2:	4ba6      	ldr	r3, [pc, #664]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef6:	4aa5      	ldr	r2, [pc, #660]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001ef8:	f043 0320 	orr.w	r3, r3, #32
 8001efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001efe:	4ba3      	ldr	r3, [pc, #652]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f02:	f003 0320 	and.w	r3, r3, #32
 8001f06:	61bb      	str	r3, [r7, #24]
 8001f08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f0a:	4ba0      	ldr	r3, [pc, #640]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0e:	4a9f      	ldr	r2, [pc, #636]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f16:	4b9d      	ldr	r3, [pc, #628]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f22:	4b9a      	ldr	r3, [pc, #616]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f26:	4a99      	ldr	r2, [pc, #612]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f2e:	4b97      	ldr	r3, [pc, #604]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	613b      	str	r3, [r7, #16]
 8001f38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3a:	4b94      	ldr	r3, [pc, #592]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3e:	4a93      	ldr	r2, [pc, #588]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f46:	4b91      	ldr	r3, [pc, #580]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f52:	4b8e      	ldr	r3, [pc, #568]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	4a8d      	ldr	r2, [pc, #564]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f5e:	4b8b      	ldr	r3, [pc, #556]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f6a:	4b88      	ldr	r3, [pc, #544]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6e:	4a87      	ldr	r2, [pc, #540]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f76:	4b85      	ldr	r3, [pc, #532]	@ (800218c <MX_GPIO_Init+0x2e0>)
 8001f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f7e:	607b      	str	r3, [r7, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001f82:	f003 ffcf 	bl	8005f24 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OLED_CS_Pin|OLED_DC_Pin|OLED_Res_Pin, GPIO_PIN_SET);
 8001f86:	2201      	movs	r2, #1
 8001f88:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001f8c:	4880      	ldr	r0, [pc, #512]	@ (8002190 <MX_GPIO_Init+0x2e4>)
 8001f8e:	f003 f8b1 	bl	80050f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f92:	230c      	movs	r3, #12
 8001f94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f96:	2302      	movs	r3, #2
 8001f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001fa2:	230d      	movs	r3, #13
 8001fa4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001faa:	4619      	mov	r1, r3
 8001fac:	4879      	ldr	r0, [pc, #484]	@ (8002194 <MX_GPIO_Init+0x2e8>)
 8001fae:	f002 fef7 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001fb2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fb8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001fc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4873      	ldr	r0, [pc, #460]	@ (8002198 <MX_GPIO_Init+0x2ec>)
 8001fca:	f002 fee9 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fce:	2380      	movs	r3, #128	@ 0x80
 8001fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001fde:	230d      	movs	r3, #13
 8001fe0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fe2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4869      	ldr	r0, [pc, #420]	@ (8002190 <MX_GPIO_Init+0x2e4>)
 8001fea:	f002 fed9 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001fee:	233d      	movs	r3, #61	@ 0x3d
 8001ff0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001ff2:	230b      	movs	r3, #11
 8001ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ffe:	4619      	mov	r1, r3
 8002000:	4865      	ldr	r0, [pc, #404]	@ (8002198 <MX_GPIO_Init+0x2ec>)
 8002002:	f002 fecd 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002006:	2302      	movs	r3, #2
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800200a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002010:	2301      	movs	r3, #1
 8002012:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002018:	4619      	mov	r1, r3
 800201a:	485f      	ldr	r0, [pc, #380]	@ (8002198 <MX_GPIO_Init+0x2ec>)
 800201c:	f002 fec0 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002020:	2301      	movs	r3, #1
 8002022:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002024:	2302      	movs	r3, #2
 8002026:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202c:	2300      	movs	r3, #0
 800202e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002030:	2302      	movs	r3, #2
 8002032:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002038:	4619      	mov	r1, r3
 800203a:	4858      	ldr	r0, [pc, #352]	@ (800219c <MX_GPIO_Init+0x2f0>)
 800203c:	f002 feb0 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002040:	2302      	movs	r3, #2
 8002042:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002044:	230b      	movs	r3, #11
 8002046:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002050:	4619      	mov	r1, r3
 8002052:	4852      	ldr	r0, [pc, #328]	@ (800219c <MX_GPIO_Init+0x2f0>)
 8002054:	f002 fea4 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8002058:	2344      	movs	r3, #68	@ 0x44
 800205a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800205c:	2303      	movs	r3, #3
 800205e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002064:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002068:	4619      	mov	r1, r3
 800206a:	484c      	ldr	r0, [pc, #304]	@ (800219c <MX_GPIO_Init+0x2f0>)
 800206c:	f002 fe98 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_CS_Pin OLED_DC_Pin OLED_Res_Pin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|OLED_Res_Pin;
 8002070:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002074:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002076:	2301      	movs	r3, #1
 8002078:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207e:	2300      	movs	r3, #0
 8002080:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002082:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002086:	4619      	mov	r1, r3
 8002088:	4841      	ldr	r0, [pc, #260]	@ (8002190 <MX_GPIO_Init+0x2e4>)
 800208a:	f002 fe89 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800208e:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8002092:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002094:	2302      	movs	r3, #2
 8002096:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800209c:	2300      	movs	r3, #0
 800209e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020a0:	2301      	movs	r3, #1
 80020a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020a8:	4619      	mov	r1, r3
 80020aa:	483a      	ldr	r0, [pc, #232]	@ (8002194 <MX_GPIO_Init+0x2e8>)
 80020ac:	f002 fe78 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80020b0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b6:	2302      	movs	r3, #2
 80020b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020be:	2300      	movs	r3, #0
 80020c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80020c2:	2303      	movs	r3, #3
 80020c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ca:	4619      	mov	r1, r3
 80020cc:	4831      	ldr	r0, [pc, #196]	@ (8002194 <MX_GPIO_Init+0x2e8>)
 80020ce:	f002 fe67 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80020d2:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80020d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d8:	2302      	movs	r3, #2
 80020da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e0:	2300      	movs	r3, #0
 80020e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80020e4:	230d      	movs	r3, #13
 80020e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ec:	4619      	mov	r1, r3
 80020ee:	482b      	ldr	r0, [pc, #172]	@ (800219c <MX_GPIO_Init+0x2f0>)
 80020f0:	f002 fe56 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80020f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fa:	2302      	movs	r3, #2
 80020fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002102:	2300      	movs	r3, #0
 8002104:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002106:	230e      	movs	r3, #14
 8002108:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800210a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800210e:	4619      	mov	r1, r3
 8002110:	4822      	ldr	r0, [pc, #136]	@ (800219c <MX_GPIO_Init+0x2f0>)
 8002112:	f002 fe45 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002116:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800211a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002124:	2303      	movs	r3, #3
 8002126:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002128:	2307      	movs	r3, #7
 800212a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800212c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002130:	4619      	mov	r1, r3
 8002132:	481b      	ldr	r0, [pc, #108]	@ (80021a0 <MX_GPIO_Init+0x2f4>)
 8002134:	f002 fe34 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002138:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213e:	2302      	movs	r3, #2
 8002140:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002146:	2300      	movs	r3, #0
 8002148:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800214a:	2302      	movs	r3, #2
 800214c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800214e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002152:	4619      	mov	r1, r3
 8002154:	4812      	ldr	r0, [pc, #72]	@ (80021a0 <MX_GPIO_Init+0x2f4>)
 8002156:	f002 fe23 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800215a:	2340      	movs	r3, #64	@ 0x40
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215e:	2302      	movs	r3, #2
 8002160:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800216a:	230d      	movs	r3, #13
 800216c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800216e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002172:	4619      	mov	r1, r3
 8002174:	4808      	ldr	r0, [pc, #32]	@ (8002198 <MX_GPIO_Init+0x2ec>)
 8002176:	f002 fe13 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800217a:	2380      	movs	r3, #128	@ 0x80
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217e:	2302      	movs	r3, #2
 8002180:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002186:	2300      	movs	r3, #0
 8002188:	e00c      	b.n	80021a4 <MX_GPIO_Init+0x2f8>
 800218a:	bf00      	nop
 800218c:	40021000 	.word	0x40021000
 8002190:	48001400 	.word	0x48001400
 8002194:	48001000 	.word	0x48001000
 8002198:	48000800 	.word	0x48000800
 800219c:	48000400 	.word	0x48000400
 80021a0:	48000c00 	.word	0x48000c00
 80021a4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021a6:	2302      	movs	r3, #2
 80021a8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ae:	4619      	mov	r1, r3
 80021b0:	4847      	ldr	r0, [pc, #284]	@ (80022d0 <MX_GPIO_Init+0x424>)
 80021b2:	f002 fdf5 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80021b6:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021bc:	2302      	movs	r3, #2
 80021be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c4:	2303      	movs	r3, #3
 80021c6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80021c8:	230c      	movs	r3, #12
 80021ca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d0:	4619      	mov	r1, r3
 80021d2:	483f      	ldr	r0, [pc, #252]	@ (80022d0 <MX_GPIO_Init+0x424>)
 80021d4:	f002 fde4 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80021d8:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021de:	2302      	movs	r3, #2
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e6:	2303      	movs	r3, #3
 80021e8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021ea:	230a      	movs	r3, #10
 80021ec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021f2:	4619      	mov	r1, r3
 80021f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021f8:	f002 fdd2 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002202:	2300      	movs	r3, #0
 8002204:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800220e:	4619      	mov	r1, r3
 8002210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002214:	f002 fdc4 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002218:	2301      	movs	r3, #1
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221c:	2302      	movs	r3, #2
 800221e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002224:	2303      	movs	r3, #3
 8002226:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002228:	2309      	movs	r3, #9
 800222a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800222c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002230:	4619      	mov	r1, r3
 8002232:	4828      	ldr	r0, [pc, #160]	@ (80022d4 <MX_GPIO_Init+0x428>)
 8002234:	f002 fdb4 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002238:	2304      	movs	r3, #4
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002248:	230c      	movs	r3, #12
 800224a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800224c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002250:	4619      	mov	r1, r3
 8002252:	4820      	ldr	r0, [pc, #128]	@ (80022d4 <MX_GPIO_Init+0x428>)
 8002254:	f002 fda4 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002258:	2378      	movs	r3, #120	@ 0x78
 800225a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225c:	2302      	movs	r3, #2
 800225e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002264:	2303      	movs	r3, #3
 8002266:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002268:	2307      	movs	r3, #7
 800226a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800226c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002270:	4619      	mov	r1, r3
 8002272:	4818      	ldr	r0, [pc, #96]	@ (80022d4 <MX_GPIO_Init+0x428>)
 8002274:	f002 fd94 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002278:	2338      	movs	r3, #56	@ 0x38
 800227a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227c:	2302      	movs	r3, #2
 800227e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002280:	2300      	movs	r3, #0
 8002282:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002284:	2303      	movs	r3, #3
 8002286:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002288:	2306      	movs	r3, #6
 800228a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002290:	4619      	mov	r1, r3
 8002292:	4811      	ldr	r0, [pc, #68]	@ (80022d8 <MX_GPIO_Init+0x42c>)
 8002294:	f002 fd84 	bl	8004da0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002298:	2301      	movs	r3, #1
 800229a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229c:	2302      	movs	r3, #2
 800229e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a4:	2300      	movs	r3, #0
 80022a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022a8:	2302      	movs	r3, #2
 80022aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022b0:	4619      	mov	r1, r3
 80022b2:	480a      	ldr	r0, [pc, #40]	@ (80022dc <MX_GPIO_Init+0x430>)
 80022b4:	f002 fd74 	bl	8004da0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80022b8:	2200      	movs	r2, #0
 80022ba:	2100      	movs	r1, #0
 80022bc:	2007      	movs	r0, #7
 80022be:	f001 fed4 	bl	800406a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80022c2:	2007      	movs	r0, #7
 80022c4:	f001 feed 	bl	80040a2 <HAL_NVIC_EnableIRQ>

}
 80022c8:	bf00      	nop
 80022ca:	3738      	adds	r7, #56	@ 0x38
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	48000800 	.word	0x48000800
 80022d4:	48000c00 	.word	0x48000c00
 80022d8:	48000400 	.word	0x48000400
 80022dc:	48001000 	.word	0x48001000

080022e0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002354 <MX_I2C1_Init+0x74>)
 80022e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002358 <MX_I2C1_Init+0x78>)
 80022e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 80022ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002354 <MX_I2C1_Init+0x74>)
 80022ec:	4a1b      	ldr	r2, [pc, #108]	@ (800235c <MX_I2C1_Init+0x7c>)
 80022ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022f0:	4b18      	ldr	r3, [pc, #96]	@ (8002354 <MX_I2C1_Init+0x74>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022f6:	4b17      	ldr	r3, [pc, #92]	@ (8002354 <MX_I2C1_Init+0x74>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022fc:	4b15      	ldr	r3, [pc, #84]	@ (8002354 <MX_I2C1_Init+0x74>)
 80022fe:	2200      	movs	r2, #0
 8002300:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002302:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <MX_I2C1_Init+0x74>)
 8002304:	2200      	movs	r2, #0
 8002306:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002308:	4b12      	ldr	r3, [pc, #72]	@ (8002354 <MX_I2C1_Init+0x74>)
 800230a:	2200      	movs	r2, #0
 800230c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800230e:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <MX_I2C1_Init+0x74>)
 8002310:	2200      	movs	r2, #0
 8002312:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002314:	4b0f      	ldr	r3, [pc, #60]	@ (8002354 <MX_I2C1_Init+0x74>)
 8002316:	2200      	movs	r2, #0
 8002318:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800231a:	480e      	ldr	r0, [pc, #56]	@ (8002354 <MX_I2C1_Init+0x74>)
 800231c:	f002 ff1a 	bl	8005154 <HAL_I2C_Init>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002326:	f000 fc05 	bl	8002b34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800232a:	2100      	movs	r1, #0
 800232c:	4809      	ldr	r0, [pc, #36]	@ (8002354 <MX_I2C1_Init+0x74>)
 800232e:	f003 fc9d 	bl	8005c6c <HAL_I2CEx_ConfigAnalogFilter>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002338:	f000 fbfc 	bl	8002b34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800233c:	2100      	movs	r1, #0
 800233e:	4805      	ldr	r0, [pc, #20]	@ (8002354 <MX_I2C1_Init+0x74>)
 8002340:	f003 fcdf 	bl	8005d02 <HAL_I2CEx_ConfigDigitalFilter>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800234a:	f000 fbf3 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20040450 	.word	0x20040450
 8002358:	40005400 	.word	0x40005400
 800235c:	00100d14 	.word	0x00100d14

08002360 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002364:	4b1b      	ldr	r3, [pc, #108]	@ (80023d4 <MX_I2C2_Init+0x74>)
 8002366:	4a1c      	ldr	r2, [pc, #112]	@ (80023d8 <MX_I2C2_Init+0x78>)
 8002368:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00100D14;
 800236a:	4b1a      	ldr	r3, [pc, #104]	@ (80023d4 <MX_I2C2_Init+0x74>)
 800236c:	4a1b      	ldr	r2, [pc, #108]	@ (80023dc <MX_I2C2_Init+0x7c>)
 800236e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002370:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <MX_I2C2_Init+0x74>)
 8002372:	2200      	movs	r2, #0
 8002374:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002376:	4b17      	ldr	r3, [pc, #92]	@ (80023d4 <MX_I2C2_Init+0x74>)
 8002378:	2201      	movs	r2, #1
 800237a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800237c:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <MX_I2C2_Init+0x74>)
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002382:	4b14      	ldr	r3, [pc, #80]	@ (80023d4 <MX_I2C2_Init+0x74>)
 8002384:	2200      	movs	r2, #0
 8002386:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002388:	4b12      	ldr	r3, [pc, #72]	@ (80023d4 <MX_I2C2_Init+0x74>)
 800238a:	2200      	movs	r2, #0
 800238c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800238e:	4b11      	ldr	r3, [pc, #68]	@ (80023d4 <MX_I2C2_Init+0x74>)
 8002390:	2200      	movs	r2, #0
 8002392:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002394:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <MX_I2C2_Init+0x74>)
 8002396:	2200      	movs	r2, #0
 8002398:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800239a:	480e      	ldr	r0, [pc, #56]	@ (80023d4 <MX_I2C2_Init+0x74>)
 800239c:	f002 feda 	bl	8005154 <HAL_I2C_Init>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80023a6:	f000 fbc5 	bl	8002b34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80023aa:	2100      	movs	r1, #0
 80023ac:	4809      	ldr	r0, [pc, #36]	@ (80023d4 <MX_I2C2_Init+0x74>)
 80023ae:	f003 fc5d 	bl	8005c6c <HAL_I2CEx_ConfigAnalogFilter>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80023b8:	f000 fbbc 	bl	8002b34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80023bc:	2100      	movs	r1, #0
 80023be:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <MX_I2C2_Init+0x74>)
 80023c0:	f003 fc9f 	bl	8005d02 <HAL_I2CEx_ConfigDigitalFilter>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80023ca:	f000 fbb3 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200404a4 	.word	0x200404a4
 80023d8:	40005800 	.word	0x40005800
 80023dc:	00100d14 	.word	0x00100d14

080023e0 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80023e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002454 <MX_I2C4_Init+0x74>)
 80023e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002458 <MX_I2C4_Init+0x78>)
 80023e8:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00100D14;
 80023ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002454 <MX_I2C4_Init+0x74>)
 80023ec:	4a1b      	ldr	r2, [pc, #108]	@ (800245c <MX_I2C4_Init+0x7c>)
 80023ee:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80023f0:	4b18      	ldr	r3, [pc, #96]	@ (8002454 <MX_I2C4_Init+0x74>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023f6:	4b17      	ldr	r3, [pc, #92]	@ (8002454 <MX_I2C4_Init+0x74>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023fc:	4b15      	ldr	r3, [pc, #84]	@ (8002454 <MX_I2C4_Init+0x74>)
 80023fe:	2200      	movs	r2, #0
 8002400:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002402:	4b14      	ldr	r3, [pc, #80]	@ (8002454 <MX_I2C4_Init+0x74>)
 8002404:	2200      	movs	r2, #0
 8002406:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <MX_I2C4_Init+0x74>)
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800240e:	4b11      	ldr	r3, [pc, #68]	@ (8002454 <MX_I2C4_Init+0x74>)
 8002410:	2200      	movs	r2, #0
 8002412:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002414:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <MX_I2C4_Init+0x74>)
 8002416:	2200      	movs	r2, #0
 8002418:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800241a:	480e      	ldr	r0, [pc, #56]	@ (8002454 <MX_I2C4_Init+0x74>)
 800241c:	f002 fe9a 	bl	8005154 <HAL_I2C_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8002426:	f000 fb85 	bl	8002b34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800242a:	2100      	movs	r1, #0
 800242c:	4809      	ldr	r0, [pc, #36]	@ (8002454 <MX_I2C4_Init+0x74>)
 800242e:	f003 fc1d 	bl	8005c6c <HAL_I2CEx_ConfigAnalogFilter>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002438:	f000 fb7c 	bl	8002b34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 800243c:	2100      	movs	r1, #0
 800243e:	4805      	ldr	r0, [pc, #20]	@ (8002454 <MX_I2C4_Init+0x74>)
 8002440:	f003 fc5f 	bl	8005d02 <HAL_I2CEx_ConfigDigitalFilter>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 800244a:	f000 fb73 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	200404f8 	.word	0x200404f8
 8002458:	40008400 	.word	0x40008400
 800245c:	00100d14 	.word	0x00100d14

08002460 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b0b4      	sub	sp, #208	@ 0xd0
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	60da      	str	r2, [r3, #12]
 8002476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002478:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800247c:	2294      	movs	r2, #148	@ 0x94
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f008 f897 	bl	800a5b4 <memset>
  if(i2cHandle->Instance==I2C1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a75      	ldr	r2, [pc, #468]	@ (8002660 <HAL_I2C_MspInit+0x200>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d13c      	bne.n	800250a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002490:	2340      	movs	r3, #64	@ 0x40
 8002492:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002494:	2300      	movs	r3, #0
 8002496:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002498:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800249c:	4618      	mov	r0, r3
 800249e:	f004 fc29 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80024a8:	f000 fb44 	bl	8002b34 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ac:	4b6d      	ldr	r3, [pc, #436]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80024ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b0:	4a6c      	ldr	r2, [pc, #432]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80024b2:	f043 0302 	orr.w	r3, r3, #2
 80024b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024b8:	4b6a      	ldr	r3, [pc, #424]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80024ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80024c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80024c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024cc:	2312      	movs	r3, #18
 80024ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d8:	2303      	movs	r3, #3
 80024da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024de:	2304      	movs	r3, #4
 80024e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e4:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 80024e8:	4619      	mov	r1, r3
 80024ea:	485f      	ldr	r0, [pc, #380]	@ (8002668 <HAL_I2C_MspInit+0x208>)
 80024ec:	f002 fc58 	bl	8004da0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024f0:	4b5c      	ldr	r3, [pc, #368]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80024f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f4:	4a5b      	ldr	r2, [pc, #364]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80024f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80024fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80024fc:	4b59      	ldr	r3, [pc, #356]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80024fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002504:	623b      	str	r3, [r7, #32]
 8002506:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8002508:	e0a6      	b.n	8002658 <HAL_I2C_MspInit+0x1f8>
  else if(i2cHandle->Instance==I2C2)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a57      	ldr	r2, [pc, #348]	@ (800266c <HAL_I2C_MspInit+0x20c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d13c      	bne.n	800258e <HAL_I2C_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002514:	2380      	movs	r3, #128	@ 0x80
 8002516:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002518:	2300      	movs	r3, #0
 800251a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800251e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002522:	4618      	mov	r0, r3
 8002524:	f004 fbe6 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_I2C_MspInit+0xd2>
      Error_Handler();
 800252e:	f000 fb01 	bl	8002b34 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002532:	4b4c      	ldr	r3, [pc, #304]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002536:	4a4b      	ldr	r2, [pc, #300]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 8002538:	f043 0320 	orr.w	r3, r3, #32
 800253c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800253e:	4b49      	ldr	r3, [pc, #292]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 8002540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002542:	f003 0320 	and.w	r3, r3, #32
 8002546:	61fb      	str	r3, [r7, #28]
 8002548:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800254a:	2307      	movs	r3, #7
 800254c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002550:	2312      	movs	r3, #18
 8002552:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002556:	2300      	movs	r3, #0
 8002558:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800255c:	2303      	movs	r3, #3
 800255e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002562:	2304      	movs	r3, #4
 8002564:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002568:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800256c:	4619      	mov	r1, r3
 800256e:	4840      	ldr	r0, [pc, #256]	@ (8002670 <HAL_I2C_MspInit+0x210>)
 8002570:	f002 fc16 	bl	8004da0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002574:	4b3b      	ldr	r3, [pc, #236]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 8002576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002578:	4a3a      	ldr	r2, [pc, #232]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 800257a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800257e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002580:	4b38      	ldr	r3, [pc, #224]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002584:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	69bb      	ldr	r3, [r7, #24]
}
 800258c:	e064      	b.n	8002658 <HAL_I2C_MspInit+0x1f8>
  else if(i2cHandle->Instance==I2C4)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a38      	ldr	r2, [pc, #224]	@ (8002674 <HAL_I2C_MspInit+0x214>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d15f      	bne.n	8002658 <HAL_I2C_MspInit+0x1f8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002598:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800259c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 800259e:	2300      	movs	r3, #0
 80025a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025a8:	4618      	mov	r0, r3
 80025aa:	f004 fba3 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <HAL_I2C_MspInit+0x158>
      Error_Handler();
 80025b4:	f000 fabe 	bl	8002b34 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80025ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025bc:	4a29      	ldr	r2, [pc, #164]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80025be:	f043 0302 	orr.w	r3, r3, #2
 80025c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025c4:	4b27      	ldr	r3, [pc, #156]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80025c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025d0:	4b24      	ldr	r3, [pc, #144]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80025d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d4:	4a23      	ldr	r2, [pc, #140]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80025d6:	f043 0308 	orr.w	r3, r3, #8
 80025da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025dc:	4b21      	ldr	r3, [pc, #132]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 80025de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	613b      	str	r3, [r7, #16]
 80025e6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025f0:	2312      	movs	r3, #18
 80025f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8002602:	2303      	movs	r3, #3
 8002604:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002608:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800260c:	4619      	mov	r1, r3
 800260e:	4816      	ldr	r0, [pc, #88]	@ (8002668 <HAL_I2C_MspInit+0x208>)
 8002610:	f002 fbc6 	bl	8004da0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002614:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002618:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800261c:	2312      	movs	r3, #18
 800261e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002628:	2303      	movs	r3, #3
 800262a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800262e:	2304      	movs	r3, #4
 8002630:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002634:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002638:	4619      	mov	r1, r3
 800263a:	480f      	ldr	r0, [pc, #60]	@ (8002678 <HAL_I2C_MspInit+0x218>)
 800263c:	f002 fbb0 	bl	8004da0 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002640:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 8002642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002644:	4a07      	ldr	r2, [pc, #28]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 8002646:	f043 0302 	orr.w	r3, r3, #2
 800264a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <HAL_I2C_MspInit+0x204>)
 800264e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002650:	f003 0302 	and.w	r3, r3, #2
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	68fb      	ldr	r3, [r7, #12]
}
 8002658:	bf00      	nop
 800265a:	37d0      	adds	r7, #208	@ 0xd0
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40005400 	.word	0x40005400
 8002664:	40021000 	.word	0x40021000
 8002668:	48000400 	.word	0x48000400
 800266c:	40005800 	.word	0x40005800
 8002670:	48001400 	.word	0x48001400
 8002674:	40008400 	.word	0x40008400
 8002678:	48000c00 	.word	0x48000c00

0800267c <i2c_read_one_val>:
#include <stdint.h>
#include "i2c.h"



uint8_t i2c_read_one_val(I2C_HandleTypeDef* i2c_ch, uint8_t device_addr, uint8_t reg_addr) {
 800267c:	b580      	push	{r7, lr}
 800267e:	b088      	sub	sp, #32
 8002680:	af04      	add	r7, sp, #16
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
 8002688:	4613      	mov	r3, r2
 800268a:	70bb      	strb	r3, [r7, #2]
	uint8_t data_received = 0;
 800268c:	2300      	movs	r3, #0
 800268e:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(i2c_ch, device_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, &data_received, 1, HAL_MAX_DELAY);
 8002690:	78fb      	ldrb	r3, [r7, #3]
 8002692:	b299      	uxth	r1, r3
 8002694:	78bb      	ldrb	r3, [r7, #2]
 8002696:	b29a      	uxth	r2, r3
 8002698:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800269c:	9302      	str	r3, [sp, #8]
 800269e:	2301      	movs	r3, #1
 80026a0:	9301      	str	r3, [sp, #4]
 80026a2:	f107 030e 	add.w	r3, r7, #14
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	2301      	movs	r3, #1
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f002 ff02 	bl	80054b4 <HAL_I2C_Mem_Read>
 80026b0:	4603      	mov	r3, r0
 80026b2:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d014      	beq.n	80026e4 <i2c_read_one_val+0x68>
		  printf("I2C_2: Memory Read Error %d\r\n", ret);
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	4619      	mov	r1, r3
 80026be:	480c      	ldr	r0, [pc, #48]	@ (80026f0 <i2c_read_one_val+0x74>)
 80026c0:	f007 ff08 	bl	800a4d4 <iprintf>
		  printf("HAL_I2C ErrorCode: 0x%08lX\r\n", i2c_ch->ErrorCode);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c8:	4619      	mov	r1, r3
 80026ca:	480a      	ldr	r0, [pc, #40]	@ (80026f4 <i2c_read_one_val+0x78>)
 80026cc:	f007 ff02 	bl	800a4d4 <iprintf>
		  printf("Device Address: 0x%02x\r\n", device_addr);
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	4619      	mov	r1, r3
 80026d4:	4808      	ldr	r0, [pc, #32]	@ (80026f8 <i2c_read_one_val+0x7c>)
 80026d6:	f007 fefd 	bl	800a4d4 <iprintf>
		  printf("Register Address: 0x%02x\r\n", reg_addr);
 80026da:	78bb      	ldrb	r3, [r7, #2]
 80026dc:	4619      	mov	r1, r3
 80026de:	4807      	ldr	r0, [pc, #28]	@ (80026fc <i2c_read_one_val+0x80>)
 80026e0:	f007 fef8 	bl	800a4d4 <iprintf>
	  }
	return data_received;
 80026e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	0800d0f0 	.word	0x0800d0f0
 80026f4:	0800d110 	.word	0x0800d110
 80026f8:	0800d130 	.word	0x0800d130
 80026fc:	0800d14c 	.word	0x0800d14c

08002700 <i2c_write_one_val>:

void i2c_write_one_val(I2C_HandleTypeDef* i2c_ch, uint8_t device_addr, uint8_t reg_addr, uint8_t data_write) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b088      	sub	sp, #32
 8002704:	af04      	add	r7, sp, #16
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	4608      	mov	r0, r1
 800270a:	4611      	mov	r1, r2
 800270c:	461a      	mov	r2, r3
 800270e:	4603      	mov	r3, r0
 8002710:	70fb      	strb	r3, [r7, #3]
 8002712:	460b      	mov	r3, r1
 8002714:	70bb      	strb	r3, [r7, #2]
 8002716:	4613      	mov	r3, r2
 8002718:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Write(i2c_ch, device_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, &data_write, 1, HAL_MAX_DELAY);
 800271a:	78fb      	ldrb	r3, [r7, #3]
 800271c:	b299      	uxth	r1, r3
 800271e:	78bb      	ldrb	r3, [r7, #2]
 8002720:	b29a      	uxth	r2, r3
 8002722:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002726:	9302      	str	r3, [sp, #8]
 8002728:	2301      	movs	r3, #1
 800272a:	9301      	str	r3, [sp, #4]
 800272c:	1c7b      	adds	r3, r7, #1
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2301      	movs	r3, #1
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f002 fdaa 	bl	800528c <HAL_I2C_Mem_Write>
 8002738:	4603      	mov	r3, r0
 800273a:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d015      	beq.n	800276e <i2c_write_one_val+0x6e>
		  printf("I2C_2: Memory Read Error %d\r\n", ret);
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	4619      	mov	r1, r3
 8002746:	480c      	ldr	r0, [pc, #48]	@ (8002778 <i2c_write_one_val+0x78>)
 8002748:	f007 fec4 	bl	800a4d4 <iprintf>
		  printf("HAL_I2C ErrorCode: 0x%08lX\r\n", i2c_ch->ErrorCode);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002750:	4619      	mov	r1, r3
 8002752:	480a      	ldr	r0, [pc, #40]	@ (800277c <i2c_write_one_val+0x7c>)
 8002754:	f007 febe 	bl	800a4d4 <iprintf>
		  printf("Device Address: 0x%02x\r\n", device_addr);
 8002758:	78fb      	ldrb	r3, [r7, #3]
 800275a:	4619      	mov	r1, r3
 800275c:	4808      	ldr	r0, [pc, #32]	@ (8002780 <i2c_write_one_val+0x80>)
 800275e:	f007 feb9 	bl	800a4d4 <iprintf>
		  printf("Register Address: 0x%02x\r\n", reg_addr);
 8002762:	78bb      	ldrb	r3, [r7, #2]
 8002764:	4619      	mov	r1, r3
 8002766:	4807      	ldr	r0, [pc, #28]	@ (8002784 <i2c_write_one_val+0x84>)
 8002768:	f007 feb4 	bl	800a4d4 <iprintf>
	  }
	return;
 800276c:	bf00      	nop
 800276e:	bf00      	nop
}
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	0800d0f0 	.word	0x0800d0f0
 800277c:	0800d110 	.word	0x0800d110
 8002780:	0800d130 	.word	0x0800d130
 8002784:	0800d14c 	.word	0x0800d14c

08002788 <i2c_read_x_vals>:


void i2c_read_x_vals(I2C_HandleTypeDef* i2c_ch, uint8_t device_addr, uint8_t reg_addr, uint8_t* buffer, int datapoints) {
 8002788:	b580      	push	{r7, lr}
 800278a:	b08a      	sub	sp, #40	@ 0x28
 800278c:	af04      	add	r7, sp, #16
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	607b      	str	r3, [r7, #4]
 8002792:	460b      	mov	r3, r1
 8002794:	72fb      	strb	r3, [r7, #11]
 8002796:	4613      	mov	r3, r2
 8002798:	72bb      	strb	r3, [r7, #10]
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(i2c_ch, device_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, buffer, datapoints, HAL_MAX_DELAY);
 800279a:	7afb      	ldrb	r3, [r7, #11]
 800279c:	b299      	uxth	r1, r3
 800279e:	7abb      	ldrb	r3, [r7, #10]
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	6a3b      	ldr	r3, [r7, #32]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027aa:	9002      	str	r0, [sp, #8]
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	2301      	movs	r3, #1
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f002 fe7d 	bl	80054b4 <HAL_I2C_Mem_Read>
 80027ba:	4603      	mov	r3, r0
 80027bc:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK) {
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d015      	beq.n	80027f0 <i2c_read_x_vals+0x68>
		  printf("I2C_2: Memory Read Error %d\r\n", ret);
 80027c4:	7dfb      	ldrb	r3, [r7, #23]
 80027c6:	4619      	mov	r1, r3
 80027c8:	480b      	ldr	r0, [pc, #44]	@ (80027f8 <i2c_read_x_vals+0x70>)
 80027ca:	f007 fe83 	bl	800a4d4 <iprintf>
		  printf("HAL_I2C ErrorCode: 0x%08lX\r\n", i2c_ch->ErrorCode);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d2:	4619      	mov	r1, r3
 80027d4:	4809      	ldr	r0, [pc, #36]	@ (80027fc <i2c_read_x_vals+0x74>)
 80027d6:	f007 fe7d 	bl	800a4d4 <iprintf>
		  printf("Device Address: 0x%02x\r\n", device_addr);
 80027da:	7afb      	ldrb	r3, [r7, #11]
 80027dc:	4619      	mov	r1, r3
 80027de:	4808      	ldr	r0, [pc, #32]	@ (8002800 <i2c_read_x_vals+0x78>)
 80027e0:	f007 fe78 	bl	800a4d4 <iprintf>
		  printf("Base Register Address: 0x%02x\r\n", reg_addr);
 80027e4:	7abb      	ldrb	r3, [r7, #10]
 80027e6:	4619      	mov	r1, r3
 80027e8:	4806      	ldr	r0, [pc, #24]	@ (8002804 <i2c_read_x_vals+0x7c>)
 80027ea:	f007 fe73 	bl	800a4d4 <iprintf>
	  }
	return;
 80027ee:	bf00      	nop
 80027f0:	bf00      	nop
}
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	0800d0f0 	.word	0x0800d0f0
 80027fc:	0800d110 	.word	0x0800d110
 8002800:	0800d130 	.word	0x0800d130
 8002804:	0800d168 	.word	0x0800d168

08002808 <led_init>:
#include <stdint.h>

//#include "main.h"
#include "tim.h"

void led_init() {
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	 HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // PA5
 800280c:	2104      	movs	r1, #4
 800280e:	4806      	ldr	r0, [pc, #24]	@ (8002828 <led_init+0x20>)
 8002810:	f005 f94c 	bl	8007aac <HAL_TIM_PWM_Start>
	 HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); // PA1
 8002814:	2108      	movs	r1, #8
 8002816:	4804      	ldr	r0, [pc, #16]	@ (8002828 <led_init+0x20>)
 8002818:	f005 f948 	bl	8007aac <HAL_TIM_PWM_Start>
	 HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4); // PA2
 800281c:	210c      	movs	r1, #12
 800281e:	4802      	ldr	r0, [pc, #8]	@ (8002828 <led_init+0x20>)
 8002820:	f005 f944 	bl	8007aac <HAL_TIM_PWM_Start>
}
 8002824:	bf00      	nop
 8002826:	bd80      	pop	{r7, pc}
 8002828:	2005c32c 	.word	0x2005c32c

0800282c <Set_LED_Brightness>:


void Set_LED_Brightness(float level)
{
 800282c:	b480      	push	{r7}
 800282e:	b08b      	sub	sp, #44	@ 0x2c
 8002830:	af00      	add	r7, sp, #0
 8002832:	ed87 0a01 	vstr	s0, [r7, #4]

    uint32_t max = __HAL_TIM_GET_AUTORELOAD(&htim2);
 8002836:	4b44      	ldr	r3, [pc, #272]	@ (8002948 <Set_LED_Brightness+0x11c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283c:	61bb      	str	r3, [r7, #24]

    uint32_t duty_green  = 0;
 800283e:	2300      	movs	r3, #0
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t duty_yellow = 0;
 8002842:	2300      	movs	r3, #0
 8002844:	623b      	str	r3, [r7, #32]
    uint32_t duty_red    = 0;
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]

    level = level * 100;
 800284a:	edd7 7a01 	vldr	s15, [r7, #4]
 800284e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800294c <Set_LED_Brightness+0x120>
 8002852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002856:	edc7 7a01 	vstr	s15, [r7, #4]

    if (level <= 33)
 800285a:	edd7 7a01 	vldr	s15, [r7, #4]
 800285e:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8002950 <Set_LED_Brightness+0x124>
 8002862:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800286a:	d816      	bhi.n	800289a <Set_LED_Brightness+0x6e>
    {
        // scale green
        float scale = level / 33.0f;
 800286c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002870:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002950 <Set_LED_Brightness+0x124>
 8002874:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002878:	edc7 7a03 	vstr	s15, [r7, #12]
        duty_green = (uint32_t)(scale * max);
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	ee07 3a90 	vmov	s15, r3
 8002882:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002886:	edd7 7a03 	vldr	s15, [r7, #12]
 800288a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800288e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002892:	ee17 3a90 	vmov	r3, s15
 8002896:	627b      	str	r3, [r7, #36]	@ 0x24
 8002898:	e043      	b.n	8002922 <Set_LED_Brightness+0xf6>
    }
    else if (level <= 66)
 800289a:	edd7 7a01 	vldr	s15, [r7, #4]
 800289e:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8002954 <Set_LED_Brightness+0x128>
 80028a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028aa:	d81c      	bhi.n	80028e6 <Set_LED_Brightness+0xba>
    {
        // green max, scale yellow
        duty_green = max;
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
        float scale = (level - 33) / 33.0f;
 80028b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80028b4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002950 <Set_LED_Brightness+0x124>
 80028b8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80028bc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8002950 <Set_LED_Brightness+0x124>
 80028c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028c4:	edc7 7a04 	vstr	s15, [r7, #16]
        duty_yellow = (uint32_t)(scale * max);
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	ee07 3a90 	vmov	s15, r3
 80028ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80028d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028de:	ee17 3a90 	vmov	r3, s15
 80028e2:	623b      	str	r3, [r7, #32]
 80028e4:	e01d      	b.n	8002922 <Set_LED_Brightness+0xf6>
    }
    else
    {
        // green and yellow max, scale red
        duty_green = max;
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	627b      	str	r3, [r7, #36]	@ 0x24
        duty_yellow = max;
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	623b      	str	r3, [r7, #32]
        float scale = (level - 66) / 34.0f;
 80028ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80028f2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002954 <Set_LED_Brightness+0x128>
 80028f6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80028fa:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8002958 <Set_LED_Brightness+0x12c>
 80028fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002902:	edc7 7a05 	vstr	s15, [r7, #20]
        duty_red = (uint32_t)(scale * max);
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	ee07 3a90 	vmov	s15, r3
 800290c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002910:	edd7 7a05 	vldr	s15, [r7, #20]
 8002914:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002918:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800291c:	ee17 3a90 	vmov	r3, s15
 8002920:	61fb      	str	r3, [r7, #28]
    }


    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty_green);
 8002922:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <Set_LED_Brightness+0x11c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002928:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty_yellow);
 800292a:	4b07      	ldr	r3, [pc, #28]	@ (8002948 <Set_LED_Brightness+0x11c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6a3a      	ldr	r2, [r7, #32]
 8002930:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, duty_red);
 8002932:	4b05      	ldr	r3, [pc, #20]	@ (8002948 <Set_LED_Brightness+0x11c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	69fa      	ldr	r2, [r7, #28]
 8002938:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800293a:	bf00      	nop
 800293c:	372c      	adds	r7, #44	@ 0x2c
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	2005c32c 	.word	0x2005c32c
 800294c:	42c80000 	.word	0x42c80000
 8002950:	42040000 	.word	0x42040000
 8002954:	42840000 	.word	0x42840000
 8002958:	42080000 	.word	0x42080000

0800295c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002962:	f001 fa0f 	bl	8003d84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002966:	f000 f891 	bl	8002a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800296a:	f7ff fa9f 	bl	8001eac <MX_GPIO_Init>
  MX_DMA_Init();
 800296e:	f7ff fa73 	bl	8001e58 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002972:	f000 fdf7 	bl	8003564 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8002976:	f000 fafb 	bl	8002f70 <MX_SPI1_Init>
  MX_DAC1_Init();
 800297a:	f7ff f9c3 	bl	8001d04 <MX_DAC1_Init>
  MX_TIM6_Init();
 800297e:	f000 fd4f 	bl	8003420 <MX_TIM6_Init>
  MX_I2C1_Init();
 8002982:	f7ff fcad 	bl	80022e0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002986:	f7ff fceb 	bl	8002360 <MX_I2C2_Init>
  MX_TIM2_Init();
 800298a:	f000 fcbb 	bl	8003304 <MX_TIM2_Init>
  MX_I2C4_Init();
 800298e:	f7ff fd27 	bl	80023e0 <MX_I2C4_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_Init(); 				// Initialize OLED display
 8002992:	f000 ff07 	bl	80037a4 <ssd1306_Init>

  initSpeaker();				// Initialize speaker
 8002996:	f000 f9f1 	bl	8002d7c <initSpeaker>

  acc_controller_init();		// Initialize accelerometers
 800299a:	f7fe fcbf 	bl	800131c <acc_controller_init>

  led_init();					// Initialize leds
 800299e:	f7ff ff33 	bl	8002808 <led_init>

  // Display startup message
  ssd1306_SetCursor(10, 10);	  	// Place cursor
 80029a2:	210a      	movs	r1, #10
 80029a4:	200a      	movs	r0, #10
 80029a6:	f001 f8b3 	bl	8003b10 <ssd1306_SetCursor>
  ssd1306_WriteString("Bike Drift", Font_11x18, White);
 80029aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002a68 <main+0x10c>)
 80029ac:	2201      	movs	r2, #1
 80029ae:	9200      	str	r2, [sp, #0]
 80029b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029b2:	482e      	ldr	r0, [pc, #184]	@ (8002a6c <main+0x110>)
 80029b4:	f001 f886 	bl	8003ac4 <ssd1306_WriteString>
  ssd1306_SetCursor(25, 33);	  	// Place cursor
 80029b8:	2121      	movs	r1, #33	@ 0x21
 80029ba:	2019      	movs	r0, #25
 80029bc:	f001 f8a8 	bl	8003b10 <ssd1306_SetCursor>
  ssd1306_WriteString("Speaker", Font_11x18, White);
 80029c0:	4b29      	ldr	r3, [pc, #164]	@ (8002a68 <main+0x10c>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	9200      	str	r2, [sp, #0]
 80029c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029c8:	4829      	ldr	r0, [pc, #164]	@ (8002a70 <main+0x114>)
 80029ca:	f001 f87b 	bl	8003ac4 <ssd1306_WriteString>


  ssd1306_UpdateScreen();
 80029ce:	f000 ff6b 	bl	80038a8 <ssd1306_UpdateScreen>

  loadDrift(driftIndex, volumeScale); // Pre-load drift 1
 80029d2:	4b28      	ldr	r3, [pc, #160]	@ (8002a74 <main+0x118>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	4b27      	ldr	r3, [pc, #156]	@ (8002a78 <main+0x11c>)
 80029da:	edd3 7a00 	vldr	s15, [r3]
 80029de:	eeb0 0a67 	vmov.f32	s0, s15
 80029e2:	4610      	mov	r0, r2
 80029e4:	f000 fa50 	bl	8002e88 <loadDrift>

  while (1)
  {

	  // 1. Determine button press and set flags for OLED, speaker, and accel
	  handle_button();
 80029e8:	f7ff f8e6 	bl	8001bb8 <handle_button>


	  // 2. Check for turning signal from accelerometers
	  turning = update_gyr_data_just_enable();
 80029ec:	f7fe fec2 	bl	8001774 <update_gyr_data_just_enable>
 80029f0:	4603      	mov	r3, r0
 80029f2:	461a      	mov	r2, r3
 80029f4:	4b21      	ldr	r3, [pc, #132]	@ (8002a7c <main+0x120>)
 80029f6:	701a      	strb	r2, [r3, #0]


	  // 3. Refresh the display to show new message
	  if (refreshDisplay) {
 80029f8:	4b21      	ldr	r3, [pc, #132]	@ (8002a80 <main+0x124>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d024      	beq.n	8002a4a <main+0xee>
		  refreshDisplay = 0;
 8002a00:	4b1f      	ldr	r3, [pc, #124]	@ (8002a80 <main+0x124>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	701a      	strb	r2, [r3, #0]

		  switch (currentMode) {
 8002a06:	4b1f      	ldr	r3, [pc, #124]	@ (8002a84 <main+0x128>)
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d00c      	beq.n	8002a28 <main+0xcc>
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	dc1a      	bgt.n	8002a48 <main+0xec>
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d002      	beq.n	8002a1c <main+0xc0>
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d003      	beq.n	8002a22 <main+0xc6>
		  			  // Update volume bar
		  			  oled_volume_mode();
		  		  }
		  		  break;
		  	  default:
		  		  break;
 8002a1a:	e015      	b.n	8002a48 <main+0xec>
		  		  oled_accel_mode();
 8002a1c:	f000 f890 	bl	8002b40 <oled_accel_mode>
		  		  break;
 8002a20:	e013      	b.n	8002a4a <main+0xee>
	  			  oled_speaker_mode();
 8002a22:	f000 f8d9 	bl	8002bd8 <oled_speaker_mode>
		  		  break;
 8002a26:	e010      	b.n	8002a4a <main+0xee>
		  		  if (volumeSet) {
 8002a28:	4b17      	ldr	r3, [pc, #92]	@ (8002a88 <main+0x12c>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <main+0xe6>
		  			  oled_volume_set();
 8002a30:	f000 f98a 	bl	8002d48 <oled_volume_set>
		  			  HAL_Delay(1500);
 8002a34:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8002a38:	f001 fa18 	bl	8003e6c <HAL_Delay>
		  			  oled_volume_mode();
 8002a3c:	f000 f908 	bl	8002c50 <oled_volume_mode>
		  		  break;
 8002a40:	e003      	b.n	8002a4a <main+0xee>
		  			  oled_volume_mode();
 8002a42:	f000 f905 	bl	8002c50 <oled_volume_mode>
		  		  break;
 8002a46:	e000      	b.n	8002a4a <main+0xee>
		  		  break;
 8002a48:	bf00      	nop
		  }
	  }

	  // 4. Play drift sound
	  if (turning) {
 8002a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <main+0x120>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <main+0xfa>
		  playDrift();
 8002a52:	f000 fa75 	bl	8002f40 <playDrift>
//		  Set_LED_Brightness(volumeScale);

	  }

	  // 5. Set LED brightness
	  Set_LED_Brightness(volumeScale);
 8002a56:	4b08      	ldr	r3, [pc, #32]	@ (8002a78 <main+0x11c>)
 8002a58:	edd3 7a00 	vldr	s15, [r3]
 8002a5c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a60:	f7ff fee4 	bl	800282c <Set_LED_Brightness>
	  handle_button();
 8002a64:	e7c0      	b.n	80029e8 <main+0x8c>
 8002a66:	bf00      	nop
 8002a68:	0800e708 	.word	0x0800e708
 8002a6c:	0800d188 	.word	0x0800d188
 8002a70:	0800d194 	.word	0x0800d194
 8002a74:	2005c326 	.word	0x2005c326
 8002a78:	20040000 	.word	0x20040000
 8002a7c:	2005c328 	.word	0x2005c328
 8002a80:	2005c327 	.word	0x2005c327
 8002a84:	2005c324 	.word	0x2005c324
 8002a88:	2005c329 	.word	0x2005c329

08002a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b096      	sub	sp, #88	@ 0x58
 8002a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a92:	f107 0314 	add.w	r3, r7, #20
 8002a96:	2244      	movs	r2, #68	@ 0x44
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f007 fd8a 	bl	800a5b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aa0:	463b      	mov	r3, r7
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	605a      	str	r2, [r3, #4]
 8002aa8:	609a      	str	r2, [r3, #8]
 8002aaa:	60da      	str	r2, [r3, #12]
 8002aac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002aae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002ab2:	f003 f993 	bl	8005ddc <HAL_PWREx_ControlVoltageScaling>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002abc:	f000 f83a 	bl	8002b34 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002ac0:	2310      	movs	r3, #16
 8002ac2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002acc:	2360      	movs	r3, #96	@ 0x60
 8002ace:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad4:	f107 0314 	add.w	r3, r7, #20
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f003 fa33 	bl	8005f44 <HAL_RCC_OscConfig>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8002ae4:	f000 f826 	bl	8002b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ae8:	230f      	movs	r3, #15
 8002aea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002aec:	2300      	movs	r3, #0
 8002aee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002af0:	2300      	movs	r3, #0
 8002af2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002af4:	2300      	movs	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002af8:	2300      	movs	r3, #0
 8002afa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002afc:	463b      	mov	r3, r7
 8002afe:	2100      	movs	r1, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f003 fe39 	bl	8006778 <HAL_RCC_ClockConfig>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002b0c:	f000 f812 	bl	8002b34 <Error_Handler>
  }
}
 8002b10:	bf00      	nop
 8002b12:	3758      	adds	r7, #88	@ 0x58
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4603      	mov	r3, r0
 8002b20:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_Pin)
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d101      	bne.n	8002b2c <HAL_GPIO_EXTI_Callback+0x14>
    {
    	button_SetIRQFlag();	// Set button flag high
 8002b28:	f7fe ff20 	bl	800196c <button_SetIRQFlag>
    }
}
 8002b2c:	bf00      	nop
 8002b2e:	3708      	adds	r7, #8
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b38:	b672      	cpsid	i
}
 8002b3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b3c:	bf00      	nop
 8002b3e:	e7fd      	b.n	8002b3c <Error_Handler+0x8>

08002b40 <oled_accel_mode>:

#include "system_state.h"


// Call this function to display accelerometer data
void oled_accel_mode() {
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8002b46:	2000      	movs	r0, #0
 8002b48:	f000 fe96 	bl	8003878 <ssd1306_Fill>

	ssd1306_SetCursor(5,5);
 8002b4c:	2105      	movs	r1, #5
 8002b4e:	2005      	movs	r0, #5
 8002b50:	f000 ffde 	bl	8003b10 <ssd1306_SetCursor>

    switch(accelView) {
 8002b54:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc0 <oled_accel_mode+0x80>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	2b03      	cmp	r3, #3
 8002b5a:	d82b      	bhi.n	8002bb4 <oled_accel_mode+0x74>
 8002b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002b64 <oled_accel_mode+0x24>)
 8002b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b62:	bf00      	nop
 8002b64:	08002b75 	.word	0x08002b75
 8002b68:	08002b85 	.word	0x08002b85
 8002b6c:	08002b95 	.word	0x08002b95
 8002b70:	08002ba5 	.word	0x08002ba5
    	case 0:
    		ssd1306_WriteString("Accel X:", Font_7x10, White);
 8002b74:	4b13      	ldr	r3, [pc, #76]	@ (8002bc4 <oled_accel_mode+0x84>)
 8002b76:	2201      	movs	r2, #1
 8002b78:	9200      	str	r2, [sp, #0]
 8002b7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b7c:	4812      	ldr	r0, [pc, #72]	@ (8002bc8 <oled_accel_mode+0x88>)
 8002b7e:	f000 ffa1 	bl	8003ac4 <ssd1306_WriteString>
    		break;
 8002b82:	e017      	b.n	8002bb4 <oled_accel_mode+0x74>
		case 1:
			ssd1306_WriteString("Accel Y:", Font_7x10, White);
 8002b84:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc4 <oled_accel_mode+0x84>)
 8002b86:	2201      	movs	r2, #1
 8002b88:	9200      	str	r2, [sp, #0]
 8002b8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b8c:	480f      	ldr	r0, [pc, #60]	@ (8002bcc <oled_accel_mode+0x8c>)
 8002b8e:	f000 ff99 	bl	8003ac4 <ssd1306_WriteString>
			break;
 8002b92:	e00f      	b.n	8002bb4 <oled_accel_mode+0x74>
		case 2:
			ssd1306_WriteString("Accel Z:", Font_7x10, White);
 8002b94:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <oled_accel_mode+0x84>)
 8002b96:	2201      	movs	r2, #1
 8002b98:	9200      	str	r2, [sp, #0]
 8002b9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b9c:	480c      	ldr	r0, [pc, #48]	@ (8002bd0 <oled_accel_mode+0x90>)
 8002b9e:	f000 ff91 	bl	8003ac4 <ssd1306_WriteString>
			break;
 8002ba2:	e007      	b.n	8002bb4 <oled_accel_mode+0x74>
		case 3:
			ssd1306_WriteString("Peak:",    Font_7x10, White);
 8002ba4:	4b07      	ldr	r3, [pc, #28]	@ (8002bc4 <oled_accel_mode+0x84>)
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	9200      	str	r2, [sp, #0]
 8002baa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bac:	4809      	ldr	r0, [pc, #36]	@ (8002bd4 <oled_accel_mode+0x94>)
 8002bae:	f000 ff89 	bl	8003ac4 <ssd1306_WriteString>
			break;
 8002bb2:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8002bb4:	f000 fe78 	bl	80038a8 <ssd1306_UpdateScreen>
}
 8002bb8:	bf00      	nop
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	2005c325 	.word	0x2005c325
 8002bc4:	0800e6fc 	.word	0x0800e6fc
 8002bc8:	0800d19c 	.word	0x0800d19c
 8002bcc:	0800d1a8 	.word	0x0800d1a8
 8002bd0:	0800d1b4 	.word	0x0800d1b4
 8002bd4:	0800d1c0 	.word	0x0800d1c0

08002bd8 <oled_speaker_mode>:

// Call this function to display and set speaker mode
void oled_speaker_mode() {
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8002bde:	2000      	movs	r0, #0
 8002be0:	f000 fe4a 	bl	8003878 <ssd1306_Fill>

	ssd1306_SetCursor(5,5);
 8002be4:	2105      	movs	r1, #5
 8002be6:	2005      	movs	r0, #5
 8002be8:	f000 ff92 	bl	8003b10 <ssd1306_SetCursor>

    switch(driftIndex) {
 8002bec:	4b13      	ldr	r3, [pc, #76]	@ (8002c3c <oled_speaker_mode+0x64>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d016      	beq.n	8002c22 <oled_speaker_mode+0x4a>
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	dc1c      	bgt.n	8002c32 <oled_speaker_mode+0x5a>
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d002      	beq.n	8002c02 <oled_speaker_mode+0x2a>
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d008      	beq.n	8002c12 <oled_speaker_mode+0x3a>
 8002c00:	e017      	b.n	8002c32 <oled_speaker_mode+0x5a>
    	case 0:
    		ssd1306_WriteString("SCREECH", Font_11x18, White);
 8002c02:	4b0f      	ldr	r3, [pc, #60]	@ (8002c40 <oled_speaker_mode+0x68>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	9200      	str	r2, [sp, #0]
 8002c08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c0a:	480e      	ldr	r0, [pc, #56]	@ (8002c44 <oled_speaker_mode+0x6c>)
 8002c0c:	f000 ff5a 	bl	8003ac4 <ssd1306_WriteString>
    		break;
 8002c10:	e00f      	b.n	8002c32 <oled_speaker_mode+0x5a>
		case 1:
			ssd1306_WriteString("SWERVE", Font_11x18, White);
 8002c12:	4b0b      	ldr	r3, [pc, #44]	@ (8002c40 <oled_speaker_mode+0x68>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	9200      	str	r2, [sp, #0]
 8002c18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c1a:	480b      	ldr	r0, [pc, #44]	@ (8002c48 <oled_speaker_mode+0x70>)
 8002c1c:	f000 ff52 	bl	8003ac4 <ssd1306_WriteString>
			break;
 8002c20:	e007      	b.n	8002c32 <oled_speaker_mode+0x5a>
		case 2:
			ssd1306_WriteString("DRIFT", Font_11x18, White);
 8002c22:	4b07      	ldr	r3, [pc, #28]	@ (8002c40 <oled_speaker_mode+0x68>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	9200      	str	r2, [sp, #0]
 8002c28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c2a:	4808      	ldr	r0, [pc, #32]	@ (8002c4c <oled_speaker_mode+0x74>)
 8002c2c:	f000 ff4a 	bl	8003ac4 <ssd1306_WriteString>
			break;
 8002c30:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8002c32:	f000 fe39 	bl	80038a8 <ssd1306_UpdateScreen>

}
 8002c36:	bf00      	nop
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	2005c326 	.word	0x2005c326
 8002c40:	0800e708 	.word	0x0800e708
 8002c44:	0800d1c8 	.word	0x0800d1c8
 8002c48:	0800d1d0 	.word	0x0800d1d0
 8002c4c:	0800d1d8 	.word	0x0800d1d8

08002c50 <oled_volume_mode>:

// Call this function to display the volume level
void oled_volume_mode() {
 8002c50:	b590      	push	{r4, r7, lr}
 8002c52:	b08f      	sub	sp, #60	@ 0x3c
 8002c54:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 8002c56:	2000      	movs	r0, #0
 8002c58:	f000 fe0e 	bl	8003878 <ssd1306_Fill>

    const int segments = 10;
 8002c5c:	230a      	movs	r3, #10
 8002c5e:	627b      	str	r3, [r7, #36]	@ 0x24

    // VolumeScale to bar segments
    int filledSegments = (int)(volumeScale * segments + 0.05f);	// small offset for boundaries
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	ee07 3a90 	vmov	s15, r3
 8002c66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c6a:	4b35      	ldr	r3, [pc, #212]	@ (8002d40 <oled_volume_mode+0xf0>)
 8002c6c:	edd3 7a00 	vldr	s15, [r3]
 8002c70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c74:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8002d44 <oled_volume_mode+0xf4>
 8002c78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c80:	ee17 3a90 	vmov	r3, s15
 8002c84:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Clamp because minimum volume is 0.1, and max is 1
    if (filledSegments < 1) {
 8002c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	dc01      	bgt.n	8002c90 <oled_volume_mode+0x40>
    	filledSegments = 1;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    if (filledSegments > segments) {
 8002c90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c94:	429a      	cmp	r2, r3
 8002c96:	dd01      	ble.n	8002c9c <oled_volume_mode+0x4c>
    	filledSegments = segments;
 8002c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    // Bar geometry
    int segmentWidth  = 12;
 8002c9c:	230c      	movs	r3, #12
 8002c9e:	623b      	str	r3, [r7, #32]
    int segmentHeight = 20;
 8002ca0:	2314      	movs	r3, #20
 8002ca2:	61fb      	str	r3, [r7, #28]
    int barWidth = segments * segmentWidth;
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca6:	6a3a      	ldr	r2, [r7, #32]
 8002ca8:	fb02 f303 	mul.w	r3, r2, r3
 8002cac:	61bb      	str	r3, [r7, #24]
    int startX = (128 - barWidth) / 2;			// Center on screen
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002cb4:	0fda      	lsrs	r2, r3, #31
 8002cb6:	4413      	add	r3, r2
 8002cb8:	105b      	asrs	r3, r3, #1
 8002cba:	617b      	str	r3, [r7, #20]
    int startY = 20;
 8002cbc:	2314      	movs	r3, #20
 8002cbe:	613b      	str	r3, [r7, #16]

    // Compute rectangles
    for (int i = 0; i < segments; i++) {
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cc4:	e032      	b.n	8002d2c <oled_volume_mode+0xdc>
        int x1 = startX + i * (segmentWidth);
 8002cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc8:	6a3a      	ldr	r2, [r7, #32]
 8002cca:	fb02 f303 	mul.w	r3, r2, r3
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	60fb      	str	r3, [r7, #12]
        int y1 = startY;
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	60bb      	str	r3, [r7, #8]
        int x2 = x1 + segmentWidth - 1;
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	4413      	add	r3, r2
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	607b      	str	r3, [r7, #4]
        int y2 = y1 + segmentHeight - 1;
 8002ce2:	68ba      	ldr	r2, [r7, #8]
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	603b      	str	r3, [r7, #0]

        if (i < filledSegments) {
 8002cec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	da0c      	bge.n	8002d0e <oled_volume_mode+0xbe>
            // Filled rectangle
            ssd1306_FillRectangle(x1, y1, x2, y2, White);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	b2d8      	uxtb	r0, r3
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	b2d9      	uxtb	r1, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2401      	movs	r4, #1
 8002d06:	9400      	str	r4, [sp, #0]
 8002d08:	f000 ffbd 	bl	8003c86 <ssd1306_FillRectangle>
 8002d0c:	e00b      	b.n	8002d26 <oled_volume_mode+0xd6>
        } else {
            // Outline rectangle
            ssd1306_DrawRectangle(x1, y1, x2, y2, White);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	b2d8      	uxtb	r0, r3
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	b2d9      	uxtb	r1, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2401      	movs	r4, #1
 8002d20:	9400      	str	r4, [sp, #0]
 8002d22:	f000 ff79 	bl	8003c18 <ssd1306_DrawRectangle>
    for (int i = 0; i < segments; i++) {
 8002d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d28:	3301      	adds	r3, #1
 8002d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d30:	429a      	cmp	r2, r3
 8002d32:	dbc8      	blt.n	8002cc6 <oled_volume_mode+0x76>
        }
    }

    ssd1306_UpdateScreen();
 8002d34:	f000 fdb8 	bl	80038a8 <ssd1306_UpdateScreen>
}
 8002d38:	bf00      	nop
 8002d3a:	3734      	adds	r7, #52	@ 0x34
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd90      	pop	{r4, r7, pc}
 8002d40:	20040000 	.word	0x20040000
 8002d44:	3d4ccccd 	.word	0x3d4ccccd

08002d48 <oled_volume_set>:


// Call this function to display that volume is set
void oled_volume_set() {
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af02      	add	r7, sp, #8
	// Display volume set message
	ssd1306_Fill(Black);
 8002d4e:	2000      	movs	r0, #0
 8002d50:	f000 fd92 	bl	8003878 <ssd1306_Fill>
	ssd1306_SetCursor(5,5);
 8002d54:	2105      	movs	r1, #5
 8002d56:	2005      	movs	r0, #5
 8002d58:	f000 feda 	bl	8003b10 <ssd1306_SetCursor>
	ssd1306_WriteString("Volume set", Font_11x18, White);
 8002d5c:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <oled_volume_set+0x2c>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	9200      	str	r2, [sp, #0]
 8002d62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d64:	4804      	ldr	r0, [pc, #16]	@ (8002d78 <oled_volume_set+0x30>)
 8002d66:	f000 fead 	bl	8003ac4 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8002d6a:	f000 fd9d 	bl	80038a8 <ssd1306_UpdateScreen>
}
 8002d6e:	bf00      	nop
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	0800e708 	.word	0x0800e708
 8002d78:	0800d1e0 	.word	0x0800d1e0

08002d7c <initSpeaker>:
uint16_t dmaBuf[BUFFERSIZE];



// Speaker initialization
void initSpeaker() {
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
	  HAL_TIM_Base_Start(&htim6);
 8002d82:	483b      	ldr	r0, [pc, #236]	@ (8002e70 <initSpeaker+0xf4>)
 8002d84:	f004 fdc8 	bl	8007918 <HAL_TIM_Base_Start>

	    // DRIFT 0
	    uint8_t *p = (uint8_t *)&__USER_DATA;
 8002d88:	4b3a      	ldr	r3, [pc, #232]	@ (8002e74 <initSpeaker+0xf8>)
 8002d8a:	60fb      	str	r3, [r7, #12]
	    p += 40;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	3328      	adds	r3, #40	@ 0x28
 8002d90:	60fb      	str	r3, [r7, #12]
	    samplesDrift[0] = p[0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	461a      	mov	r2, r3
	                    + (p[1] << 8)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	441a      	add	r2, r3
	                    + (p[2] << 16)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	3302      	adds	r3, #2
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	041b      	lsls	r3, r3, #16
 8002daa:	441a      	add	r2, r3
	                    + (p[3] << 24);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	3303      	adds	r3, #3
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	061b      	lsls	r3, r3, #24
 8002db4:	4413      	add	r3, r2
 8002db6:	461a      	mov	r2, r3
	    samplesDrift[0] = p[0]
 8002db8:	4b2f      	ldr	r3, [pc, #188]	@ (8002e78 <initSpeaker+0xfc>)
 8002dba:	601a      	str	r2, [r3, #0]
	    samplesDrift[0] /= 2;
 8002dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8002e78 <initSpeaker+0xfc>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	4a2d      	ldr	r2, [pc, #180]	@ (8002e78 <initSpeaker+0xfc>)
 8002dc4:	6013      	str	r3, [r2, #0]
	    p += 4;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	3304      	adds	r3, #4
 8002dca:	60fb      	str	r3, [r7, #12]
	    ptrDrift[0] = p;
 8002dcc:	4a2b      	ldr	r2, [pc, #172]	@ (8002e7c <initSpeaker+0x100>)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6013      	str	r3, [r2, #0]

	    // DRIFT 1
	    uint8_t *q = (uint8_t *)&__USER_DATA1;
 8002dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8002e80 <initSpeaker+0x104>)
 8002dd4:	60bb      	str	r3, [r7, #8]
	    q += 40;
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	3328      	adds	r3, #40	@ 0x28
 8002dda:	60bb      	str	r3, [r7, #8]
	    samplesDrift[1] = q[0]
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	461a      	mov	r2, r3
	                    + (q[1] << 8)
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	3301      	adds	r3, #1
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	021b      	lsls	r3, r3, #8
 8002dea:	441a      	add	r2, r3
	                    + (q[2] << 16)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	3302      	adds	r3, #2
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	041b      	lsls	r3, r3, #16
 8002df4:	441a      	add	r2, r3
	                    + (q[3] << 24);
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	3303      	adds	r3, #3
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	061b      	lsls	r3, r3, #24
 8002dfe:	4413      	add	r3, r2
 8002e00:	461a      	mov	r2, r3
	    samplesDrift[1] = q[0]
 8002e02:	4b1d      	ldr	r3, [pc, #116]	@ (8002e78 <initSpeaker+0xfc>)
 8002e04:	605a      	str	r2, [r3, #4]
	    samplesDrift[1] /= 2;
 8002e06:	4b1c      	ldr	r3, [pc, #112]	@ (8002e78 <initSpeaker+0xfc>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	085b      	lsrs	r3, r3, #1
 8002e0c:	4a1a      	ldr	r2, [pc, #104]	@ (8002e78 <initSpeaker+0xfc>)
 8002e0e:	6053      	str	r3, [r2, #4]
	    q += 4;
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	3304      	adds	r3, #4
 8002e14:	60bb      	str	r3, [r7, #8]
	    ptrDrift[1] = q;
 8002e16:	4a19      	ldr	r2, [pc, #100]	@ (8002e7c <initSpeaker+0x100>)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	6053      	str	r3, [r2, #4]

	    // DRIFT 2
	    uint8_t *r = (uint8_t *)&__USER_DATA2;
 8002e1c:	4b19      	ldr	r3, [pc, #100]	@ (8002e84 <initSpeaker+0x108>)
 8002e1e:	607b      	str	r3, [r7, #4]
	    r += 40;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	3328      	adds	r3, #40	@ 0x28
 8002e24:	607b      	str	r3, [r7, #4]
	    samplesDrift[2] = r[0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
	                    + (r[1] << 8)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	021b      	lsls	r3, r3, #8
 8002e34:	441a      	add	r2, r3
	                    + (r[2] << 16)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	3302      	adds	r3, #2
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	041b      	lsls	r3, r3, #16
 8002e3e:	441a      	add	r2, r3
	                    + (r[3] << 24);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3303      	adds	r3, #3
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	061b      	lsls	r3, r3, #24
 8002e48:	4413      	add	r3, r2
 8002e4a:	461a      	mov	r2, r3
	    samplesDrift[2] = r[0]
 8002e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <initSpeaker+0xfc>)
 8002e4e:	609a      	str	r2, [r3, #8]
	    samplesDrift[2] /= 2;
 8002e50:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <initSpeaker+0xfc>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	085b      	lsrs	r3, r3, #1
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <initSpeaker+0xfc>)
 8002e58:	6093      	str	r3, [r2, #8]
	    r += 4;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	607b      	str	r3, [r7, #4]
	    ptrDrift[2] = r;
 8002e60:	4a06      	ldr	r2, [pc, #24]	@ (8002e7c <initSpeaker+0x100>)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6093      	str	r3, [r2, #8]


}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	2005c378 	.word	0x2005c378
 8002e74:	081c0000 	.word	0x081c0000
 8002e78:	2004055c 	.word	0x2004055c
 8002e7c:	20040550 	.word	0x20040550
 8002e80:	08180000 	.word	0x08180000
 8002e84:	08140000 	.word	0x08140000

08002e88 <loadDrift>:

int samples;



void loadDrift(int driftIndex, float volumeScale) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	ed87 0a00 	vstr	s0, [r7]

    int16_t *pp  = (int16_t *)ptrDrift[driftIndex];
 8002e94:	4a24      	ldr	r2, [pc, #144]	@ (8002f28 <loadDrift+0xa0>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9c:	617b      	str	r3, [r7, #20]
    samples = samplesDrift[driftIndex];
 8002e9e:	4a23      	ldr	r2, [pc, #140]	@ (8002f2c <loadDrift+0xa4>)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	4b21      	ldr	r3, [pc, #132]	@ (8002f30 <loadDrift+0xa8>)
 8002eaa:	601a      	str	r2, [r3, #0]


    flg_dma_done = 1;
 8002eac:	4b21      	ldr	r3, [pc, #132]	@ (8002f34 <loadDrift+0xac>)
 8002eae:	2201      	movs	r2, #1
 8002eb0:	701a      	strb	r2, [r3, #0]

	// load audio from flash memory

	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	4820      	ldr	r0, [pc, #128]	@ (8002f38 <loadDrift+0xb0>)
 8002eb6:	f001 f9fd 	bl	80042b4 <HAL_DAC_Stop_DMA>

	// load current block
	for (int i = 0; i < samples; i++)
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	e028      	b.n	8002f12 <loadDrift+0x8a>
	{
		int16_t v0 = *pp;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	81fb      	strh	r3, [r7, #14]
		pp++;
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	3302      	adds	r3, #2
 8002eca:	617b      	str	r3, [r7, #20]
		int32_t v = v0 >> 4;
 8002ecc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ed0:	111b      	asrs	r3, r3, #4
 8002ed2:	b21b      	sxth	r3, r3
 8002ed4:	60bb      	str	r3, [r7, #8]
		v += 2047;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8002edc:	60bb      	str	r3, [r7, #8]
		v = (float)v * volumeScale;
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	ee07 3a90 	vmov	s15, r3
 8002ee4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ee8:	edd7 7a00 	vldr	s15, [r7]
 8002eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ef0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ef4:	ee17 3a90 	vmov	r3, s15
 8002ef8:	60bb      	str	r3, [r7, #8]
		dmaBuf[i] = (int32_t)v & 0x0FFF;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f02:	b299      	uxth	r1, r3
 8002f04:	4a0d      	ldr	r2, [pc, #52]	@ (8002f3c <loadDrift+0xb4>)
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < samples; i++)
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	613b      	str	r3, [r7, #16]
 8002f12:	4b07      	ldr	r3, [pc, #28]	@ (8002f30 <loadDrift+0xa8>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	dbd1      	blt.n	8002ec0 <loadDrift+0x38>

	}
}
 8002f1c:	bf00      	nop
 8002f1e:	bf00      	nop
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	20040550 	.word	0x20040550
 8002f2c:	2004055c 	.word	0x2004055c
 8002f30:	2005c2b8 	.word	0x2005c2b8
 8002f34:	2004054c 	.word	0x2004054c
 8002f38:	200403dc 	.word	0x200403dc
 8002f3c:	20040568 	.word	0x20040568

08002f40 <playDrift>:



void playDrift() {
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af02      	add	r7, sp, #8
	HAL_DAC_Start_DMA(
 8002f46:	4b07      	ldr	r3, [pc, #28]	@ (8002f64 <playDrift+0x24>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	4613      	mov	r3, r2
 8002f52:	4a05      	ldr	r2, [pc, #20]	@ (8002f68 <playDrift+0x28>)
 8002f54:	2100      	movs	r1, #0
 8002f56:	4805      	ldr	r0, [pc, #20]	@ (8002f6c <playDrift+0x2c>)
 8002f58:	f001 f8e0 	bl	800411c <HAL_DAC_Start_DMA>
		DAC_CHANNEL_1,
		(uint32_t*)dmaBuf,
		samples,
		DAC_ALIGN_12B_R
	);
}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	2005c2b8 	.word	0x2005c2b8
 8002f68:	20040568 	.word	0x20040568
 8002f6c:	200403dc 	.word	0x200403dc

08002f70 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002f74:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002f76:	4a1c      	ldr	r2, [pc, #112]	@ (8002fe8 <MX_SPI1_Init+0x78>)
 8002f78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002f7c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f82:	4b18      	ldr	r3, [pc, #96]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f88:	4b16      	ldr	r3, [pc, #88]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002f8a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f8e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f90:	4b14      	ldr	r3, [pc, #80]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f96:	4b13      	ldr	r3, [pc, #76]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f9c:	4b11      	ldr	r3, [pc, #68]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fa2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fa6:	2208      	movs	r2, #8
 8002fa8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002faa:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002fbc:	4b09      	ldr	r3, [pc, #36]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fbe:	2207      	movs	r2, #7
 8002fc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fc2:	4b08      	ldr	r3, [pc, #32]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002fc8:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fca:	2208      	movs	r2, #8
 8002fcc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002fce:	4805      	ldr	r0, [pc, #20]	@ (8002fe4 <MX_SPI1_Init+0x74>)
 8002fd0:	f004 fba8 	bl	8007724 <HAL_SPI_Init>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002fda:	f7ff fdab 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002fde:	bf00      	nop
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	2005c2bc 	.word	0x2005c2bc
 8002fe8:	40013000 	.word	0x40013000

08002fec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b08a      	sub	sp, #40	@ 0x28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff4:	f107 0314 	add.w	r3, r7, #20
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	609a      	str	r2, [r3, #8]
 8003000:	60da      	str	r2, [r3, #12]
 8003002:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a17      	ldr	r2, [pc, #92]	@ (8003068 <HAL_SPI_MspInit+0x7c>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d128      	bne.n	8003060 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800300e:	4b17      	ldr	r3, [pc, #92]	@ (800306c <HAL_SPI_MspInit+0x80>)
 8003010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003012:	4a16      	ldr	r2, [pc, #88]	@ (800306c <HAL_SPI_MspInit+0x80>)
 8003014:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003018:	6613      	str	r3, [r2, #96]	@ 0x60
 800301a:	4b14      	ldr	r3, [pc, #80]	@ (800306c <HAL_SPI_MspInit+0x80>)
 800301c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800301e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003022:	613b      	str	r3, [r7, #16]
 8003024:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003026:	4b11      	ldr	r3, [pc, #68]	@ (800306c <HAL_SPI_MspInit+0x80>)
 8003028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800302a:	4a10      	ldr	r2, [pc, #64]	@ (800306c <HAL_SPI_MspInit+0x80>)
 800302c:	f043 0301 	orr.w	r3, r3, #1
 8003030:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003032:	4b0e      	ldr	r3, [pc, #56]	@ (800306c <HAL_SPI_MspInit+0x80>)
 8003034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	60fb      	str	r3, [r7, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800303e:	23e0      	movs	r3, #224	@ 0xe0
 8003040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003042:	2302      	movs	r3, #2
 8003044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800304a:	2303      	movs	r3, #3
 800304c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800304e:	2305      	movs	r3, #5
 8003050:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003052:	f107 0314 	add.w	r3, r7, #20
 8003056:	4619      	mov	r1, r3
 8003058:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800305c:	f001 fea0 	bl	8004da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003060:	bf00      	nop
 8003062:	3728      	adds	r7, #40	@ 0x28
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	40013000 	.word	0x40013000
 800306c:	40021000 	.word	0x40021000

08003070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003076:	4b0f      	ldr	r3, [pc, #60]	@ (80030b4 <HAL_MspInit+0x44>)
 8003078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800307a:	4a0e      	ldr	r2, [pc, #56]	@ (80030b4 <HAL_MspInit+0x44>)
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	6613      	str	r3, [r2, #96]	@ 0x60
 8003082:	4b0c      	ldr	r3, [pc, #48]	@ (80030b4 <HAL_MspInit+0x44>)
 8003084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	607b      	str	r3, [r7, #4]
 800308c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	4b09      	ldr	r3, [pc, #36]	@ (80030b4 <HAL_MspInit+0x44>)
 8003090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003092:	4a08      	ldr	r2, [pc, #32]	@ (80030b4 <HAL_MspInit+0x44>)
 8003094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003098:	6593      	str	r3, [r2, #88]	@ 0x58
 800309a:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <HAL_MspInit+0x44>)
 800309c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030a2:	603b      	str	r3, [r7, #0]
 80030a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030a6:	bf00      	nop
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	40021000 	.word	0x40021000

080030b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030bc:	bf00      	nop
 80030be:	e7fd      	b.n	80030bc <NMI_Handler+0x4>

080030c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030c4:	bf00      	nop
 80030c6:	e7fd      	b.n	80030c4 <HardFault_Handler+0x4>

080030c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030cc:	bf00      	nop
 80030ce:	e7fd      	b.n	80030cc <MemManage_Handler+0x4>

080030d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030d4:	bf00      	nop
 80030d6:	e7fd      	b.n	80030d4 <BusFault_Handler+0x4>

080030d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030dc:	bf00      	nop
 80030de:	e7fd      	b.n	80030dc <UsageFault_Handler+0x4>

080030e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr

080030ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800310e:	f000 fe8d 	bl	8003e2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}

08003116 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 800311a:	2002      	movs	r0, #2
 800311c:	f002 f802 	bl	8005124 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003120:	bf00      	nop
 8003122:	bd80      	pop	{r7, pc}

08003124 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003128:	4802      	ldr	r0, [pc, #8]	@ (8003134 <DMA1_Channel1_IRQHandler+0x10>)
 800312a:	f001 fcea 	bl	8004b02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	200403f0 	.word	0x200403f0

08003138 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800313c:	4803      	ldr	r0, [pc, #12]	@ (800314c <TIM6_DAC_IRQHandler+0x14>)
 800313e:	f004 fdbb 	bl	8007cb8 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8003142:	4803      	ldr	r0, [pc, #12]	@ (8003150 <TIM6_DAC_IRQHandler+0x18>)
 8003144:	f001 f8fb 	bl	800433e <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003148:	bf00      	nop
 800314a:	bd80      	pop	{r7, pc}
 800314c:	2005c378 	.word	0x2005c378
 8003150:	200403dc 	.word	0x200403dc

08003154 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  return 1;
 8003158:	2301      	movs	r3, #1
}
 800315a:	4618      	mov	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <_kill>:

int _kill(int pid, int sig)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800316e:	f007 fa29 	bl	800a5c4 <__errno>
 8003172:	4603      	mov	r3, r0
 8003174:	2216      	movs	r2, #22
 8003176:	601a      	str	r2, [r3, #0]
  return -1;
 8003178:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800317c:	4618      	mov	r0, r3
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <_exit>:

void _exit (int status)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800318c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7ff ffe7 	bl	8003164 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003196:	bf00      	nop
 8003198:	e7fd      	b.n	8003196 <_exit+0x12>

0800319a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b086      	sub	sp, #24
 800319e:	af00      	add	r7, sp, #0
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031a6:	2300      	movs	r3, #0
 80031a8:	617b      	str	r3, [r7, #20]
 80031aa:	e00a      	b.n	80031c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031ac:	f3af 8000 	nop.w
 80031b0:	4601      	mov	r1, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	60ba      	str	r2, [r7, #8]
 80031b8:	b2ca      	uxtb	r2, r1
 80031ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	3301      	adds	r3, #1
 80031c0:	617b      	str	r3, [r7, #20]
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	dbf0      	blt.n	80031ac <_read+0x12>
  }

  return len;
 80031ca:	687b      	ldr	r3, [r7, #4]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	e009      	b.n	80031fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	60ba      	str	r2, [r7, #8]
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fa64 	bl	80036bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	3301      	adds	r3, #1
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	429a      	cmp	r2, r3
 8003200:	dbf1      	blt.n	80031e6 <_write+0x12>
  }
  return len;
 8003202:	687b      	ldr	r3, [r7, #4]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <_close>:

int _close(int file)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003214:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003218:	4618      	mov	r0, r3
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003234:	605a      	str	r2, [r3, #4]
  return 0;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <_isatty>:

int _isatty(int file)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800324c:	2301      	movs	r3, #1
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800325a:	b480      	push	{r7}
 800325c:	b085      	sub	sp, #20
 800325e:	af00      	add	r7, sp, #0
 8003260:	60f8      	str	r0, [r7, #12]
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800327c:	4a14      	ldr	r2, [pc, #80]	@ (80032d0 <_sbrk+0x5c>)
 800327e:	4b15      	ldr	r3, [pc, #84]	@ (80032d4 <_sbrk+0x60>)
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003288:	4b13      	ldr	r3, [pc, #76]	@ (80032d8 <_sbrk+0x64>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d102      	bne.n	8003296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003290:	4b11      	ldr	r3, [pc, #68]	@ (80032d8 <_sbrk+0x64>)
 8003292:	4a12      	ldr	r2, [pc, #72]	@ (80032dc <_sbrk+0x68>)
 8003294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003296:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <_sbrk+0x64>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d207      	bcs.n	80032b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032a4:	f007 f98e 	bl	800a5c4 <__errno>
 80032a8:	4603      	mov	r3, r0
 80032aa:	220c      	movs	r2, #12
 80032ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032b2:	e009      	b.n	80032c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032b4:	4b08      	ldr	r3, [pc, #32]	@ (80032d8 <_sbrk+0x64>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ba:	4b07      	ldr	r3, [pc, #28]	@ (80032d8 <_sbrk+0x64>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4413      	add	r3, r2
 80032c2:	4a05      	ldr	r2, [pc, #20]	@ (80032d8 <_sbrk+0x64>)
 80032c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032c6:	68fb      	ldr	r3, [r7, #12]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	200a0000 	.word	0x200a0000
 80032d4:	00000400 	.word	0x00000400
 80032d8:	2005c320 	.word	0x2005c320
 80032dc:	2005c9b0 	.word	0x2005c9b0

080032e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <SystemInit+0x20>)
 80032e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ea:	4a05      	ldr	r2, [pc, #20]	@ (8003300 <SystemInit+0x20>)
 80032ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08e      	sub	sp, #56	@ 0x38
 8003308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800330a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	605a      	str	r2, [r3, #4]
 8003314:	609a      	str	r2, [r3, #8]
 8003316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003318:	f107 031c 	add.w	r3, r7, #28
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	605a      	str	r2, [r3, #4]
 8003322:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003324:	463b      	mov	r3, r7
 8003326:	2200      	movs	r2, #0
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	605a      	str	r2, [r3, #4]
 800332c:	609a      	str	r2, [r3, #8]
 800332e:	60da      	str	r2, [r3, #12]
 8003330:	611a      	str	r2, [r3, #16]
 8003332:	615a      	str	r2, [r3, #20]
 8003334:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003336:	4b39      	ldr	r3, [pc, #228]	@ (800341c <MX_TIM2_Init+0x118>)
 8003338:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800333c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 800333e:	4b37      	ldr	r3, [pc, #220]	@ (800341c <MX_TIM2_Init+0x118>)
 8003340:	224f      	movs	r2, #79	@ 0x4f
 8003342:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003344:	4b35      	ldr	r3, [pc, #212]	@ (800341c <MX_TIM2_Init+0x118>)
 8003346:	2200      	movs	r2, #0
 8003348:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800334a:	4b34      	ldr	r3, [pc, #208]	@ (800341c <MX_TIM2_Init+0x118>)
 800334c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003350:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003352:	4b32      	ldr	r3, [pc, #200]	@ (800341c <MX_TIM2_Init+0x118>)
 8003354:	2200      	movs	r2, #0
 8003356:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003358:	4b30      	ldr	r3, [pc, #192]	@ (800341c <MX_TIM2_Init+0x118>)
 800335a:	2200      	movs	r2, #0
 800335c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800335e:	482f      	ldr	r0, [pc, #188]	@ (800341c <MX_TIM2_Init+0x118>)
 8003360:	f004 fa83 	bl	800786a <HAL_TIM_Base_Init>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800336a:	f7ff fbe3 	bl	8002b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800336e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003372:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003374:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003378:	4619      	mov	r1, r3
 800337a:	4828      	ldr	r0, [pc, #160]	@ (800341c <MX_TIM2_Init+0x118>)
 800337c:	f004 feb8 	bl	80080f0 <HAL_TIM_ConfigClockSource>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003386:	f7ff fbd5 	bl	8002b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800338a:	4824      	ldr	r0, [pc, #144]	@ (800341c <MX_TIM2_Init+0x118>)
 800338c:	f004 fb2c 	bl	80079e8 <HAL_TIM_PWM_Init>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003396:	f7ff fbcd 	bl	8002b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800339e:	2300      	movs	r3, #0
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033a2:	f107 031c 	add.w	r3, r7, #28
 80033a6:	4619      	mov	r1, r3
 80033a8:	481c      	ldr	r0, [pc, #112]	@ (800341c <MX_TIM2_Init+0x118>)
 80033aa:	f005 fbd9 	bl	8008b60 <HAL_TIMEx_MasterConfigSynchronization>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80033b4:	f7ff fbbe 	bl	8002b34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033b8:	2360      	movs	r3, #96	@ 0x60
 80033ba:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 80033bc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80033c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033c2:	2300      	movs	r3, #0
 80033c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c6:	2300      	movs	r3, #0
 80033c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033ca:	463b      	mov	r3, r7
 80033cc:	2204      	movs	r2, #4
 80033ce:	4619      	mov	r1, r3
 80033d0:	4812      	ldr	r0, [pc, #72]	@ (800341c <MX_TIM2_Init+0x118>)
 80033d2:	f004 fd79 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80033dc:	f7ff fbaa 	bl	8002b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033e0:	463b      	mov	r3, r7
 80033e2:	2208      	movs	r2, #8
 80033e4:	4619      	mov	r1, r3
 80033e6:	480d      	ldr	r0, [pc, #52]	@ (800341c <MX_TIM2_Init+0x118>)
 80033e8:	f004 fd6e 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 80033f2:	f7ff fb9f 	bl	8002b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80033f6:	463b      	mov	r3, r7
 80033f8:	220c      	movs	r2, #12
 80033fa:	4619      	mov	r1, r3
 80033fc:	4807      	ldr	r0, [pc, #28]	@ (800341c <MX_TIM2_Init+0x118>)
 80033fe:	f004 fd63 	bl	8007ec8 <HAL_TIM_PWM_ConfigChannel>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8003408:	f7ff fb94 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800340c:	4803      	ldr	r0, [pc, #12]	@ (800341c <MX_TIM2_Init+0x118>)
 800340e:	f000 f875 	bl	80034fc <HAL_TIM_MspPostInit>

}
 8003412:	bf00      	nop
 8003414:	3738      	adds	r7, #56	@ 0x38
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	2005c32c 	.word	0x2005c32c

08003420 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003426:	1d3b      	adds	r3, r7, #4
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	605a      	str	r2, [r3, #4]
 800342e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003430:	4b14      	ldr	r3, [pc, #80]	@ (8003484 <MX_TIM6_Init+0x64>)
 8003432:	4a15      	ldr	r2, [pc, #84]	@ (8003488 <MX_TIM6_Init+0x68>)
 8003434:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8003436:	4b13      	ldr	r3, [pc, #76]	@ (8003484 <MX_TIM6_Init+0x64>)
 8003438:	2200      	movs	r2, #0
 800343a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800343c:	4b11      	ldr	r3, [pc, #68]	@ (8003484 <MX_TIM6_Init+0x64>)
 800343e:	2200      	movs	r2, #0
 8003440:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 181;
 8003442:	4b10      	ldr	r3, [pc, #64]	@ (8003484 <MX_TIM6_Init+0x64>)
 8003444:	22b5      	movs	r2, #181	@ 0xb5
 8003446:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003448:	4b0e      	ldr	r3, [pc, #56]	@ (8003484 <MX_TIM6_Init+0x64>)
 800344a:	2200      	movs	r2, #0
 800344c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800344e:	480d      	ldr	r0, [pc, #52]	@ (8003484 <MX_TIM6_Init+0x64>)
 8003450:	f004 fa0b 	bl	800786a <HAL_TIM_Base_Init>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800345a:	f7ff fb6b 	bl	8002b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800345e:	2320      	movs	r3, #32
 8003460:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003462:	2300      	movs	r3, #0
 8003464:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003466:	1d3b      	adds	r3, r7, #4
 8003468:	4619      	mov	r1, r3
 800346a:	4806      	ldr	r0, [pc, #24]	@ (8003484 <MX_TIM6_Init+0x64>)
 800346c:	f005 fb78 	bl	8008b60 <HAL_TIMEx_MasterConfigSynchronization>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003476:	f7ff fb5d 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800347a:	bf00      	nop
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	2005c378 	.word	0x2005c378
 8003488:	40001000 	.word	0x40001000

0800348c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800349c:	d10c      	bne.n	80034b8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800349e:	4b15      	ldr	r3, [pc, #84]	@ (80034f4 <HAL_TIM_Base_MspInit+0x68>)
 80034a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a2:	4a14      	ldr	r2, [pc, #80]	@ (80034f4 <HAL_TIM_Base_MspInit+0x68>)
 80034a4:	f043 0301 	orr.w	r3, r3, #1
 80034a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80034aa:	4b12      	ldr	r3, [pc, #72]	@ (80034f4 <HAL_TIM_Base_MspInit+0x68>)
 80034ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	60fb      	str	r3, [r7, #12]
 80034b4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80034b6:	e018      	b.n	80034ea <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a0e      	ldr	r2, [pc, #56]	@ (80034f8 <HAL_TIM_Base_MspInit+0x6c>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d113      	bne.n	80034ea <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80034c2:	4b0c      	ldr	r3, [pc, #48]	@ (80034f4 <HAL_TIM_Base_MspInit+0x68>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	4a0b      	ldr	r2, [pc, #44]	@ (80034f4 <HAL_TIM_Base_MspInit+0x68>)
 80034c8:	f043 0310 	orr.w	r3, r3, #16
 80034cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80034ce:	4b09      	ldr	r3, [pc, #36]	@ (80034f4 <HAL_TIM_Base_MspInit+0x68>)
 80034d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d2:	f003 0310 	and.w	r3, r3, #16
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80034da:	2200      	movs	r2, #0
 80034dc:	2100      	movs	r1, #0
 80034de:	2036      	movs	r0, #54	@ 0x36
 80034e0:	f000 fdc3 	bl	800406a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80034e4:	2036      	movs	r0, #54	@ 0x36
 80034e6:	f000 fddc 	bl	80040a2 <HAL_NVIC_EnableIRQ>
}
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40001000 	.word	0x40001000

080034fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b088      	sub	sp, #32
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003504:	f107 030c 	add.w	r3, r7, #12
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	605a      	str	r2, [r3, #4]
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	60da      	str	r2, [r3, #12]
 8003512:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800351c:	d11c      	bne.n	8003558 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800351e:	4b10      	ldr	r3, [pc, #64]	@ (8003560 <HAL_TIM_MspPostInit+0x64>)
 8003520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003522:	4a0f      	ldr	r2, [pc, #60]	@ (8003560 <HAL_TIM_MspPostInit+0x64>)
 8003524:	f043 0301 	orr.w	r3, r3, #1
 8003528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800352a:	4b0d      	ldr	r3, [pc, #52]	@ (8003560 <HAL_TIM_MspPostInit+0x64>)
 800352c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	60bb      	str	r3, [r7, #8]
 8003534:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = green_Pin|yellow_Pin|red_Pin;
 8003536:	230e      	movs	r3, #14
 8003538:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800353a:	2302      	movs	r3, #2
 800353c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353e:	2300      	movs	r3, #0
 8003540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003546:	2301      	movs	r3, #1
 8003548:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354a:	f107 030c 	add.w	r3, r7, #12
 800354e:	4619      	mov	r1, r3
 8003550:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003554:	f001 fc24 	bl	8004da0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003558:	bf00      	nop
 800355a:	3720      	adds	r7, #32
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40021000 	.word	0x40021000

08003564 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003568:	4b22      	ldr	r3, [pc, #136]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 800356a:	4a23      	ldr	r2, [pc, #140]	@ (80035f8 <MX_LPUART1_UART_Init+0x94>)
 800356c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800356e:	4b21      	ldr	r3, [pc, #132]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 8003570:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003574:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003576:	4b1f      	ldr	r3, [pc, #124]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 8003578:	2200      	movs	r2, #0
 800357a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800357c:	4b1d      	ldr	r3, [pc, #116]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 800357e:	2200      	movs	r2, #0
 8003580:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003582:	4b1c      	ldr	r3, [pc, #112]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 8003584:	2200      	movs	r2, #0
 8003586:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003588:	4b1a      	ldr	r3, [pc, #104]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 800358a:	220c      	movs	r2, #12
 800358c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800358e:	4b19      	ldr	r3, [pc, #100]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 8003590:	2200      	movs	r2, #0
 8003592:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003594:	4b17      	ldr	r3, [pc, #92]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 8003596:	2200      	movs	r2, #0
 8003598:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800359a:	4b16      	ldr	r3, [pc, #88]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 800359c:	2200      	movs	r2, #0
 800359e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035a0:	4b14      	ldr	r3, [pc, #80]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80035a6:	4b13      	ldr	r3, [pc, #76]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80035ac:	4811      	ldr	r0, [pc, #68]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 80035ae:	f005 fb7d 	bl	8008cac <HAL_UART_Init>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80035b8:	f7ff fabc 	bl	8002b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035bc:	2100      	movs	r1, #0
 80035be:	480d      	ldr	r0, [pc, #52]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 80035c0:	f006 f9a6 	bl	8009910 <HAL_UARTEx_SetTxFifoThreshold>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80035ca:	f7ff fab3 	bl	8002b34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035ce:	2100      	movs	r1, #0
 80035d0:	4808      	ldr	r0, [pc, #32]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 80035d2:	f006 f9db 	bl	800998c <HAL_UARTEx_SetRxFifoThreshold>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80035dc:	f7ff faaa 	bl	8002b34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80035e0:	4804      	ldr	r0, [pc, #16]	@ (80035f4 <MX_LPUART1_UART_Init+0x90>)
 80035e2:	f006 f95c 	bl	800989e <HAL_UARTEx_DisableFifoMode>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80035ec:	f7ff faa2 	bl	8002b34 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80035f0:	bf00      	nop
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	2005c3c4 	.word	0x2005c3c4
 80035f8:	40008000 	.word	0x40008000

080035fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b0ae      	sub	sp, #184	@ 0xb8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003604:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
 800360c:	605a      	str	r2, [r3, #4]
 800360e:	609a      	str	r2, [r3, #8]
 8003610:	60da      	str	r2, [r3, #12]
 8003612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003614:	f107 0310 	add.w	r3, r7, #16
 8003618:	2294      	movs	r2, #148	@ 0x94
 800361a:	2100      	movs	r1, #0
 800361c:	4618      	mov	r0, r3
 800361e:	f006 ffc9 	bl	800a5b4 <memset>
  if(uartHandle->Instance==LPUART1)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a22      	ldr	r2, [pc, #136]	@ (80036b0 <HAL_UART_MspInit+0xb4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d13d      	bne.n	80036a8 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800362c:	2320      	movs	r3, #32
 800362e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003630:	2300      	movs	r3, #0
 8003632:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003634:	f107 0310 	add.w	r3, r7, #16
 8003638:	4618      	mov	r0, r3
 800363a:	f003 fb5b 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003644:	f7ff fa76 	bl	8002b34 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003648:	4b1a      	ldr	r3, [pc, #104]	@ (80036b4 <HAL_UART_MspInit+0xb8>)
 800364a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800364c:	4a19      	ldr	r2, [pc, #100]	@ (80036b4 <HAL_UART_MspInit+0xb8>)
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003654:	4b17      	ldr	r3, [pc, #92]	@ (80036b4 <HAL_UART_MspInit+0xb8>)
 8003656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003660:	4b14      	ldr	r3, [pc, #80]	@ (80036b4 <HAL_UART_MspInit+0xb8>)
 8003662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003664:	4a13      	ldr	r2, [pc, #76]	@ (80036b4 <HAL_UART_MspInit+0xb8>)
 8003666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800366a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800366c:	4b11      	ldr	r3, [pc, #68]	@ (80036b4 <HAL_UART_MspInit+0xb8>)
 800366e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003674:	60bb      	str	r3, [r7, #8]
 8003676:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8003678:	f002 fc54 	bl	8005f24 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800367c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003680:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003684:	2302      	movs	r3, #2
 8003686:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368a:	2300      	movs	r3, #0
 800368c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003690:	2303      	movs	r3, #3
 8003692:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003696:	2308      	movs	r3, #8
 8003698:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800369c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80036a0:	4619      	mov	r1, r3
 80036a2:	4805      	ldr	r0, [pc, #20]	@ (80036b8 <HAL_UART_MspInit+0xbc>)
 80036a4:	f001 fb7c 	bl	8004da0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80036a8:	bf00      	nop
 80036aa:	37b8      	adds	r7, #184	@ 0xb8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40008000 	.word	0x40008000
 80036b4:	40021000 	.word	0x40021000
 80036b8:	48001800 	.word	0x48001800

080036bc <__io_putchar>:
#include "utils.h"
#include "usart.h"
#include <stdint.h>

int __io_putchar(int ch)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 80036c4:	1d39      	adds	r1, r7, #4
 80036c6:	230a      	movs	r3, #10
 80036c8:	2201      	movs	r2, #1
 80036ca:	4804      	ldr	r0, [pc, #16]	@ (80036dc <__io_putchar+0x20>)
 80036cc:	f005 fb3e 	bl	8008d4c <HAL_UART_Transmit>
	return ch;
 80036d0:	687b      	ldr	r3, [r7, #4]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	2005c3c4 	.word	0x2005c3c4

080036e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80036e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003718 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80036e4:	f7ff fdfc 	bl	80032e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036e8:	480c      	ldr	r0, [pc, #48]	@ (800371c <LoopForever+0x6>)
  ldr r1, =_edata
 80036ea:	490d      	ldr	r1, [pc, #52]	@ (8003720 <LoopForever+0xa>)
  ldr r2, =_sidata
 80036ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003724 <LoopForever+0xe>)
  movs r3, #0
 80036ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036f0:	e002      	b.n	80036f8 <LoopCopyDataInit>

080036f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036f6:	3304      	adds	r3, #4

080036f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036fc:	d3f9      	bcc.n	80036f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003728 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003700:	4c0a      	ldr	r4, [pc, #40]	@ (800372c <LoopForever+0x16>)
  movs r3, #0
 8003702:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003704:	e001      	b.n	800370a <LoopFillZerobss>

08003706 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003706:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003708:	3204      	adds	r2, #4

0800370a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800370a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800370c:	d3fb      	bcc.n	8003706 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800370e:	f006 ff5f 	bl	800a5d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003712:	f7ff f923 	bl	800295c <main>

08003716 <LoopForever>:

LoopForever:
    b LoopForever
 8003716:	e7fe      	b.n	8003716 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003718:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800371c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8003720:	200401d8 	.word	0x200401d8
  ldr r2, =_sidata
 8003724:	0800ee94 	.word	0x0800ee94
  ldr r2, =_sbss
 8003728:	200401d8 	.word	0x200401d8
  ldr r4, =_ebss
 800372c:	2005c9b0 	.word	0x2005c9b0

08003730 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003730:	e7fe      	b.n	8003730 <ADC1_IRQHandler>

08003732 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003732:	b480      	push	{r7}
 8003734:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003736:	bf00      	nop
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af04      	add	r7, sp, #16
 8003746:	4603      	mov	r3, r0
 8003748:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800374a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800374e:	9302      	str	r3, [sp, #8]
 8003750:	2301      	movs	r3, #1
 8003752:	9301      	str	r3, [sp, #4]
 8003754:	1dfb      	adds	r3, r7, #7
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	2301      	movs	r3, #1
 800375a:	2200      	movs	r2, #0
 800375c:	21f0      	movs	r1, #240	@ 0xf0
 800375e:	4803      	ldr	r0, [pc, #12]	@ (800376c <ssd1306_WriteCommand+0x2c>)
 8003760:	f001 fd94 	bl	800528c <HAL_I2C_Mem_Write>
}
 8003764:	bf00      	nop
 8003766:	3708      	adds	r7, #8
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	200404f8 	.word	0x200404f8

08003770 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af04      	add	r7, sp, #16
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	b29b      	uxth	r3, r3
 800377e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003782:	9202      	str	r2, [sp, #8]
 8003784:	9301      	str	r3, [sp, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	2301      	movs	r3, #1
 800378c:	2240      	movs	r2, #64	@ 0x40
 800378e:	21f0      	movs	r1, #240	@ 0xf0
 8003790:	4803      	ldr	r0, [pc, #12]	@ (80037a0 <ssd1306_WriteData+0x30>)
 8003792:	f001 fd7b 	bl	800528c <HAL_I2C_Mem_Write>
}
 8003796:	bf00      	nop
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	200404f8 	.word	0x200404f8

080037a4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80037a8:	f7ff ffc3 	bl	8003732 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80037ac:	2064      	movs	r0, #100	@ 0x64
 80037ae:	f000 fb5d 	bl	8003e6c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80037b2:	2000      	movs	r0, #0
 80037b4:	f000 fac8 	bl	8003d48 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80037b8:	2020      	movs	r0, #32
 80037ba:	f7ff ffc1 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80037be:	2000      	movs	r0, #0
 80037c0:	f7ff ffbe 	bl	8003740 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80037c4:	20b0      	movs	r0, #176	@ 0xb0
 80037c6:	f7ff ffbb 	bl	8003740 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80037ca:	20c8      	movs	r0, #200	@ 0xc8
 80037cc:	f7ff ffb8 	bl	8003740 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80037d0:	2000      	movs	r0, #0
 80037d2:	f7ff ffb5 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80037d6:	2010      	movs	r0, #16
 80037d8:	f7ff ffb2 	bl	8003740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80037dc:	2040      	movs	r0, #64	@ 0x40
 80037de:	f7ff ffaf 	bl	8003740 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80037e2:	20ff      	movs	r0, #255	@ 0xff
 80037e4:	f000 fa9d 	bl	8003d22 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80037e8:	20a1      	movs	r0, #161	@ 0xa1
 80037ea:	f7ff ffa9 	bl	8003740 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80037ee:	20a6      	movs	r0, #166	@ 0xa6
 80037f0:	f7ff ffa6 	bl	8003740 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80037f4:	20a8      	movs	r0, #168	@ 0xa8
 80037f6:	f7ff ffa3 	bl	8003740 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80037fa:	203f      	movs	r0, #63	@ 0x3f
 80037fc:	f7ff ffa0 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003800:	20a4      	movs	r0, #164	@ 0xa4
 8003802:	f7ff ff9d 	bl	8003740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8003806:	20d3      	movs	r0, #211	@ 0xd3
 8003808:	f7ff ff9a 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800380c:	2000      	movs	r0, #0
 800380e:	f7ff ff97 	bl	8003740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003812:	20d5      	movs	r0, #213	@ 0xd5
 8003814:	f7ff ff94 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003818:	20f0      	movs	r0, #240	@ 0xf0
 800381a:	f7ff ff91 	bl	8003740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800381e:	20d9      	movs	r0, #217	@ 0xd9
 8003820:	f7ff ff8e 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003824:	2022      	movs	r0, #34	@ 0x22
 8003826:	f7ff ff8b 	bl	8003740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800382a:	20da      	movs	r0, #218	@ 0xda
 800382c:	f7ff ff88 	bl	8003740 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003830:	2012      	movs	r0, #18
 8003832:	f7ff ff85 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8003836:	20db      	movs	r0, #219	@ 0xdb
 8003838:	f7ff ff82 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800383c:	2020      	movs	r0, #32
 800383e:	f7ff ff7f 	bl	8003740 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003842:	208d      	movs	r0, #141	@ 0x8d
 8003844:	f7ff ff7c 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003848:	2014      	movs	r0, #20
 800384a:	f7ff ff79 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800384e:	2001      	movs	r0, #1
 8003850:	f000 fa7a 	bl	8003d48 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003854:	2000      	movs	r0, #0
 8003856:	f000 f80f 	bl	8003878 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800385a:	f000 f825 	bl	80038a8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800385e:	4b05      	ldr	r3, [pc, #20]	@ (8003874 <ssd1306_Init+0xd0>)
 8003860:	2200      	movs	r2, #0
 8003862:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003864:	4b03      	ldr	r3, [pc, #12]	@ (8003874 <ssd1306_Init+0xd0>)
 8003866:	2200      	movs	r2, #0
 8003868:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800386a:	4b02      	ldr	r3, [pc, #8]	@ (8003874 <ssd1306_Init+0xd0>)
 800386c:	2201      	movs	r2, #1
 800386e:	711a      	strb	r2, [r3, #4]
}
 8003870:	bf00      	nop
 8003872:	bd80      	pop	{r7, pc}
 8003874:	2005c858 	.word	0x2005c858

08003878 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <ssd1306_Fill+0x14>
 8003888:	2300      	movs	r3, #0
 800388a:	e000      	b.n	800388e <ssd1306_Fill+0x16>
 800388c:	23ff      	movs	r3, #255	@ 0xff
 800388e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003892:	4619      	mov	r1, r3
 8003894:	4803      	ldr	r0, [pc, #12]	@ (80038a4 <ssd1306_Fill+0x2c>)
 8003896:	f006 fe8d 	bl	800a5b4 <memset>
}
 800389a:	bf00      	nop
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	2005c458 	.word	0x2005c458

080038a8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80038ae:	2300      	movs	r3, #0
 80038b0:	71fb      	strb	r3, [r7, #7]
 80038b2:	e016      	b.n	80038e2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80038b4:	79fb      	ldrb	r3, [r7, #7]
 80038b6:	3b50      	subs	r3, #80	@ 0x50
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7ff ff40 	bl	8003740 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80038c0:	2000      	movs	r0, #0
 80038c2:	f7ff ff3d 	bl	8003740 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80038c6:	2010      	movs	r0, #16
 80038c8:	f7ff ff3a 	bl	8003740 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80038cc:	79fb      	ldrb	r3, [r7, #7]
 80038ce:	01db      	lsls	r3, r3, #7
 80038d0:	4a08      	ldr	r2, [pc, #32]	@ (80038f4 <ssd1306_UpdateScreen+0x4c>)
 80038d2:	4413      	add	r3, r2
 80038d4:	2180      	movs	r1, #128	@ 0x80
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff ff4a 	bl	8003770 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80038dc:	79fb      	ldrb	r3, [r7, #7]
 80038de:	3301      	adds	r3, #1
 80038e0:	71fb      	strb	r3, [r7, #7]
 80038e2:	79fb      	ldrb	r3, [r7, #7]
 80038e4:	2b07      	cmp	r3, #7
 80038e6:	d9e5      	bls.n	80038b4 <ssd1306_UpdateScreen+0xc>
    }
}
 80038e8:	bf00      	nop
 80038ea:	bf00      	nop
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	2005c458 	.word	0x2005c458

080038f8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	71fb      	strb	r3, [r7, #7]
 8003902:	460b      	mov	r3, r1
 8003904:	71bb      	strb	r3, [r7, #6]
 8003906:	4613      	mov	r3, r2
 8003908:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800390a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390e:	2b00      	cmp	r3, #0
 8003910:	db3d      	blt.n	800398e <ssd1306_DrawPixel+0x96>
 8003912:	79bb      	ldrb	r3, [r7, #6]
 8003914:	2b3f      	cmp	r3, #63	@ 0x3f
 8003916:	d83a      	bhi.n	800398e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003918:	797b      	ldrb	r3, [r7, #5]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d11a      	bne.n	8003954 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800391e:	79fa      	ldrb	r2, [r7, #7]
 8003920:	79bb      	ldrb	r3, [r7, #6]
 8003922:	08db      	lsrs	r3, r3, #3
 8003924:	b2d8      	uxtb	r0, r3
 8003926:	4603      	mov	r3, r0
 8003928:	01db      	lsls	r3, r3, #7
 800392a:	4413      	add	r3, r2
 800392c:	4a1b      	ldr	r2, [pc, #108]	@ (800399c <ssd1306_DrawPixel+0xa4>)
 800392e:	5cd3      	ldrb	r3, [r2, r3]
 8003930:	b25a      	sxtb	r2, r3
 8003932:	79bb      	ldrb	r3, [r7, #6]
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	2101      	movs	r1, #1
 800393a:	fa01 f303 	lsl.w	r3, r1, r3
 800393e:	b25b      	sxtb	r3, r3
 8003940:	4313      	orrs	r3, r2
 8003942:	b259      	sxtb	r1, r3
 8003944:	79fa      	ldrb	r2, [r7, #7]
 8003946:	4603      	mov	r3, r0
 8003948:	01db      	lsls	r3, r3, #7
 800394a:	4413      	add	r3, r2
 800394c:	b2c9      	uxtb	r1, r1
 800394e:	4a13      	ldr	r2, [pc, #76]	@ (800399c <ssd1306_DrawPixel+0xa4>)
 8003950:	54d1      	strb	r1, [r2, r3]
 8003952:	e01d      	b.n	8003990 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003954:	79fa      	ldrb	r2, [r7, #7]
 8003956:	79bb      	ldrb	r3, [r7, #6]
 8003958:	08db      	lsrs	r3, r3, #3
 800395a:	b2d8      	uxtb	r0, r3
 800395c:	4603      	mov	r3, r0
 800395e:	01db      	lsls	r3, r3, #7
 8003960:	4413      	add	r3, r2
 8003962:	4a0e      	ldr	r2, [pc, #56]	@ (800399c <ssd1306_DrawPixel+0xa4>)
 8003964:	5cd3      	ldrb	r3, [r2, r3]
 8003966:	b25a      	sxtb	r2, r3
 8003968:	79bb      	ldrb	r3, [r7, #6]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	2101      	movs	r1, #1
 8003970:	fa01 f303 	lsl.w	r3, r1, r3
 8003974:	b25b      	sxtb	r3, r3
 8003976:	43db      	mvns	r3, r3
 8003978:	b25b      	sxtb	r3, r3
 800397a:	4013      	ands	r3, r2
 800397c:	b259      	sxtb	r1, r3
 800397e:	79fa      	ldrb	r2, [r7, #7]
 8003980:	4603      	mov	r3, r0
 8003982:	01db      	lsls	r3, r3, #7
 8003984:	4413      	add	r3, r2
 8003986:	b2c9      	uxtb	r1, r1
 8003988:	4a04      	ldr	r2, [pc, #16]	@ (800399c <ssd1306_DrawPixel+0xa4>)
 800398a:	54d1      	strb	r1, [r2, r3]
 800398c:	e000      	b.n	8003990 <ssd1306_DrawPixel+0x98>
        return;
 800398e:	bf00      	nop
    }
}
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	2005c458 	.word	0x2005c458

080039a0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80039a0:	b590      	push	{r4, r7, lr}
 80039a2:	b089      	sub	sp, #36	@ 0x24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4604      	mov	r4, r0
 80039a8:	4638      	mov	r0, r7
 80039aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80039ae:	4623      	mov	r3, r4
 80039b0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80039b2:	7bfb      	ldrb	r3, [r7, #15]
 80039b4:	2b1f      	cmp	r3, #31
 80039b6:	d902      	bls.n	80039be <ssd1306_WriteChar+0x1e>
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	2b7e      	cmp	r3, #126	@ 0x7e
 80039bc:	d901      	bls.n	80039c2 <ssd1306_WriteChar+0x22>
        return 0;
 80039be:	2300      	movs	r3, #0
 80039c0:	e079      	b.n	8003ab6 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d005      	beq.n	80039d4 <ssd1306_WriteChar+0x34>
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
 80039cc:	3b20      	subs	r3, #32
 80039ce:	4413      	add	r3, r2
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	e000      	b.n	80039d6 <ssd1306_WriteChar+0x36>
 80039d4:	783b      	ldrb	r3, [r7, #0]
 80039d6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80039d8:	4b39      	ldr	r3, [pc, #228]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 80039da:	881b      	ldrh	r3, [r3, #0]
 80039dc:	461a      	mov	r2, r3
 80039de:	7dfb      	ldrb	r3, [r7, #23]
 80039e0:	4413      	add	r3, r2
 80039e2:	2b80      	cmp	r3, #128	@ 0x80
 80039e4:	dc06      	bgt.n	80039f4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80039e6:	4b36      	ldr	r3, [pc, #216]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 80039e8:	885b      	ldrh	r3, [r3, #2]
 80039ea:	461a      	mov	r2, r3
 80039ec:	787b      	ldrb	r3, [r7, #1]
 80039ee:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80039f0:	2b40      	cmp	r3, #64	@ 0x40
 80039f2:	dd01      	ble.n	80039f8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80039f4:	2300      	movs	r3, #0
 80039f6:	e05e      	b.n	8003ab6 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80039f8:	2300      	movs	r3, #0
 80039fa:	61fb      	str	r3, [r7, #28]
 80039fc:	e04d      	b.n	8003a9a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
 8003a02:	3b20      	subs	r3, #32
 8003a04:	7879      	ldrb	r1, [r7, #1]
 8003a06:	fb01 f303 	mul.w	r3, r1, r3
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	440b      	add	r3, r1
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	4413      	add	r3, r2
 8003a14:	881b      	ldrh	r3, [r3, #0]
 8003a16:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8003a18:	2300      	movs	r3, #0
 8003a1a:	61bb      	str	r3, [r7, #24]
 8003a1c:	e036      	b.n	8003a8c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d013      	beq.n	8003a56 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a2e:	4b24      	ldr	r3, [pc, #144]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	b2da      	uxtb	r2, r3
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	4413      	add	r3, r2
 8003a3a:	b2d8      	uxtb	r0, r3
 8003a3c:	4b20      	ldr	r3, [pc, #128]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 8003a3e:	885b      	ldrh	r3, [r3, #2]
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	4413      	add	r3, r2
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003a4e:	4619      	mov	r1, r3
 8003a50:	f7ff ff52 	bl	80038f8 <ssd1306_DrawPixel>
 8003a54:	e017      	b.n	8003a86 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003a56:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 8003a58:	881b      	ldrh	r3, [r3, #0]
 8003a5a:	b2da      	uxtb	r2, r3
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	4413      	add	r3, r2
 8003a62:	b2d8      	uxtb	r0, r3
 8003a64:	4b16      	ldr	r3, [pc, #88]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 8003a66:	885b      	ldrh	r3, [r3, #2]
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	4413      	add	r3, r2
 8003a70:	b2d9      	uxtb	r1, r3
 8003a72:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	bf0c      	ite	eq
 8003a7a:	2301      	moveq	r3, #1
 8003a7c:	2300      	movne	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	461a      	mov	r2, r3
 8003a82:	f7ff ff39 	bl	80038f8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	61bb      	str	r3, [r7, #24]
 8003a8c:	7dfb      	ldrb	r3, [r7, #23]
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d3c4      	bcc.n	8003a1e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	3301      	adds	r3, #1
 8003a98:	61fb      	str	r3, [r7, #28]
 8003a9a:	787b      	ldrb	r3, [r7, #1]
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d3ac      	bcc.n	80039fe <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003aa4:	4b06      	ldr	r3, [pc, #24]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 8003aa6:	881a      	ldrh	r2, [r3, #0]
 8003aa8:	7dfb      	ldrb	r3, [r7, #23]
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	4413      	add	r3, r2
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	4b03      	ldr	r3, [pc, #12]	@ (8003ac0 <ssd1306_WriteChar+0x120>)
 8003ab2:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3724      	adds	r7, #36	@ 0x24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd90      	pop	{r4, r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	2005c858 	.word	0x2005c858

08003ac4 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af02      	add	r7, sp, #8
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	4638      	mov	r0, r7
 8003ace:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003ad2:	e013      	b.n	8003afc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	7818      	ldrb	r0, [r3, #0]
 8003ad8:	7e3b      	ldrb	r3, [r7, #24]
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	463b      	mov	r3, r7
 8003ade:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ae0:	f7ff ff5e 	bl	80039a0 <ssd1306_WriteChar>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d002      	beq.n	8003af6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	e008      	b.n	8003b08 <ssd1306_WriteString+0x44>
        }
        str++;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	3301      	adds	r3, #1
 8003afa:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1e7      	bne.n	8003ad4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	781b      	ldrb	r3, [r3, #0]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	4603      	mov	r3, r0
 8003b18:	460a      	mov	r2, r1
 8003b1a:	71fb      	strb	r3, [r7, #7]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003b20:	79fb      	ldrb	r3, [r7, #7]
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	4b05      	ldr	r3, [pc, #20]	@ (8003b3c <ssd1306_SetCursor+0x2c>)
 8003b26:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003b28:	79bb      	ldrb	r3, [r7, #6]
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	4b03      	ldr	r3, [pc, #12]	@ (8003b3c <ssd1306_SetCursor+0x2c>)
 8003b2e:	805a      	strh	r2, [r3, #2]
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	2005c858 	.word	0x2005c858

08003b40 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003b40:	b590      	push	{r4, r7, lr}
 8003b42:	b089      	sub	sp, #36	@ 0x24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	4604      	mov	r4, r0
 8003b48:	4608      	mov	r0, r1
 8003b4a:	4611      	mov	r1, r2
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4623      	mov	r3, r4
 8003b50:	71fb      	strb	r3, [r7, #7]
 8003b52:	4603      	mov	r3, r0
 8003b54:	71bb      	strb	r3, [r7, #6]
 8003b56:	460b      	mov	r3, r1
 8003b58:	717b      	strb	r3, [r7, #5]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8003b5e:	797a      	ldrb	r2, [r7, #5]
 8003b60:	79fb      	ldrb	r3, [r7, #7]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	bfb8      	it	lt
 8003b68:	425b      	neglt	r3, r3
 8003b6a:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8003b6c:	793a      	ldrb	r2, [r7, #4]
 8003b6e:	79bb      	ldrb	r3, [r7, #6]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	bfb8      	it	lt
 8003b76:	425b      	neglt	r3, r3
 8003b78:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8003b7a:	79fa      	ldrb	r2, [r7, #7]
 8003b7c:	797b      	ldrb	r3, [r7, #5]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d201      	bcs.n	8003b86 <ssd1306_Line+0x46>
 8003b82:	2301      	movs	r3, #1
 8003b84:	e001      	b.n	8003b8a <ssd1306_Line+0x4a>
 8003b86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b8a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8003b8c:	79ba      	ldrb	r2, [r7, #6]
 8003b8e:	793b      	ldrb	r3, [r7, #4]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d201      	bcs.n	8003b98 <ssd1306_Line+0x58>
 8003b94:	2301      	movs	r3, #1
 8003b96:	e001      	b.n	8003b9c <ssd1306_Line+0x5c>
 8003b98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b9c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8003ba6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003baa:	7939      	ldrb	r1, [r7, #4]
 8003bac:	797b      	ldrb	r3, [r7, #5]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff fea2 	bl	80038f8 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8003bb4:	e024      	b.n	8003c00 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8003bb6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003bba:	79b9      	ldrb	r1, [r7, #6]
 8003bbc:	79fb      	ldrb	r3, [r7, #7]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7ff fe9a 	bl	80038f8 <ssd1306_DrawPixel>
        error2 = error * 2;
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	425b      	negs	r3, r3
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	dd08      	ble.n	8003be6 <ssd1306_Line+0xa6>
            error -= deltaY;
 8003bd4:	69fa      	ldr	r2, [r7, #28]
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	b2da      	uxtb	r2, r3
 8003be0:	79fb      	ldrb	r3, [r7, #7]
 8003be2:	4413      	add	r3, r2
 8003be4:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	da08      	bge.n	8003c00 <ssd1306_Line+0xc0>
            error += deltaX;
 8003bee:	69fa      	ldr	r2, [r7, #28]
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	b2da      	uxtb	r2, r3
 8003bfa:	79bb      	ldrb	r3, [r7, #6]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8003c00:	79fa      	ldrb	r2, [r7, #7]
 8003c02:	797b      	ldrb	r3, [r7, #5]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d1d6      	bne.n	8003bb6 <ssd1306_Line+0x76>
 8003c08:	79ba      	ldrb	r2, [r7, #6]
 8003c0a:	793b      	ldrb	r3, [r7, #4]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d1d2      	bne.n	8003bb6 <ssd1306_Line+0x76>
        }
    }
    return;
 8003c10:	bf00      	nop
}
 8003c12:	3724      	adds	r7, #36	@ 0x24
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd90      	pop	{r4, r7, pc}

08003c18 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003c18:	b590      	push	{r4, r7, lr}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af02      	add	r7, sp, #8
 8003c1e:	4604      	mov	r4, r0
 8003c20:	4608      	mov	r0, r1
 8003c22:	4611      	mov	r1, r2
 8003c24:	461a      	mov	r2, r3
 8003c26:	4623      	mov	r3, r4
 8003c28:	71fb      	strb	r3, [r7, #7]
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	71bb      	strb	r3, [r7, #6]
 8003c2e:	460b      	mov	r3, r1
 8003c30:	717b      	strb	r3, [r7, #5]
 8003c32:	4613      	mov	r3, r2
 8003c34:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8003c36:	79bc      	ldrb	r4, [r7, #6]
 8003c38:	797a      	ldrb	r2, [r7, #5]
 8003c3a:	79b9      	ldrb	r1, [r7, #6]
 8003c3c:	79f8      	ldrb	r0, [r7, #7]
 8003c3e:	7e3b      	ldrb	r3, [r7, #24]
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	4623      	mov	r3, r4
 8003c44:	f7ff ff7c 	bl	8003b40 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8003c48:	793c      	ldrb	r4, [r7, #4]
 8003c4a:	797a      	ldrb	r2, [r7, #5]
 8003c4c:	79b9      	ldrb	r1, [r7, #6]
 8003c4e:	7978      	ldrb	r0, [r7, #5]
 8003c50:	7e3b      	ldrb	r3, [r7, #24]
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	4623      	mov	r3, r4
 8003c56:	f7ff ff73 	bl	8003b40 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8003c5a:	793c      	ldrb	r4, [r7, #4]
 8003c5c:	79fa      	ldrb	r2, [r7, #7]
 8003c5e:	7939      	ldrb	r1, [r7, #4]
 8003c60:	7978      	ldrb	r0, [r7, #5]
 8003c62:	7e3b      	ldrb	r3, [r7, #24]
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	4623      	mov	r3, r4
 8003c68:	f7ff ff6a 	bl	8003b40 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8003c6c:	79bc      	ldrb	r4, [r7, #6]
 8003c6e:	79fa      	ldrb	r2, [r7, #7]
 8003c70:	7939      	ldrb	r1, [r7, #4]
 8003c72:	79f8      	ldrb	r0, [r7, #7]
 8003c74:	7e3b      	ldrb	r3, [r7, #24]
 8003c76:	9300      	str	r3, [sp, #0]
 8003c78:	4623      	mov	r3, r4
 8003c7a:	f7ff ff61 	bl	8003b40 <ssd1306_Line>

    return;
 8003c7e:	bf00      	nop
}
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd90      	pop	{r4, r7, pc}

08003c86 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8003c86:	b590      	push	{r4, r7, lr}
 8003c88:	b085      	sub	sp, #20
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	4604      	mov	r4, r0
 8003c8e:	4608      	mov	r0, r1
 8003c90:	4611      	mov	r1, r2
 8003c92:	461a      	mov	r2, r3
 8003c94:	4623      	mov	r3, r4
 8003c96:	71fb      	strb	r3, [r7, #7]
 8003c98:	4603      	mov	r3, r0
 8003c9a:	71bb      	strb	r3, [r7, #6]
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	717b      	strb	r3, [r7, #5]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8003ca4:	79fa      	ldrb	r2, [r7, #7]
 8003ca6:	797b      	ldrb	r3, [r7, #5]
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	bf28      	it	cs
 8003cac:	4613      	movcs	r3, r2
 8003cae:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8003cb0:	797a      	ldrb	r2, [r7, #5]
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	bf38      	it	cc
 8003cb8:	4613      	movcc	r3, r2
 8003cba:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8003cbc:	79ba      	ldrb	r2, [r7, #6]
 8003cbe:	793b      	ldrb	r3, [r7, #4]
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	bf28      	it	cs
 8003cc4:	4613      	movcs	r3, r2
 8003cc6:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8003cc8:	793a      	ldrb	r2, [r7, #4]
 8003cca:	79bb      	ldrb	r3, [r7, #6]
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	bf38      	it	cc
 8003cd0:	4613      	movcc	r3, r2
 8003cd2:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8003cd4:	7afb      	ldrb	r3, [r7, #11]
 8003cd6:	73fb      	strb	r3, [r7, #15]
 8003cd8:	e017      	b.n	8003d0a <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003cda:	7b7b      	ldrb	r3, [r7, #13]
 8003cdc:	73bb      	strb	r3, [r7, #14]
 8003cde:	e009      	b.n	8003cf4 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8003ce0:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003ce4:	7bf9      	ldrb	r1, [r7, #15]
 8003ce6:	7bbb      	ldrb	r3, [r7, #14]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7ff fe05 	bl	80038f8 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003cee:	7bbb      	ldrb	r3, [r7, #14]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	73bb      	strb	r3, [r7, #14]
 8003cf4:	7bba      	ldrb	r2, [r7, #14]
 8003cf6:	7b3b      	ldrb	r3, [r7, #12]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d803      	bhi.n	8003d04 <ssd1306_FillRectangle+0x7e>
 8003cfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	daed      	bge.n	8003ce0 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8003d04:	7bfb      	ldrb	r3, [r7, #15]
 8003d06:	3301      	adds	r3, #1
 8003d08:	73fb      	strb	r3, [r7, #15]
 8003d0a:	7bfa      	ldrb	r2, [r7, #15]
 8003d0c:	7abb      	ldrb	r3, [r7, #10]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d803      	bhi.n	8003d1a <ssd1306_FillRectangle+0x94>
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d16:	d9e0      	bls.n	8003cda <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8003d18:	bf00      	nop
 8003d1a:	bf00      	nop
}
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd90      	pop	{r4, r7, pc}

08003d22 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b084      	sub	sp, #16
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	4603      	mov	r3, r0
 8003d2a:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003d2c:	2381      	movs	r3, #129	@ 0x81
 8003d2e:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff fd04 	bl	8003740 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7ff fd00 	bl	8003740 <ssd1306_WriteCommand>
}
 8003d40:	bf00      	nop
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003d58:	23af      	movs	r3, #175	@ 0xaf
 8003d5a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003d5c:	4b08      	ldr	r3, [pc, #32]	@ (8003d80 <ssd1306_SetDisplayOn+0x38>)
 8003d5e:	2201      	movs	r2, #1
 8003d60:	715a      	strb	r2, [r3, #5]
 8003d62:	e004      	b.n	8003d6e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003d64:	23ae      	movs	r3, #174	@ 0xae
 8003d66:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003d68:	4b05      	ldr	r3, [pc, #20]	@ (8003d80 <ssd1306_SetDisplayOn+0x38>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003d6e:	7bfb      	ldrb	r3, [r7, #15]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7ff fce5 	bl	8003740 <ssd1306_WriteCommand>
}
 8003d76:	bf00      	nop
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	2005c858 	.word	0x2005c858

08003d84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d8e:	2003      	movs	r0, #3
 8003d90:	f000 f960 	bl	8004054 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d94:	2000      	movs	r0, #0
 8003d96:	f000 f80d 	bl	8003db4 <HAL_InitTick>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	71fb      	strb	r3, [r7, #7]
 8003da4:	e001      	b.n	8003daa <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003da6:	f7ff f963 	bl	8003070 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003daa:	79fb      	ldrb	r3, [r7, #7]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3708      	adds	r7, #8
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003dc0:	4b17      	ldr	r3, [pc, #92]	@ (8003e20 <HAL_InitTick+0x6c>)
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d023      	beq.n	8003e10 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003dc8:	4b16      	ldr	r3, [pc, #88]	@ (8003e24 <HAL_InitTick+0x70>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	4b14      	ldr	r3, [pc, #80]	@ (8003e20 <HAL_InitTick+0x6c>)
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003dd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 f96d 	bl	80040be <HAL_SYSTICK_Config>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d10f      	bne.n	8003e0a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2b0f      	cmp	r3, #15
 8003dee:	d809      	bhi.n	8003e04 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003df0:	2200      	movs	r2, #0
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003df8:	f000 f937 	bl	800406a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8003e28 <HAL_InitTick+0x74>)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	e007      	b.n	8003e14 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
 8003e08:	e004      	b.n	8003e14 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	73fb      	strb	r3, [r7, #15]
 8003e0e:	e001      	b.n	8003e14 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	2004000c 	.word	0x2004000c
 8003e24:	20040004 	.word	0x20040004
 8003e28:	20040008 	.word	0x20040008

08003e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003e30:	4b06      	ldr	r3, [pc, #24]	@ (8003e4c <HAL_IncTick+0x20>)
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	461a      	mov	r2, r3
 8003e36:	4b06      	ldr	r3, [pc, #24]	@ (8003e50 <HAL_IncTick+0x24>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	4a04      	ldr	r2, [pc, #16]	@ (8003e50 <HAL_IncTick+0x24>)
 8003e3e:	6013      	str	r3, [r2, #0]
}
 8003e40:	bf00      	nop
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	2004000c 	.word	0x2004000c
 8003e50:	2005c860 	.word	0x2005c860

08003e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  return uwTick;
 8003e58:	4b03      	ldr	r3, [pc, #12]	@ (8003e68 <HAL_GetTick+0x14>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	2005c860 	.word	0x2005c860

08003e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e74:	f7ff ffee 	bl	8003e54 <HAL_GetTick>
 8003e78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e84:	d005      	beq.n	8003e92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003e86:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb0 <HAL_Delay+0x44>)
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4413      	add	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e92:	bf00      	nop
 8003e94:	f7ff ffde 	bl	8003e54 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d8f7      	bhi.n	8003e94 <HAL_Delay+0x28>
  {
  }
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	2004000c 	.word	0x2004000c

08003eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f003 0307 	and.w	r3, r3, #7
 8003ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003edc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ee0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ee6:	4a04      	ldr	r2, [pc, #16]	@ (8003ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	60d3      	str	r3, [r2, #12]
}
 8003eec:	bf00      	nop
 8003eee:	3714      	adds	r7, #20
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	e000ed00 	.word	0xe000ed00

08003efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f00:	4b04      	ldr	r3, [pc, #16]	@ (8003f14 <__NVIC_GetPriorityGrouping+0x18>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	0a1b      	lsrs	r3, r3, #8
 8003f06:	f003 0307 	and.w	r3, r3, #7
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	4603      	mov	r3, r0
 8003f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	db0b      	blt.n	8003f42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	f003 021f 	and.w	r2, r3, #31
 8003f30:	4907      	ldr	r1, [pc, #28]	@ (8003f50 <__NVIC_EnableIRQ+0x38>)
 8003f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f36:	095b      	lsrs	r3, r3, #5
 8003f38:	2001      	movs	r0, #1
 8003f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	e000e100 	.word	0xe000e100

08003f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	6039      	str	r1, [r7, #0]
 8003f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	db0a      	blt.n	8003f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	490c      	ldr	r1, [pc, #48]	@ (8003fa0 <__NVIC_SetPriority+0x4c>)
 8003f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f72:	0112      	lsls	r2, r2, #4
 8003f74:	b2d2      	uxtb	r2, r2
 8003f76:	440b      	add	r3, r1
 8003f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f7c:	e00a      	b.n	8003f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	4908      	ldr	r1, [pc, #32]	@ (8003fa4 <__NVIC_SetPriority+0x50>)
 8003f84:	79fb      	ldrb	r3, [r7, #7]
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	3b04      	subs	r3, #4
 8003f8c:	0112      	lsls	r2, r2, #4
 8003f8e:	b2d2      	uxtb	r2, r2
 8003f90:	440b      	add	r3, r1
 8003f92:	761a      	strb	r2, [r3, #24]
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	e000e100 	.word	0xe000e100
 8003fa4:	e000ed00 	.word	0xe000ed00

08003fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b089      	sub	sp, #36	@ 0x24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f1c3 0307 	rsb	r3, r3, #7
 8003fc2:	2b04      	cmp	r3, #4
 8003fc4:	bf28      	it	cs
 8003fc6:	2304      	movcs	r3, #4
 8003fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	2b06      	cmp	r3, #6
 8003fd0:	d902      	bls.n	8003fd8 <NVIC_EncodePriority+0x30>
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	3b03      	subs	r3, #3
 8003fd6:	e000      	b.n	8003fda <NVIC_EncodePriority+0x32>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	43da      	mvns	r2, r3
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	401a      	ands	r2, r3
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ff0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffa:	43d9      	mvns	r1, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004000:	4313      	orrs	r3, r2
         );
}
 8004002:	4618      	mov	r0, r3
 8004004:	3724      	adds	r7, #36	@ 0x24
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
	...

08004010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3b01      	subs	r3, #1
 800401c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004020:	d301      	bcc.n	8004026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004022:	2301      	movs	r3, #1
 8004024:	e00f      	b.n	8004046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004026:	4a0a      	ldr	r2, [pc, #40]	@ (8004050 <SysTick_Config+0x40>)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3b01      	subs	r3, #1
 800402c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800402e:	210f      	movs	r1, #15
 8004030:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004034:	f7ff ff8e 	bl	8003f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004038:	4b05      	ldr	r3, [pc, #20]	@ (8004050 <SysTick_Config+0x40>)
 800403a:	2200      	movs	r2, #0
 800403c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800403e:	4b04      	ldr	r3, [pc, #16]	@ (8004050 <SysTick_Config+0x40>)
 8004040:	2207      	movs	r2, #7
 8004042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	e000e010 	.word	0xe000e010

08004054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7ff ff29 	bl	8003eb4 <__NVIC_SetPriorityGrouping>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b086      	sub	sp, #24
 800406e:	af00      	add	r7, sp, #0
 8004070:	4603      	mov	r3, r0
 8004072:	60b9      	str	r1, [r7, #8]
 8004074:	607a      	str	r2, [r7, #4]
 8004076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004078:	2300      	movs	r3, #0
 800407a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800407c:	f7ff ff3e 	bl	8003efc <__NVIC_GetPriorityGrouping>
 8004080:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	68b9      	ldr	r1, [r7, #8]
 8004086:	6978      	ldr	r0, [r7, #20]
 8004088:	f7ff ff8e 	bl	8003fa8 <NVIC_EncodePriority>
 800408c:	4602      	mov	r2, r0
 800408e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004092:	4611      	mov	r1, r2
 8004094:	4618      	mov	r0, r3
 8004096:	f7ff ff5d 	bl	8003f54 <__NVIC_SetPriority>
}
 800409a:	bf00      	nop
 800409c:	3718      	adds	r7, #24
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b082      	sub	sp, #8
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	4603      	mov	r3, r0
 80040aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff ff31 	bl	8003f18 <__NVIC_EnableIRQ>
}
 80040b6:	bf00      	nop
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b082      	sub	sp, #8
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f7ff ffa2 	bl	8004010 <SysTick_Config>
 80040cc:	4603      	mov	r3, r0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b082      	sub	sp, #8
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e014      	b.n	8004112 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	791b      	ldrb	r3, [r3, #4]
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d105      	bne.n	80040fe <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7fd fe37 	bl	8001d6c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2202      	movs	r2, #2
 8004102:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
	...

0800411c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800412a:	2300      	movs	r3, #0
 800412c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	795b      	ldrb	r3, [r3, #5]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d101      	bne.n	800413a <HAL_DAC_Start_DMA+0x1e>
 8004136:	2302      	movs	r3, #2
 8004138:	e0ab      	b.n	8004292 <HAL_DAC_Start_DMA+0x176>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2202      	movs	r2, #2
 8004144:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d12f      	bne.n	80041ac <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	4a52      	ldr	r2, [pc, #328]	@ (800429c <HAL_DAC_Start_DMA+0x180>)
 8004152:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	4a51      	ldr	r2, [pc, #324]	@ (80042a0 <HAL_DAC_Start_DMA+0x184>)
 800415a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	4a50      	ldr	r2, [pc, #320]	@ (80042a4 <HAL_DAC_Start_DMA+0x188>)
 8004162:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004172:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004174:	6a3b      	ldr	r3, [r7, #32]
 8004176:	2b08      	cmp	r3, #8
 8004178:	d013      	beq.n	80041a2 <HAL_DAC_Start_DMA+0x86>
 800417a:	6a3b      	ldr	r3, [r7, #32]
 800417c:	2b08      	cmp	r3, #8
 800417e:	d845      	bhi.n	800420c <HAL_DAC_Start_DMA+0xf0>
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_DAC_Start_DMA+0x72>
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	2b04      	cmp	r3, #4
 800418a:	d005      	beq.n	8004198 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800418c:	e03e      	b.n	800420c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	3308      	adds	r3, #8
 8004194:	613b      	str	r3, [r7, #16]
        break;
 8004196:	e03c      	b.n	8004212 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	330c      	adds	r3, #12
 800419e:	613b      	str	r3, [r7, #16]
        break;
 80041a0:	e037      	b.n	8004212 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3310      	adds	r3, #16
 80041a8:	613b      	str	r3, [r7, #16]
        break;
 80041aa:	e032      	b.n	8004212 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	4a3d      	ldr	r2, [pc, #244]	@ (80042a8 <HAL_DAC_Start_DMA+0x18c>)
 80041b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	4a3c      	ldr	r2, [pc, #240]	@ (80042ac <HAL_DAC_Start_DMA+0x190>)
 80041ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	4a3b      	ldr	r2, [pc, #236]	@ (80042b0 <HAL_DAC_Start_DMA+0x194>)
 80041c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80041d2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	2b08      	cmp	r3, #8
 80041d8:	d013      	beq.n	8004202 <HAL_DAC_Start_DMA+0xe6>
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d817      	bhi.n	8004210 <HAL_DAC_Start_DMA+0xf4>
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_DAC_Start_DMA+0xd2>
 80041e6:	6a3b      	ldr	r3, [r7, #32]
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d005      	beq.n	80041f8 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80041ec:	e010      	b.n	8004210 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	3314      	adds	r3, #20
 80041f4:	613b      	str	r3, [r7, #16]
        break;
 80041f6:	e00c      	b.n	8004212 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	3318      	adds	r3, #24
 80041fe:	613b      	str	r3, [r7, #16]
        break;
 8004200:	e007      	b.n	8004212 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	331c      	adds	r3, #28
 8004208:	613b      	str	r3, [r7, #16]
        break;
 800420a:	e002      	b.n	8004212 <HAL_DAC_Start_DMA+0xf6>
        break;
 800420c:	bf00      	nop
 800420e:	e000      	b.n	8004212 <HAL_DAC_Start_DMA+0xf6>
        break;
 8004210:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d111      	bne.n	800423c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004226:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6898      	ldr	r0, [r3, #8]
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	f000 fb8f 	bl	8004954 <HAL_DMA_Start_IT>
 8004236:	4603      	mov	r3, r0
 8004238:	75fb      	strb	r3, [r7, #23]
 800423a:	e010      	b.n	800425e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800424a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	68d8      	ldr	r0, [r3, #12]
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	f000 fb7d 	bl	8004954 <HAL_DMA_Start_IT>
 800425a:	4603      	mov	r3, r0
 800425c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004264:	7dfb      	ldrb	r3, [r7, #23]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10c      	bne.n	8004284 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6819      	ldr	r1, [r3, #0]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f003 0310 	and.w	r3, r3, #16
 8004276:	2201      	movs	r2, #1
 8004278:	409a      	lsls	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	e005      	b.n	8004290 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	f043 0204 	orr.w	r2, r3, #4
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004290:	7dfb      	ldrb	r3, [r7, #23]
}
 8004292:	4618      	mov	r0, r3
 8004294:	3718      	adds	r7, #24
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	080046dd 	.word	0x080046dd
 80042a0:	080046ff 	.word	0x080046ff
 80042a4:	0800471b 	.word	0x0800471b
 80042a8:	08004799 	.word	0x08004799
 80042ac:	080047bb 	.word	0x080047bb
 80042b0:	080047d7 	.word	0x080047d7

080042b4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6819      	ldr	r1, [r3, #0]
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	f003 0310 	and.w	r3, r3, #16
 80042ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	43da      	mvns	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	400a      	ands	r2, r1
 80042da:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6819      	ldr	r1, [r3, #0]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	f003 0310 	and.w	r3, r3, #16
 80042e8:	2201      	movs	r2, #1
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43da      	mvns	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	400a      	ands	r2, r1
 80042f6:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10d      	bne.n	800431a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	4618      	mov	r0, r3
 8004304:	f000 fba1 	bl	8004a4a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	e00c      	b.n	8004334 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	4618      	mov	r0, r3
 8004320:	f000 fb93 	bl	8004a4a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8004332:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3708      	adds	r7, #8
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}

0800433e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800433e:	b580      	push	{r7, lr}
 8004340:	b082      	sub	sp, #8
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004354:	d120      	bne.n	8004398 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004364:	d118      	bne.n	8004398 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2204      	movs	r2, #4
 800436a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	f043 0201 	orr.w	r2, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004380:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004390:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f84b 	bl	800442e <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043a6:	d120      	bne.n	80043ea <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043b6:	d118      	bne.n	80043ea <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2204      	movs	r2, #4
 80043bc:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	f043 0202 	orr.w	r2, r3, #2
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80043d2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80043e2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f9cd 	bl	8004784 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 80043ea:	bf00      	nop
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr

08004406 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004406:	b480      	push	{r7}
 8004408:	b083      	sub	sp, #12
 800440a:	af00      	add	r7, sp, #0
 800440c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800440e:	bf00      	nop
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr

0800441a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800441a:	b480      	push	{r7}
 800441c:	b083      	sub	sp, #12
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004422:	bf00      	nop
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr

0800442e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800442e:	b480      	push	{r7}
 8004430:	b083      	sub	sp, #12
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004436:	bf00      	nop
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
	...

08004444 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004450:	2300      	movs	r3, #0
 8004452:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	795b      	ldrb	r3, [r3, #5]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d101      	bne.n	8004460 <HAL_DAC_ConfigChannel+0x1c>
 800445c:	2302      	movs	r3, #2
 800445e:	e137      	b.n	80046d0 <HAL_DAC_ConfigChannel+0x28c>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2201      	movs	r2, #1
 8004464:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2202      	movs	r2, #2
 800446a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b04      	cmp	r3, #4
 8004472:	f040 8081 	bne.w	8004578 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004476:	f7ff fced 	bl	8003e54 <HAL_GetTick>
 800447a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d140      	bne.n	8004504 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004482:	e018      	b.n	80044b6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004484:	f7ff fce6 	bl	8003e54 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b01      	cmp	r3, #1
 8004490:	d911      	bls.n	80044b6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004498:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00a      	beq.n	80044b6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	f043 0208 	orr.w	r2, r3, #8
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2203      	movs	r2, #3
 80044b0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e10c      	b.n	80046d0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1df      	bne.n	8004484 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80044c4:	2001      	movs	r0, #1
 80044c6:	f7ff fcd1 	bl	8003e6c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	69d2      	ldr	r2, [r2, #28]
 80044d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80044d4:	e023      	b.n	800451e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80044d6:	f7ff fcbd 	bl	8003e54 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d90f      	bls.n	8004504 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	da0a      	bge.n	8004504 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f043 0208 	orr.w	r2, r3, #8
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2203      	movs	r2, #3
 80044fe:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e0e5      	b.n	80046d0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800450a:	2b00      	cmp	r3, #0
 800450c:	dbe3      	blt.n	80044d6 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800450e:	2001      	movs	r0, #1
 8004510:	f7ff fcac 	bl	8003e6c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	69d2      	ldr	r2, [r2, #28]
 800451c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f003 0310 	and.w	r3, r3, #16
 800452a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800452e:	fa01 f303 	lsl.w	r3, r1, r3
 8004532:	43db      	mvns	r3, r3
 8004534:	ea02 0103 	and.w	r1, r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	6a1a      	ldr	r2, [r3, #32]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f003 0310 	and.w	r3, r3, #16
 8004542:	409a      	lsls	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	430a      	orrs	r2, r1
 800454a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	21ff      	movs	r1, #255	@ 0xff
 800455a:	fa01 f303 	lsl.w	r3, r1, r3
 800455e:	43db      	mvns	r3, r3
 8004560:	ea02 0103 	and.w	r1, r2, r3
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f003 0310 	and.w	r3, r3, #16
 800456e:	409a      	lsls	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d11d      	bne.n	80045bc <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004586:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f003 0310 	and.w	r3, r3, #16
 800458e:	221f      	movs	r2, #31
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	43db      	mvns	r3, r3
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	4013      	ands	r3, r2
 800459a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f003 0310 	and.w	r3, r3, #16
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	fa02 f303 	lsl.w	r3, r2, r3
 80045ae:	69fa      	ldr	r2, [r7, #28]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	69fa      	ldr	r2, [r7, #28]
 80045ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f003 0310 	and.w	r3, r3, #16
 80045ca:	2207      	movs	r2, #7
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69fa      	ldr	r2, [r7, #28]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	431a      	orrs	r2, r3
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f003 0310 	and.w	r3, r3, #16
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	69fa      	ldr	r2, [r7, #28]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	69fa      	ldr	r2, [r7, #28]
 8004602:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6819      	ldr	r1, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004614:	fa02 f303 	lsl.w	r3, r2, r3
 8004618:	43da      	mvns	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	400a      	ands	r2, r1
 8004620:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f003 0310 	and.w	r3, r3, #16
 8004630:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	43db      	mvns	r3, r3
 800463a:	69fa      	ldr	r2, [r7, #28]
 800463c:	4013      	ands	r3, r2
 800463e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f003 0310 	and.w	r3, r3, #16
 800464c:	697a      	ldr	r2, [r7, #20]
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	69fa      	ldr	r2, [r7, #28]
 8004654:	4313      	orrs	r3, r2
 8004656:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004660:	d104      	bne.n	800466c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004668:	61fb      	str	r3, [r7, #28]
 800466a:	e018      	b.n	800469e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d104      	bne.n	800467e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800467a:	61fb      	str	r3, [r7, #28]
 800467c:	e00f      	b.n	800469e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 800467e:	f002 fa41 	bl	8006b04 <HAL_RCC_GetHCLKFreq>
 8004682:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	4a14      	ldr	r2, [pc, #80]	@ (80046d8 <HAL_DAC_ConfigChannel+0x294>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d904      	bls.n	8004696 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004692:	61fb      	str	r3, [r7, #28]
 8004694:	e003      	b.n	800469e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800469c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	69fa      	ldr	r2, [r7, #28]
 80046a4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6819      	ldr	r1, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f003 0310 	and.w	r3, r3, #16
 80046b2:	22c0      	movs	r2, #192	@ 0xc0
 80046b4:	fa02 f303 	lsl.w	r3, r2, r3
 80046b8:	43da      	mvns	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	400a      	ands	r2, r1
 80046c0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2201      	movs	r2, #1
 80046c6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3720      	adds	r7, #32
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	04c4b400 	.word	0x04c4b400

080046dc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f7ff fe81 	bl	80043f2 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2201      	movs	r2, #1
 80046f4:	711a      	strb	r2, [r3, #4]
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b084      	sub	sp, #16
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f7ff fe7a 	bl	8004406 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004712:	bf00      	nop
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}

0800471a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b084      	sub	sp, #16
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004726:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f043 0204 	orr.w	r2, r3, #4
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f7ff fe70 	bl	800441a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	711a      	strb	r2, [r3, #4]
}
 8004740:	bf00      	nop
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f7ff ffce 	bl	8004748 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2201      	movs	r2, #1
 80047b0:	711a      	strb	r2, [r3, #4]
}
 80047b2:	bf00      	nop
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b084      	sub	sp, #16
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f7ff ffc7 	bl	800475c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80047ce:	bf00      	nop
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b084      	sub	sp, #16
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	f043 0204 	orr.w	r2, r3, #4
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f7ff ffbd 	bl	8004770 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2201      	movs	r2, #1
 80047fa:	711a      	strb	r2, [r3, #4]
}
 80047fc:	bf00      	nop
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e08d      	b.n	8004932 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	461a      	mov	r2, r3
 800481c:	4b47      	ldr	r3, [pc, #284]	@ (800493c <HAL_DMA_Init+0x138>)
 800481e:	429a      	cmp	r2, r3
 8004820:	d80f      	bhi.n	8004842 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	461a      	mov	r2, r3
 8004828:	4b45      	ldr	r3, [pc, #276]	@ (8004940 <HAL_DMA_Init+0x13c>)
 800482a:	4413      	add	r3, r2
 800482c:	4a45      	ldr	r2, [pc, #276]	@ (8004944 <HAL_DMA_Init+0x140>)
 800482e:	fba2 2303 	umull	r2, r3, r2, r3
 8004832:	091b      	lsrs	r3, r3, #4
 8004834:	009a      	lsls	r2, r3, #2
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a42      	ldr	r2, [pc, #264]	@ (8004948 <HAL_DMA_Init+0x144>)
 800483e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004840:	e00e      	b.n	8004860 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	461a      	mov	r2, r3
 8004848:	4b40      	ldr	r3, [pc, #256]	@ (800494c <HAL_DMA_Init+0x148>)
 800484a:	4413      	add	r3, r2
 800484c:	4a3d      	ldr	r2, [pc, #244]	@ (8004944 <HAL_DMA_Init+0x140>)
 800484e:	fba2 2303 	umull	r2, r3, r2, r3
 8004852:	091b      	lsrs	r3, r3, #4
 8004854:	009a      	lsls	r2, r3, #2
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a3c      	ldr	r2, [pc, #240]	@ (8004950 <HAL_DMA_Init+0x14c>)
 800485e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800487a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004884:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004890:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800489c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 fa12 	bl	8004cdc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048c0:	d102      	bne.n	80048c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d0:	b2d2      	uxtb	r2, r2
 80048d2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048dc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d010      	beq.n	8004908 <HAL_DMA_Init+0x104>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b04      	cmp	r3, #4
 80048ec:	d80c      	bhi.n	8004908 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fa32 	bl	8004d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f8:	2200      	movs	r2, #0
 80048fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004904:	605a      	str	r2, [r3, #4]
 8004906:	e008      	b.n	800491a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40020407 	.word	0x40020407
 8004940:	bffdfff8 	.word	0xbffdfff8
 8004944:	cccccccd 	.word	0xcccccccd
 8004948:	40020000 	.word	0x40020000
 800494c:	bffdfbf8 	.word	0xbffdfbf8
 8004950:	40020400 	.word	0x40020400

08004954 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b086      	sub	sp, #24
 8004958:	af00      	add	r7, sp, #0
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
 8004960:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_DMA_Start_IT+0x20>
 8004970:	2302      	movs	r3, #2
 8004972:	e066      	b.n	8004a42 <HAL_DMA_Start_IT+0xee>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004982:	b2db      	uxtb	r3, r3
 8004984:	2b01      	cmp	r3, #1
 8004986:	d155      	bne.n	8004a34 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 0201 	bic.w	r2, r2, #1
 80049a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	68b9      	ldr	r1, [r7, #8]
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 f957 	bl	8004c60 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d008      	beq.n	80049cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 020e 	orr.w	r2, r2, #14
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	e00f      	b.n	80049ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0204 	bic.w	r2, r2, #4
 80049da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 020a 	orr.w	r2, r2, #10
 80049ea:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d007      	beq.n	8004a0a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a08:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d007      	beq.n	8004a22 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a20:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f042 0201 	orr.w	r2, r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
 8004a32:	e005      	b.n	8004a40 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3718      	adds	r7, #24
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b085      	sub	sp, #20
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a52:	2300      	movs	r3, #0
 8004a54:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d008      	beq.n	8004a74 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2204      	movs	r2, #4
 8004a66:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e040      	b.n	8004af6 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 020e 	bic.w	r2, r2, #14
 8004a82:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a8e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a92:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0201 	bic.w	r2, r2, #1
 8004aa2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa8:	f003 021c 	and.w	r2, r3, #28
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8004ab6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ac0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00c      	beq.n	8004ae4 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ad8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ae2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004af4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b084      	sub	sp, #16
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1e:	f003 031c 	and.w	r3, r3, #28
 8004b22:	2204      	movs	r2, #4
 8004b24:	409a      	lsls	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d026      	beq.n	8004b7c <HAL_DMA_IRQHandler+0x7a>
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	f003 0304 	and.w	r3, r3, #4
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d021      	beq.n	8004b7c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0320 	and.w	r3, r3, #32
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d107      	bne.n	8004b56 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f022 0204 	bic.w	r2, r2, #4
 8004b54:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5a:	f003 021c 	and.w	r2, r3, #28
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b62:	2104      	movs	r1, #4
 8004b64:	fa01 f202 	lsl.w	r2, r1, r2
 8004b68:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d071      	beq.n	8004c56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004b7a:	e06c      	b.n	8004c56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b80:	f003 031c 	and.w	r3, r3, #28
 8004b84:	2202      	movs	r2, #2
 8004b86:	409a      	lsls	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d02e      	beq.n	8004bee <HAL_DMA_IRQHandler+0xec>
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d029      	beq.n	8004bee <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0320 	and.w	r3, r3, #32
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10b      	bne.n	8004bc0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 020a 	bic.w	r2, r2, #10
 8004bb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc4:	f003 021c 	and.w	r2, r3, #28
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bcc:	2102      	movs	r1, #2
 8004bce:	fa01 f202 	lsl.w	r2, r1, r2
 8004bd2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d038      	beq.n	8004c56 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004bec:	e033      	b.n	8004c56 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf2:	f003 031c 	and.w	r3, r3, #28
 8004bf6:	2208      	movs	r2, #8
 8004bf8:	409a      	lsls	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d02a      	beq.n	8004c58 <HAL_DMA_IRQHandler+0x156>
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	f003 0308 	and.w	r3, r3, #8
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d025      	beq.n	8004c58 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 020e 	bic.w	r2, r2, #14
 8004c1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c20:	f003 021c 	and.w	r2, r3, #28
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c28:	2101      	movs	r1, #1
 8004c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d004      	beq.n	8004c58 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004c56:	bf00      	nop
 8004c58:	bf00      	nop
}
 8004c5a:	3710      	adds	r7, #16
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
 8004c6c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c76:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d004      	beq.n	8004c8a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004c88:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8e:	f003 021c 	and.w	r2, r3, #28
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c96:	2101      	movs	r1, #1
 8004c98:	fa01 f202 	lsl.w	r2, r1, r2
 8004c9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	2b10      	cmp	r3, #16
 8004cac:	d108      	bne.n	8004cc0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004cbe:	e007      	b.n	8004cd0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	60da      	str	r2, [r3, #12]
}
 8004cd0:	bf00      	nop
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4b17      	ldr	r3, [pc, #92]	@ (8004d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d80a      	bhi.n	8004d06 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf4:	089b      	lsrs	r3, r3, #2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004cfc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d04:	e007      	b.n	8004d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0a:	089b      	lsrs	r3, r3, #2
 8004d0c:	009a      	lsls	r2, r3, #2
 8004d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004d10:	4413      	add	r3, r2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	3b08      	subs	r3, #8
 8004d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8004d50 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004d20:	fba2 2303 	umull	r2, r3, r2, r3
 8004d24:	091b      	lsrs	r3, r3, #4
 8004d26:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d54 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004d2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f003 031f 	and.w	r3, r3, #31
 8004d34:	2201      	movs	r2, #1
 8004d36:	409a      	lsls	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004d3c:	bf00      	nop
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	40020407 	.word	0x40020407
 8004d4c:	4002081c 	.word	0x4002081c
 8004d50:	cccccccd 	.word	0xcccccccd
 8004d54:	40020880 	.word	0x40020880

08004d58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004d98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004d6c:	4413      	add	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	461a      	mov	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a08      	ldr	r2, [pc, #32]	@ (8004d9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004d7a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	3b01      	subs	r3, #1
 8004d80:	f003 0303 	and.w	r3, r3, #3
 8004d84:	2201      	movs	r2, #1
 8004d86:	409a      	lsls	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004d8c:	bf00      	nop
 8004d8e:	3714      	adds	r7, #20
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	1000823f 	.word	0x1000823f
 8004d9c:	40020940 	.word	0x40020940

08004da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b087      	sub	sp, #28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004daa:	2300      	movs	r3, #0
 8004dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004dae:	e166      	b.n	800507e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	2101      	movs	r1, #1
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f000 8158 	beq.w	8005078 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f003 0303 	and.w	r3, r3, #3
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d005      	beq.n	8004de0 <HAL_GPIO_Init+0x40>
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f003 0303 	and.w	r3, r3, #3
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d130      	bne.n	8004e42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	2203      	movs	r2, #3
 8004dec:	fa02 f303 	lsl.w	r3, r2, r3
 8004df0:	43db      	mvns	r3, r3
 8004df2:	693a      	ldr	r2, [r7, #16]
 8004df4:	4013      	ands	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	68da      	ldr	r2, [r3, #12]
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e16:	2201      	movs	r2, #1
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1e:	43db      	mvns	r3, r3
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	4013      	ands	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	091b      	lsrs	r3, r3, #4
 8004e2c:	f003 0201 	and.w	r2, r3, #1
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	fa02 f303 	lsl.w	r3, r2, r3
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	2b03      	cmp	r3, #3
 8004e4c:	d017      	beq.n	8004e7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	2203      	movs	r2, #3
 8004e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5e:	43db      	mvns	r3, r3
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	4013      	ands	r3, r2
 8004e64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f003 0303 	and.w	r3, r3, #3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d123      	bne.n	8004ed2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	08da      	lsrs	r2, r3, #3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	3208      	adds	r2, #8
 8004e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f003 0307 	and.w	r3, r3, #7
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	220f      	movs	r2, #15
 8004ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea6:	43db      	mvns	r3, r3
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4013      	ands	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f003 0307 	and.w	r3, r3, #7
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	08da      	lsrs	r2, r3, #3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3208      	adds	r2, #8
 8004ecc:	6939      	ldr	r1, [r7, #16]
 8004ece:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	005b      	lsls	r3, r3, #1
 8004edc:	2203      	movs	r2, #3
 8004ede:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee2:	43db      	mvns	r3, r3
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f003 0203 	and.w	r2, r3, #3
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	005b      	lsls	r3, r3, #1
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 80b2 	beq.w	8005078 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f14:	4b61      	ldr	r3, [pc, #388]	@ (800509c <HAL_GPIO_Init+0x2fc>)
 8004f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f18:	4a60      	ldr	r2, [pc, #384]	@ (800509c <HAL_GPIO_Init+0x2fc>)
 8004f1a:	f043 0301 	orr.w	r3, r3, #1
 8004f1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f20:	4b5e      	ldr	r3, [pc, #376]	@ (800509c <HAL_GPIO_Init+0x2fc>)
 8004f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	60bb      	str	r3, [r7, #8]
 8004f2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004f2c:	4a5c      	ldr	r2, [pc, #368]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	089b      	lsrs	r3, r3, #2
 8004f32:	3302      	adds	r3, #2
 8004f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f003 0303 	and.w	r3, r3, #3
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	220f      	movs	r2, #15
 8004f44:	fa02 f303 	lsl.w	r3, r2, r3
 8004f48:	43db      	mvns	r3, r3
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004f56:	d02b      	beq.n	8004fb0 <HAL_GPIO_Init+0x210>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a52      	ldr	r2, [pc, #328]	@ (80050a4 <HAL_GPIO_Init+0x304>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d025      	beq.n	8004fac <HAL_GPIO_Init+0x20c>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a51      	ldr	r2, [pc, #324]	@ (80050a8 <HAL_GPIO_Init+0x308>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d01f      	beq.n	8004fa8 <HAL_GPIO_Init+0x208>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a50      	ldr	r2, [pc, #320]	@ (80050ac <HAL_GPIO_Init+0x30c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d019      	beq.n	8004fa4 <HAL_GPIO_Init+0x204>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a4f      	ldr	r2, [pc, #316]	@ (80050b0 <HAL_GPIO_Init+0x310>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d013      	beq.n	8004fa0 <HAL_GPIO_Init+0x200>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a4e      	ldr	r2, [pc, #312]	@ (80050b4 <HAL_GPIO_Init+0x314>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00d      	beq.n	8004f9c <HAL_GPIO_Init+0x1fc>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a4d      	ldr	r2, [pc, #308]	@ (80050b8 <HAL_GPIO_Init+0x318>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d007      	beq.n	8004f98 <HAL_GPIO_Init+0x1f8>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a4c      	ldr	r2, [pc, #304]	@ (80050bc <HAL_GPIO_Init+0x31c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d101      	bne.n	8004f94 <HAL_GPIO_Init+0x1f4>
 8004f90:	2307      	movs	r3, #7
 8004f92:	e00e      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004f94:	2308      	movs	r3, #8
 8004f96:	e00c      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004f98:	2306      	movs	r3, #6
 8004f9a:	e00a      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004f9c:	2305      	movs	r3, #5
 8004f9e:	e008      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004fa0:	2304      	movs	r3, #4
 8004fa2:	e006      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e004      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	e002      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004fac:	2301      	movs	r3, #1
 8004fae:	e000      	b.n	8004fb2 <HAL_GPIO_Init+0x212>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	f002 0203 	and.w	r2, r2, #3
 8004fb8:	0092      	lsls	r2, r2, #2
 8004fba:	4093      	lsls	r3, r2
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004fc2:	4937      	ldr	r1, [pc, #220]	@ (80050a0 <HAL_GPIO_Init+0x300>)
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	089b      	lsrs	r3, r3, #2
 8004fc8:	3302      	adds	r3, #2
 8004fca:	693a      	ldr	r2, [r7, #16]
 8004fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	43db      	mvns	r3, r3
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d003      	beq.n	8004ff4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ff4:	4a32      	ldr	r2, [pc, #200]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004ffa:	4b31      	ldr	r3, [pc, #196]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	43db      	mvns	r3, r3
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4013      	ands	r3, r2
 8005008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d003      	beq.n	800501e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800501e:	4a28      	ldr	r2, [pc, #160]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005024:	4b26      	ldr	r3, [pc, #152]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	43db      	mvns	r3, r3
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4013      	ands	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d003      	beq.n	8005048 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	4313      	orrs	r3, r2
 8005046:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005048:	4a1d      	ldr	r2, [pc, #116]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800504e:	4b1c      	ldr	r3, [pc, #112]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	43db      	mvns	r3, r3
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	4013      	ands	r3, r2
 800505c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	4313      	orrs	r3, r2
 8005070:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005072:	4a13      	ldr	r2, [pc, #76]	@ (80050c0 <HAL_GPIO_Init+0x320>)
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	3301      	adds	r3, #1
 800507c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	fa22 f303 	lsr.w	r3, r2, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	f47f ae91 	bne.w	8004db0 <HAL_GPIO_Init+0x10>
  }
}
 800508e:	bf00      	nop
 8005090:	bf00      	nop
 8005092:	371c      	adds	r7, #28
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr
 800509c:	40021000 	.word	0x40021000
 80050a0:	40010000 	.word	0x40010000
 80050a4:	48000400 	.word	0x48000400
 80050a8:	48000800 	.word	0x48000800
 80050ac:	48000c00 	.word	0x48000c00
 80050b0:	48001000 	.word	0x48001000
 80050b4:	48001400 	.word	0x48001400
 80050b8:	48001800 	.word	0x48001800
 80050bc:	48001c00 	.word	0x48001c00
 80050c0:	40010400 	.word	0x40010400

080050c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	691a      	ldr	r2, [r3, #16]
 80050d4:	887b      	ldrh	r3, [r7, #2]
 80050d6:	4013      	ands	r3, r2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050dc:	2301      	movs	r3, #1
 80050de:	73fb      	strb	r3, [r7, #15]
 80050e0:	e001      	b.n	80050e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050e2:	2300      	movs	r3, #0
 80050e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3714      	adds	r7, #20
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	460b      	mov	r3, r1
 80050fe:	807b      	strh	r3, [r7, #2]
 8005100:	4613      	mov	r3, r2
 8005102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005104:	787b      	ldrb	r3, [r7, #1]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800510a:	887a      	ldrh	r2, [r7, #2]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005110:	e002      	b.n	8005118 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005112:	887a      	ldrh	r2, [r7, #2]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	4603      	mov	r3, r0
 800512c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800512e:	4b08      	ldr	r3, [pc, #32]	@ (8005150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005130:	695a      	ldr	r2, [r3, #20]
 8005132:	88fb      	ldrh	r3, [r7, #6]
 8005134:	4013      	ands	r3, r2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d006      	beq.n	8005148 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800513a:	4a05      	ldr	r2, [pc, #20]	@ (8005150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800513c:	88fb      	ldrh	r3, [r7, #6]
 800513e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005140:	88fb      	ldrh	r3, [r7, #6]
 8005142:	4618      	mov	r0, r3
 8005144:	f7fd fce8 	bl	8002b18 <HAL_GPIO_EXTI_Callback>
  }
}
 8005148:	bf00      	nop
 800514a:	3708      	adds	r7, #8
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	40010400 	.word	0x40010400

08005154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e08d      	b.n	8005282 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d106      	bne.n	8005180 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f7fd f970 	bl	8002460 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2224      	movs	r2, #36	@ 0x24
 8005184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0201 	bic.w	r2, r2, #1
 8005196:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685a      	ldr	r2, [r3, #4]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80051a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	689a      	ldr	r2, [r3, #8]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d107      	bne.n	80051ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	689a      	ldr	r2, [r3, #8]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051ca:	609a      	str	r2, [r3, #8]
 80051cc:	e006      	b.n	80051dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	689a      	ldr	r2, [r3, #8]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80051da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d108      	bne.n	80051f6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685a      	ldr	r2, [r3, #4]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051f2:	605a      	str	r2, [r3, #4]
 80051f4:	e007      	b.n	8005206 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005204:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6812      	ldr	r2, [r2, #0]
 8005210:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005214:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005218:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68da      	ldr	r2, [r3, #12]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005228:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	430a      	orrs	r2, r1
 8005242:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	69d9      	ldr	r1, [r3, #28]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a1a      	ldr	r2, [r3, #32]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	430a      	orrs	r2, r1
 8005252:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f042 0201 	orr.w	r2, r2, #1
 8005262:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2220      	movs	r2, #32
 800526e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
	...

0800528c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b088      	sub	sp, #32
 8005290:	af02      	add	r7, sp, #8
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	4608      	mov	r0, r1
 8005296:	4611      	mov	r1, r2
 8005298:	461a      	mov	r2, r3
 800529a:	4603      	mov	r3, r0
 800529c:	817b      	strh	r3, [r7, #10]
 800529e:	460b      	mov	r3, r1
 80052a0:	813b      	strh	r3, [r7, #8]
 80052a2:	4613      	mov	r3, r2
 80052a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	f040 80f9 	bne.w	80054a6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d002      	beq.n	80052c0 <HAL_I2C_Mem_Write+0x34>
 80052ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d105      	bne.n	80052cc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052c6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e0ed      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d101      	bne.n	80052da <HAL_I2C_Mem_Write+0x4e>
 80052d6:	2302      	movs	r3, #2
 80052d8:	e0e6      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052e2:	f7fe fdb7 	bl	8003e54 <HAL_GetTick>
 80052e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	2319      	movs	r3, #25
 80052ee:	2201      	movs	r2, #1
 80052f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 fac3 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e0d1      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2221      	movs	r2, #33	@ 0x21
 8005308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2240      	movs	r2, #64	@ 0x40
 8005310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a3a      	ldr	r2, [r7, #32]
 800531e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005324:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800532c:	88f8      	ldrh	r0, [r7, #6]
 800532e:	893a      	ldrh	r2, [r7, #8]
 8005330:	8979      	ldrh	r1, [r7, #10]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	9301      	str	r3, [sp, #4]
 8005336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	4603      	mov	r3, r0
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 f9d3 	bl	80056e8 <I2C_RequestMemoryWrite>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d005      	beq.n	8005354 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0a9      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005358:	b29b      	uxth	r3, r3
 800535a:	2bff      	cmp	r3, #255	@ 0xff
 800535c:	d90e      	bls.n	800537c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	22ff      	movs	r2, #255	@ 0xff
 8005362:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005368:	b2da      	uxtb	r2, r3
 800536a:	8979      	ldrh	r1, [r7, #10]
 800536c:	2300      	movs	r3, #0
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005374:	68f8      	ldr	r0, [r7, #12]
 8005376:	f000 fc47 	bl	8005c08 <I2C_TransferConfig>
 800537a:	e00f      	b.n	800539c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005380:	b29a      	uxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800538a:	b2da      	uxtb	r2, r3
 800538c:	8979      	ldrh	r1, [r7, #10]
 800538e:	2300      	movs	r3, #0
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f000 fc36 	bl	8005c08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 fac6 	bl	8005932 <I2C_WaitOnTXISFlagUntilTimeout>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e07b      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b4:	781a      	ldrb	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c0:	1c5a      	adds	r2, r3, #1
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	3b01      	subs	r3, #1
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053d8:	3b01      	subs	r3, #1
 80053da:	b29a      	uxth	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d034      	beq.n	8005454 <HAL_I2C_Mem_Write+0x1c8>
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d130      	bne.n	8005454 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f8:	2200      	movs	r2, #0
 80053fa:	2180      	movs	r1, #128	@ 0x80
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 fa3f 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e04d      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005410:	b29b      	uxth	r3, r3
 8005412:	2bff      	cmp	r3, #255	@ 0xff
 8005414:	d90e      	bls.n	8005434 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	22ff      	movs	r2, #255	@ 0xff
 800541a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005420:	b2da      	uxtb	r2, r3
 8005422:	8979      	ldrh	r1, [r7, #10]
 8005424:	2300      	movs	r3, #0
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 fbeb 	bl	8005c08 <I2C_TransferConfig>
 8005432:	e00f      	b.n	8005454 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005438:	b29a      	uxth	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005442:	b2da      	uxtb	r2, r3
 8005444:	8979      	ldrh	r1, [r7, #10]
 8005446:	2300      	movs	r3, #0
 8005448:	9300      	str	r3, [sp, #0]
 800544a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 fbda 	bl	8005c08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005458:	b29b      	uxth	r3, r3
 800545a:	2b00      	cmp	r3, #0
 800545c:	d19e      	bne.n	800539c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 faac 	bl	80059c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e01a      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2220      	movs	r2, #32
 8005478:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	6859      	ldr	r1, [r3, #4]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	4b0a      	ldr	r3, [pc, #40]	@ (80054b0 <HAL_I2C_Mem_Write+0x224>)
 8005486:	400b      	ands	r3, r1
 8005488:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2220      	movs	r2, #32
 800548e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	e000      	b.n	80054a8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80054a6:	2302      	movs	r3, #2
  }
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	fe00e800 	.word	0xfe00e800

080054b4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b088      	sub	sp, #32
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	4608      	mov	r0, r1
 80054be:	4611      	mov	r1, r2
 80054c0:	461a      	mov	r2, r3
 80054c2:	4603      	mov	r3, r0
 80054c4:	817b      	strh	r3, [r7, #10]
 80054c6:	460b      	mov	r3, r1
 80054c8:	813b      	strh	r3, [r7, #8]
 80054ca:	4613      	mov	r3, r2
 80054cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b20      	cmp	r3, #32
 80054d8:	f040 80fd 	bne.w	80056d6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d002      	beq.n	80054e8 <HAL_I2C_Mem_Read+0x34>
 80054e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d105      	bne.n	80054f4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e0f1      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d101      	bne.n	8005502 <HAL_I2C_Mem_Read+0x4e>
 80054fe:	2302      	movs	r3, #2
 8005500:	e0ea      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2201      	movs	r2, #1
 8005506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800550a:	f7fe fca3 	bl	8003e54 <HAL_GetTick>
 800550e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	2319      	movs	r3, #25
 8005516:	2201      	movs	r2, #1
 8005518:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f000 f9af 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e0d5      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2222      	movs	r2, #34	@ 0x22
 8005530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2240      	movs	r2, #64	@ 0x40
 8005538:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6a3a      	ldr	r2, [r7, #32]
 8005546:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800554c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005554:	88f8      	ldrh	r0, [r7, #6]
 8005556:	893a      	ldrh	r2, [r7, #8]
 8005558:	8979      	ldrh	r1, [r7, #10]
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	9301      	str	r3, [sp, #4]
 800555e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	4603      	mov	r3, r0
 8005564:	68f8      	ldr	r0, [r7, #12]
 8005566:	f000 f913 	bl	8005790 <I2C_RequestMemoryRead>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e0ad      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005580:	b29b      	uxth	r3, r3
 8005582:	2bff      	cmp	r3, #255	@ 0xff
 8005584:	d90e      	bls.n	80055a4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005590:	b2da      	uxtb	r2, r3
 8005592:	8979      	ldrh	r1, [r7, #10]
 8005594:	4b52      	ldr	r3, [pc, #328]	@ (80056e0 <HAL_I2C_Mem_Read+0x22c>)
 8005596:	9300      	str	r3, [sp, #0]
 8005598:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 fb33 	bl	8005c08 <I2C_TransferConfig>
 80055a2:	e00f      	b.n	80055c4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055b2:	b2da      	uxtb	r2, r3
 80055b4:	8979      	ldrh	r1, [r7, #10]
 80055b6:	4b4a      	ldr	r3, [pc, #296]	@ (80056e0 <HAL_I2C_Mem_Read+0x22c>)
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80055be:	68f8      	ldr	r0, [r7, #12]
 80055c0:	f000 fb22 	bl	8005c08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ca:	2200      	movs	r2, #0
 80055cc:	2104      	movs	r1, #4
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f000 f956 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e07c      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e8:	b2d2      	uxtb	r2, r2
 80055ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055fa:	3b01      	subs	r3, #1
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005606:	b29b      	uxth	r3, r3
 8005608:	3b01      	subs	r3, #1
 800560a:	b29a      	uxth	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005614:	b29b      	uxth	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d034      	beq.n	8005684 <HAL_I2C_Mem_Read+0x1d0>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800561e:	2b00      	cmp	r3, #0
 8005620:	d130      	bne.n	8005684 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005628:	2200      	movs	r2, #0
 800562a:	2180      	movs	r1, #128	@ 0x80
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 f927 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d001      	beq.n	800563c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e04d      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005640:	b29b      	uxth	r3, r3
 8005642:	2bff      	cmp	r3, #255	@ 0xff
 8005644:	d90e      	bls.n	8005664 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2201      	movs	r2, #1
 800564a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005650:	b2da      	uxtb	r2, r3
 8005652:	8979      	ldrh	r1, [r7, #10]
 8005654:	2300      	movs	r3, #0
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f000 fad3 	bl	8005c08 <I2C_TransferConfig>
 8005662:	e00f      	b.n	8005684 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005668:	b29a      	uxth	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005672:	b2da      	uxtb	r2, r3
 8005674:	8979      	ldrh	r1, [r7, #10]
 8005676:	2300      	movs	r3, #0
 8005678:	9300      	str	r3, [sp, #0]
 800567a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f000 fac2 	bl	8005c08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005688:	b29b      	uxth	r3, r3
 800568a:	2b00      	cmp	r3, #0
 800568c:	d19a      	bne.n	80055c4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 f994 	bl	80059c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e01a      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2220      	movs	r2, #32
 80056a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	6859      	ldr	r1, [r3, #4]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	4b0b      	ldr	r3, [pc, #44]	@ (80056e4 <HAL_I2C_Mem_Read+0x230>)
 80056b6:	400b      	ands	r3, r1
 80056b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2220      	movs	r2, #32
 80056be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056d2:	2300      	movs	r3, #0
 80056d4:	e000      	b.n	80056d8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80056d6:	2302      	movs	r3, #2
  }
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3718      	adds	r7, #24
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	80002400 	.word	0x80002400
 80056e4:	fe00e800 	.word	0xfe00e800

080056e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	4608      	mov	r0, r1
 80056f2:	4611      	mov	r1, r2
 80056f4:	461a      	mov	r2, r3
 80056f6:	4603      	mov	r3, r0
 80056f8:	817b      	strh	r3, [r7, #10]
 80056fa:	460b      	mov	r3, r1
 80056fc:	813b      	strh	r3, [r7, #8]
 80056fe:	4613      	mov	r3, r2
 8005700:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005702:	88fb      	ldrh	r3, [r7, #6]
 8005704:	b2da      	uxtb	r2, r3
 8005706:	8979      	ldrh	r1, [r7, #10]
 8005708:	4b20      	ldr	r3, [pc, #128]	@ (800578c <I2C_RequestMemoryWrite+0xa4>)
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 fa79 	bl	8005c08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	69b9      	ldr	r1, [r7, #24]
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 f909 	bl	8005932 <I2C_WaitOnTXISFlagUntilTimeout>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e02c      	b.n	8005784 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800572a:	88fb      	ldrh	r3, [r7, #6]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d105      	bne.n	800573c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005730:	893b      	ldrh	r3, [r7, #8]
 8005732:	b2da      	uxtb	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	629a      	str	r2, [r3, #40]	@ 0x28
 800573a:	e015      	b.n	8005768 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800573c:	893b      	ldrh	r3, [r7, #8]
 800573e:	0a1b      	lsrs	r3, r3, #8
 8005740:	b29b      	uxth	r3, r3
 8005742:	b2da      	uxtb	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	69b9      	ldr	r1, [r7, #24]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f8ef 	bl	8005932 <I2C_WaitOnTXISFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e012      	b.n	8005784 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800575e:	893b      	ldrh	r3, [r7, #8]
 8005760:	b2da      	uxtb	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	9300      	str	r3, [sp, #0]
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	2200      	movs	r2, #0
 8005770:	2180      	movs	r1, #128	@ 0x80
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f000 f884 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	80002000 	.word	0x80002000

08005790 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b086      	sub	sp, #24
 8005794:	af02      	add	r7, sp, #8
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	4608      	mov	r0, r1
 800579a:	4611      	mov	r1, r2
 800579c:	461a      	mov	r2, r3
 800579e:	4603      	mov	r3, r0
 80057a0:	817b      	strh	r3, [r7, #10]
 80057a2:	460b      	mov	r3, r1
 80057a4:	813b      	strh	r3, [r7, #8]
 80057a6:	4613      	mov	r3, r2
 80057a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80057aa:	88fb      	ldrh	r3, [r7, #6]
 80057ac:	b2da      	uxtb	r2, r3
 80057ae:	8979      	ldrh	r1, [r7, #10]
 80057b0:	4b20      	ldr	r3, [pc, #128]	@ (8005834 <I2C_RequestMemoryRead+0xa4>)
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	2300      	movs	r3, #0
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f000 fa26 	bl	8005c08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057bc:	69fa      	ldr	r2, [r7, #28]
 80057be:	69b9      	ldr	r1, [r7, #24]
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 f8b6 	bl	8005932 <I2C_WaitOnTXISFlagUntilTimeout>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e02c      	b.n	800582a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057d0:	88fb      	ldrh	r3, [r7, #6]
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d105      	bne.n	80057e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057d6:	893b      	ldrh	r3, [r7, #8]
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	629a      	str	r2, [r3, #40]	@ 0x28
 80057e0:	e015      	b.n	800580e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80057e2:	893b      	ldrh	r3, [r7, #8]
 80057e4:	0a1b      	lsrs	r3, r3, #8
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057f0:	69fa      	ldr	r2, [r7, #28]
 80057f2:	69b9      	ldr	r1, [r7, #24]
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 f89c 	bl	8005932 <I2C_WaitOnTXISFlagUntilTimeout>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e012      	b.n	800582a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005804:	893b      	ldrh	r3, [r7, #8]
 8005806:	b2da      	uxtb	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	2200      	movs	r2, #0
 8005816:	2140      	movs	r1, #64	@ 0x40
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f000 f831 	bl	8005880 <I2C_WaitOnFlagUntilTimeout>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d001      	beq.n	8005828 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e000      	b.n	800582a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	80002000 	.word	0x80002000

08005838 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b02      	cmp	r3, #2
 800584c:	d103      	bne.n	8005856 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2200      	movs	r2, #0
 8005854:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	2b01      	cmp	r3, #1
 8005862:	d007      	beq.n	8005874 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	699a      	ldr	r2, [r3, #24]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0201 	orr.w	r2, r2, #1
 8005872:	619a      	str	r2, [r3, #24]
  }
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	603b      	str	r3, [r7, #0]
 800588c:	4613      	mov	r3, r2
 800588e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005890:	e03b      	b.n	800590a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	6839      	ldr	r1, [r7, #0]
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f8d6 	bl	8005a48 <I2C_IsErrorOccurred>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e041      	b.n	800592a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058ac:	d02d      	beq.n	800590a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ae:	f7fe fad1 	bl	8003e54 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	683a      	ldr	r2, [r7, #0]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d302      	bcc.n	80058c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d122      	bne.n	800590a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	699a      	ldr	r2, [r3, #24]
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	4013      	ands	r3, r2
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	bf0c      	ite	eq
 80058d4:	2301      	moveq	r3, #1
 80058d6:	2300      	movne	r3, #0
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	461a      	mov	r2, r3
 80058dc:	79fb      	ldrb	r3, [r7, #7]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d113      	bne.n	800590a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e6:	f043 0220 	orr.w	r2, r3, #32
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e00f      	b.n	800592a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	699a      	ldr	r2, [r3, #24]
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	4013      	ands	r3, r2
 8005914:	68ba      	ldr	r2, [r7, #8]
 8005916:	429a      	cmp	r2, r3
 8005918:	bf0c      	ite	eq
 800591a:	2301      	moveq	r3, #1
 800591c:	2300      	movne	r3, #0
 800591e:	b2db      	uxtb	r3, r3
 8005920:	461a      	mov	r2, r3
 8005922:	79fb      	ldrb	r3, [r7, #7]
 8005924:	429a      	cmp	r2, r3
 8005926:	d0b4      	beq.n	8005892 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}

08005932 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b084      	sub	sp, #16
 8005936:	af00      	add	r7, sp, #0
 8005938:	60f8      	str	r0, [r7, #12]
 800593a:	60b9      	str	r1, [r7, #8]
 800593c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800593e:	e033      	b.n	80059a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	68b9      	ldr	r1, [r7, #8]
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 f87f 	bl	8005a48 <I2C_IsErrorOccurred>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d001      	beq.n	8005954 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e031      	b.n	80059b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800595a:	d025      	beq.n	80059a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800595c:	f7fe fa7a 	bl	8003e54 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	429a      	cmp	r2, r3
 800596a:	d302      	bcc.n	8005972 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d11a      	bne.n	80059a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b02      	cmp	r3, #2
 800597e:	d013      	beq.n	80059a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005984:	f043 0220 	orr.w	r2, r3, #32
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2220      	movs	r2, #32
 8005990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e007      	b.n	80059b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	f003 0302 	and.w	r3, r3, #2
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	d1c4      	bne.n	8005940 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059cc:	e02f      	b.n	8005a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	68b9      	ldr	r1, [r7, #8]
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f000 f838 	bl	8005a48 <I2C_IsErrorOccurred>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e02d      	b.n	8005a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e2:	f7fe fa37 	bl	8003e54 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d302      	bcc.n	80059f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d11a      	bne.n	8005a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	f003 0320 	and.w	r3, r3, #32
 8005a02:	2b20      	cmp	r3, #32
 8005a04:	d013      	beq.n	8005a2e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0a:	f043 0220 	orr.w	r2, r3, #32
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e007      	b.n	8005a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	699b      	ldr	r3, [r3, #24]
 8005a34:	f003 0320 	and.w	r3, r3, #32
 8005a38:	2b20      	cmp	r3, #32
 8005a3a:	d1c8      	bne.n	80059ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
	...

08005a48 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08a      	sub	sp, #40	@ 0x28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d068      	beq.n	8005b46 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2210      	movs	r2, #16
 8005a7a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a7c:	e049      	b.n	8005b12 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a84:	d045      	beq.n	8005b12 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a86:	f7fe f9e5 	bl	8003e54 <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d302      	bcc.n	8005a9c <I2C_IsErrorOccurred+0x54>
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d13a      	bne.n	8005b12 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005aa6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005aae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005aba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005abe:	d121      	bne.n	8005b04 <I2C_IsErrorOccurred+0xbc>
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ac6:	d01d      	beq.n	8005b04 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005ac8:	7cfb      	ldrb	r3, [r7, #19]
 8005aca:	2b20      	cmp	r3, #32
 8005acc:	d01a      	beq.n	8005b04 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005adc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005ade:	f7fe f9b9 	bl	8003e54 <HAL_GetTick>
 8005ae2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ae4:	e00e      	b.n	8005b04 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005ae6:	f7fe f9b5 	bl	8003e54 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b19      	cmp	r3, #25
 8005af2:	d907      	bls.n	8005b04 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005af4:	6a3b      	ldr	r3, [r7, #32]
 8005af6:	f043 0320 	orr.w	r3, r3, #32
 8005afa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005b02:	e006      	b.n	8005b12 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	f003 0320 	and.w	r3, r3, #32
 8005b0e:	2b20      	cmp	r3, #32
 8005b10:	d1e9      	bne.n	8005ae6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	f003 0320 	and.w	r3, r3, #32
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d003      	beq.n	8005b28 <I2C_IsErrorOccurred+0xe0>
 8005b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d0aa      	beq.n	8005a7e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005b28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d103      	bne.n	8005b38 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2220      	movs	r2, #32
 8005b36:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005b38:	6a3b      	ldr	r3, [r7, #32]
 8005b3a:	f043 0304 	orr.w	r3, r3, #4
 8005b3e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00b      	beq.n	8005b70 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	f043 0301 	orr.w	r3, r3, #1
 8005b5e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00b      	beq.n	8005b92 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	f043 0308 	orr.w	r3, r3, #8
 8005b80:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d00b      	beq.n	8005bb4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	f043 0302 	orr.w	r3, r3, #2
 8005ba2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d01c      	beq.n	8005bf6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f7ff fe3b 	bl	8005838 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	6859      	ldr	r1, [r3, #4]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005c04 <I2C_IsErrorOccurred+0x1bc>)
 8005bce:	400b      	ands	r3, r1
 8005bd0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bd6:	6a3b      	ldr	r3, [r7, #32]
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3728      	adds	r7, #40	@ 0x28
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	fe00e800 	.word	0xfe00e800

08005c08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b087      	sub	sp, #28
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	607b      	str	r3, [r7, #4]
 8005c12:	460b      	mov	r3, r1
 8005c14:	817b      	strh	r3, [r7, #10]
 8005c16:	4613      	mov	r3, r2
 8005c18:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c1a:	897b      	ldrh	r3, [r7, #10]
 8005c1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c20:	7a7b      	ldrb	r3, [r7, #9]
 8005c22:	041b      	lsls	r3, r3, #16
 8005c24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c28:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c36:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	6a3b      	ldr	r3, [r7, #32]
 8005c40:	0d5b      	lsrs	r3, r3, #21
 8005c42:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005c46:	4b08      	ldr	r3, [pc, #32]	@ (8005c68 <I2C_TransferConfig+0x60>)
 8005c48:	430b      	orrs	r3, r1
 8005c4a:	43db      	mvns	r3, r3
 8005c4c:	ea02 0103 	and.w	r1, r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005c5a:	bf00      	nop
 8005c5c:	371c      	adds	r7, #28
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	03ff63ff 	.word	0x03ff63ff

08005c6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b20      	cmp	r3, #32
 8005c80:	d138      	bne.n	8005cf4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d101      	bne.n	8005c90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c8c:	2302      	movs	r3, #2
 8005c8e:	e032      	b.n	8005cf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2224      	movs	r2, #36	@ 0x24
 8005c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0201 	bic.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005cbe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6819      	ldr	r1, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f042 0201 	orr.w	r2, r2, #1
 8005cde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	e000      	b.n	8005cf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005cf4:	2302      	movs	r3, #2
  }
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b085      	sub	sp, #20
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
 8005d0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b20      	cmp	r3, #32
 8005d16:	d139      	bne.n	8005d8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d101      	bne.n	8005d26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d22:	2302      	movs	r3, #2
 8005d24:	e033      	b.n	8005d8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2224      	movs	r2, #36	@ 0x24
 8005d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 0201 	bic.w	r2, r2, #1
 8005d44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005d54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	021b      	lsls	r3, r3, #8
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0201 	orr.w	r2, r2, #1
 8005d76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2220      	movs	r2, #32
 8005d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	e000      	b.n	8005d8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d8c:	2302      	movs	r3, #2
  }
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
	...

08005d9c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005da0:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dac:	d102      	bne.n	8005db4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005dae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005db2:	e00b      	b.n	8005dcc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005db4:	4b08      	ldr	r3, [pc, #32]	@ (8005dd8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dc2:	d102      	bne.n	8005dca <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005dc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005dc8:	e000      	b.n	8005dcc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005dca:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	40007000 	.word	0x40007000

08005ddc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d141      	bne.n	8005e6e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005dea:	4b4b      	ldr	r3, [pc, #300]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005df2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005df6:	d131      	bne.n	8005e5c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005df8:	4b47      	ldr	r3, [pc, #284]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dfe:	4a46      	ldr	r2, [pc, #280]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e08:	4b43      	ldr	r3, [pc, #268]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e10:	4a41      	ldr	r2, [pc, #260]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005e18:	4b40      	ldr	r3, [pc, #256]	@ (8005f1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2232      	movs	r2, #50	@ 0x32
 8005e1e:	fb02 f303 	mul.w	r3, r2, r3
 8005e22:	4a3f      	ldr	r2, [pc, #252]	@ (8005f20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005e24:	fba2 2303 	umull	r2, r3, r2, r3
 8005e28:	0c9b      	lsrs	r3, r3, #18
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e2e:	e002      	b.n	8005e36 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e36:	4b38      	ldr	r3, [pc, #224]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e42:	d102      	bne.n	8005e4a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1f2      	bne.n	8005e30 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e4a:	4b33      	ldr	r3, [pc, #204]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e56:	d158      	bne.n	8005f0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e057      	b.n	8005f0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e5c:	4b2e      	ldr	r3, [pc, #184]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e62:	4a2d      	ldr	r2, [pc, #180]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005e6c:	e04d      	b.n	8005f0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e74:	d141      	bne.n	8005efa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e76:	4b28      	ldr	r3, [pc, #160]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e82:	d131      	bne.n	8005ee8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e84:	4b24      	ldr	r3, [pc, #144]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e8a:	4a23      	ldr	r2, [pc, #140]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e94:	4b20      	ldr	r3, [pc, #128]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005ea2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8005f1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2232      	movs	r2, #50	@ 0x32
 8005eaa:	fb02 f303 	mul.w	r3, r2, r3
 8005eae:	4a1c      	ldr	r2, [pc, #112]	@ (8005f20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb4:	0c9b      	lsrs	r3, r3, #18
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005eba:	e002      	b.n	8005ec2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ec2:	4b15      	ldr	r3, [pc, #84]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ece:	d102      	bne.n	8005ed6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1f2      	bne.n	8005ebc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ed6:	4b10      	ldr	r3, [pc, #64]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ee2:	d112      	bne.n	8005f0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e011      	b.n	8005f0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005eee:	4a0a      	ldr	r2, [pc, #40]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ef4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005ef8:	e007      	b.n	8005f0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005efa:	4b07      	ldr	r3, [pc, #28]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005f02:	4a05      	ldr	r2, [pc, #20]	@ (8005f18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005f04:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005f08:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3714      	adds	r7, #20
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr
 8005f18:	40007000 	.word	0x40007000
 8005f1c:	20040004 	.word	0x20040004
 8005f20:	431bde83 	.word	0x431bde83

08005f24 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005f28:	4b05      	ldr	r3, [pc, #20]	@ (8005f40 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	4a04      	ldr	r2, [pc, #16]	@ (8005f40 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005f2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005f32:	6053      	str	r3, [r2, #4]
}
 8005f34:	bf00      	nop
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	40007000 	.word	0x40007000

08005f44 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b088      	sub	sp, #32
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d102      	bne.n	8005f58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	f000 bc08 	b.w	8006768 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f58:	4b96      	ldr	r3, [pc, #600]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f003 030c 	and.w	r3, r3, #12
 8005f60:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f62:	4b94      	ldr	r3, [pc, #592]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f003 0303 	and.w	r3, r3, #3
 8005f6a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0310 	and.w	r3, r3, #16
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f000 80e4 	beq.w	8006142 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d007      	beq.n	8005f90 <HAL_RCC_OscConfig+0x4c>
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	2b0c      	cmp	r3, #12
 8005f84:	f040 808b 	bne.w	800609e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	f040 8087 	bne.w	800609e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f90:	4b88      	ldr	r3, [pc, #544]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0302 	and.w	r3, r3, #2
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d005      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x64>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d101      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e3df      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a1a      	ldr	r2, [r3, #32]
 8005fac:	4b81      	ldr	r3, [pc, #516]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0308 	and.w	r3, r3, #8
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d004      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x7e>
 8005fb8:	4b7e      	ldr	r3, [pc, #504]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fc0:	e005      	b.n	8005fce <HAL_RCC_OscConfig+0x8a>
 8005fc2:	4b7c      	ldr	r3, [pc, #496]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005fc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fc8:	091b      	lsrs	r3, r3, #4
 8005fca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d223      	bcs.n	800601a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a1b      	ldr	r3, [r3, #32]
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f000 fdcc 	bl	8006b74 <RCC_SetFlashLatencyFromMSIRange>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e3c0      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fe6:	4b73      	ldr	r3, [pc, #460]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a72      	ldr	r2, [pc, #456]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005fec:	f043 0308 	orr.w	r3, r3, #8
 8005ff0:	6013      	str	r3, [r2, #0]
 8005ff2:	4b70      	ldr	r3, [pc, #448]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	496d      	ldr	r1, [pc, #436]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006000:	4313      	orrs	r3, r2
 8006002:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006004:	4b6b      	ldr	r3, [pc, #428]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	69db      	ldr	r3, [r3, #28]
 8006010:	021b      	lsls	r3, r3, #8
 8006012:	4968      	ldr	r1, [pc, #416]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006014:	4313      	orrs	r3, r2
 8006016:	604b      	str	r3, [r1, #4]
 8006018:	e025      	b.n	8006066 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800601a:	4b66      	ldr	r3, [pc, #408]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a65      	ldr	r2, [pc, #404]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006020:	f043 0308 	orr.w	r3, r3, #8
 8006024:	6013      	str	r3, [r2, #0]
 8006026:	4b63      	ldr	r3, [pc, #396]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	4960      	ldr	r1, [pc, #384]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006034:	4313      	orrs	r3, r2
 8006036:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006038:	4b5e      	ldr	r3, [pc, #376]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	69db      	ldr	r3, [r3, #28]
 8006044:	021b      	lsls	r3, r3, #8
 8006046:	495b      	ldr	r1, [pc, #364]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006048:	4313      	orrs	r3, r2
 800604a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d109      	bne.n	8006066 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	4618      	mov	r0, r3
 8006058:	f000 fd8c 	bl	8006b74 <RCC_SetFlashLatencyFromMSIRange>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e380      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006066:	f000 fcc1 	bl	80069ec <HAL_RCC_GetSysClockFreq>
 800606a:	4602      	mov	r2, r0
 800606c:	4b51      	ldr	r3, [pc, #324]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	091b      	lsrs	r3, r3, #4
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	4950      	ldr	r1, [pc, #320]	@ (80061b8 <HAL_RCC_OscConfig+0x274>)
 8006078:	5ccb      	ldrb	r3, [r1, r3]
 800607a:	f003 031f 	and.w	r3, r3, #31
 800607e:	fa22 f303 	lsr.w	r3, r2, r3
 8006082:	4a4e      	ldr	r2, [pc, #312]	@ (80061bc <HAL_RCC_OscConfig+0x278>)
 8006084:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006086:	4b4e      	ldr	r3, [pc, #312]	@ (80061c0 <HAL_RCC_OscConfig+0x27c>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f7fd fe92 	bl	8003db4 <HAL_InitTick>
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d052      	beq.n	8006140 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800609a:	7bfb      	ldrb	r3, [r7, #15]
 800609c:	e364      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d032      	beq.n	800610c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80060a6:	4b43      	ldr	r3, [pc, #268]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a42      	ldr	r2, [pc, #264]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060ac:	f043 0301 	orr.w	r3, r3, #1
 80060b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80060b2:	f7fd fecf 	bl	8003e54 <HAL_GetTick>
 80060b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060b8:	e008      	b.n	80060cc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060ba:	f7fd fecb 	bl	8003e54 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d901      	bls.n	80060cc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e34d      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060cc:	4b39      	ldr	r3, [pc, #228]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 0302 	and.w	r3, r3, #2
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d0f0      	beq.n	80060ba <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060d8:	4b36      	ldr	r3, [pc, #216]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a35      	ldr	r2, [pc, #212]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060de:	f043 0308 	orr.w	r3, r3, #8
 80060e2:	6013      	str	r3, [r2, #0]
 80060e4:	4b33      	ldr	r3, [pc, #204]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	4930      	ldr	r1, [pc, #192]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060f6:	4b2f      	ldr	r3, [pc, #188]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	021b      	lsls	r3, r3, #8
 8006104:	492b      	ldr	r1, [pc, #172]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006106:	4313      	orrs	r3, r2
 8006108:	604b      	str	r3, [r1, #4]
 800610a:	e01a      	b.n	8006142 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800610c:	4b29      	ldr	r3, [pc, #164]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a28      	ldr	r2, [pc, #160]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006112:	f023 0301 	bic.w	r3, r3, #1
 8006116:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006118:	f7fd fe9c 	bl	8003e54 <HAL_GetTick>
 800611c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800611e:	e008      	b.n	8006132 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006120:	f7fd fe98 	bl	8003e54 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d901      	bls.n	8006132 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e31a      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006132:	4b20      	ldr	r3, [pc, #128]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1f0      	bne.n	8006120 <HAL_RCC_OscConfig+0x1dc>
 800613e:	e000      	b.n	8006142 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006140:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b00      	cmp	r3, #0
 800614c:	d073      	beq.n	8006236 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	2b08      	cmp	r3, #8
 8006152:	d005      	beq.n	8006160 <HAL_RCC_OscConfig+0x21c>
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	2b0c      	cmp	r3, #12
 8006158:	d10e      	bne.n	8006178 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	2b03      	cmp	r3, #3
 800615e:	d10b      	bne.n	8006178 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006160:	4b14      	ldr	r3, [pc, #80]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d063      	beq.n	8006234 <HAL_RCC_OscConfig+0x2f0>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d15f      	bne.n	8006234 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e2f7      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006180:	d106      	bne.n	8006190 <HAL_RCC_OscConfig+0x24c>
 8006182:	4b0c      	ldr	r3, [pc, #48]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a0b      	ldr	r2, [pc, #44]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 8006188:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800618c:	6013      	str	r3, [r2, #0]
 800618e:	e025      	b.n	80061dc <HAL_RCC_OscConfig+0x298>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006198:	d114      	bne.n	80061c4 <HAL_RCC_OscConfig+0x280>
 800619a:	4b06      	ldr	r3, [pc, #24]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a05      	ldr	r2, [pc, #20]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80061a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061a4:	6013      	str	r3, [r2, #0]
 80061a6:	4b03      	ldr	r3, [pc, #12]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a02      	ldr	r2, [pc, #8]	@ (80061b4 <HAL_RCC_OscConfig+0x270>)
 80061ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061b0:	6013      	str	r3, [r2, #0]
 80061b2:	e013      	b.n	80061dc <HAL_RCC_OscConfig+0x298>
 80061b4:	40021000 	.word	0x40021000
 80061b8:	0800d1ec 	.word	0x0800d1ec
 80061bc:	20040004 	.word	0x20040004
 80061c0:	20040008 	.word	0x20040008
 80061c4:	4ba0      	ldr	r3, [pc, #640]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a9f      	ldr	r2, [pc, #636]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80061ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061ce:	6013      	str	r3, [r2, #0]
 80061d0:	4b9d      	ldr	r3, [pc, #628]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a9c      	ldr	r2, [pc, #624]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80061d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d013      	beq.n	800620c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061e4:	f7fd fe36 	bl	8003e54 <HAL_GetTick>
 80061e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061ea:	e008      	b.n	80061fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061ec:	f7fd fe32 	bl	8003e54 <HAL_GetTick>
 80061f0:	4602      	mov	r2, r0
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	2b64      	cmp	r3, #100	@ 0x64
 80061f8:	d901      	bls.n	80061fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e2b4      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061fe:	4b92      	ldr	r3, [pc, #584]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d0f0      	beq.n	80061ec <HAL_RCC_OscConfig+0x2a8>
 800620a:	e014      	b.n	8006236 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800620c:	f7fd fe22 	bl	8003e54 <HAL_GetTick>
 8006210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006212:	e008      	b.n	8006226 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006214:	f7fd fe1e 	bl	8003e54 <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b64      	cmp	r3, #100	@ 0x64
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e2a0      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006226:	4b88      	ldr	r3, [pc, #544]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1f0      	bne.n	8006214 <HAL_RCC_OscConfig+0x2d0>
 8006232:	e000      	b.n	8006236 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d060      	beq.n	8006304 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	2b04      	cmp	r3, #4
 8006246:	d005      	beq.n	8006254 <HAL_RCC_OscConfig+0x310>
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	2b0c      	cmp	r3, #12
 800624c:	d119      	bne.n	8006282 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2b02      	cmp	r3, #2
 8006252:	d116      	bne.n	8006282 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006254:	4b7c      	ldr	r3, [pc, #496]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800625c:	2b00      	cmp	r3, #0
 800625e:	d005      	beq.n	800626c <HAL_RCC_OscConfig+0x328>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e27d      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800626c:	4b76      	ldr	r3, [pc, #472]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	061b      	lsls	r3, r3, #24
 800627a:	4973      	ldr	r1, [pc, #460]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800627c:	4313      	orrs	r3, r2
 800627e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006280:	e040      	b.n	8006304 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d023      	beq.n	80062d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800628a:	4b6f      	ldr	r3, [pc, #444]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a6e      	ldr	r2, [pc, #440]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006290:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006294:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006296:	f7fd fddd 	bl	8003e54 <HAL_GetTick>
 800629a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800629c:	e008      	b.n	80062b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800629e:	f7fd fdd9 	bl	8003e54 <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d901      	bls.n	80062b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e25b      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062b0:	4b65      	ldr	r3, [pc, #404]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d0f0      	beq.n	800629e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062bc:	4b62      	ldr	r3, [pc, #392]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	061b      	lsls	r3, r3, #24
 80062ca:	495f      	ldr	r1, [pc, #380]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80062cc:	4313      	orrs	r3, r2
 80062ce:	604b      	str	r3, [r1, #4]
 80062d0:	e018      	b.n	8006304 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062d2:	4b5d      	ldr	r3, [pc, #372]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a5c      	ldr	r2, [pc, #368]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80062d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062de:	f7fd fdb9 	bl	8003e54 <HAL_GetTick>
 80062e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80062e4:	e008      	b.n	80062f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062e6:	f7fd fdb5 	bl	8003e54 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d901      	bls.n	80062f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80062f4:	2303      	movs	r3, #3
 80062f6:	e237      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80062f8:	4b53      	ldr	r3, [pc, #332]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1f0      	bne.n	80062e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0308 	and.w	r3, r3, #8
 800630c:	2b00      	cmp	r3, #0
 800630e:	d03c      	beq.n	800638a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d01c      	beq.n	8006352 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006318:	4b4b      	ldr	r3, [pc, #300]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800631a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800631e:	4a4a      	ldr	r2, [pc, #296]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006320:	f043 0301 	orr.w	r3, r3, #1
 8006324:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006328:	f7fd fd94 	bl	8003e54 <HAL_GetTick>
 800632c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006330:	f7fd fd90 	bl	8003e54 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b02      	cmp	r3, #2
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e212      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006342:	4b41      	ldr	r3, [pc, #260]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006344:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006348:	f003 0302 	and.w	r3, r3, #2
 800634c:	2b00      	cmp	r3, #0
 800634e:	d0ef      	beq.n	8006330 <HAL_RCC_OscConfig+0x3ec>
 8006350:	e01b      	b.n	800638a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006352:	4b3d      	ldr	r3, [pc, #244]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006354:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006358:	4a3b      	ldr	r2, [pc, #236]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800635a:	f023 0301 	bic.w	r3, r3, #1
 800635e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006362:	f7fd fd77 	bl	8003e54 <HAL_GetTick>
 8006366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006368:	e008      	b.n	800637c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800636a:	f7fd fd73 	bl	8003e54 <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	2b02      	cmp	r3, #2
 8006376:	d901      	bls.n	800637c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	e1f5      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800637c:	4b32      	ldr	r3, [pc, #200]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800637e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1ef      	bne.n	800636a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0304 	and.w	r3, r3, #4
 8006392:	2b00      	cmp	r3, #0
 8006394:	f000 80a6 	beq.w	80064e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006398:	2300      	movs	r3, #0
 800639a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800639c:	4b2a      	ldr	r3, [pc, #168]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800639e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d10d      	bne.n	80063c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063a8:	4b27      	ldr	r3, [pc, #156]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80063aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063ac:	4a26      	ldr	r2, [pc, #152]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80063ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80063b4:	4b24      	ldr	r3, [pc, #144]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 80063b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063bc:	60bb      	str	r3, [r7, #8]
 80063be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063c0:	2301      	movs	r3, #1
 80063c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063c4:	4b21      	ldr	r3, [pc, #132]	@ (800644c <HAL_RCC_OscConfig+0x508>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d118      	bne.n	8006402 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063d0:	4b1e      	ldr	r3, [pc, #120]	@ (800644c <HAL_RCC_OscConfig+0x508>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a1d      	ldr	r2, [pc, #116]	@ (800644c <HAL_RCC_OscConfig+0x508>)
 80063d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063dc:	f7fd fd3a 	bl	8003e54 <HAL_GetTick>
 80063e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063e2:	e008      	b.n	80063f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063e4:	f7fd fd36 	bl	8003e54 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d901      	bls.n	80063f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e1b8      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063f6:	4b15      	ldr	r3, [pc, #84]	@ (800644c <HAL_RCC_OscConfig+0x508>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d0f0      	beq.n	80063e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d108      	bne.n	800641c <HAL_RCC_OscConfig+0x4d8>
 800640a:	4b0f      	ldr	r3, [pc, #60]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800640c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006410:	4a0d      	ldr	r2, [pc, #52]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006412:	f043 0301 	orr.w	r3, r3, #1
 8006416:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800641a:	e029      	b.n	8006470 <HAL_RCC_OscConfig+0x52c>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	2b05      	cmp	r3, #5
 8006422:	d115      	bne.n	8006450 <HAL_RCC_OscConfig+0x50c>
 8006424:	4b08      	ldr	r3, [pc, #32]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800642a:	4a07      	ldr	r2, [pc, #28]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800642c:	f043 0304 	orr.w	r3, r3, #4
 8006430:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006434:	4b04      	ldr	r3, [pc, #16]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 8006436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800643a:	4a03      	ldr	r2, [pc, #12]	@ (8006448 <HAL_RCC_OscConfig+0x504>)
 800643c:	f043 0301 	orr.w	r3, r3, #1
 8006440:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006444:	e014      	b.n	8006470 <HAL_RCC_OscConfig+0x52c>
 8006446:	bf00      	nop
 8006448:	40021000 	.word	0x40021000
 800644c:	40007000 	.word	0x40007000
 8006450:	4b9d      	ldr	r3, [pc, #628]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006456:	4a9c      	ldr	r2, [pc, #624]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006458:	f023 0301 	bic.w	r3, r3, #1
 800645c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006460:	4b99      	ldr	r3, [pc, #612]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006466:	4a98      	ldr	r2, [pc, #608]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006468:	f023 0304 	bic.w	r3, r3, #4
 800646c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d016      	beq.n	80064a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006478:	f7fd fcec 	bl	8003e54 <HAL_GetTick>
 800647c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800647e:	e00a      	b.n	8006496 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006480:	f7fd fce8 	bl	8003e54 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800648e:	4293      	cmp	r3, r2
 8006490:	d901      	bls.n	8006496 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e168      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006496:	4b8c      	ldr	r3, [pc, #560]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d0ed      	beq.n	8006480 <HAL_RCC_OscConfig+0x53c>
 80064a4:	e015      	b.n	80064d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a6:	f7fd fcd5 	bl	8003e54 <HAL_GetTick>
 80064aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80064ac:	e00a      	b.n	80064c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064ae:	f7fd fcd1 	bl	8003e54 <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064bc:	4293      	cmp	r3, r2
 80064be:	d901      	bls.n	80064c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e151      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80064c4:	4b80      	ldr	r3, [pc, #512]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 80064c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1ed      	bne.n	80064ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064d2:	7ffb      	ldrb	r3, [r7, #31]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d105      	bne.n	80064e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064d8:	4b7b      	ldr	r3, [pc, #492]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 80064da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064dc:	4a7a      	ldr	r2, [pc, #488]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 80064de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0320 	and.w	r3, r3, #32
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d03c      	beq.n	800656a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d01c      	beq.n	8006532 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80064f8:	4b73      	ldr	r3, [pc, #460]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 80064fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80064fe:	4a72      	ldr	r2, [pc, #456]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006500:	f043 0301 	orr.w	r3, r3, #1
 8006504:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006508:	f7fd fca4 	bl	8003e54 <HAL_GetTick>
 800650c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006510:	f7fd fca0 	bl	8003e54 <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b02      	cmp	r3, #2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e122      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006522:	4b69      	ldr	r3, [pc, #420]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006524:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d0ef      	beq.n	8006510 <HAL_RCC_OscConfig+0x5cc>
 8006530:	e01b      	b.n	800656a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006532:	4b65      	ldr	r3, [pc, #404]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006534:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006538:	4a63      	ldr	r2, [pc, #396]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 800653a:	f023 0301 	bic.w	r3, r3, #1
 800653e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006542:	f7fd fc87 	bl	8003e54 <HAL_GetTick>
 8006546:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006548:	e008      	b.n	800655c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800654a:	f7fd fc83 	bl	8003e54 <HAL_GetTick>
 800654e:	4602      	mov	r2, r0
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	2b02      	cmp	r3, #2
 8006556:	d901      	bls.n	800655c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e105      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800655c:	4b5a      	ldr	r3, [pc, #360]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 800655e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006562:	f003 0302 	and.w	r3, r3, #2
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1ef      	bne.n	800654a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 80f9 	beq.w	8006766 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006578:	2b02      	cmp	r3, #2
 800657a:	f040 80cf 	bne.w	800671c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800657e:	4b52      	ldr	r3, [pc, #328]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	f003 0203 	and.w	r2, r3, #3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800658e:	429a      	cmp	r2, r3
 8006590:	d12c      	bne.n	80065ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800659c:	3b01      	subs	r3, #1
 800659e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d123      	bne.n	80065ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d11b      	bne.n	80065ec <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d113      	bne.n	80065ec <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ce:	085b      	lsrs	r3, r3, #1
 80065d0:	3b01      	subs	r3, #1
 80065d2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d109      	bne.n	80065ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	085b      	lsrs	r3, r3, #1
 80065e4:	3b01      	subs	r3, #1
 80065e6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d071      	beq.n	80066d0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	2b0c      	cmp	r3, #12
 80065f0:	d068      	beq.n	80066c4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80065f2:	4b35      	ldr	r3, [pc, #212]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d105      	bne.n	800660a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80065fe:	4b32      	ldr	r3, [pc, #200]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e0ac      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800660e:	4b2e      	ldr	r3, [pc, #184]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a2d      	ldr	r2, [pc, #180]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006614:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006618:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800661a:	f7fd fc1b 	bl	8003e54 <HAL_GetTick>
 800661e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006620:	e008      	b.n	8006634 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006622:	f7fd fc17 	bl	8003e54 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	2b02      	cmp	r3, #2
 800662e:	d901      	bls.n	8006634 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006630:	2303      	movs	r3, #3
 8006632:	e099      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006634:	4b24      	ldr	r3, [pc, #144]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1f0      	bne.n	8006622 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006640:	4b21      	ldr	r3, [pc, #132]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006642:	68da      	ldr	r2, [r3, #12]
 8006644:	4b21      	ldr	r3, [pc, #132]	@ (80066cc <HAL_RCC_OscConfig+0x788>)
 8006646:	4013      	ands	r3, r2
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006650:	3a01      	subs	r2, #1
 8006652:	0112      	lsls	r2, r2, #4
 8006654:	4311      	orrs	r1, r2
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800665a:	0212      	lsls	r2, r2, #8
 800665c:	4311      	orrs	r1, r2
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006662:	0852      	lsrs	r2, r2, #1
 8006664:	3a01      	subs	r2, #1
 8006666:	0552      	lsls	r2, r2, #21
 8006668:	4311      	orrs	r1, r2
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800666e:	0852      	lsrs	r2, r2, #1
 8006670:	3a01      	subs	r2, #1
 8006672:	0652      	lsls	r2, r2, #25
 8006674:	4311      	orrs	r1, r2
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800667a:	06d2      	lsls	r2, r2, #27
 800667c:	430a      	orrs	r2, r1
 800667e:	4912      	ldr	r1, [pc, #72]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006680:	4313      	orrs	r3, r2
 8006682:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006684:	4b10      	ldr	r3, [pc, #64]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a0f      	ldr	r2, [pc, #60]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 800668a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800668e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006690:	4b0d      	ldr	r3, [pc, #52]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	4a0c      	ldr	r2, [pc, #48]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 8006696:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800669a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800669c:	f7fd fbda 	bl	8003e54 <HAL_GetTick>
 80066a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066a2:	e008      	b.n	80066b6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066a4:	f7fd fbd6 	bl	8003e54 <HAL_GetTick>
 80066a8:	4602      	mov	r2, r0
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d901      	bls.n	80066b6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e058      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066b6:	4b04      	ldr	r3, [pc, #16]	@ (80066c8 <HAL_RCC_OscConfig+0x784>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d0f0      	beq.n	80066a4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80066c2:	e050      	b.n	8006766 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e04f      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
 80066c8:	40021000 	.word	0x40021000
 80066cc:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066d0:	4b27      	ldr	r3, [pc, #156]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d144      	bne.n	8006766 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80066dc:	4b24      	ldr	r3, [pc, #144]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a23      	ldr	r2, [pc, #140]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 80066e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066e8:	4b21      	ldr	r3, [pc, #132]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	4a20      	ldr	r2, [pc, #128]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 80066ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066f4:	f7fd fbae 	bl	8003e54 <HAL_GetTick>
 80066f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066fa:	e008      	b.n	800670e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066fc:	f7fd fbaa 	bl	8003e54 <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	2b02      	cmp	r3, #2
 8006708:	d901      	bls.n	800670e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e02c      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800670e:	4b18      	ldr	r3, [pc, #96]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0f0      	beq.n	80066fc <HAL_RCC_OscConfig+0x7b8>
 800671a:	e024      	b.n	8006766 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	2b0c      	cmp	r3, #12
 8006720:	d01f      	beq.n	8006762 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006722:	4b13      	ldr	r3, [pc, #76]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a12      	ldr	r2, [pc, #72]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 8006728:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800672c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800672e:	f7fd fb91 	bl	8003e54 <HAL_GetTick>
 8006732:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006734:	e008      	b.n	8006748 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006736:	f7fd fb8d 	bl	8003e54 <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	2b02      	cmp	r3, #2
 8006742:	d901      	bls.n	8006748 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e00f      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006748:	4b09      	ldr	r3, [pc, #36]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1f0      	bne.n	8006736 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006754:	4b06      	ldr	r3, [pc, #24]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	4905      	ldr	r1, [pc, #20]	@ (8006770 <HAL_RCC_OscConfig+0x82c>)
 800675a:	4b06      	ldr	r3, [pc, #24]	@ (8006774 <HAL_RCC_OscConfig+0x830>)
 800675c:	4013      	ands	r3, r2
 800675e:	60cb      	str	r3, [r1, #12]
 8006760:	e001      	b.n	8006766 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e000      	b.n	8006768 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3720      	adds	r7, #32
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	40021000 	.word	0x40021000
 8006774:	feeefffc 	.word	0xfeeefffc

08006778 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006782:	2300      	movs	r3, #0
 8006784:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d101      	bne.n	8006790 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e11d      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006790:	4b90      	ldr	r3, [pc, #576]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 030f 	and.w	r3, r3, #15
 8006798:	683a      	ldr	r2, [r7, #0]
 800679a:	429a      	cmp	r2, r3
 800679c:	d910      	bls.n	80067c0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800679e:	4b8d      	ldr	r3, [pc, #564]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f023 020f 	bic.w	r2, r3, #15
 80067a6:	498b      	ldr	r1, [pc, #556]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067ae:	4b89      	ldr	r3, [pc, #548]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 030f 	and.w	r3, r3, #15
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d001      	beq.n	80067c0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	e105      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0302 	and.w	r3, r3, #2
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d010      	beq.n	80067ee <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	689a      	ldr	r2, [r3, #8]
 80067d0:	4b81      	ldr	r3, [pc, #516]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80067d8:	429a      	cmp	r2, r3
 80067da:	d908      	bls.n	80067ee <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067dc:	4b7e      	ldr	r3, [pc, #504]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	497b      	ldr	r1, [pc, #492]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0301 	and.w	r3, r3, #1
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d079      	beq.n	80068ee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	2b03      	cmp	r3, #3
 8006800:	d11e      	bne.n	8006840 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006802:	4b75      	ldr	r3, [pc, #468]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e0dc      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006812:	f000 fa09 	bl	8006c28 <RCC_GetSysClockFreqFromPLLSource>
 8006816:	4603      	mov	r3, r0
 8006818:	4a70      	ldr	r2, [pc, #448]	@ (80069dc <HAL_RCC_ClockConfig+0x264>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d946      	bls.n	80068ac <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800681e:	4b6e      	ldr	r3, [pc, #440]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d140      	bne.n	80068ac <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800682a:	4b6b      	ldr	r3, [pc, #428]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006832:	4a69      	ldr	r2, [pc, #420]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006834:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006838:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800683a:	2380      	movs	r3, #128	@ 0x80
 800683c:	617b      	str	r3, [r7, #20]
 800683e:	e035      	b.n	80068ac <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	2b02      	cmp	r3, #2
 8006846:	d107      	bne.n	8006858 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006848:	4b63      	ldr	r3, [pc, #396]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d115      	bne.n	8006880 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e0b9      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d107      	bne.n	8006870 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006860:	4b5d      	ldr	r3, [pc, #372]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0302 	and.w	r3, r3, #2
 8006868:	2b00      	cmp	r3, #0
 800686a:	d109      	bne.n	8006880 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e0ad      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006870:	4b59      	ldr	r3, [pc, #356]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006878:	2b00      	cmp	r3, #0
 800687a:	d101      	bne.n	8006880 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e0a5      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006880:	f000 f8b4 	bl	80069ec <HAL_RCC_GetSysClockFreq>
 8006884:	4603      	mov	r3, r0
 8006886:	4a55      	ldr	r2, [pc, #340]	@ (80069dc <HAL_RCC_ClockConfig+0x264>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d90f      	bls.n	80068ac <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800688c:	4b52      	ldr	r3, [pc, #328]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d109      	bne.n	80068ac <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006898:	4b4f      	ldr	r3, [pc, #316]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068a0:	4a4d      	ldr	r2, [pc, #308]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80068a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068a6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80068a8:	2380      	movs	r3, #128	@ 0x80
 80068aa:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80068ac:	4b4a      	ldr	r3, [pc, #296]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	f023 0203 	bic.w	r2, r3, #3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	4947      	ldr	r1, [pc, #284]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068be:	f7fd fac9 	bl	8003e54 <HAL_GetTick>
 80068c2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068c4:	e00a      	b.n	80068dc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068c6:	f7fd fac5 	bl	8003e54 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d901      	bls.n	80068dc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e077      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068dc:	4b3e      	ldr	r3, [pc, #248]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f003 020c 	and.w	r2, r3, #12
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d1eb      	bne.n	80068c6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2b80      	cmp	r3, #128	@ 0x80
 80068f2:	d105      	bne.n	8006900 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80068f4:	4b38      	ldr	r3, [pc, #224]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	4a37      	ldr	r2, [pc, #220]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80068fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068fe:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d010      	beq.n	800692e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	4b31      	ldr	r3, [pc, #196]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006918:	429a      	cmp	r2, r3
 800691a:	d208      	bcs.n	800692e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800691c:	4b2e      	ldr	r3, [pc, #184]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	492b      	ldr	r1, [pc, #172]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800692a:	4313      	orrs	r3, r2
 800692c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800692e:	4b29      	ldr	r3, [pc, #164]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 030f 	and.w	r3, r3, #15
 8006936:	683a      	ldr	r2, [r7, #0]
 8006938:	429a      	cmp	r2, r3
 800693a:	d210      	bcs.n	800695e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800693c:	4b25      	ldr	r3, [pc, #148]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f023 020f 	bic.w	r2, r3, #15
 8006944:	4923      	ldr	r1, [pc, #140]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	4313      	orrs	r3, r2
 800694a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800694c:	4b21      	ldr	r3, [pc, #132]	@ (80069d4 <HAL_RCC_ClockConfig+0x25c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 030f 	and.w	r3, r3, #15
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d001      	beq.n	800695e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e036      	b.n	80069cc <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0304 	and.w	r3, r3, #4
 8006966:	2b00      	cmp	r3, #0
 8006968:	d008      	beq.n	800697c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800696a:	4b1b      	ldr	r3, [pc, #108]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	4918      	ldr	r1, [pc, #96]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006978:	4313      	orrs	r3, r2
 800697a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0308 	and.w	r3, r3, #8
 8006984:	2b00      	cmp	r3, #0
 8006986:	d009      	beq.n	800699c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006988:	4b13      	ldr	r3, [pc, #76]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	00db      	lsls	r3, r3, #3
 8006996:	4910      	ldr	r1, [pc, #64]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 8006998:	4313      	orrs	r3, r2
 800699a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800699c:	f000 f826 	bl	80069ec <HAL_RCC_GetSysClockFreq>
 80069a0:	4602      	mov	r2, r0
 80069a2:	4b0d      	ldr	r3, [pc, #52]	@ (80069d8 <HAL_RCC_ClockConfig+0x260>)
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	091b      	lsrs	r3, r3, #4
 80069a8:	f003 030f 	and.w	r3, r3, #15
 80069ac:	490c      	ldr	r1, [pc, #48]	@ (80069e0 <HAL_RCC_ClockConfig+0x268>)
 80069ae:	5ccb      	ldrb	r3, [r1, r3]
 80069b0:	f003 031f 	and.w	r3, r3, #31
 80069b4:	fa22 f303 	lsr.w	r3, r2, r3
 80069b8:	4a0a      	ldr	r2, [pc, #40]	@ (80069e4 <HAL_RCC_ClockConfig+0x26c>)
 80069ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80069bc:	4b0a      	ldr	r3, [pc, #40]	@ (80069e8 <HAL_RCC_ClockConfig+0x270>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7fd f9f7 	bl	8003db4 <HAL_InitTick>
 80069c6:	4603      	mov	r3, r0
 80069c8:	73fb      	strb	r3, [r7, #15]

  return status;
 80069ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40022000 	.word	0x40022000
 80069d8:	40021000 	.word	0x40021000
 80069dc:	04c4b400 	.word	0x04c4b400
 80069e0:	0800d1ec 	.word	0x0800d1ec
 80069e4:	20040004 	.word	0x20040004
 80069e8:	20040008 	.word	0x20040008

080069ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b089      	sub	sp, #36	@ 0x24
 80069f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80069f2:	2300      	movs	r3, #0
 80069f4:	61fb      	str	r3, [r7, #28]
 80069f6:	2300      	movs	r3, #0
 80069f8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069fa:	4b3e      	ldr	r3, [pc, #248]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	f003 030c 	and.w	r3, r3, #12
 8006a02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a04:	4b3b      	ldr	r3, [pc, #236]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	f003 0303 	and.w	r3, r3, #3
 8006a0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d005      	beq.n	8006a20 <HAL_RCC_GetSysClockFreq+0x34>
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	2b0c      	cmp	r3, #12
 8006a18:	d121      	bne.n	8006a5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d11e      	bne.n	8006a5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006a20:	4b34      	ldr	r3, [pc, #208]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0308 	and.w	r3, r3, #8
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d107      	bne.n	8006a3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006a2c:	4b31      	ldr	r3, [pc, #196]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a32:	0a1b      	lsrs	r3, r3, #8
 8006a34:	f003 030f 	and.w	r3, r3, #15
 8006a38:	61fb      	str	r3, [r7, #28]
 8006a3a:	e005      	b.n	8006a48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	091b      	lsrs	r3, r3, #4
 8006a42:	f003 030f 	and.w	r3, r3, #15
 8006a46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006a48:	4a2b      	ldr	r2, [pc, #172]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10d      	bne.n	8006a74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a5c:	e00a      	b.n	8006a74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	2b04      	cmp	r3, #4
 8006a62:	d102      	bne.n	8006a6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a64:	4b25      	ldr	r3, [pc, #148]	@ (8006afc <HAL_RCC_GetSysClockFreq+0x110>)
 8006a66:	61bb      	str	r3, [r7, #24]
 8006a68:	e004      	b.n	8006a74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	2b08      	cmp	r3, #8
 8006a6e:	d101      	bne.n	8006a74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006a70:	4b23      	ldr	r3, [pc, #140]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x114>)
 8006a72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	2b0c      	cmp	r3, #12
 8006a78:	d134      	bne.n	8006ae4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	f003 0303 	and.w	r3, r3, #3
 8006a82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	2b02      	cmp	r3, #2
 8006a88:	d003      	beq.n	8006a92 <HAL_RCC_GetSysClockFreq+0xa6>
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	2b03      	cmp	r3, #3
 8006a8e:	d003      	beq.n	8006a98 <HAL_RCC_GetSysClockFreq+0xac>
 8006a90:	e005      	b.n	8006a9e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006a92:	4b1a      	ldr	r3, [pc, #104]	@ (8006afc <HAL_RCC_GetSysClockFreq+0x110>)
 8006a94:	617b      	str	r3, [r7, #20]
      break;
 8006a96:	e005      	b.n	8006aa4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006a98:	4b19      	ldr	r3, [pc, #100]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x114>)
 8006a9a:	617b      	str	r3, [r7, #20]
      break;
 8006a9c:	e002      	b.n	8006aa4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	617b      	str	r3, [r7, #20]
      break;
 8006aa2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006aa4:	4b13      	ldr	r3, [pc, #76]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	091b      	lsrs	r3, r3, #4
 8006aaa:	f003 030f 	and.w	r3, r3, #15
 8006aae:	3301      	adds	r3, #1
 8006ab0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006ab2:	4b10      	ldr	r3, [pc, #64]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	0a1b      	lsrs	r3, r3, #8
 8006ab8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	fb03 f202 	mul.w	r2, r3, r2
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006aca:	4b0a      	ldr	r3, [pc, #40]	@ (8006af4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	0e5b      	lsrs	r3, r3, #25
 8006ad0:	f003 0303 	and.w	r3, r3, #3
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	005b      	lsls	r3, r3, #1
 8006ad8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006ada:	697a      	ldr	r2, [r7, #20]
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ae2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006ae4:	69bb      	ldr	r3, [r7, #24]
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3724      	adds	r7, #36	@ 0x24
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr
 8006af2:	bf00      	nop
 8006af4:	40021000 	.word	0x40021000
 8006af8:	0800d204 	.word	0x0800d204
 8006afc:	00f42400 	.word	0x00f42400
 8006b00:	007a1200 	.word	0x007a1200

08006b04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b04:	b480      	push	{r7}
 8006b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b08:	4b03      	ldr	r3, [pc, #12]	@ (8006b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b14:	4770      	bx	lr
 8006b16:	bf00      	nop
 8006b18:	20040004 	.word	0x20040004

08006b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006b20:	f7ff fff0 	bl	8006b04 <HAL_RCC_GetHCLKFreq>
 8006b24:	4602      	mov	r2, r0
 8006b26:	4b06      	ldr	r3, [pc, #24]	@ (8006b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	0a1b      	lsrs	r3, r3, #8
 8006b2c:	f003 0307 	and.w	r3, r3, #7
 8006b30:	4904      	ldr	r1, [pc, #16]	@ (8006b44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006b32:	5ccb      	ldrb	r3, [r1, r3]
 8006b34:	f003 031f 	and.w	r3, r3, #31
 8006b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	40021000 	.word	0x40021000
 8006b44:	0800d1fc 	.word	0x0800d1fc

08006b48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006b4c:	f7ff ffda 	bl	8006b04 <HAL_RCC_GetHCLKFreq>
 8006b50:	4602      	mov	r2, r0
 8006b52:	4b06      	ldr	r3, [pc, #24]	@ (8006b6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	0adb      	lsrs	r3, r3, #11
 8006b58:	f003 0307 	and.w	r3, r3, #7
 8006b5c:	4904      	ldr	r1, [pc, #16]	@ (8006b70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006b5e:	5ccb      	ldrb	r3, [r1, r3]
 8006b60:	f003 031f 	and.w	r3, r3, #31
 8006b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	40021000 	.word	0x40021000
 8006b70:	0800d1fc 	.word	0x0800d1fc

08006b74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b086      	sub	sp, #24
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006b80:	4b27      	ldr	r3, [pc, #156]	@ (8006c20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d003      	beq.n	8006b94 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006b8c:	f7ff f906 	bl	8005d9c <HAL_PWREx_GetVoltageRange>
 8006b90:	6178      	str	r0, [r7, #20]
 8006b92:	e014      	b.n	8006bbe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b94:	4b22      	ldr	r3, [pc, #136]	@ (8006c20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b98:	4a21      	ldr	r2, [pc, #132]	@ (8006c20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ba0:	4b1f      	ldr	r3, [pc, #124]	@ (8006c20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ba8:	60fb      	str	r3, [r7, #12]
 8006baa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006bac:	f7ff f8f6 	bl	8005d9c <HAL_PWREx_GetVoltageRange>
 8006bb0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8006c20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb6:	4a1a      	ldr	r2, [pc, #104]	@ (8006c20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006bb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bbc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bc4:	d10b      	bne.n	8006bde <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2b80      	cmp	r3, #128	@ 0x80
 8006bca:	d913      	bls.n	8006bf4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2ba0      	cmp	r3, #160	@ 0xa0
 8006bd0:	d902      	bls.n	8006bd8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006bd2:	2302      	movs	r3, #2
 8006bd4:	613b      	str	r3, [r7, #16]
 8006bd6:	e00d      	b.n	8006bf4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006bd8:	2301      	movs	r3, #1
 8006bda:	613b      	str	r3, [r7, #16]
 8006bdc:	e00a      	b.n	8006bf4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006be2:	d902      	bls.n	8006bea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006be4:	2302      	movs	r3, #2
 8006be6:	613b      	str	r3, [r7, #16]
 8006be8:	e004      	b.n	8006bf4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2b70      	cmp	r3, #112	@ 0x70
 8006bee:	d101      	bne.n	8006bf4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8006c24 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f023 020f 	bic.w	r2, r3, #15
 8006bfc:	4909      	ldr	r1, [pc, #36]	@ (8006c24 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006c04:	4b07      	ldr	r3, [pc, #28]	@ (8006c24 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f003 030f 	and.w	r3, r3, #15
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d001      	beq.n	8006c16 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e000      	b.n	8006c18 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006c16:	2300      	movs	r3, #0
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3718      	adds	r7, #24
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	40021000 	.word	0x40021000
 8006c24:	40022000 	.word	0x40022000

08006c28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b087      	sub	sp, #28
 8006c2c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006c2e:	4b2d      	ldr	r3, [pc, #180]	@ (8006ce4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c30:	68db      	ldr	r3, [r3, #12]
 8006c32:	f003 0303 	and.w	r3, r3, #3
 8006c36:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2b03      	cmp	r3, #3
 8006c3c:	d00b      	beq.n	8006c56 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2b03      	cmp	r3, #3
 8006c42:	d825      	bhi.n	8006c90 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d008      	beq.n	8006c5c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d11f      	bne.n	8006c90 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006c50:	4b25      	ldr	r3, [pc, #148]	@ (8006ce8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006c52:	613b      	str	r3, [r7, #16]
    break;
 8006c54:	e01f      	b.n	8006c96 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006c56:	4b25      	ldr	r3, [pc, #148]	@ (8006cec <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006c58:	613b      	str	r3, [r7, #16]
    break;
 8006c5a:	e01c      	b.n	8006c96 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006c5c:	4b21      	ldr	r3, [pc, #132]	@ (8006ce4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0308 	and.w	r3, r3, #8
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d107      	bne.n	8006c78 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006c68:	4b1e      	ldr	r3, [pc, #120]	@ (8006ce4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c6e:	0a1b      	lsrs	r3, r3, #8
 8006c70:	f003 030f 	and.w	r3, r3, #15
 8006c74:	617b      	str	r3, [r7, #20]
 8006c76:	e005      	b.n	8006c84 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006c78:	4b1a      	ldr	r3, [pc, #104]	@ (8006ce4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	091b      	lsrs	r3, r3, #4
 8006c7e:	f003 030f 	and.w	r3, r3, #15
 8006c82:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006c84:	4a1a      	ldr	r2, [pc, #104]	@ (8006cf0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c8c:	613b      	str	r3, [r7, #16]
    break;
 8006c8e:	e002      	b.n	8006c96 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006c90:	2300      	movs	r3, #0
 8006c92:	613b      	str	r3, [r7, #16]
    break;
 8006c94:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006c96:	4b13      	ldr	r3, [pc, #76]	@ (8006ce4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006c98:	68db      	ldr	r3, [r3, #12]
 8006c9a:	091b      	lsrs	r3, r3, #4
 8006c9c:	f003 030f 	and.w	r3, r3, #15
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8006ce4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	0a1b      	lsrs	r3, r3, #8
 8006caa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	fb03 f202 	mul.w	r2, r3, r2
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cba:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006cbc:	4b09      	ldr	r3, [pc, #36]	@ (8006ce4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	0e5b      	lsrs	r3, r3, #25
 8006cc2:	f003 0303 	and.w	r3, r3, #3
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006cd6:	683b      	ldr	r3, [r7, #0]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	371c      	adds	r7, #28
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr
 8006ce4:	40021000 	.word	0x40021000
 8006ce8:	00f42400 	.word	0x00f42400
 8006cec:	007a1200 	.word	0x007a1200
 8006cf0:	0800d204 	.word	0x0800d204

08006cf4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006d00:	2300      	movs	r3, #0
 8006d02:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d040      	beq.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d14:	2b80      	cmp	r3, #128	@ 0x80
 8006d16:	d02a      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006d18:	2b80      	cmp	r3, #128	@ 0x80
 8006d1a:	d825      	bhi.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006d1c:	2b60      	cmp	r3, #96	@ 0x60
 8006d1e:	d026      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006d20:	2b60      	cmp	r3, #96	@ 0x60
 8006d22:	d821      	bhi.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006d24:	2b40      	cmp	r3, #64	@ 0x40
 8006d26:	d006      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006d28:	2b40      	cmp	r3, #64	@ 0x40
 8006d2a:	d81d      	bhi.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d009      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006d30:	2b20      	cmp	r3, #32
 8006d32:	d010      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006d34:	e018      	b.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006d36:	4b89      	ldr	r3, [pc, #548]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	4a88      	ldr	r2, [pc, #544]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d40:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d42:	e015      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	3304      	adds	r3, #4
 8006d48:	2100      	movs	r1, #0
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f000 fb02 	bl	8007354 <RCCEx_PLLSAI1_Config>
 8006d50:	4603      	mov	r3, r0
 8006d52:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d54:	e00c      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	3320      	adds	r3, #32
 8006d5a:	2100      	movs	r1, #0
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f000 fbed 	bl	800753c <RCCEx_PLLSAI2_Config>
 8006d62:	4603      	mov	r3, r0
 8006d64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d66:	e003      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	74fb      	strb	r3, [r7, #19]
      break;
 8006d6c:	e000      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006d6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d70:	7cfb      	ldrb	r3, [r7, #19]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10b      	bne.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d76:	4b79      	ldr	r3, [pc, #484]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d78:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d7c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d84:	4975      	ldr	r1, [pc, #468]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006d8c:	e001      	b.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d8e:	7cfb      	ldrb	r3, [r7, #19]
 8006d90:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d047      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006da6:	d030      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dac:	d82a      	bhi.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006dae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006db2:	d02a      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006db8:	d824      	bhi.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006dba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dbe:	d008      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dc4:	d81e      	bhi.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00a      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006dca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dce:	d010      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006dd0:	e018      	b.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006dd2:	4b62      	ldr	r3, [pc, #392]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	4a61      	ldr	r2, [pc, #388]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ddc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006dde:	e015      	b.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	3304      	adds	r3, #4
 8006de4:	2100      	movs	r1, #0
 8006de6:	4618      	mov	r0, r3
 8006de8:	f000 fab4 	bl	8007354 <RCCEx_PLLSAI1_Config>
 8006dec:	4603      	mov	r3, r0
 8006dee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006df0:	e00c      	b.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	3320      	adds	r3, #32
 8006df6:	2100      	movs	r1, #0
 8006df8:	4618      	mov	r0, r3
 8006dfa:	f000 fb9f 	bl	800753c <RCCEx_PLLSAI2_Config>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006e02:	e003      	b.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	74fb      	strb	r3, [r7, #19]
      break;
 8006e08:	e000      	b.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006e0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e0c:	7cfb      	ldrb	r3, [r7, #19]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10b      	bne.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006e12:	4b52      	ldr	r3, [pc, #328]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e20:	494e      	ldr	r1, [pc, #312]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006e28:	e001      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2a:	7cfb      	ldrb	r3, [r7, #19]
 8006e2c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 809f 	beq.w	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006e40:	4b46      	ldr	r3, [pc, #280]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d101      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e000      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006e50:	2300      	movs	r3, #0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00d      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e56:	4b41      	ldr	r3, [pc, #260]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e5a:	4a40      	ldr	r2, [pc, #256]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e60:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e62:	4b3e      	ldr	r3, [pc, #248]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e6a:	60bb      	str	r3, [r7, #8]
 8006e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e72:	4b3b      	ldr	r3, [pc, #236]	@ (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a3a      	ldr	r2, [pc, #232]	@ (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006e78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e7e:	f7fc ffe9 	bl	8003e54 <HAL_GetTick>
 8006e82:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006e84:	e009      	b.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e86:	f7fc ffe5 	bl	8003e54 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d902      	bls.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	74fb      	strb	r3, [r7, #19]
        break;
 8006e98:	e005      	b.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006e9a:	4b31      	ldr	r3, [pc, #196]	@ (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d0ef      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006ea6:	7cfb      	ldrb	r3, [r7, #19]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d15b      	bne.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006eac:	4b2b      	ldr	r3, [pc, #172]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eb6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d01f      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ec4:	697a      	ldr	r2, [r7, #20]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d019      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006eca:	4b24      	ldr	r3, [pc, #144]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ed0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ed4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ed6:	4b21      	ldr	r3, [pc, #132]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006edc:	4a1f      	ldr	r2, [pc, #124]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ee2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eec:	4a1b      	ldr	r2, [pc, #108]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006eee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ef2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006ef6:	4a19      	ldr	r2, [pc, #100]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d016      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f08:	f7fc ffa4 	bl	8003e54 <HAL_GetTick>
 8006f0c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f0e:	e00b      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f10:	f7fc ffa0 	bl	8003e54 <HAL_GetTick>
 8006f14:	4602      	mov	r2, r0
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	1ad3      	subs	r3, r2, r3
 8006f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d902      	bls.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	74fb      	strb	r3, [r7, #19]
            break;
 8006f26:	e006      	b.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f28:	4b0c      	ldr	r3, [pc, #48]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0ec      	beq.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006f36:	7cfb      	ldrb	r3, [r7, #19]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d10c      	bne.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f3c:	4b07      	ldr	r3, [pc, #28]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f42:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f4c:	4903      	ldr	r1, [pc, #12]	@ (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006f54:	e008      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f56:	7cfb      	ldrb	r3, [r7, #19]
 8006f58:	74bb      	strb	r3, [r7, #18]
 8006f5a:	e005      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006f5c:	40021000 	.word	0x40021000
 8006f60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f64:	7cfb      	ldrb	r3, [r7, #19]
 8006f66:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f68:	7c7b      	ldrb	r3, [r7, #17]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d105      	bne.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f6e:	4ba0      	ldr	r3, [pc, #640]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f72:	4a9f      	ldr	r2, [pc, #636]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f78:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00a      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f86:	4b9a      	ldr	r3, [pc, #616]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f8c:	f023 0203 	bic.w	r2, r3, #3
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f94:	4996      	ldr	r1, [pc, #600]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00a      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006fa8:	4b91      	ldr	r3, [pc, #580]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fae:	f023 020c 	bic.w	r2, r3, #12
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb6:	498e      	ldr	r1, [pc, #568]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0304 	and.w	r3, r3, #4
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00a      	beq.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006fca:	4b89      	ldr	r3, [pc, #548]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fd0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fd8:	4985      	ldr	r1, [pc, #532]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0308 	and.w	r3, r3, #8
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d00a      	beq.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006fec:	4b80      	ldr	r3, [pc, #512]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ffa:	497d      	ldr	r1, [pc, #500]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 0310 	and.w	r3, r3, #16
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00a      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800700e:	4b78      	ldr	r3, [pc, #480]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007014:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800701c:	4974      	ldr	r1, [pc, #464]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800701e:	4313      	orrs	r3, r2
 8007020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0320 	and.w	r3, r3, #32
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00a      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007030:	4b6f      	ldr	r3, [pc, #444]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007036:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800703e:	496c      	ldr	r1, [pc, #432]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007040:	4313      	orrs	r3, r2
 8007042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00a      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007052:	4b67      	ldr	r3, [pc, #412]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007058:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007060:	4963      	ldr	r1, [pc, #396]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007062:	4313      	orrs	r3, r2
 8007064:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00a      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007074:	4b5e      	ldr	r3, [pc, #376]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800707a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007082:	495b      	ldr	r1, [pc, #364]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007084:	4313      	orrs	r3, r2
 8007086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00a      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007096:	4b56      	ldr	r3, [pc, #344]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800709c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070a4:	4952      	ldr	r1, [pc, #328]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00a      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070b8:	4b4d      	ldr	r3, [pc, #308]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070c6:	494a      	ldr	r1, [pc, #296]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00a      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070da:	4b45      	ldr	r3, [pc, #276]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e8:	4941      	ldr	r1, [pc, #260]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00a      	beq.n	8007112 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070fc:	4b3c      	ldr	r3, [pc, #240]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80070fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007102:	f023 0203 	bic.w	r2, r3, #3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800710a:	4939      	ldr	r1, [pc, #228]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800710c:	4313      	orrs	r3, r2
 800710e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d028      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800711e:	4b34      	ldr	r3, [pc, #208]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007124:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800712c:	4930      	ldr	r1, [pc, #192]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800712e:	4313      	orrs	r3, r2
 8007130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007138:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800713c:	d106      	bne.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800713e:	4b2c      	ldr	r3, [pc, #176]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007140:	68db      	ldr	r3, [r3, #12]
 8007142:	4a2b      	ldr	r2, [pc, #172]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007144:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007148:	60d3      	str	r3, [r2, #12]
 800714a:	e011      	b.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007150:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007154:	d10c      	bne.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	3304      	adds	r3, #4
 800715a:	2101      	movs	r1, #1
 800715c:	4618      	mov	r0, r3
 800715e:	f000 f8f9 	bl	8007354 <RCCEx_PLLSAI1_Config>
 8007162:	4603      	mov	r3, r0
 8007164:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007166:	7cfb      	ldrb	r3, [r7, #19]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800716c:	7cfb      	ldrb	r3, [r7, #19]
 800716e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007178:	2b00      	cmp	r3, #0
 800717a:	d04d      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007180:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007184:	d108      	bne.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007186:	4b1a      	ldr	r3, [pc, #104]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007188:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800718c:	4a18      	ldr	r2, [pc, #96]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800718e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007192:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007196:	e012      	b.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007198:	4b15      	ldr	r3, [pc, #84]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800719a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800719e:	4a14      	ldr	r2, [pc, #80]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071a4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80071a8:	4b11      	ldr	r3, [pc, #68]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071b6:	490e      	ldr	r1, [pc, #56]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071b8:	4313      	orrs	r3, r2
 80071ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071c6:	d106      	bne.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071c8:	4b09      	ldr	r3, [pc, #36]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	4a08      	ldr	r2, [pc, #32]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071d2:	60d3      	str	r3, [r2, #12]
 80071d4:	e020      	b.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071de:	d109      	bne.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80071e0:	4b03      	ldr	r3, [pc, #12]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	4a02      	ldr	r2, [pc, #8]	@ (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071ea:	60d3      	str	r3, [r2, #12]
 80071ec:	e014      	b.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80071ee:	bf00      	nop
 80071f0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071fc:	d10c      	bne.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	3304      	adds	r3, #4
 8007202:	2101      	movs	r1, #1
 8007204:	4618      	mov	r0, r3
 8007206:	f000 f8a5 	bl	8007354 <RCCEx_PLLSAI1_Config>
 800720a:	4603      	mov	r3, r0
 800720c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800720e:	7cfb      	ldrb	r3, [r7, #19]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d001      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007214:	7cfb      	ldrb	r3, [r7, #19]
 8007216:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d028      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007224:	4b4a      	ldr	r3, [pc, #296]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800722a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007232:	4947      	ldr	r1, [pc, #284]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007234:	4313      	orrs	r3, r2
 8007236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800723e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007242:	d106      	bne.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007244:	4b42      	ldr	r3, [pc, #264]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	4a41      	ldr	r2, [pc, #260]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800724a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800724e:	60d3      	str	r3, [r2, #12]
 8007250:	e011      	b.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007256:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800725a:	d10c      	bne.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	3304      	adds	r3, #4
 8007260:	2101      	movs	r1, #1
 8007262:	4618      	mov	r0, r3
 8007264:	f000 f876 	bl	8007354 <RCCEx_PLLSAI1_Config>
 8007268:	4603      	mov	r3, r0
 800726a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800726c:	7cfb      	ldrb	r3, [r7, #19]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007272:	7cfb      	ldrb	r3, [r7, #19]
 8007274:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800727e:	2b00      	cmp	r3, #0
 8007280:	d01e      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007282:	4b33      	ldr	r3, [pc, #204]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007288:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007292:	492f      	ldr	r1, [pc, #188]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007294:	4313      	orrs	r3, r2
 8007296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072a4:	d10c      	bne.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	3304      	adds	r3, #4
 80072aa:	2102      	movs	r1, #2
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 f851 	bl	8007354 <RCCEx_PLLSAI1_Config>
 80072b2:	4603      	mov	r3, r0
 80072b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80072b6:	7cfb      	ldrb	r3, [r7, #19]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d001      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80072bc:	7cfb      	ldrb	r3, [r7, #19]
 80072be:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d00b      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80072cc:	4b20      	ldr	r3, [pc, #128]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072d2:	f023 0204 	bic.w	r2, r3, #4
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072dc:	491c      	ldr	r1, [pc, #112]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00b      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80072f0:	4b17      	ldr	r3, [pc, #92]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072f6:	f023 0218 	bic.w	r2, r3, #24
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007300:	4913      	ldr	r1, [pc, #76]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007302:	4313      	orrs	r3, r2
 8007304:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d017      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007314:	4b0e      	ldr	r3, [pc, #56]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007316:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800731a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007324:	490a      	ldr	r1, [pc, #40]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007326:	4313      	orrs	r3, r2
 8007328:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007332:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007336:	d105      	bne.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007338:	4b05      	ldr	r3, [pc, #20]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	4a04      	ldr	r2, [pc, #16]	@ (8007350 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800733e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007342:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007344:	7cbb      	ldrb	r3, [r7, #18]
}
 8007346:	4618      	mov	r0, r3
 8007348:	3718      	adds	r7, #24
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	40021000 	.word	0x40021000

08007354 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800735e:	2300      	movs	r3, #0
 8007360:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007362:	4b72      	ldr	r3, [pc, #456]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	f003 0303 	and.w	r3, r3, #3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00e      	beq.n	800738c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800736e:	4b6f      	ldr	r3, [pc, #444]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	f003 0203 	and.w	r2, r3, #3
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d103      	bne.n	8007386 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
       ||
 8007382:	2b00      	cmp	r3, #0
 8007384:	d142      	bne.n	800740c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	73fb      	strb	r3, [r7, #15]
 800738a:	e03f      	b.n	800740c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2b03      	cmp	r3, #3
 8007392:	d018      	beq.n	80073c6 <RCCEx_PLLSAI1_Config+0x72>
 8007394:	2b03      	cmp	r3, #3
 8007396:	d825      	bhi.n	80073e4 <RCCEx_PLLSAI1_Config+0x90>
 8007398:	2b01      	cmp	r3, #1
 800739a:	d002      	beq.n	80073a2 <RCCEx_PLLSAI1_Config+0x4e>
 800739c:	2b02      	cmp	r3, #2
 800739e:	d009      	beq.n	80073b4 <RCCEx_PLLSAI1_Config+0x60>
 80073a0:	e020      	b.n	80073e4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80073a2:	4b62      	ldr	r3, [pc, #392]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 0302 	and.w	r3, r3, #2
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d11d      	bne.n	80073ea <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073b2:	e01a      	b.n	80073ea <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80073b4:	4b5d      	ldr	r3, [pc, #372]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d116      	bne.n	80073ee <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073c4:	e013      	b.n	80073ee <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80073c6:	4b59      	ldr	r3, [pc, #356]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10f      	bne.n	80073f2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80073d2:	4b56      	ldr	r3, [pc, #344]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d109      	bne.n	80073f2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80073e2:	e006      	b.n	80073f2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	73fb      	strb	r3, [r7, #15]
      break;
 80073e8:	e004      	b.n	80073f4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80073ea:	bf00      	nop
 80073ec:	e002      	b.n	80073f4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80073ee:	bf00      	nop
 80073f0:	e000      	b.n	80073f4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80073f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80073f4:	7bfb      	ldrb	r3, [r7, #15]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d108      	bne.n	800740c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80073fa:	4b4c      	ldr	r3, [pc, #304]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	f023 0203 	bic.w	r2, r3, #3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4949      	ldr	r1, [pc, #292]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007408:	4313      	orrs	r3, r2
 800740a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800740c:	7bfb      	ldrb	r3, [r7, #15]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f040 8086 	bne.w	8007520 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007414:	4b45      	ldr	r3, [pc, #276]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a44      	ldr	r2, [pc, #272]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 800741a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800741e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007420:	f7fc fd18 	bl	8003e54 <HAL_GetTick>
 8007424:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007426:	e009      	b.n	800743c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007428:	f7fc fd14 	bl	8003e54 <HAL_GetTick>
 800742c:	4602      	mov	r2, r0
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	1ad3      	subs	r3, r2, r3
 8007432:	2b02      	cmp	r3, #2
 8007434:	d902      	bls.n	800743c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	73fb      	strb	r3, [r7, #15]
        break;
 800743a:	e005      	b.n	8007448 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800743c:	4b3b      	ldr	r3, [pc, #236]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1ef      	bne.n	8007428 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007448:	7bfb      	ldrb	r3, [r7, #15]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d168      	bne.n	8007520 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d113      	bne.n	800747c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007454:	4b35      	ldr	r3, [pc, #212]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007456:	691a      	ldr	r2, [r3, #16]
 8007458:	4b35      	ldr	r3, [pc, #212]	@ (8007530 <RCCEx_PLLSAI1_Config+0x1dc>)
 800745a:	4013      	ands	r3, r2
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	6892      	ldr	r2, [r2, #8]
 8007460:	0211      	lsls	r1, r2, #8
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	68d2      	ldr	r2, [r2, #12]
 8007466:	06d2      	lsls	r2, r2, #27
 8007468:	4311      	orrs	r1, r2
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	6852      	ldr	r2, [r2, #4]
 800746e:	3a01      	subs	r2, #1
 8007470:	0112      	lsls	r2, r2, #4
 8007472:	430a      	orrs	r2, r1
 8007474:	492d      	ldr	r1, [pc, #180]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007476:	4313      	orrs	r3, r2
 8007478:	610b      	str	r3, [r1, #16]
 800747a:	e02d      	b.n	80074d8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2b01      	cmp	r3, #1
 8007480:	d115      	bne.n	80074ae <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007482:	4b2a      	ldr	r3, [pc, #168]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007484:	691a      	ldr	r2, [r3, #16]
 8007486:	4b2b      	ldr	r3, [pc, #172]	@ (8007534 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007488:	4013      	ands	r3, r2
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	6892      	ldr	r2, [r2, #8]
 800748e:	0211      	lsls	r1, r2, #8
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	6912      	ldr	r2, [r2, #16]
 8007494:	0852      	lsrs	r2, r2, #1
 8007496:	3a01      	subs	r2, #1
 8007498:	0552      	lsls	r2, r2, #21
 800749a:	4311      	orrs	r1, r2
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6852      	ldr	r2, [r2, #4]
 80074a0:	3a01      	subs	r2, #1
 80074a2:	0112      	lsls	r2, r2, #4
 80074a4:	430a      	orrs	r2, r1
 80074a6:	4921      	ldr	r1, [pc, #132]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	610b      	str	r3, [r1, #16]
 80074ac:	e014      	b.n	80074d8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80074ae:	4b1f      	ldr	r3, [pc, #124]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074b0:	691a      	ldr	r2, [r3, #16]
 80074b2:	4b21      	ldr	r3, [pc, #132]	@ (8007538 <RCCEx_PLLSAI1_Config+0x1e4>)
 80074b4:	4013      	ands	r3, r2
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	6892      	ldr	r2, [r2, #8]
 80074ba:	0211      	lsls	r1, r2, #8
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	6952      	ldr	r2, [r2, #20]
 80074c0:	0852      	lsrs	r2, r2, #1
 80074c2:	3a01      	subs	r2, #1
 80074c4:	0652      	lsls	r2, r2, #25
 80074c6:	4311      	orrs	r1, r2
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	6852      	ldr	r2, [r2, #4]
 80074cc:	3a01      	subs	r2, #1
 80074ce:	0112      	lsls	r2, r2, #4
 80074d0:	430a      	orrs	r2, r1
 80074d2:	4916      	ldr	r1, [pc, #88]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074d4:	4313      	orrs	r3, r2
 80074d6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80074d8:	4b14      	ldr	r3, [pc, #80]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a13      	ldr	r2, [pc, #76]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 80074de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80074e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074e4:	f7fc fcb6 	bl	8003e54 <HAL_GetTick>
 80074e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80074ea:	e009      	b.n	8007500 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074ec:	f7fc fcb2 	bl	8003e54 <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	d902      	bls.n	8007500 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80074fa:	2303      	movs	r3, #3
 80074fc:	73fb      	strb	r3, [r7, #15]
          break;
 80074fe:	e005      	b.n	800750c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007500:	4b0a      	ldr	r3, [pc, #40]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007508:	2b00      	cmp	r3, #0
 800750a:	d0ef      	beq.n	80074ec <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800750c:	7bfb      	ldrb	r3, [r7, #15]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d106      	bne.n	8007520 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007512:	4b06      	ldr	r3, [pc, #24]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007514:	691a      	ldr	r2, [r3, #16]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	4904      	ldr	r1, [pc, #16]	@ (800752c <RCCEx_PLLSAI1_Config+0x1d8>)
 800751c:	4313      	orrs	r3, r2
 800751e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007520:	7bfb      	ldrb	r3, [r7, #15]
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	40021000 	.word	0x40021000
 8007530:	07ff800f 	.word	0x07ff800f
 8007534:	ff9f800f 	.word	0xff9f800f
 8007538:	f9ff800f 	.word	0xf9ff800f

0800753c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007546:	2300      	movs	r3, #0
 8007548:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800754a:	4b72      	ldr	r3, [pc, #456]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	f003 0303 	and.w	r3, r3, #3
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00e      	beq.n	8007574 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007556:	4b6f      	ldr	r3, [pc, #444]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007558:	68db      	ldr	r3, [r3, #12]
 800755a:	f003 0203 	and.w	r2, r3, #3
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	429a      	cmp	r2, r3
 8007564:	d103      	bne.n	800756e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
       ||
 800756a:	2b00      	cmp	r3, #0
 800756c:	d142      	bne.n	80075f4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	73fb      	strb	r3, [r7, #15]
 8007572:	e03f      	b.n	80075f4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2b03      	cmp	r3, #3
 800757a:	d018      	beq.n	80075ae <RCCEx_PLLSAI2_Config+0x72>
 800757c:	2b03      	cmp	r3, #3
 800757e:	d825      	bhi.n	80075cc <RCCEx_PLLSAI2_Config+0x90>
 8007580:	2b01      	cmp	r3, #1
 8007582:	d002      	beq.n	800758a <RCCEx_PLLSAI2_Config+0x4e>
 8007584:	2b02      	cmp	r3, #2
 8007586:	d009      	beq.n	800759c <RCCEx_PLLSAI2_Config+0x60>
 8007588:	e020      	b.n	80075cc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800758a:	4b62      	ldr	r3, [pc, #392]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d11d      	bne.n	80075d2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800759a:	e01a      	b.n	80075d2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800759c:	4b5d      	ldr	r3, [pc, #372]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d116      	bne.n	80075d6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80075ac:	e013      	b.n	80075d6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80075ae:	4b59      	ldr	r3, [pc, #356]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10f      	bne.n	80075da <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80075ba:	4b56      	ldr	r3, [pc, #344]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d109      	bne.n	80075da <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80075ca:	e006      	b.n	80075da <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	73fb      	strb	r3, [r7, #15]
      break;
 80075d0:	e004      	b.n	80075dc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80075d2:	bf00      	nop
 80075d4:	e002      	b.n	80075dc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80075d6:	bf00      	nop
 80075d8:	e000      	b.n	80075dc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80075da:	bf00      	nop
    }

    if(status == HAL_OK)
 80075dc:	7bfb      	ldrb	r3, [r7, #15]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d108      	bne.n	80075f4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80075e2:	4b4c      	ldr	r3, [pc, #304]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	f023 0203 	bic.w	r2, r3, #3
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4949      	ldr	r1, [pc, #292]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	f040 8086 	bne.w	8007708 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80075fc:	4b45      	ldr	r3, [pc, #276]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a44      	ldr	r2, [pc, #272]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007602:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007606:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007608:	f7fc fc24 	bl	8003e54 <HAL_GetTick>
 800760c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800760e:	e009      	b.n	8007624 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007610:	f7fc fc20 	bl	8003e54 <HAL_GetTick>
 8007614:	4602      	mov	r2, r0
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	2b02      	cmp	r3, #2
 800761c:	d902      	bls.n	8007624 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	73fb      	strb	r3, [r7, #15]
        break;
 8007622:	e005      	b.n	8007630 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007624:	4b3b      	ldr	r3, [pc, #236]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1ef      	bne.n	8007610 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007630:	7bfb      	ldrb	r3, [r7, #15]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d168      	bne.n	8007708 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d113      	bne.n	8007664 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800763c:	4b35      	ldr	r3, [pc, #212]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 800763e:	695a      	ldr	r2, [r3, #20]
 8007640:	4b35      	ldr	r3, [pc, #212]	@ (8007718 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007642:	4013      	ands	r3, r2
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	6892      	ldr	r2, [r2, #8]
 8007648:	0211      	lsls	r1, r2, #8
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	68d2      	ldr	r2, [r2, #12]
 800764e:	06d2      	lsls	r2, r2, #27
 8007650:	4311      	orrs	r1, r2
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	6852      	ldr	r2, [r2, #4]
 8007656:	3a01      	subs	r2, #1
 8007658:	0112      	lsls	r2, r2, #4
 800765a:	430a      	orrs	r2, r1
 800765c:	492d      	ldr	r1, [pc, #180]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 800765e:	4313      	orrs	r3, r2
 8007660:	614b      	str	r3, [r1, #20]
 8007662:	e02d      	b.n	80076c0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b01      	cmp	r3, #1
 8007668:	d115      	bne.n	8007696 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800766a:	4b2a      	ldr	r3, [pc, #168]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 800766c:	695a      	ldr	r2, [r3, #20]
 800766e:	4b2b      	ldr	r3, [pc, #172]	@ (800771c <RCCEx_PLLSAI2_Config+0x1e0>)
 8007670:	4013      	ands	r3, r2
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	6892      	ldr	r2, [r2, #8]
 8007676:	0211      	lsls	r1, r2, #8
 8007678:	687a      	ldr	r2, [r7, #4]
 800767a:	6912      	ldr	r2, [r2, #16]
 800767c:	0852      	lsrs	r2, r2, #1
 800767e:	3a01      	subs	r2, #1
 8007680:	0552      	lsls	r2, r2, #21
 8007682:	4311      	orrs	r1, r2
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	6852      	ldr	r2, [r2, #4]
 8007688:	3a01      	subs	r2, #1
 800768a:	0112      	lsls	r2, r2, #4
 800768c:	430a      	orrs	r2, r1
 800768e:	4921      	ldr	r1, [pc, #132]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007690:	4313      	orrs	r3, r2
 8007692:	614b      	str	r3, [r1, #20]
 8007694:	e014      	b.n	80076c0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007696:	4b1f      	ldr	r3, [pc, #124]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007698:	695a      	ldr	r2, [r3, #20]
 800769a:	4b21      	ldr	r3, [pc, #132]	@ (8007720 <RCCEx_PLLSAI2_Config+0x1e4>)
 800769c:	4013      	ands	r3, r2
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6892      	ldr	r2, [r2, #8]
 80076a2:	0211      	lsls	r1, r2, #8
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	6952      	ldr	r2, [r2, #20]
 80076a8:	0852      	lsrs	r2, r2, #1
 80076aa:	3a01      	subs	r2, #1
 80076ac:	0652      	lsls	r2, r2, #25
 80076ae:	4311      	orrs	r1, r2
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	6852      	ldr	r2, [r2, #4]
 80076b4:	3a01      	subs	r2, #1
 80076b6:	0112      	lsls	r2, r2, #4
 80076b8:	430a      	orrs	r2, r1
 80076ba:	4916      	ldr	r1, [pc, #88]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076bc:	4313      	orrs	r3, r2
 80076be:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80076c0:	4b14      	ldr	r3, [pc, #80]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a13      	ldr	r2, [pc, #76]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076cc:	f7fc fbc2 	bl	8003e54 <HAL_GetTick>
 80076d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80076d2:	e009      	b.n	80076e8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80076d4:	f7fc fbbe 	bl	8003e54 <HAL_GetTick>
 80076d8:	4602      	mov	r2, r0
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	1ad3      	subs	r3, r2, r3
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d902      	bls.n	80076e8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80076e2:	2303      	movs	r3, #3
 80076e4:	73fb      	strb	r3, [r7, #15]
          break;
 80076e6:	e005      	b.n	80076f4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80076e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d0ef      	beq.n	80076d4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80076f4:	7bfb      	ldrb	r3, [r7, #15]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d106      	bne.n	8007708 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80076fa:	4b06      	ldr	r3, [pc, #24]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 80076fc:	695a      	ldr	r2, [r3, #20]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	4904      	ldr	r1, [pc, #16]	@ (8007714 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007704:	4313      	orrs	r3, r2
 8007706:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007708:	7bfb      	ldrb	r3, [r7, #15]
}
 800770a:	4618      	mov	r0, r3
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	40021000 	.word	0x40021000
 8007718:	07ff800f 	.word	0x07ff800f
 800771c:	ff9f800f 	.word	0xff9f800f
 8007720:	f9ff800f 	.word	0xf9ff800f

08007724 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d101      	bne.n	8007736 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	e095      	b.n	8007862 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773a:	2b00      	cmp	r3, #0
 800773c:	d108      	bne.n	8007750 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007746:	d009      	beq.n	800775c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	61da      	str	r2, [r3, #28]
 800774e:	e005      	b.n	800775c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2200      	movs	r2, #0
 800775a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b00      	cmp	r3, #0
 800776c:	d106      	bne.n	800777c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f7fb fc38 	bl	8002fec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2202      	movs	r2, #2
 8007780:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007792:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800779c:	d902      	bls.n	80077a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800779e:	2300      	movs	r3, #0
 80077a0:	60fb      	str	r3, [r7, #12]
 80077a2:	e002      	b.n	80077aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80077a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80077a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80077b2:	d007      	beq.n	80077c4 <HAL_SPI_Init+0xa0>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80077bc:	d002      	beq.n	80077c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80077d4:	431a      	orrs	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	691b      	ldr	r3, [r3, #16]
 80077da:	f003 0302 	and.w	r3, r3, #2
 80077de:	431a      	orrs	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	695b      	ldr	r3, [r3, #20]
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	431a      	orrs	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077f2:	431a      	orrs	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	69db      	ldr	r3, [r3, #28]
 80077f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077fc:	431a      	orrs	r2, r3
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	ea42 0103 	orr.w	r1, r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800780e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	430a      	orrs	r2, r1
 8007818:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	0c1b      	lsrs	r3, r3, #16
 8007820:	f003 0204 	and.w	r2, r3, #4
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007828:	f003 0310 	and.w	r3, r3, #16
 800782c:	431a      	orrs	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007832:	f003 0308 	and.w	r3, r3, #8
 8007836:	431a      	orrs	r2, r3
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007840:	ea42 0103 	orr.w	r1, r2, r3
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	430a      	orrs	r2, r1
 8007850:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800786a:	b580      	push	{r7, lr}
 800786c:	b082      	sub	sp, #8
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e049      	b.n	8007910 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007882:	b2db      	uxtb	r3, r3
 8007884:	2b00      	cmp	r3, #0
 8007886:	d106      	bne.n	8007896 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f7fb fdfb 	bl	800348c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2202      	movs	r2, #2
 800789a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	3304      	adds	r3, #4
 80078a6:	4619      	mov	r1, r3
 80078a8:	4610      	mov	r0, r2
 80078aa:	f000 fd1d 	bl	80082e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2201      	movs	r2, #1
 80078ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800790e:	2300      	movs	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	3708      	adds	r7, #8
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b01      	cmp	r3, #1
 800792a:	d001      	beq.n	8007930 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	e047      	b.n	80079c0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a23      	ldr	r2, [pc, #140]	@ (80079cc <HAL_TIM_Base_Start+0xb4>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d01d      	beq.n	800797e <HAL_TIM_Base_Start+0x66>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800794a:	d018      	beq.n	800797e <HAL_TIM_Base_Start+0x66>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a1f      	ldr	r2, [pc, #124]	@ (80079d0 <HAL_TIM_Base_Start+0xb8>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d013      	beq.n	800797e <HAL_TIM_Base_Start+0x66>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a1e      	ldr	r2, [pc, #120]	@ (80079d4 <HAL_TIM_Base_Start+0xbc>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d00e      	beq.n	800797e <HAL_TIM_Base_Start+0x66>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	4a1c      	ldr	r2, [pc, #112]	@ (80079d8 <HAL_TIM_Base_Start+0xc0>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d009      	beq.n	800797e <HAL_TIM_Base_Start+0x66>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4a1b      	ldr	r2, [pc, #108]	@ (80079dc <HAL_TIM_Base_Start+0xc4>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d004      	beq.n	800797e <HAL_TIM_Base_Start+0x66>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a19      	ldr	r2, [pc, #100]	@ (80079e0 <HAL_TIM_Base_Start+0xc8>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d115      	bne.n	80079aa <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	689a      	ldr	r2, [r3, #8]
 8007984:	4b17      	ldr	r3, [pc, #92]	@ (80079e4 <HAL_TIM_Base_Start+0xcc>)
 8007986:	4013      	ands	r3, r2
 8007988:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2b06      	cmp	r3, #6
 800798e:	d015      	beq.n	80079bc <HAL_TIM_Base_Start+0xa4>
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007996:	d011      	beq.n	80079bc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f042 0201 	orr.w	r2, r2, #1
 80079a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079a8:	e008      	b.n	80079bc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f042 0201 	orr.w	r2, r2, #1
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	e000      	b.n	80079be <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3714      	adds	r7, #20
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr
 80079cc:	40012c00 	.word	0x40012c00
 80079d0:	40000400 	.word	0x40000400
 80079d4:	40000800 	.word	0x40000800
 80079d8:	40000c00 	.word	0x40000c00
 80079dc:	40013400 	.word	0x40013400
 80079e0:	40014000 	.word	0x40014000
 80079e4:	00010007 	.word	0x00010007

080079e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b082      	sub	sp, #8
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d101      	bne.n	80079fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	e049      	b.n	8007a8e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d106      	bne.n	8007a14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 f841 	bl	8007a96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2202      	movs	r2, #2
 8007a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	3304      	adds	r3, #4
 8007a24:	4619      	mov	r1, r3
 8007a26:	4610      	mov	r0, r2
 8007a28:	f000 fc5e 	bl	80082e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3708      	adds	r7, #8
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007a96:	b480      	push	{r7}
 8007a98:	b083      	sub	sp, #12
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007a9e:	bf00      	nop
 8007aa0:	370c      	adds	r7, #12
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
	...

08007aac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d109      	bne.n	8007ad0 <HAL_TIM_PWM_Start+0x24>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	bf14      	ite	ne
 8007ac8:	2301      	movne	r3, #1
 8007aca:	2300      	moveq	r3, #0
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	e03c      	b.n	8007b4a <HAL_TIM_PWM_Start+0x9e>
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d109      	bne.n	8007aea <HAL_TIM_PWM_Start+0x3e>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	bf14      	ite	ne
 8007ae2:	2301      	movne	r3, #1
 8007ae4:	2300      	moveq	r3, #0
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	e02f      	b.n	8007b4a <HAL_TIM_PWM_Start+0x9e>
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	2b08      	cmp	r3, #8
 8007aee:	d109      	bne.n	8007b04 <HAL_TIM_PWM_Start+0x58>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	bf14      	ite	ne
 8007afc:	2301      	movne	r3, #1
 8007afe:	2300      	moveq	r3, #0
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	e022      	b.n	8007b4a <HAL_TIM_PWM_Start+0x9e>
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	2b0c      	cmp	r3, #12
 8007b08:	d109      	bne.n	8007b1e <HAL_TIM_PWM_Start+0x72>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	bf14      	ite	ne
 8007b16:	2301      	movne	r3, #1
 8007b18:	2300      	moveq	r3, #0
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	e015      	b.n	8007b4a <HAL_TIM_PWM_Start+0x9e>
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	2b10      	cmp	r3, #16
 8007b22:	d109      	bne.n	8007b38 <HAL_TIM_PWM_Start+0x8c>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	bf14      	ite	ne
 8007b30:	2301      	movne	r3, #1
 8007b32:	2300      	moveq	r3, #0
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	e008      	b.n	8007b4a <HAL_TIM_PWM_Start+0x9e>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	bf14      	ite	ne
 8007b44:	2301      	movne	r3, #1
 8007b46:	2300      	moveq	r3, #0
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d001      	beq.n	8007b52 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e09c      	b.n	8007c8c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d104      	bne.n	8007b62 <HAL_TIM_PWM_Start+0xb6>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b60:	e023      	b.n	8007baa <HAL_TIM_PWM_Start+0xfe>
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	2b04      	cmp	r3, #4
 8007b66:	d104      	bne.n	8007b72 <HAL_TIM_PWM_Start+0xc6>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b70:	e01b      	b.n	8007baa <HAL_TIM_PWM_Start+0xfe>
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d104      	bne.n	8007b82 <HAL_TIM_PWM_Start+0xd6>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2202      	movs	r2, #2
 8007b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b80:	e013      	b.n	8007baa <HAL_TIM_PWM_Start+0xfe>
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	2b0c      	cmp	r3, #12
 8007b86:	d104      	bne.n	8007b92 <HAL_TIM_PWM_Start+0xe6>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007b90:	e00b      	b.n	8007baa <HAL_TIM_PWM_Start+0xfe>
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b10      	cmp	r3, #16
 8007b96:	d104      	bne.n	8007ba2 <HAL_TIM_PWM_Start+0xf6>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ba0:	e003      	b.n	8007baa <HAL_TIM_PWM_Start+0xfe>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	6839      	ldr	r1, [r7, #0]
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f000 ffae 	bl	8008b14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a35      	ldr	r2, [pc, #212]	@ (8007c94 <HAL_TIM_PWM_Start+0x1e8>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d013      	beq.n	8007bea <HAL_TIM_PWM_Start+0x13e>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a34      	ldr	r2, [pc, #208]	@ (8007c98 <HAL_TIM_PWM_Start+0x1ec>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d00e      	beq.n	8007bea <HAL_TIM_PWM_Start+0x13e>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a32      	ldr	r2, [pc, #200]	@ (8007c9c <HAL_TIM_PWM_Start+0x1f0>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d009      	beq.n	8007bea <HAL_TIM_PWM_Start+0x13e>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a31      	ldr	r2, [pc, #196]	@ (8007ca0 <HAL_TIM_PWM_Start+0x1f4>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d004      	beq.n	8007bea <HAL_TIM_PWM_Start+0x13e>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a2f      	ldr	r2, [pc, #188]	@ (8007ca4 <HAL_TIM_PWM_Start+0x1f8>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d101      	bne.n	8007bee <HAL_TIM_PWM_Start+0x142>
 8007bea:	2301      	movs	r3, #1
 8007bec:	e000      	b.n	8007bf0 <HAL_TIM_PWM_Start+0x144>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d007      	beq.n	8007c04 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a22      	ldr	r2, [pc, #136]	@ (8007c94 <HAL_TIM_PWM_Start+0x1e8>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d01d      	beq.n	8007c4a <HAL_TIM_PWM_Start+0x19e>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c16:	d018      	beq.n	8007c4a <HAL_TIM_PWM_Start+0x19e>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a22      	ldr	r2, [pc, #136]	@ (8007ca8 <HAL_TIM_PWM_Start+0x1fc>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d013      	beq.n	8007c4a <HAL_TIM_PWM_Start+0x19e>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a21      	ldr	r2, [pc, #132]	@ (8007cac <HAL_TIM_PWM_Start+0x200>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d00e      	beq.n	8007c4a <HAL_TIM_PWM_Start+0x19e>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a1f      	ldr	r2, [pc, #124]	@ (8007cb0 <HAL_TIM_PWM_Start+0x204>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d009      	beq.n	8007c4a <HAL_TIM_PWM_Start+0x19e>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a17      	ldr	r2, [pc, #92]	@ (8007c98 <HAL_TIM_PWM_Start+0x1ec>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d004      	beq.n	8007c4a <HAL_TIM_PWM_Start+0x19e>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a15      	ldr	r2, [pc, #84]	@ (8007c9c <HAL_TIM_PWM_Start+0x1f0>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d115      	bne.n	8007c76 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	689a      	ldr	r2, [r3, #8]
 8007c50:	4b18      	ldr	r3, [pc, #96]	@ (8007cb4 <HAL_TIM_PWM_Start+0x208>)
 8007c52:	4013      	ands	r3, r2
 8007c54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2b06      	cmp	r3, #6
 8007c5a:	d015      	beq.n	8007c88 <HAL_TIM_PWM_Start+0x1dc>
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c62:	d011      	beq.n	8007c88 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f042 0201 	orr.w	r2, r2, #1
 8007c72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c74:	e008      	b.n	8007c88 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f042 0201 	orr.w	r2, r2, #1
 8007c84:	601a      	str	r2, [r3, #0]
 8007c86:	e000      	b.n	8007c8a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	40012c00 	.word	0x40012c00
 8007c98:	40013400 	.word	0x40013400
 8007c9c:	40014000 	.word	0x40014000
 8007ca0:	40014400 	.word	0x40014400
 8007ca4:	40014800 	.word	0x40014800
 8007ca8:	40000400 	.word	0x40000400
 8007cac:	40000800 	.word	0x40000800
 8007cb0:	40000c00 	.word	0x40000c00
 8007cb4:	00010007 	.word	0x00010007

08007cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	691b      	ldr	r3, [r3, #16]
 8007cce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d020      	beq.n	8007d1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f003 0302 	and.w	r3, r3, #2
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d01b      	beq.n	8007d1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f06f 0202 	mvn.w	r2, #2
 8007cec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	699b      	ldr	r3, [r3, #24]
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d003      	beq.n	8007d0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fad1 	bl	80082aa <HAL_TIM_IC_CaptureCallback>
 8007d08:	e005      	b.n	8007d16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 fac3 	bl	8008296 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fad4 	bl	80082be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	f003 0304 	and.w	r3, r3, #4
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d020      	beq.n	8007d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f003 0304 	and.w	r3, r3, #4
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d01b      	beq.n	8007d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f06f 0204 	mvn.w	r2, #4
 8007d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	699b      	ldr	r3, [r3, #24]
 8007d46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d003      	beq.n	8007d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 faab 	bl	80082aa <HAL_TIM_IC_CaptureCallback>
 8007d54:	e005      	b.n	8007d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 fa9d 	bl	8008296 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 faae 	bl	80082be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	f003 0308 	and.w	r3, r3, #8
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d020      	beq.n	8007db4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f003 0308 	and.w	r3, r3, #8
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01b      	beq.n	8007db4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f06f 0208 	mvn.w	r2, #8
 8007d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2204      	movs	r2, #4
 8007d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	69db      	ldr	r3, [r3, #28]
 8007d92:	f003 0303 	and.w	r3, r3, #3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 fa85 	bl	80082aa <HAL_TIM_IC_CaptureCallback>
 8007da0:	e005      	b.n	8007dae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fa77 	bl	8008296 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f000 fa88 	bl	80082be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	f003 0310 	and.w	r3, r3, #16
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d020      	beq.n	8007e00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f003 0310 	and.w	r3, r3, #16
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d01b      	beq.n	8007e00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f06f 0210 	mvn.w	r2, #16
 8007dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2208      	movs	r2, #8
 8007dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	69db      	ldr	r3, [r3, #28]
 8007dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d003      	beq.n	8007dee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 fa5f 	bl	80082aa <HAL_TIM_IC_CaptureCallback>
 8007dec:	e005      	b.n	8007dfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 fa51 	bl	8008296 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fa62 	bl	80082be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00c      	beq.n	8007e24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f003 0301 	and.w	r3, r3, #1
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d007      	beq.n	8007e24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f06f 0201 	mvn.w	r2, #1
 8007e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 fa2f 	bl	8008282 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d104      	bne.n	8007e38 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d00c      	beq.n	8007e52 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d007      	beq.n	8007e52 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007e4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 ff19 	bl	8008c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d00c      	beq.n	8007e76 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d007      	beq.n	8007e76 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 ff11 	bl	8008c98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00c      	beq.n	8007e9a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d007      	beq.n	8007e9a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fa1c 	bl	80082d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	f003 0320 	and.w	r3, r3, #32
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d00c      	beq.n	8007ebe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f003 0320 	and.w	r3, r3, #32
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d007      	beq.n	8007ebe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f06f 0220 	mvn.w	r2, #32
 8007eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 fed9 	bl	8008c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ebe:	bf00      	nop
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
	...

08007ec8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b086      	sub	sp, #24
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d101      	bne.n	8007ee6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007ee2:	2302      	movs	r3, #2
 8007ee4:	e0ff      	b.n	80080e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2b14      	cmp	r3, #20
 8007ef2:	f200 80f0 	bhi.w	80080d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8007efc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007efc:	08007f51 	.word	0x08007f51
 8007f00:	080080d7 	.word	0x080080d7
 8007f04:	080080d7 	.word	0x080080d7
 8007f08:	080080d7 	.word	0x080080d7
 8007f0c:	08007f91 	.word	0x08007f91
 8007f10:	080080d7 	.word	0x080080d7
 8007f14:	080080d7 	.word	0x080080d7
 8007f18:	080080d7 	.word	0x080080d7
 8007f1c:	08007fd3 	.word	0x08007fd3
 8007f20:	080080d7 	.word	0x080080d7
 8007f24:	080080d7 	.word	0x080080d7
 8007f28:	080080d7 	.word	0x080080d7
 8007f2c:	08008013 	.word	0x08008013
 8007f30:	080080d7 	.word	0x080080d7
 8007f34:	080080d7 	.word	0x080080d7
 8007f38:	080080d7 	.word	0x080080d7
 8007f3c:	08008055 	.word	0x08008055
 8007f40:	080080d7 	.word	0x080080d7
 8007f44:	080080d7 	.word	0x080080d7
 8007f48:	080080d7 	.word	0x080080d7
 8007f4c:	08008095 	.word	0x08008095
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68b9      	ldr	r1, [r7, #8]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f000 fa6c 	bl	8008434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699a      	ldr	r2, [r3, #24]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f042 0208 	orr.w	r2, r2, #8
 8007f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	699a      	ldr	r2, [r3, #24]
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0204 	bic.w	r2, r2, #4
 8007f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6999      	ldr	r1, [r3, #24]
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	691a      	ldr	r2, [r3, #16]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	430a      	orrs	r2, r1
 8007f8c:	619a      	str	r2, [r3, #24]
      break;
 8007f8e:	e0a5      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68b9      	ldr	r1, [r7, #8]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f000 fadc 	bl	8008554 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	699a      	ldr	r2, [r3, #24]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007faa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	699a      	ldr	r2, [r3, #24]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6999      	ldr	r1, [r3, #24]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	021a      	lsls	r2, r3, #8
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	430a      	orrs	r2, r1
 8007fce:	619a      	str	r2, [r3, #24]
      break;
 8007fd0:	e084      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68b9      	ldr	r1, [r7, #8]
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f000 fb45 	bl	8008668 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	69da      	ldr	r2, [r3, #28]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f042 0208 	orr.w	r2, r2, #8
 8007fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	69da      	ldr	r2, [r3, #28]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0204 	bic.w	r2, r2, #4
 8007ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	69d9      	ldr	r1, [r3, #28]
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	691a      	ldr	r2, [r3, #16]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	430a      	orrs	r2, r1
 800800e:	61da      	str	r2, [r3, #28]
      break;
 8008010:	e064      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68b9      	ldr	r1, [r7, #8]
 8008018:	4618      	mov	r0, r3
 800801a:	f000 fbad 	bl	8008778 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	69da      	ldr	r2, [r3, #28]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800802c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	69da      	ldr	r2, [r3, #28]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800803c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	69d9      	ldr	r1, [r3, #28]
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	021a      	lsls	r2, r3, #8
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	430a      	orrs	r2, r1
 8008050:	61da      	str	r2, [r3, #28]
      break;
 8008052:	e043      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68b9      	ldr	r1, [r7, #8]
 800805a:	4618      	mov	r0, r3
 800805c:	f000 fbf6 	bl	800884c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f042 0208 	orr.w	r2, r2, #8
 800806e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f022 0204 	bic.w	r2, r2, #4
 800807e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	691a      	ldr	r2, [r3, #16]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	430a      	orrs	r2, r1
 8008090:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008092:	e023      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	4618      	mov	r0, r3
 800809c:	f000 fc3a 	bl	8008914 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	691b      	ldr	r3, [r3, #16]
 80080ca:	021a      	lsls	r2, r3, #8
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	430a      	orrs	r2, r1
 80080d2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80080d4:	e002      	b.n	80080dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	75fb      	strb	r3, [r7, #23]
      break;
 80080da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80080e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3718      	adds	r7, #24
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop

080080f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080fa:	2300      	movs	r3, #0
 80080fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008104:	2b01      	cmp	r3, #1
 8008106:	d101      	bne.n	800810c <HAL_TIM_ConfigClockSource+0x1c>
 8008108:	2302      	movs	r3, #2
 800810a:	e0b6      	b.n	800827a <HAL_TIM_ConfigClockSource+0x18a>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2202      	movs	r2, #2
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800812a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800812e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008136:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68ba      	ldr	r2, [r7, #8]
 800813e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008148:	d03e      	beq.n	80081c8 <HAL_TIM_ConfigClockSource+0xd8>
 800814a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800814e:	f200 8087 	bhi.w	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008156:	f000 8086 	beq.w	8008266 <HAL_TIM_ConfigClockSource+0x176>
 800815a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800815e:	d87f      	bhi.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008160:	2b70      	cmp	r3, #112	@ 0x70
 8008162:	d01a      	beq.n	800819a <HAL_TIM_ConfigClockSource+0xaa>
 8008164:	2b70      	cmp	r3, #112	@ 0x70
 8008166:	d87b      	bhi.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008168:	2b60      	cmp	r3, #96	@ 0x60
 800816a:	d050      	beq.n	800820e <HAL_TIM_ConfigClockSource+0x11e>
 800816c:	2b60      	cmp	r3, #96	@ 0x60
 800816e:	d877      	bhi.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008170:	2b50      	cmp	r3, #80	@ 0x50
 8008172:	d03c      	beq.n	80081ee <HAL_TIM_ConfigClockSource+0xfe>
 8008174:	2b50      	cmp	r3, #80	@ 0x50
 8008176:	d873      	bhi.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008178:	2b40      	cmp	r3, #64	@ 0x40
 800817a:	d058      	beq.n	800822e <HAL_TIM_ConfigClockSource+0x13e>
 800817c:	2b40      	cmp	r3, #64	@ 0x40
 800817e:	d86f      	bhi.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008180:	2b30      	cmp	r3, #48	@ 0x30
 8008182:	d064      	beq.n	800824e <HAL_TIM_ConfigClockSource+0x15e>
 8008184:	2b30      	cmp	r3, #48	@ 0x30
 8008186:	d86b      	bhi.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008188:	2b20      	cmp	r3, #32
 800818a:	d060      	beq.n	800824e <HAL_TIM_ConfigClockSource+0x15e>
 800818c:	2b20      	cmp	r3, #32
 800818e:	d867      	bhi.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
 8008190:	2b00      	cmp	r3, #0
 8008192:	d05c      	beq.n	800824e <HAL_TIM_ConfigClockSource+0x15e>
 8008194:	2b10      	cmp	r3, #16
 8008196:	d05a      	beq.n	800824e <HAL_TIM_ConfigClockSource+0x15e>
 8008198:	e062      	b.n	8008260 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081aa:	f000 fc93 	bl	8008ad4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80081bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68ba      	ldr	r2, [r7, #8]
 80081c4:	609a      	str	r2, [r3, #8]
      break;
 80081c6:	e04f      	b.n	8008268 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80081d8:	f000 fc7c 	bl	8008ad4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	689a      	ldr	r2, [r3, #8]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80081ea:	609a      	str	r2, [r3, #8]
      break;
 80081ec:	e03c      	b.n	8008268 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081fa:	461a      	mov	r2, r3
 80081fc:	f000 fbf0 	bl	80089e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2150      	movs	r1, #80	@ 0x50
 8008206:	4618      	mov	r0, r3
 8008208:	f000 fc49 	bl	8008a9e <TIM_ITRx_SetConfig>
      break;
 800820c:	e02c      	b.n	8008268 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800821a:	461a      	mov	r2, r3
 800821c:	f000 fc0f 	bl	8008a3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2160      	movs	r1, #96	@ 0x60
 8008226:	4618      	mov	r0, r3
 8008228:	f000 fc39 	bl	8008a9e <TIM_ITRx_SetConfig>
      break;
 800822c:	e01c      	b.n	8008268 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800823a:	461a      	mov	r2, r3
 800823c:	f000 fbd0 	bl	80089e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2140      	movs	r1, #64	@ 0x40
 8008246:	4618      	mov	r0, r3
 8008248:	f000 fc29 	bl	8008a9e <TIM_ITRx_SetConfig>
      break;
 800824c:	e00c      	b.n	8008268 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4619      	mov	r1, r3
 8008258:	4610      	mov	r0, r2
 800825a:	f000 fc20 	bl	8008a9e <TIM_ITRx_SetConfig>
      break;
 800825e:	e003      	b.n	8008268 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	73fb      	strb	r3, [r7, #15]
      break;
 8008264:	e000      	b.n	8008268 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008266:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008278:	7bfb      	ldrb	r3, [r7, #15]
}
 800827a:	4618      	mov	r0, r3
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008282:	b480      	push	{r7}
 8008284:	b083      	sub	sp, #12
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800828a:	bf00      	nop
 800828c:	370c      	adds	r7, #12
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008296:	b480      	push	{r7}
 8008298:	b083      	sub	sp, #12
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800829e:	bf00      	nop
 80082a0:	370c      	adds	r7, #12
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr

080082aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082aa:	b480      	push	{r7}
 80082ac:	b083      	sub	sp, #12
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082b2:	bf00      	nop
 80082b4:	370c      	adds	r7, #12
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr

080082be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082be:	b480      	push	{r7}
 80082c0:	b083      	sub	sp, #12
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082c6:	bf00      	nop
 80082c8:	370c      	adds	r7, #12
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082d2:	b480      	push	{r7}
 80082d4:	b083      	sub	sp, #12
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082da:	bf00      	nop
 80082dc:	370c      	adds	r7, #12
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr
	...

080082e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4a46      	ldr	r2, [pc, #280]	@ (8008414 <TIM_Base_SetConfig+0x12c>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d013      	beq.n	8008328 <TIM_Base_SetConfig+0x40>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008306:	d00f      	beq.n	8008328 <TIM_Base_SetConfig+0x40>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4a43      	ldr	r2, [pc, #268]	@ (8008418 <TIM_Base_SetConfig+0x130>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d00b      	beq.n	8008328 <TIM_Base_SetConfig+0x40>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	4a42      	ldr	r2, [pc, #264]	@ (800841c <TIM_Base_SetConfig+0x134>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d007      	beq.n	8008328 <TIM_Base_SetConfig+0x40>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a41      	ldr	r2, [pc, #260]	@ (8008420 <TIM_Base_SetConfig+0x138>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d003      	beq.n	8008328 <TIM_Base_SetConfig+0x40>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	4a40      	ldr	r2, [pc, #256]	@ (8008424 <TIM_Base_SetConfig+0x13c>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d108      	bne.n	800833a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800832e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	4313      	orrs	r3, r2
 8008338:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	4a35      	ldr	r2, [pc, #212]	@ (8008414 <TIM_Base_SetConfig+0x12c>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d01f      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008348:	d01b      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a32      	ldr	r2, [pc, #200]	@ (8008418 <TIM_Base_SetConfig+0x130>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d017      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	4a31      	ldr	r2, [pc, #196]	@ (800841c <TIM_Base_SetConfig+0x134>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d013      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a30      	ldr	r2, [pc, #192]	@ (8008420 <TIM_Base_SetConfig+0x138>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d00f      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a2f      	ldr	r2, [pc, #188]	@ (8008424 <TIM_Base_SetConfig+0x13c>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d00b      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4a2e      	ldr	r2, [pc, #184]	@ (8008428 <TIM_Base_SetConfig+0x140>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d007      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a2d      	ldr	r2, [pc, #180]	@ (800842c <TIM_Base_SetConfig+0x144>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d003      	beq.n	8008382 <TIM_Base_SetConfig+0x9a>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4a2c      	ldr	r2, [pc, #176]	@ (8008430 <TIM_Base_SetConfig+0x148>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d108      	bne.n	8008394 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	68db      	ldr	r3, [r3, #12]
 800838e:	68fa      	ldr	r2, [r7, #12]
 8008390:	4313      	orrs	r3, r2
 8008392:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	695b      	ldr	r3, [r3, #20]
 800839e:	4313      	orrs	r3, r2
 80083a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	689a      	ldr	r2, [r3, #8]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4a16      	ldr	r2, [pc, #88]	@ (8008414 <TIM_Base_SetConfig+0x12c>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d00f      	beq.n	80083e0 <TIM_Base_SetConfig+0xf8>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a18      	ldr	r2, [pc, #96]	@ (8008424 <TIM_Base_SetConfig+0x13c>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d00b      	beq.n	80083e0 <TIM_Base_SetConfig+0xf8>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a17      	ldr	r2, [pc, #92]	@ (8008428 <TIM_Base_SetConfig+0x140>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d007      	beq.n	80083e0 <TIM_Base_SetConfig+0xf8>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a16      	ldr	r2, [pc, #88]	@ (800842c <TIM_Base_SetConfig+0x144>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d003      	beq.n	80083e0 <TIM_Base_SetConfig+0xf8>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	4a15      	ldr	r2, [pc, #84]	@ (8008430 <TIM_Base_SetConfig+0x148>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d103      	bne.n	80083e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	691a      	ldr	r2, [r3, #16]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2201      	movs	r2, #1
 80083ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	691b      	ldr	r3, [r3, #16]
 80083f2:	f003 0301 	and.w	r3, r3, #1
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d105      	bne.n	8008406 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	f023 0201 	bic.w	r2, r3, #1
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	611a      	str	r2, [r3, #16]
  }
}
 8008406:	bf00      	nop
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	40012c00 	.word	0x40012c00
 8008418:	40000400 	.word	0x40000400
 800841c:	40000800 	.word	0x40000800
 8008420:	40000c00 	.word	0x40000c00
 8008424:	40013400 	.word	0x40013400
 8008428:	40014000 	.word	0x40014000
 800842c:	40014400 	.word	0x40014400
 8008430:	40014800 	.word	0x40014800

08008434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008434:	b480      	push	{r7}
 8008436:	b087      	sub	sp, #28
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
 8008442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a1b      	ldr	r3, [r3, #32]
 8008448:	f023 0201 	bic.w	r2, r3, #1
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f023 0303 	bic.w	r3, r3, #3
 800846e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	4313      	orrs	r3, r2
 8008478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f023 0302 	bic.w	r3, r3, #2
 8008480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	697a      	ldr	r2, [r7, #20]
 8008488:	4313      	orrs	r3, r2
 800848a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a2c      	ldr	r2, [pc, #176]	@ (8008540 <TIM_OC1_SetConfig+0x10c>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d00f      	beq.n	80084b4 <TIM_OC1_SetConfig+0x80>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a2b      	ldr	r2, [pc, #172]	@ (8008544 <TIM_OC1_SetConfig+0x110>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d00b      	beq.n	80084b4 <TIM_OC1_SetConfig+0x80>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4a2a      	ldr	r2, [pc, #168]	@ (8008548 <TIM_OC1_SetConfig+0x114>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d007      	beq.n	80084b4 <TIM_OC1_SetConfig+0x80>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	4a29      	ldr	r2, [pc, #164]	@ (800854c <TIM_OC1_SetConfig+0x118>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d003      	beq.n	80084b4 <TIM_OC1_SetConfig+0x80>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	4a28      	ldr	r2, [pc, #160]	@ (8008550 <TIM_OC1_SetConfig+0x11c>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d10c      	bne.n	80084ce <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	f023 0308 	bic.w	r3, r3, #8
 80084ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	697a      	ldr	r2, [r7, #20]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	f023 0304 	bic.w	r3, r3, #4
 80084cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008540 <TIM_OC1_SetConfig+0x10c>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d00f      	beq.n	80084f6 <TIM_OC1_SetConfig+0xc2>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4a1a      	ldr	r2, [pc, #104]	@ (8008544 <TIM_OC1_SetConfig+0x110>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d00b      	beq.n	80084f6 <TIM_OC1_SetConfig+0xc2>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4a19      	ldr	r2, [pc, #100]	@ (8008548 <TIM_OC1_SetConfig+0x114>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d007      	beq.n	80084f6 <TIM_OC1_SetConfig+0xc2>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a18      	ldr	r2, [pc, #96]	@ (800854c <TIM_OC1_SetConfig+0x118>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d003      	beq.n	80084f6 <TIM_OC1_SetConfig+0xc2>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4a17      	ldr	r2, [pc, #92]	@ (8008550 <TIM_OC1_SetConfig+0x11c>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d111      	bne.n	800851a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008504:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	695b      	ldr	r3, [r3, #20]
 800850a:	693a      	ldr	r2, [r7, #16]
 800850c:	4313      	orrs	r3, r2
 800850e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	699b      	ldr	r3, [r3, #24]
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	4313      	orrs	r3, r2
 8008518:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	697a      	ldr	r2, [r7, #20]
 8008532:	621a      	str	r2, [r3, #32]
}
 8008534:	bf00      	nop
 8008536:	371c      	adds	r7, #28
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	40012c00 	.word	0x40012c00
 8008544:	40013400 	.word	0x40013400
 8008548:	40014000 	.word	0x40014000
 800854c:	40014400 	.word	0x40014400
 8008550:	40014800 	.word	0x40014800

08008554 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008554:	b480      	push	{r7}
 8008556:	b087      	sub	sp, #28
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6a1b      	ldr	r3, [r3, #32]
 8008562:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6a1b      	ldr	r3, [r3, #32]
 8008568:	f023 0210 	bic.w	r2, r3, #16
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800858e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	021b      	lsls	r3, r3, #8
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	4313      	orrs	r3, r2
 800859a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	f023 0320 	bic.w	r3, r3, #32
 80085a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	011b      	lsls	r3, r3, #4
 80085aa:	697a      	ldr	r2, [r7, #20]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	4a28      	ldr	r2, [pc, #160]	@ (8008654 <TIM_OC2_SetConfig+0x100>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d003      	beq.n	80085c0 <TIM_OC2_SetConfig+0x6c>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	4a27      	ldr	r2, [pc, #156]	@ (8008658 <TIM_OC2_SetConfig+0x104>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d10d      	bne.n	80085dc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	68db      	ldr	r3, [r3, #12]
 80085cc:	011b      	lsls	r3, r3, #4
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	4a1d      	ldr	r2, [pc, #116]	@ (8008654 <TIM_OC2_SetConfig+0x100>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d00f      	beq.n	8008604 <TIM_OC2_SetConfig+0xb0>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	4a1c      	ldr	r2, [pc, #112]	@ (8008658 <TIM_OC2_SetConfig+0x104>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d00b      	beq.n	8008604 <TIM_OC2_SetConfig+0xb0>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	4a1b      	ldr	r2, [pc, #108]	@ (800865c <TIM_OC2_SetConfig+0x108>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d007      	beq.n	8008604 <TIM_OC2_SetConfig+0xb0>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a1a      	ldr	r2, [pc, #104]	@ (8008660 <TIM_OC2_SetConfig+0x10c>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d003      	beq.n	8008604 <TIM_OC2_SetConfig+0xb0>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	4a19      	ldr	r2, [pc, #100]	@ (8008664 <TIM_OC2_SetConfig+0x110>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d113      	bne.n	800862c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800860a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	695b      	ldr	r3, [r3, #20]
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	693a      	ldr	r2, [r7, #16]
 800861c:	4313      	orrs	r3, r2
 800861e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	699b      	ldr	r3, [r3, #24]
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	693a      	ldr	r2, [r7, #16]
 8008628:	4313      	orrs	r3, r2
 800862a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	693a      	ldr	r2, [r7, #16]
 8008630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	685a      	ldr	r2, [r3, #4]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	621a      	str	r2, [r3, #32]
}
 8008646:	bf00      	nop
 8008648:	371c      	adds	r7, #28
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	40012c00 	.word	0x40012c00
 8008658:	40013400 	.word	0x40013400
 800865c:	40014000 	.word	0x40014000
 8008660:	40014400 	.word	0x40014400
 8008664:	40014800 	.word	0x40014800

08008668 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008668:	b480      	push	{r7}
 800866a:	b087      	sub	sp, #28
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a1b      	ldr	r3, [r3, #32]
 8008676:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6a1b      	ldr	r3, [r3, #32]
 800867c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	69db      	ldr	r3, [r3, #28]
 800868e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800869a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f023 0303 	bic.w	r3, r3, #3
 80086a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80086b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	021b      	lsls	r3, r3, #8
 80086bc:	697a      	ldr	r2, [r7, #20]
 80086be:	4313      	orrs	r3, r2
 80086c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	4a27      	ldr	r2, [pc, #156]	@ (8008764 <TIM_OC3_SetConfig+0xfc>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d003      	beq.n	80086d2 <TIM_OC3_SetConfig+0x6a>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a26      	ldr	r2, [pc, #152]	@ (8008768 <TIM_OC3_SetConfig+0x100>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d10d      	bne.n	80086ee <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80086d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	021b      	lsls	r3, r3, #8
 80086e0:	697a      	ldr	r2, [r7, #20]
 80086e2:	4313      	orrs	r3, r2
 80086e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	4a1c      	ldr	r2, [pc, #112]	@ (8008764 <TIM_OC3_SetConfig+0xfc>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d00f      	beq.n	8008716 <TIM_OC3_SetConfig+0xae>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	4a1b      	ldr	r2, [pc, #108]	@ (8008768 <TIM_OC3_SetConfig+0x100>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d00b      	beq.n	8008716 <TIM_OC3_SetConfig+0xae>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	4a1a      	ldr	r2, [pc, #104]	@ (800876c <TIM_OC3_SetConfig+0x104>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d007      	beq.n	8008716 <TIM_OC3_SetConfig+0xae>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	4a19      	ldr	r2, [pc, #100]	@ (8008770 <TIM_OC3_SetConfig+0x108>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d003      	beq.n	8008716 <TIM_OC3_SetConfig+0xae>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	4a18      	ldr	r2, [pc, #96]	@ (8008774 <TIM_OC3_SetConfig+0x10c>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d113      	bne.n	800873e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800871c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008724:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	695b      	ldr	r3, [r3, #20]
 800872a:	011b      	lsls	r3, r3, #4
 800872c:	693a      	ldr	r2, [r7, #16]
 800872e:	4313      	orrs	r3, r2
 8008730:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	699b      	ldr	r3, [r3, #24]
 8008736:	011b      	lsls	r3, r3, #4
 8008738:	693a      	ldr	r2, [r7, #16]
 800873a:	4313      	orrs	r3, r2
 800873c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	693a      	ldr	r2, [r7, #16]
 8008742:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	685a      	ldr	r2, [r3, #4]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	697a      	ldr	r2, [r7, #20]
 8008756:	621a      	str	r2, [r3, #32]
}
 8008758:	bf00      	nop
 800875a:	371c      	adds	r7, #28
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr
 8008764:	40012c00 	.word	0x40012c00
 8008768:	40013400 	.word	0x40013400
 800876c:	40014000 	.word	0x40014000
 8008770:	40014400 	.word	0x40014400
 8008774:	40014800 	.word	0x40014800

08008778 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008778:	b480      	push	{r7}
 800877a:	b087      	sub	sp, #28
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a1b      	ldr	r3, [r3, #32]
 8008786:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a1b      	ldr	r3, [r3, #32]
 800878c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	69db      	ldr	r3, [r3, #28]
 800879e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80087a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	021b      	lsls	r3, r3, #8
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	4313      	orrs	r3, r2
 80087be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80087c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	689b      	ldr	r3, [r3, #8]
 80087cc:	031b      	lsls	r3, r3, #12
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4a18      	ldr	r2, [pc, #96]	@ (8008838 <TIM_OC4_SetConfig+0xc0>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d00f      	beq.n	80087fc <TIM_OC4_SetConfig+0x84>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	4a17      	ldr	r2, [pc, #92]	@ (800883c <TIM_OC4_SetConfig+0xc4>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d00b      	beq.n	80087fc <TIM_OC4_SetConfig+0x84>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	4a16      	ldr	r2, [pc, #88]	@ (8008840 <TIM_OC4_SetConfig+0xc8>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d007      	beq.n	80087fc <TIM_OC4_SetConfig+0x84>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4a15      	ldr	r2, [pc, #84]	@ (8008844 <TIM_OC4_SetConfig+0xcc>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d003      	beq.n	80087fc <TIM_OC4_SetConfig+0x84>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	4a14      	ldr	r2, [pc, #80]	@ (8008848 <TIM_OC4_SetConfig+0xd0>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d109      	bne.n	8008810 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008802:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	695b      	ldr	r3, [r3, #20]
 8008808:	019b      	lsls	r3, r3, #6
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	4313      	orrs	r3, r2
 800880e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	697a      	ldr	r2, [r7, #20]
 8008814:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	685a      	ldr	r2, [r3, #4]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	621a      	str	r2, [r3, #32]
}
 800882a:	bf00      	nop
 800882c:	371c      	adds	r7, #28
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr
 8008836:	bf00      	nop
 8008838:	40012c00 	.word	0x40012c00
 800883c:	40013400 	.word	0x40013400
 8008840:	40014000 	.word	0x40014000
 8008844:	40014400 	.word	0x40014400
 8008848:	40014800 	.word	0x40014800

0800884c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800884c:	b480      	push	{r7}
 800884e:	b087      	sub	sp, #28
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a1b      	ldr	r3, [r3, #32]
 800885a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6a1b      	ldr	r3, [r3, #32]
 8008860:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800887a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800887e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	4313      	orrs	r3, r2
 8008888:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008890:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	041b      	lsls	r3, r3, #16
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	4313      	orrs	r3, r2
 800889c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	4a17      	ldr	r2, [pc, #92]	@ (8008900 <TIM_OC5_SetConfig+0xb4>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d00f      	beq.n	80088c6 <TIM_OC5_SetConfig+0x7a>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	4a16      	ldr	r2, [pc, #88]	@ (8008904 <TIM_OC5_SetConfig+0xb8>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d00b      	beq.n	80088c6 <TIM_OC5_SetConfig+0x7a>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	4a15      	ldr	r2, [pc, #84]	@ (8008908 <TIM_OC5_SetConfig+0xbc>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d007      	beq.n	80088c6 <TIM_OC5_SetConfig+0x7a>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	4a14      	ldr	r2, [pc, #80]	@ (800890c <TIM_OC5_SetConfig+0xc0>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d003      	beq.n	80088c6 <TIM_OC5_SetConfig+0x7a>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a13      	ldr	r2, [pc, #76]	@ (8008910 <TIM_OC5_SetConfig+0xc4>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d109      	bne.n	80088da <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	695b      	ldr	r3, [r3, #20]
 80088d2:	021b      	lsls	r3, r3, #8
 80088d4:	697a      	ldr	r2, [r7, #20]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	697a      	ldr	r2, [r7, #20]
 80088de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	685a      	ldr	r2, [r3, #4]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	621a      	str	r2, [r3, #32]
}
 80088f4:	bf00      	nop
 80088f6:	371c      	adds	r7, #28
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr
 8008900:	40012c00 	.word	0x40012c00
 8008904:	40013400 	.word	0x40013400
 8008908:	40014000 	.word	0x40014000
 800890c:	40014400 	.word	0x40014400
 8008910:	40014800 	.word	0x40014800

08008914 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008914:	b480      	push	{r7}
 8008916:	b087      	sub	sp, #28
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6a1b      	ldr	r3, [r3, #32]
 8008922:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a1b      	ldr	r3, [r3, #32]
 8008928:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800893a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008942:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	021b      	lsls	r3, r3, #8
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	4313      	orrs	r3, r2
 8008952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800895a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	051b      	lsls	r3, r3, #20
 8008962:	693a      	ldr	r2, [r7, #16]
 8008964:	4313      	orrs	r3, r2
 8008966:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a18      	ldr	r2, [pc, #96]	@ (80089cc <TIM_OC6_SetConfig+0xb8>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d00f      	beq.n	8008990 <TIM_OC6_SetConfig+0x7c>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a17      	ldr	r2, [pc, #92]	@ (80089d0 <TIM_OC6_SetConfig+0xbc>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d00b      	beq.n	8008990 <TIM_OC6_SetConfig+0x7c>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a16      	ldr	r2, [pc, #88]	@ (80089d4 <TIM_OC6_SetConfig+0xc0>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d007      	beq.n	8008990 <TIM_OC6_SetConfig+0x7c>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a15      	ldr	r2, [pc, #84]	@ (80089d8 <TIM_OC6_SetConfig+0xc4>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d003      	beq.n	8008990 <TIM_OC6_SetConfig+0x7c>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4a14      	ldr	r2, [pc, #80]	@ (80089dc <TIM_OC6_SetConfig+0xc8>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d109      	bne.n	80089a4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008996:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	695b      	ldr	r3, [r3, #20]
 800899c:	029b      	lsls	r3, r3, #10
 800899e:	697a      	ldr	r2, [r7, #20]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	697a      	ldr	r2, [r7, #20]
 80089a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	68fa      	ldr	r2, [r7, #12]
 80089ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	685a      	ldr	r2, [r3, #4]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	693a      	ldr	r2, [r7, #16]
 80089bc:	621a      	str	r2, [r3, #32]
}
 80089be:	bf00      	nop
 80089c0:	371c      	adds	r7, #28
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	40012c00 	.word	0x40012c00
 80089d0:	40013400 	.word	0x40013400
 80089d4:	40014000 	.word	0x40014000
 80089d8:	40014400 	.word	0x40014400
 80089dc:	40014800 	.word	0x40014800

080089e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b087      	sub	sp, #28
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6a1b      	ldr	r3, [r3, #32]
 80089f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6a1b      	ldr	r3, [r3, #32]
 80089f6:	f023 0201 	bic.w	r2, r3, #1
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	699b      	ldr	r3, [r3, #24]
 8008a02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	011b      	lsls	r3, r3, #4
 8008a10:	693a      	ldr	r2, [r7, #16]
 8008a12:	4313      	orrs	r3, r2
 8008a14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	f023 030a 	bic.w	r3, r3, #10
 8008a1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a1e:	697a      	ldr	r2, [r7, #20]
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	4313      	orrs	r3, r2
 8008a24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	693a      	ldr	r2, [r7, #16]
 8008a2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	697a      	ldr	r2, [r7, #20]
 8008a30:	621a      	str	r2, [r3, #32]
}
 8008a32:	bf00      	nop
 8008a34:	371c      	adds	r7, #28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a3e:	b480      	push	{r7}
 8008a40:	b087      	sub	sp, #28
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	60f8      	str	r0, [r7, #12]
 8008a46:	60b9      	str	r1, [r7, #8]
 8008a48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6a1b      	ldr	r3, [r3, #32]
 8008a4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6a1b      	ldr	r3, [r3, #32]
 8008a54:	f023 0210 	bic.w	r2, r3, #16
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	699b      	ldr	r3, [r3, #24]
 8008a60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008a68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	031b      	lsls	r3, r3, #12
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	4313      	orrs	r3, r2
 8008a72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008a7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	011b      	lsls	r3, r3, #4
 8008a80:	697a      	ldr	r2, [r7, #20]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	693a      	ldr	r2, [r7, #16]
 8008a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	697a      	ldr	r2, [r7, #20]
 8008a90:	621a      	str	r2, [r3, #32]
}
 8008a92:	bf00      	nop
 8008a94:	371c      	adds	r7, #28
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr

08008a9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a9e:	b480      	push	{r7}
 8008aa0:	b085      	sub	sp, #20
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
 8008aa6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	689b      	ldr	r3, [r3, #8]
 8008aac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ab4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ab6:	683a      	ldr	r2, [r7, #0]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	4313      	orrs	r3, r2
 8008abc:	f043 0307 	orr.w	r3, r3, #7
 8008ac0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	609a      	str	r2, [r3, #8]
}
 8008ac8:	bf00      	nop
 8008aca:	3714      	adds	r7, #20
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b087      	sub	sp, #28
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	60b9      	str	r1, [r7, #8]
 8008ade:	607a      	str	r2, [r7, #4]
 8008ae0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008aee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	021a      	lsls	r2, r3, #8
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	431a      	orrs	r2, r3
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	697a      	ldr	r2, [r7, #20]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	697a      	ldr	r2, [r7, #20]
 8008b06:	609a      	str	r2, [r3, #8]
}
 8008b08:	bf00      	nop
 8008b0a:	371c      	adds	r7, #28
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b087      	sub	sp, #28
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	f003 031f 	and.w	r3, r3, #31
 8008b26:	2201      	movs	r2, #1
 8008b28:	fa02 f303 	lsl.w	r3, r2, r3
 8008b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	6a1a      	ldr	r2, [r3, #32]
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	43db      	mvns	r3, r3
 8008b36:	401a      	ands	r2, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6a1a      	ldr	r2, [r3, #32]
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	f003 031f 	and.w	r3, r3, #31
 8008b46:	6879      	ldr	r1, [r7, #4]
 8008b48:	fa01 f303 	lsl.w	r3, r1, r3
 8008b4c:	431a      	orrs	r2, r3
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	621a      	str	r2, [r3, #32]
}
 8008b52:	bf00      	nop
 8008b54:	371c      	adds	r7, #28
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr
	...

08008b60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d101      	bne.n	8008b78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b74:	2302      	movs	r3, #2
 8008b76:	e068      	b.n	8008c4a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2202      	movs	r2, #2
 8008b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	685b      	ldr	r3, [r3, #4]
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a2e      	ldr	r2, [pc, #184]	@ (8008c58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d004      	beq.n	8008bac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a2d      	ldr	r2, [pc, #180]	@ (8008c5c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d108      	bne.n	8008bbe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008bb2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	68fa      	ldr	r2, [r7, #12]
 8008bd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8008c58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d01d      	beq.n	8008c1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bea:	d018      	beq.n	8008c1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8008c60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d013      	beq.n	8008c1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8008c64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d00e      	beq.n	8008c1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a18      	ldr	r2, [pc, #96]	@ (8008c68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d009      	beq.n	8008c1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a13      	ldr	r2, [pc, #76]	@ (8008c5c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d004      	beq.n	8008c1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a14      	ldr	r2, [pc, #80]	@ (8008c6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d10c      	bne.n	8008c38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	689b      	ldr	r3, [r3, #8]
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68ba      	ldr	r2, [r7, #8]
 8008c36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c48:	2300      	movs	r3, #0
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3714      	adds	r7, #20
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr
 8008c56:	bf00      	nop
 8008c58:	40012c00 	.word	0x40012c00
 8008c5c:	40013400 	.word	0x40013400
 8008c60:	40000400 	.word	0x40000400
 8008c64:	40000800 	.word	0x40000800
 8008c68:	40000c00 	.word	0x40000c00
 8008c6c:	40014000 	.word	0x40014000

08008c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c78:	bf00      	nop
 8008c7a:	370c      	adds	r7, #12
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b083      	sub	sp, #12
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c8c:	bf00      	nop
 8008c8e:	370c      	adds	r7, #12
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr

08008c98 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008ca0:	bf00      	nop
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b082      	sub	sp, #8
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d101      	bne.n	8008cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e042      	b.n	8008d44 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d106      	bne.n	8008cd6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f7fa fc93 	bl	80035fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2224      	movs	r2, #36	@ 0x24
 8008cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f022 0201 	bic.w	r2, r2, #1
 8008cec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d002      	beq.n	8008cfc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 fbb2 	bl	8009460 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 f8b3 	bl	8008e68 <UART_SetConfig>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d101      	bne.n	8008d0c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e01b      	b.n	8008d44 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	685a      	ldr	r2, [r3, #4]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	689a      	ldr	r2, [r3, #8]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f042 0201 	orr.w	r2, r2, #1
 8008d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 fc31 	bl	80095a4 <UART_CheckIdleState>
 8008d42:	4603      	mov	r3, r0
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b08a      	sub	sp, #40	@ 0x28
 8008d50:	af02      	add	r7, sp, #8
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	603b      	str	r3, [r7, #0]
 8008d58:	4613      	mov	r3, r2
 8008d5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d62:	2b20      	cmp	r3, #32
 8008d64:	d17b      	bne.n	8008e5e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d002      	beq.n	8008d72 <HAL_UART_Transmit+0x26>
 8008d6c:	88fb      	ldrh	r3, [r7, #6]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d101      	bne.n	8008d76 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e074      	b.n	8008e60 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2221      	movs	r2, #33	@ 0x21
 8008d82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d86:	f7fb f865 	bl	8003e54 <HAL_GetTick>
 8008d8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	88fa      	ldrh	r2, [r7, #6]
 8008d90:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	88fa      	ldrh	r2, [r7, #6]
 8008d98:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008da4:	d108      	bne.n	8008db8 <HAL_UART_Transmit+0x6c>
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d104      	bne.n	8008db8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008dae:	2300      	movs	r3, #0
 8008db0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	61bb      	str	r3, [r7, #24]
 8008db6:	e003      	b.n	8008dc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008dc0:	e030      	b.n	8008e24 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	9300      	str	r3, [sp, #0]
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	2180      	movs	r1, #128	@ 0x80
 8008dcc:	68f8      	ldr	r0, [r7, #12]
 8008dce:	f000 fc93 	bl	80096f8 <UART_WaitOnFlagUntilTimeout>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d005      	beq.n	8008de4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2220      	movs	r2, #32
 8008ddc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008de0:	2303      	movs	r3, #3
 8008de2:	e03d      	b.n	8008e60 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d10b      	bne.n	8008e02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008dea:	69bb      	ldr	r3, [r7, #24]
 8008dec:	881a      	ldrh	r2, [r3, #0]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008df6:	b292      	uxth	r2, r2
 8008df8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	3302      	adds	r3, #2
 8008dfe:	61bb      	str	r3, [r7, #24]
 8008e00:	e007      	b.n	8008e12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e02:	69fb      	ldr	r3, [r7, #28]
 8008e04:	781a      	ldrb	r2, [r3, #0]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	3b01      	subs	r3, #1
 8008e1c:	b29a      	uxth	r2, r3
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d1c8      	bne.n	8008dc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	9300      	str	r3, [sp, #0]
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	2200      	movs	r2, #0
 8008e38:	2140      	movs	r1, #64	@ 0x40
 8008e3a:	68f8      	ldr	r0, [r7, #12]
 8008e3c:	f000 fc5c 	bl	80096f8 <UART_WaitOnFlagUntilTimeout>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d005      	beq.n	8008e52 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2220      	movs	r2, #32
 8008e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008e4e:	2303      	movs	r3, #3
 8008e50:	e006      	b.n	8008e60 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2220      	movs	r2, #32
 8008e56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	e000      	b.n	8008e60 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008e5e:	2302      	movs	r3, #2
  }
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3720      	adds	r7, #32
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e6c:	b08c      	sub	sp, #48	@ 0x30
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e72:	2300      	movs	r3, #0
 8008e74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	689a      	ldr	r2, [r3, #8]
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	691b      	ldr	r3, [r3, #16]
 8008e80:	431a      	orrs	r2, r3
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	695b      	ldr	r3, [r3, #20]
 8008e86:	431a      	orrs	r2, r3
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	69db      	ldr	r3, [r3, #28]
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681a      	ldr	r2, [r3, #0]
 8008e96:	4baa      	ldr	r3, [pc, #680]	@ (8009140 <UART_SetConfig+0x2d8>)
 8008e98:	4013      	ands	r3, r2
 8008e9a:	697a      	ldr	r2, [r7, #20]
 8008e9c:	6812      	ldr	r2, [r2, #0]
 8008e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ea0:	430b      	orrs	r3, r1
 8008ea2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	685b      	ldr	r3, [r3, #4]
 8008eaa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	68da      	ldr	r2, [r3, #12]
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	430a      	orrs	r2, r1
 8008eb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	699b      	ldr	r3, [r3, #24]
 8008ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a9f      	ldr	r2, [pc, #636]	@ (8009144 <UART_SetConfig+0x2dc>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d004      	beq.n	8008ed4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008ede:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008ee2:	697a      	ldr	r2, [r7, #20]
 8008ee4:	6812      	ldr	r2, [r2, #0]
 8008ee6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ee8:	430b      	orrs	r3, r1
 8008eea:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef2:	f023 010f 	bic.w	r1, r3, #15
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	430a      	orrs	r2, r1
 8008f00:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a90      	ldr	r2, [pc, #576]	@ (8009148 <UART_SetConfig+0x2e0>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d125      	bne.n	8008f58 <UART_SetConfig+0xf0>
 8008f0c:	4b8f      	ldr	r3, [pc, #572]	@ (800914c <UART_SetConfig+0x2e4>)
 8008f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f12:	f003 0303 	and.w	r3, r3, #3
 8008f16:	2b03      	cmp	r3, #3
 8008f18:	d81a      	bhi.n	8008f50 <UART_SetConfig+0xe8>
 8008f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f20 <UART_SetConfig+0xb8>)
 8008f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f20:	08008f31 	.word	0x08008f31
 8008f24:	08008f41 	.word	0x08008f41
 8008f28:	08008f39 	.word	0x08008f39
 8008f2c:	08008f49 	.word	0x08008f49
 8008f30:	2301      	movs	r3, #1
 8008f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f36:	e116      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008f38:	2302      	movs	r3, #2
 8008f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f3e:	e112      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008f40:	2304      	movs	r3, #4
 8008f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f46:	e10e      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008f48:	2308      	movs	r3, #8
 8008f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f4e:	e10a      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008f50:	2310      	movs	r3, #16
 8008f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f56:	e106      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a7c      	ldr	r2, [pc, #496]	@ (8009150 <UART_SetConfig+0x2e8>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d138      	bne.n	8008fd4 <UART_SetConfig+0x16c>
 8008f62:	4b7a      	ldr	r3, [pc, #488]	@ (800914c <UART_SetConfig+0x2e4>)
 8008f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f68:	f003 030c 	and.w	r3, r3, #12
 8008f6c:	2b0c      	cmp	r3, #12
 8008f6e:	d82d      	bhi.n	8008fcc <UART_SetConfig+0x164>
 8008f70:	a201      	add	r2, pc, #4	@ (adr r2, 8008f78 <UART_SetConfig+0x110>)
 8008f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f76:	bf00      	nop
 8008f78:	08008fad 	.word	0x08008fad
 8008f7c:	08008fcd 	.word	0x08008fcd
 8008f80:	08008fcd 	.word	0x08008fcd
 8008f84:	08008fcd 	.word	0x08008fcd
 8008f88:	08008fbd 	.word	0x08008fbd
 8008f8c:	08008fcd 	.word	0x08008fcd
 8008f90:	08008fcd 	.word	0x08008fcd
 8008f94:	08008fcd 	.word	0x08008fcd
 8008f98:	08008fb5 	.word	0x08008fb5
 8008f9c:	08008fcd 	.word	0x08008fcd
 8008fa0:	08008fcd 	.word	0x08008fcd
 8008fa4:	08008fcd 	.word	0x08008fcd
 8008fa8:	08008fc5 	.word	0x08008fc5
 8008fac:	2300      	movs	r3, #0
 8008fae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fb2:	e0d8      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008fb4:	2302      	movs	r3, #2
 8008fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fba:	e0d4      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008fbc:	2304      	movs	r3, #4
 8008fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fc2:	e0d0      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008fc4:	2308      	movs	r3, #8
 8008fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fca:	e0cc      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008fcc:	2310      	movs	r3, #16
 8008fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fd2:	e0c8      	b.n	8009166 <UART_SetConfig+0x2fe>
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a5e      	ldr	r2, [pc, #376]	@ (8009154 <UART_SetConfig+0x2ec>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d125      	bne.n	800902a <UART_SetConfig+0x1c2>
 8008fde:	4b5b      	ldr	r3, [pc, #364]	@ (800914c <UART_SetConfig+0x2e4>)
 8008fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fe4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008fe8:	2b30      	cmp	r3, #48	@ 0x30
 8008fea:	d016      	beq.n	800901a <UART_SetConfig+0x1b2>
 8008fec:	2b30      	cmp	r3, #48	@ 0x30
 8008fee:	d818      	bhi.n	8009022 <UART_SetConfig+0x1ba>
 8008ff0:	2b20      	cmp	r3, #32
 8008ff2:	d00a      	beq.n	800900a <UART_SetConfig+0x1a2>
 8008ff4:	2b20      	cmp	r3, #32
 8008ff6:	d814      	bhi.n	8009022 <UART_SetConfig+0x1ba>
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d002      	beq.n	8009002 <UART_SetConfig+0x19a>
 8008ffc:	2b10      	cmp	r3, #16
 8008ffe:	d008      	beq.n	8009012 <UART_SetConfig+0x1aa>
 8009000:	e00f      	b.n	8009022 <UART_SetConfig+0x1ba>
 8009002:	2300      	movs	r3, #0
 8009004:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009008:	e0ad      	b.n	8009166 <UART_SetConfig+0x2fe>
 800900a:	2302      	movs	r3, #2
 800900c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009010:	e0a9      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009012:	2304      	movs	r3, #4
 8009014:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009018:	e0a5      	b.n	8009166 <UART_SetConfig+0x2fe>
 800901a:	2308      	movs	r3, #8
 800901c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009020:	e0a1      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009022:	2310      	movs	r3, #16
 8009024:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009028:	e09d      	b.n	8009166 <UART_SetConfig+0x2fe>
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a4a      	ldr	r2, [pc, #296]	@ (8009158 <UART_SetConfig+0x2f0>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d125      	bne.n	8009080 <UART_SetConfig+0x218>
 8009034:	4b45      	ldr	r3, [pc, #276]	@ (800914c <UART_SetConfig+0x2e4>)
 8009036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800903a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800903e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009040:	d016      	beq.n	8009070 <UART_SetConfig+0x208>
 8009042:	2bc0      	cmp	r3, #192	@ 0xc0
 8009044:	d818      	bhi.n	8009078 <UART_SetConfig+0x210>
 8009046:	2b80      	cmp	r3, #128	@ 0x80
 8009048:	d00a      	beq.n	8009060 <UART_SetConfig+0x1f8>
 800904a:	2b80      	cmp	r3, #128	@ 0x80
 800904c:	d814      	bhi.n	8009078 <UART_SetConfig+0x210>
 800904e:	2b00      	cmp	r3, #0
 8009050:	d002      	beq.n	8009058 <UART_SetConfig+0x1f0>
 8009052:	2b40      	cmp	r3, #64	@ 0x40
 8009054:	d008      	beq.n	8009068 <UART_SetConfig+0x200>
 8009056:	e00f      	b.n	8009078 <UART_SetConfig+0x210>
 8009058:	2300      	movs	r3, #0
 800905a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800905e:	e082      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009060:	2302      	movs	r3, #2
 8009062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009066:	e07e      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009068:	2304      	movs	r3, #4
 800906a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800906e:	e07a      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009070:	2308      	movs	r3, #8
 8009072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009076:	e076      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009078:	2310      	movs	r3, #16
 800907a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800907e:	e072      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a35      	ldr	r2, [pc, #212]	@ (800915c <UART_SetConfig+0x2f4>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d12a      	bne.n	80090e0 <UART_SetConfig+0x278>
 800908a:	4b30      	ldr	r3, [pc, #192]	@ (800914c <UART_SetConfig+0x2e4>)
 800908c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009090:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009094:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009098:	d01a      	beq.n	80090d0 <UART_SetConfig+0x268>
 800909a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800909e:	d81b      	bhi.n	80090d8 <UART_SetConfig+0x270>
 80090a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090a4:	d00c      	beq.n	80090c0 <UART_SetConfig+0x258>
 80090a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090aa:	d815      	bhi.n	80090d8 <UART_SetConfig+0x270>
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d003      	beq.n	80090b8 <UART_SetConfig+0x250>
 80090b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090b4:	d008      	beq.n	80090c8 <UART_SetConfig+0x260>
 80090b6:	e00f      	b.n	80090d8 <UART_SetConfig+0x270>
 80090b8:	2300      	movs	r3, #0
 80090ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090be:	e052      	b.n	8009166 <UART_SetConfig+0x2fe>
 80090c0:	2302      	movs	r3, #2
 80090c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090c6:	e04e      	b.n	8009166 <UART_SetConfig+0x2fe>
 80090c8:	2304      	movs	r3, #4
 80090ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ce:	e04a      	b.n	8009166 <UART_SetConfig+0x2fe>
 80090d0:	2308      	movs	r3, #8
 80090d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090d6:	e046      	b.n	8009166 <UART_SetConfig+0x2fe>
 80090d8:	2310      	movs	r3, #16
 80090da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090de:	e042      	b.n	8009166 <UART_SetConfig+0x2fe>
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a17      	ldr	r2, [pc, #92]	@ (8009144 <UART_SetConfig+0x2dc>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d13a      	bne.n	8009160 <UART_SetConfig+0x2f8>
 80090ea:	4b18      	ldr	r3, [pc, #96]	@ (800914c <UART_SetConfig+0x2e4>)
 80090ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80090f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090f8:	d01a      	beq.n	8009130 <UART_SetConfig+0x2c8>
 80090fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80090fe:	d81b      	bhi.n	8009138 <UART_SetConfig+0x2d0>
 8009100:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009104:	d00c      	beq.n	8009120 <UART_SetConfig+0x2b8>
 8009106:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800910a:	d815      	bhi.n	8009138 <UART_SetConfig+0x2d0>
 800910c:	2b00      	cmp	r3, #0
 800910e:	d003      	beq.n	8009118 <UART_SetConfig+0x2b0>
 8009110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009114:	d008      	beq.n	8009128 <UART_SetConfig+0x2c0>
 8009116:	e00f      	b.n	8009138 <UART_SetConfig+0x2d0>
 8009118:	2300      	movs	r3, #0
 800911a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800911e:	e022      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009120:	2302      	movs	r3, #2
 8009122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009126:	e01e      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009128:	2304      	movs	r3, #4
 800912a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800912e:	e01a      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009130:	2308      	movs	r3, #8
 8009132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009136:	e016      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009138:	2310      	movs	r3, #16
 800913a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800913e:	e012      	b.n	8009166 <UART_SetConfig+0x2fe>
 8009140:	cfff69f3 	.word	0xcfff69f3
 8009144:	40008000 	.word	0x40008000
 8009148:	40013800 	.word	0x40013800
 800914c:	40021000 	.word	0x40021000
 8009150:	40004400 	.word	0x40004400
 8009154:	40004800 	.word	0x40004800
 8009158:	40004c00 	.word	0x40004c00
 800915c:	40005000 	.word	0x40005000
 8009160:	2310      	movs	r3, #16
 8009162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4aae      	ldr	r2, [pc, #696]	@ (8009424 <UART_SetConfig+0x5bc>)
 800916c:	4293      	cmp	r3, r2
 800916e:	f040 8097 	bne.w	80092a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009172:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009176:	2b08      	cmp	r3, #8
 8009178:	d823      	bhi.n	80091c2 <UART_SetConfig+0x35a>
 800917a:	a201      	add	r2, pc, #4	@ (adr r2, 8009180 <UART_SetConfig+0x318>)
 800917c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009180:	080091a5 	.word	0x080091a5
 8009184:	080091c3 	.word	0x080091c3
 8009188:	080091ad 	.word	0x080091ad
 800918c:	080091c3 	.word	0x080091c3
 8009190:	080091b3 	.word	0x080091b3
 8009194:	080091c3 	.word	0x080091c3
 8009198:	080091c3 	.word	0x080091c3
 800919c:	080091c3 	.word	0x080091c3
 80091a0:	080091bb 	.word	0x080091bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091a4:	f7fd fcba 	bl	8006b1c <HAL_RCC_GetPCLK1Freq>
 80091a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091aa:	e010      	b.n	80091ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091ac:	4b9e      	ldr	r3, [pc, #632]	@ (8009428 <UART_SetConfig+0x5c0>)
 80091ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80091b0:	e00d      	b.n	80091ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091b2:	f7fd fc1b 	bl	80069ec <HAL_RCC_GetSysClockFreq>
 80091b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091b8:	e009      	b.n	80091ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80091c0:	e005      	b.n	80091ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80091c2:	2300      	movs	r3, #0
 80091c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80091cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80091ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	f000 8130 	beq.w	8009436 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091da:	4a94      	ldr	r2, [pc, #592]	@ (800942c <UART_SetConfig+0x5c4>)
 80091dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091e0:	461a      	mov	r2, r3
 80091e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80091e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	685a      	ldr	r2, [r3, #4]
 80091ee:	4613      	mov	r3, r2
 80091f0:	005b      	lsls	r3, r3, #1
 80091f2:	4413      	add	r3, r2
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d305      	bcc.n	8009206 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009200:	69ba      	ldr	r2, [r7, #24]
 8009202:	429a      	cmp	r2, r3
 8009204:	d903      	bls.n	800920e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800920c:	e113      	b.n	8009436 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800920e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009210:	2200      	movs	r2, #0
 8009212:	60bb      	str	r3, [r7, #8]
 8009214:	60fa      	str	r2, [r7, #12]
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921a:	4a84      	ldr	r2, [pc, #528]	@ (800942c <UART_SetConfig+0x5c4>)
 800921c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009220:	b29b      	uxth	r3, r3
 8009222:	2200      	movs	r2, #0
 8009224:	603b      	str	r3, [r7, #0]
 8009226:	607a      	str	r2, [r7, #4]
 8009228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800922c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009230:	f7f7 fd22 	bl	8000c78 <__aeabi_uldivmod>
 8009234:	4602      	mov	r2, r0
 8009236:	460b      	mov	r3, r1
 8009238:	4610      	mov	r0, r2
 800923a:	4619      	mov	r1, r3
 800923c:	f04f 0200 	mov.w	r2, #0
 8009240:	f04f 0300 	mov.w	r3, #0
 8009244:	020b      	lsls	r3, r1, #8
 8009246:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800924a:	0202      	lsls	r2, r0, #8
 800924c:	6979      	ldr	r1, [r7, #20]
 800924e:	6849      	ldr	r1, [r1, #4]
 8009250:	0849      	lsrs	r1, r1, #1
 8009252:	2000      	movs	r0, #0
 8009254:	460c      	mov	r4, r1
 8009256:	4605      	mov	r5, r0
 8009258:	eb12 0804 	adds.w	r8, r2, r4
 800925c:	eb43 0905 	adc.w	r9, r3, r5
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	469a      	mov	sl, r3
 8009268:	4693      	mov	fp, r2
 800926a:	4652      	mov	r2, sl
 800926c:	465b      	mov	r3, fp
 800926e:	4640      	mov	r0, r8
 8009270:	4649      	mov	r1, r9
 8009272:	f7f7 fd01 	bl	8000c78 <__aeabi_uldivmod>
 8009276:	4602      	mov	r2, r0
 8009278:	460b      	mov	r3, r1
 800927a:	4613      	mov	r3, r2
 800927c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800927e:	6a3b      	ldr	r3, [r7, #32]
 8009280:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009284:	d308      	bcc.n	8009298 <UART_SetConfig+0x430>
 8009286:	6a3b      	ldr	r3, [r7, #32]
 8009288:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800928c:	d204      	bcs.n	8009298 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	6a3a      	ldr	r2, [r7, #32]
 8009294:	60da      	str	r2, [r3, #12]
 8009296:	e0ce      	b.n	8009436 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009298:	2301      	movs	r3, #1
 800929a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800929e:	e0ca      	b.n	8009436 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	69db      	ldr	r3, [r3, #28]
 80092a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092a8:	d166      	bne.n	8009378 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80092aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80092ae:	2b08      	cmp	r3, #8
 80092b0:	d827      	bhi.n	8009302 <UART_SetConfig+0x49a>
 80092b2:	a201      	add	r2, pc, #4	@ (adr r2, 80092b8 <UART_SetConfig+0x450>)
 80092b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b8:	080092dd 	.word	0x080092dd
 80092bc:	080092e5 	.word	0x080092e5
 80092c0:	080092ed 	.word	0x080092ed
 80092c4:	08009303 	.word	0x08009303
 80092c8:	080092f3 	.word	0x080092f3
 80092cc:	08009303 	.word	0x08009303
 80092d0:	08009303 	.word	0x08009303
 80092d4:	08009303 	.word	0x08009303
 80092d8:	080092fb 	.word	0x080092fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092dc:	f7fd fc1e 	bl	8006b1c <HAL_RCC_GetPCLK1Freq>
 80092e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092e2:	e014      	b.n	800930e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092e4:	f7fd fc30 	bl	8006b48 <HAL_RCC_GetPCLK2Freq>
 80092e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092ea:	e010      	b.n	800930e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092ec:	4b4e      	ldr	r3, [pc, #312]	@ (8009428 <UART_SetConfig+0x5c0>)
 80092ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80092f0:	e00d      	b.n	800930e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092f2:	f7fd fb7b 	bl	80069ec <HAL_RCC_GetSysClockFreq>
 80092f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80092f8:	e009      	b.n	800930e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009300:	e005      	b.n	800930e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009302:	2300      	movs	r3, #0
 8009304:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800930c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800930e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009310:	2b00      	cmp	r3, #0
 8009312:	f000 8090 	beq.w	8009436 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800931a:	4a44      	ldr	r2, [pc, #272]	@ (800942c <UART_SetConfig+0x5c4>)
 800931c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009320:	461a      	mov	r2, r3
 8009322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009324:	fbb3 f3f2 	udiv	r3, r3, r2
 8009328:	005a      	lsls	r2, r3, #1
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	085b      	lsrs	r3, r3, #1
 8009330:	441a      	add	r2, r3
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	fbb2 f3f3 	udiv	r3, r2, r3
 800933a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800933c:	6a3b      	ldr	r3, [r7, #32]
 800933e:	2b0f      	cmp	r3, #15
 8009340:	d916      	bls.n	8009370 <UART_SetConfig+0x508>
 8009342:	6a3b      	ldr	r3, [r7, #32]
 8009344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009348:	d212      	bcs.n	8009370 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800934a:	6a3b      	ldr	r3, [r7, #32]
 800934c:	b29b      	uxth	r3, r3
 800934e:	f023 030f 	bic.w	r3, r3, #15
 8009352:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009354:	6a3b      	ldr	r3, [r7, #32]
 8009356:	085b      	lsrs	r3, r3, #1
 8009358:	b29b      	uxth	r3, r3
 800935a:	f003 0307 	and.w	r3, r3, #7
 800935e:	b29a      	uxth	r2, r3
 8009360:	8bfb      	ldrh	r3, [r7, #30]
 8009362:	4313      	orrs	r3, r2
 8009364:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	8bfa      	ldrh	r2, [r7, #30]
 800936c:	60da      	str	r2, [r3, #12]
 800936e:	e062      	b.n	8009436 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009376:	e05e      	b.n	8009436 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009378:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800937c:	2b08      	cmp	r3, #8
 800937e:	d828      	bhi.n	80093d2 <UART_SetConfig+0x56a>
 8009380:	a201      	add	r2, pc, #4	@ (adr r2, 8009388 <UART_SetConfig+0x520>)
 8009382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009386:	bf00      	nop
 8009388:	080093ad 	.word	0x080093ad
 800938c:	080093b5 	.word	0x080093b5
 8009390:	080093bd 	.word	0x080093bd
 8009394:	080093d3 	.word	0x080093d3
 8009398:	080093c3 	.word	0x080093c3
 800939c:	080093d3 	.word	0x080093d3
 80093a0:	080093d3 	.word	0x080093d3
 80093a4:	080093d3 	.word	0x080093d3
 80093a8:	080093cb 	.word	0x080093cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093ac:	f7fd fbb6 	bl	8006b1c <HAL_RCC_GetPCLK1Freq>
 80093b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093b2:	e014      	b.n	80093de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093b4:	f7fd fbc8 	bl	8006b48 <HAL_RCC_GetPCLK2Freq>
 80093b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093ba:	e010      	b.n	80093de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009428 <UART_SetConfig+0x5c0>)
 80093be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093c0:	e00d      	b.n	80093de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093c2:	f7fd fb13 	bl	80069ec <HAL_RCC_GetSysClockFreq>
 80093c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093c8:	e009      	b.n	80093de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093d0:	e005      	b.n	80093de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80093d2:	2300      	movs	r3, #0
 80093d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80093dc:	bf00      	nop
    }

    if (pclk != 0U)
 80093de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d028      	beq.n	8009436 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e8:	4a10      	ldr	r2, [pc, #64]	@ (800942c <UART_SetConfig+0x5c4>)
 80093ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093ee:	461a      	mov	r2, r3
 80093f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	085b      	lsrs	r3, r3, #1
 80093fc:	441a      	add	r2, r3
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	fbb2 f3f3 	udiv	r3, r2, r3
 8009406:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009408:	6a3b      	ldr	r3, [r7, #32]
 800940a:	2b0f      	cmp	r3, #15
 800940c:	d910      	bls.n	8009430 <UART_SetConfig+0x5c8>
 800940e:	6a3b      	ldr	r3, [r7, #32]
 8009410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009414:	d20c      	bcs.n	8009430 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009416:	6a3b      	ldr	r3, [r7, #32]
 8009418:	b29a      	uxth	r2, r3
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	60da      	str	r2, [r3, #12]
 8009420:	e009      	b.n	8009436 <UART_SetConfig+0x5ce>
 8009422:	bf00      	nop
 8009424:	40008000 	.word	0x40008000
 8009428:	00f42400 	.word	0x00f42400
 800942c:	0800e714 	.word	0x0800e714
      }
      else
      {
        ret = HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	2201      	movs	r2, #1
 800943a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	2201      	movs	r2, #1
 8009442:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	2200      	movs	r2, #0
 800944a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	2200      	movs	r2, #0
 8009450:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009452:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009456:	4618      	mov	r0, r3
 8009458:	3730      	adds	r7, #48	@ 0x30
 800945a:	46bd      	mov	sp, r7
 800945c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009460 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009460:	b480      	push	{r7}
 8009462:	b083      	sub	sp, #12
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800946c:	f003 0308 	and.w	r3, r3, #8
 8009470:	2b00      	cmp	r3, #0
 8009472:	d00a      	beq.n	800948a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	430a      	orrs	r2, r1
 8009488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800948e:	f003 0301 	and.w	r3, r3, #1
 8009492:	2b00      	cmp	r3, #0
 8009494:	d00a      	beq.n	80094ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	685b      	ldr	r3, [r3, #4]
 800949c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	430a      	orrs	r2, r1
 80094aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b0:	f003 0302 	and.w	r3, r3, #2
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d00a      	beq.n	80094ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	430a      	orrs	r2, r1
 80094cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d2:	f003 0304 	and.w	r3, r3, #4
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d00a      	beq.n	80094f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	685b      	ldr	r3, [r3, #4]
 80094e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	430a      	orrs	r2, r1
 80094ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094f4:	f003 0310 	and.w	r3, r3, #16
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00a      	beq.n	8009512 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	430a      	orrs	r2, r1
 8009510:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009516:	f003 0320 	and.w	r3, r3, #32
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00a      	beq.n	8009534 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	430a      	orrs	r2, r1
 8009532:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800953c:	2b00      	cmp	r3, #0
 800953e:	d01a      	beq.n	8009576 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	430a      	orrs	r2, r1
 8009554:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800955a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800955e:	d10a      	bne.n	8009576 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	430a      	orrs	r2, r1
 8009574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800957e:	2b00      	cmp	r3, #0
 8009580:	d00a      	beq.n	8009598 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	430a      	orrs	r2, r1
 8009596:	605a      	str	r2, [r3, #4]
  }
}
 8009598:	bf00      	nop
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b098      	sub	sp, #96	@ 0x60
 80095a8:	af02      	add	r7, sp, #8
 80095aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80095b4:	f7fa fc4e 	bl	8003e54 <HAL_GetTick>
 80095b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f003 0308 	and.w	r3, r3, #8
 80095c4:	2b08      	cmp	r3, #8
 80095c6:	d12f      	bne.n	8009628 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095cc:	9300      	str	r3, [sp, #0]
 80095ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095d0:	2200      	movs	r2, #0
 80095d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 f88e 	bl	80096f8 <UART_WaitOnFlagUntilTimeout>
 80095dc:	4603      	mov	r3, r0
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d022      	beq.n	8009628 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ea:	e853 3f00 	ldrex	r3, [r3]
 80095ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	461a      	mov	r2, r3
 80095fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009600:	647b      	str	r3, [r7, #68]	@ 0x44
 8009602:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009604:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009608:	e841 2300 	strex	r3, r2, [r1]
 800960c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800960e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009610:	2b00      	cmp	r3, #0
 8009612:	d1e6      	bne.n	80095e2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2220      	movs	r2, #32
 8009618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009624:	2303      	movs	r3, #3
 8009626:	e063      	b.n	80096f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f003 0304 	and.w	r3, r3, #4
 8009632:	2b04      	cmp	r3, #4
 8009634:	d149      	bne.n	80096ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009636:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800963a:	9300      	str	r3, [sp, #0]
 800963c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800963e:	2200      	movs	r2, #0
 8009640:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f000 f857 	bl	80096f8 <UART_WaitOnFlagUntilTimeout>
 800964a:	4603      	mov	r3, r0
 800964c:	2b00      	cmp	r3, #0
 800964e:	d03c      	beq.n	80096ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	623b      	str	r3, [r7, #32]
   return(result);
 800965e:	6a3b      	ldr	r3, [r7, #32]
 8009660:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009664:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	461a      	mov	r2, r3
 800966c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800966e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009670:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009672:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009676:	e841 2300 	strex	r3, r2, [r1]
 800967a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800967c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800967e:	2b00      	cmp	r3, #0
 8009680:	d1e6      	bne.n	8009650 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3308      	adds	r3, #8
 8009688:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	e853 3f00 	ldrex	r3, [r3]
 8009690:	60fb      	str	r3, [r7, #12]
   return(result);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f023 0301 	bic.w	r3, r3, #1
 8009698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	3308      	adds	r3, #8
 80096a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096a2:	61fa      	str	r2, [r7, #28]
 80096a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a6:	69b9      	ldr	r1, [r7, #24]
 80096a8:	69fa      	ldr	r2, [r7, #28]
 80096aa:	e841 2300 	strex	r3, r2, [r1]
 80096ae:	617b      	str	r3, [r7, #20]
   return(result);
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1e5      	bne.n	8009682 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2220      	movs	r2, #32
 80096ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096c6:	2303      	movs	r3, #3
 80096c8:	e012      	b.n	80096f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2220      	movs	r2, #32
 80096ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2220      	movs	r2, #32
 80096d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2200      	movs	r2, #0
 80096e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3758      	adds	r7, #88	@ 0x58
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b084      	sub	sp, #16
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	603b      	str	r3, [r7, #0]
 8009704:	4613      	mov	r3, r2
 8009706:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009708:	e04f      	b.n	80097aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800970a:	69bb      	ldr	r3, [r7, #24]
 800970c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009710:	d04b      	beq.n	80097aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009712:	f7fa fb9f 	bl	8003e54 <HAL_GetTick>
 8009716:	4602      	mov	r2, r0
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	1ad3      	subs	r3, r2, r3
 800971c:	69ba      	ldr	r2, [r7, #24]
 800971e:	429a      	cmp	r2, r3
 8009720:	d302      	bcc.n	8009728 <UART_WaitOnFlagUntilTimeout+0x30>
 8009722:	69bb      	ldr	r3, [r7, #24]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d101      	bne.n	800972c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009728:	2303      	movs	r3, #3
 800972a:	e04e      	b.n	80097ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f003 0304 	and.w	r3, r3, #4
 8009736:	2b00      	cmp	r3, #0
 8009738:	d037      	beq.n	80097aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	2b80      	cmp	r3, #128	@ 0x80
 800973e:	d034      	beq.n	80097aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	2b40      	cmp	r3, #64	@ 0x40
 8009744:	d031      	beq.n	80097aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	69db      	ldr	r3, [r3, #28]
 800974c:	f003 0308 	and.w	r3, r3, #8
 8009750:	2b08      	cmp	r3, #8
 8009752:	d110      	bne.n	8009776 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2208      	movs	r2, #8
 800975a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f000 f838 	bl	80097d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2208      	movs	r2, #8
 8009766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009772:	2301      	movs	r3, #1
 8009774:	e029      	b.n	80097ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	69db      	ldr	r3, [r3, #28]
 800977c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009780:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009784:	d111      	bne.n	80097aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800978e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f000 f81e 	bl	80097d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2220      	movs	r2, #32
 800979a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2200      	movs	r2, #0
 80097a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80097a6:	2303      	movs	r3, #3
 80097a8:	e00f      	b.n	80097ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	69da      	ldr	r2, [r3, #28]
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	4013      	ands	r3, r2
 80097b4:	68ba      	ldr	r2, [r7, #8]
 80097b6:	429a      	cmp	r2, r3
 80097b8:	bf0c      	ite	eq
 80097ba:	2301      	moveq	r3, #1
 80097bc:	2300      	movne	r3, #0
 80097be:	b2db      	uxtb	r3, r3
 80097c0:	461a      	mov	r2, r3
 80097c2:	79fb      	ldrb	r3, [r7, #7]
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d0a0      	beq.n	800970a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80097c8:	2300      	movs	r3, #0
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3710      	adds	r7, #16
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}

080097d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80097d2:	b480      	push	{r7}
 80097d4:	b095      	sub	sp, #84	@ 0x54
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097e2:	e853 3f00 	ldrex	r3, [r3]
 80097e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80097e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	461a      	mov	r2, r3
 80097f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80097fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009800:	e841 2300 	strex	r3, r2, [r1]
 8009804:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009808:	2b00      	cmp	r3, #0
 800980a:	d1e6      	bne.n	80097da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	3308      	adds	r3, #8
 8009812:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009814:	6a3b      	ldr	r3, [r7, #32]
 8009816:	e853 3f00 	ldrex	r3, [r3]
 800981a:	61fb      	str	r3, [r7, #28]
   return(result);
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009822:	f023 0301 	bic.w	r3, r3, #1
 8009826:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	3308      	adds	r3, #8
 800982e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009830:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009832:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009836:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009838:	e841 2300 	strex	r3, r2, [r1]
 800983c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800983e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009840:	2b00      	cmp	r3, #0
 8009842:	d1e3      	bne.n	800980c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009848:	2b01      	cmp	r3, #1
 800984a:	d118      	bne.n	800987e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	e853 3f00 	ldrex	r3, [r3]
 8009858:	60bb      	str	r3, [r7, #8]
   return(result);
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	f023 0310 	bic.w	r3, r3, #16
 8009860:	647b      	str	r3, [r7, #68]	@ 0x44
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	461a      	mov	r2, r3
 8009868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800986a:	61bb      	str	r3, [r7, #24]
 800986c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800986e:	6979      	ldr	r1, [r7, #20]
 8009870:	69ba      	ldr	r2, [r7, #24]
 8009872:	e841 2300 	strex	r3, r2, [r1]
 8009876:	613b      	str	r3, [r7, #16]
   return(result);
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d1e6      	bne.n	800984c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2220      	movs	r2, #32
 8009882:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009892:	bf00      	nop
 8009894:	3754      	adds	r7, #84	@ 0x54
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr

0800989e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800989e:	b480      	push	{r7}
 80098a0:	b085      	sub	sp, #20
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d101      	bne.n	80098b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80098b0:	2302      	movs	r3, #2
 80098b2:	e027      	b.n	8009904 <HAL_UARTEx_DisableFifoMode+0x66>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2201      	movs	r2, #1
 80098b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2224      	movs	r2, #36	@ 0x24
 80098c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	681a      	ldr	r2, [r3, #0]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f022 0201 	bic.w	r2, r2, #1
 80098da:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80098e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2220      	movs	r2, #32
 80098f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009902:	2300      	movs	r3, #0
}
 8009904:	4618      	mov	r0, r3
 8009906:	3714      	adds	r7, #20
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr

08009910 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b084      	sub	sp, #16
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009920:	2b01      	cmp	r3, #1
 8009922:	d101      	bne.n	8009928 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009924:	2302      	movs	r3, #2
 8009926:	e02d      	b.n	8009984 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2201      	movs	r2, #1
 800992c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2224      	movs	r2, #36	@ 0x24
 8009934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f022 0201 	bic.w	r2, r2, #1
 800994e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	683a      	ldr	r2, [r7, #0]
 8009960:	430a      	orrs	r2, r1
 8009962:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 f84f 	bl	8009a08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2220      	movs	r2, #32
 8009976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2200      	movs	r2, #0
 800997e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009982:	2300      	movs	r3, #0
}
 8009984:	4618      	mov	r0, r3
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b084      	sub	sp, #16
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800999c:	2b01      	cmp	r3, #1
 800999e:	d101      	bne.n	80099a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80099a0:	2302      	movs	r3, #2
 80099a2:	e02d      	b.n	8009a00 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2201      	movs	r2, #1
 80099a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2224      	movs	r2, #36	@ 0x24
 80099b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f022 0201 	bic.w	r2, r2, #1
 80099ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	683a      	ldr	r2, [r7, #0]
 80099dc:	430a      	orrs	r2, r1
 80099de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f000 f811 	bl	8009a08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	68fa      	ldr	r2, [r7, #12]
 80099ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2220      	movs	r2, #32
 80099f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2200      	movs	r2, #0
 80099fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3710      	adds	r7, #16
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b085      	sub	sp, #20
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d108      	bne.n	8009a2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2201      	movs	r2, #1
 8009a24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009a28:	e031      	b.n	8009a8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009a2a:	2308      	movs	r3, #8
 8009a2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009a2e:	2308      	movs	r3, #8
 8009a30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	0e5b      	lsrs	r3, r3, #25
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	f003 0307 	and.w	r3, r3, #7
 8009a40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	0f5b      	lsrs	r3, r3, #29
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	f003 0307 	and.w	r3, r3, #7
 8009a50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a52:	7bbb      	ldrb	r3, [r7, #14]
 8009a54:	7b3a      	ldrb	r2, [r7, #12]
 8009a56:	4911      	ldr	r1, [pc, #68]	@ (8009a9c <UARTEx_SetNbDataToProcess+0x94>)
 8009a58:	5c8a      	ldrb	r2, [r1, r2]
 8009a5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a5e:	7b3a      	ldrb	r2, [r7, #12]
 8009a60:	490f      	ldr	r1, [pc, #60]	@ (8009aa0 <UARTEx_SetNbDataToProcess+0x98>)
 8009a62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a64:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a68:	b29a      	uxth	r2, r3
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a70:	7bfb      	ldrb	r3, [r7, #15]
 8009a72:	7b7a      	ldrb	r2, [r7, #13]
 8009a74:	4909      	ldr	r1, [pc, #36]	@ (8009a9c <UARTEx_SetNbDataToProcess+0x94>)
 8009a76:	5c8a      	ldrb	r2, [r1, r2]
 8009a78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a7c:	7b7a      	ldrb	r2, [r7, #13]
 8009a7e:	4908      	ldr	r1, [pc, #32]	@ (8009aa0 <UARTEx_SetNbDataToProcess+0x98>)
 8009a80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a82:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a86:	b29a      	uxth	r2, r3
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009a8e:	bf00      	nop
 8009a90:	3714      	adds	r7, #20
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	0800e72c 	.word	0x0800e72c
 8009aa0:	0800e734 	.word	0x0800e734

08009aa4 <__cvt>:
 8009aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa8:	ec57 6b10 	vmov	r6, r7, d0
 8009aac:	2f00      	cmp	r7, #0
 8009aae:	460c      	mov	r4, r1
 8009ab0:	4619      	mov	r1, r3
 8009ab2:	463b      	mov	r3, r7
 8009ab4:	bfbb      	ittet	lt
 8009ab6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009aba:	461f      	movlt	r7, r3
 8009abc:	2300      	movge	r3, #0
 8009abe:	232d      	movlt	r3, #45	@ 0x2d
 8009ac0:	700b      	strb	r3, [r1, #0]
 8009ac2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ac4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009ac8:	4691      	mov	r9, r2
 8009aca:	f023 0820 	bic.w	r8, r3, #32
 8009ace:	bfbc      	itt	lt
 8009ad0:	4632      	movlt	r2, r6
 8009ad2:	4616      	movlt	r6, r2
 8009ad4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ad8:	d005      	beq.n	8009ae6 <__cvt+0x42>
 8009ada:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009ade:	d100      	bne.n	8009ae2 <__cvt+0x3e>
 8009ae0:	3401      	adds	r4, #1
 8009ae2:	2102      	movs	r1, #2
 8009ae4:	e000      	b.n	8009ae8 <__cvt+0x44>
 8009ae6:	2103      	movs	r1, #3
 8009ae8:	ab03      	add	r3, sp, #12
 8009aea:	9301      	str	r3, [sp, #4]
 8009aec:	ab02      	add	r3, sp, #8
 8009aee:	9300      	str	r3, [sp, #0]
 8009af0:	ec47 6b10 	vmov	d0, r6, r7
 8009af4:	4653      	mov	r3, sl
 8009af6:	4622      	mov	r2, r4
 8009af8:	f000 fe2e 	bl	800a758 <_dtoa_r>
 8009afc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009b00:	4605      	mov	r5, r0
 8009b02:	d119      	bne.n	8009b38 <__cvt+0x94>
 8009b04:	f019 0f01 	tst.w	r9, #1
 8009b08:	d00e      	beq.n	8009b28 <__cvt+0x84>
 8009b0a:	eb00 0904 	add.w	r9, r0, r4
 8009b0e:	2200      	movs	r2, #0
 8009b10:	2300      	movs	r3, #0
 8009b12:	4630      	mov	r0, r6
 8009b14:	4639      	mov	r1, r7
 8009b16:	f7f6 ffef 	bl	8000af8 <__aeabi_dcmpeq>
 8009b1a:	b108      	cbz	r0, 8009b20 <__cvt+0x7c>
 8009b1c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009b20:	2230      	movs	r2, #48	@ 0x30
 8009b22:	9b03      	ldr	r3, [sp, #12]
 8009b24:	454b      	cmp	r3, r9
 8009b26:	d31e      	bcc.n	8009b66 <__cvt+0xc2>
 8009b28:	9b03      	ldr	r3, [sp, #12]
 8009b2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b2c:	1b5b      	subs	r3, r3, r5
 8009b2e:	4628      	mov	r0, r5
 8009b30:	6013      	str	r3, [r2, #0]
 8009b32:	b004      	add	sp, #16
 8009b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009b3c:	eb00 0904 	add.w	r9, r0, r4
 8009b40:	d1e5      	bne.n	8009b0e <__cvt+0x6a>
 8009b42:	7803      	ldrb	r3, [r0, #0]
 8009b44:	2b30      	cmp	r3, #48	@ 0x30
 8009b46:	d10a      	bne.n	8009b5e <__cvt+0xba>
 8009b48:	2200      	movs	r2, #0
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	4630      	mov	r0, r6
 8009b4e:	4639      	mov	r1, r7
 8009b50:	f7f6 ffd2 	bl	8000af8 <__aeabi_dcmpeq>
 8009b54:	b918      	cbnz	r0, 8009b5e <__cvt+0xba>
 8009b56:	f1c4 0401 	rsb	r4, r4, #1
 8009b5a:	f8ca 4000 	str.w	r4, [sl]
 8009b5e:	f8da 3000 	ldr.w	r3, [sl]
 8009b62:	4499      	add	r9, r3
 8009b64:	e7d3      	b.n	8009b0e <__cvt+0x6a>
 8009b66:	1c59      	adds	r1, r3, #1
 8009b68:	9103      	str	r1, [sp, #12]
 8009b6a:	701a      	strb	r2, [r3, #0]
 8009b6c:	e7d9      	b.n	8009b22 <__cvt+0x7e>

08009b6e <__exponent>:
 8009b6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b70:	2900      	cmp	r1, #0
 8009b72:	bfba      	itte	lt
 8009b74:	4249      	neglt	r1, r1
 8009b76:	232d      	movlt	r3, #45	@ 0x2d
 8009b78:	232b      	movge	r3, #43	@ 0x2b
 8009b7a:	2909      	cmp	r1, #9
 8009b7c:	7002      	strb	r2, [r0, #0]
 8009b7e:	7043      	strb	r3, [r0, #1]
 8009b80:	dd29      	ble.n	8009bd6 <__exponent+0x68>
 8009b82:	f10d 0307 	add.w	r3, sp, #7
 8009b86:	461d      	mov	r5, r3
 8009b88:	270a      	movs	r7, #10
 8009b8a:	461a      	mov	r2, r3
 8009b8c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009b90:	fb07 1416 	mls	r4, r7, r6, r1
 8009b94:	3430      	adds	r4, #48	@ 0x30
 8009b96:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	2c63      	cmp	r4, #99	@ 0x63
 8009b9e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009ba2:	4631      	mov	r1, r6
 8009ba4:	dcf1      	bgt.n	8009b8a <__exponent+0x1c>
 8009ba6:	3130      	adds	r1, #48	@ 0x30
 8009ba8:	1e94      	subs	r4, r2, #2
 8009baa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009bae:	1c41      	adds	r1, r0, #1
 8009bb0:	4623      	mov	r3, r4
 8009bb2:	42ab      	cmp	r3, r5
 8009bb4:	d30a      	bcc.n	8009bcc <__exponent+0x5e>
 8009bb6:	f10d 0309 	add.w	r3, sp, #9
 8009bba:	1a9b      	subs	r3, r3, r2
 8009bbc:	42ac      	cmp	r4, r5
 8009bbe:	bf88      	it	hi
 8009bc0:	2300      	movhi	r3, #0
 8009bc2:	3302      	adds	r3, #2
 8009bc4:	4403      	add	r3, r0
 8009bc6:	1a18      	subs	r0, r3, r0
 8009bc8:	b003      	add	sp, #12
 8009bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bcc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009bd0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009bd4:	e7ed      	b.n	8009bb2 <__exponent+0x44>
 8009bd6:	2330      	movs	r3, #48	@ 0x30
 8009bd8:	3130      	adds	r1, #48	@ 0x30
 8009bda:	7083      	strb	r3, [r0, #2]
 8009bdc:	70c1      	strb	r1, [r0, #3]
 8009bde:	1d03      	adds	r3, r0, #4
 8009be0:	e7f1      	b.n	8009bc6 <__exponent+0x58>
	...

08009be4 <_printf_float>:
 8009be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be8:	b08d      	sub	sp, #52	@ 0x34
 8009bea:	460c      	mov	r4, r1
 8009bec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009bf0:	4616      	mov	r6, r2
 8009bf2:	461f      	mov	r7, r3
 8009bf4:	4605      	mov	r5, r0
 8009bf6:	f000 fd13 	bl	800a620 <_localeconv_r>
 8009bfa:	6803      	ldr	r3, [r0, #0]
 8009bfc:	9304      	str	r3, [sp, #16]
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f7f6 fb4e 	bl	80002a0 <strlen>
 8009c04:	2300      	movs	r3, #0
 8009c06:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c08:	f8d8 3000 	ldr.w	r3, [r8]
 8009c0c:	9005      	str	r0, [sp, #20]
 8009c0e:	3307      	adds	r3, #7
 8009c10:	f023 0307 	bic.w	r3, r3, #7
 8009c14:	f103 0208 	add.w	r2, r3, #8
 8009c18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009c1c:	f8d4 b000 	ldr.w	fp, [r4]
 8009c20:	f8c8 2000 	str.w	r2, [r8]
 8009c24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c28:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009c2c:	9307      	str	r3, [sp, #28]
 8009c2e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009c32:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009c36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c3a:	4b9c      	ldr	r3, [pc, #624]	@ (8009eac <_printf_float+0x2c8>)
 8009c3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c40:	f7f6 ff8c 	bl	8000b5c <__aeabi_dcmpun>
 8009c44:	bb70      	cbnz	r0, 8009ca4 <_printf_float+0xc0>
 8009c46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c4a:	4b98      	ldr	r3, [pc, #608]	@ (8009eac <_printf_float+0x2c8>)
 8009c4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c50:	f7f6 ff66 	bl	8000b20 <__aeabi_dcmple>
 8009c54:	bb30      	cbnz	r0, 8009ca4 <_printf_float+0xc0>
 8009c56:	2200      	movs	r2, #0
 8009c58:	2300      	movs	r3, #0
 8009c5a:	4640      	mov	r0, r8
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	f7f6 ff55 	bl	8000b0c <__aeabi_dcmplt>
 8009c62:	b110      	cbz	r0, 8009c6a <_printf_float+0x86>
 8009c64:	232d      	movs	r3, #45	@ 0x2d
 8009c66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c6a:	4a91      	ldr	r2, [pc, #580]	@ (8009eb0 <_printf_float+0x2cc>)
 8009c6c:	4b91      	ldr	r3, [pc, #580]	@ (8009eb4 <_printf_float+0x2d0>)
 8009c6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009c72:	bf8c      	ite	hi
 8009c74:	4690      	movhi	r8, r2
 8009c76:	4698      	movls	r8, r3
 8009c78:	2303      	movs	r3, #3
 8009c7a:	6123      	str	r3, [r4, #16]
 8009c7c:	f02b 0304 	bic.w	r3, fp, #4
 8009c80:	6023      	str	r3, [r4, #0]
 8009c82:	f04f 0900 	mov.w	r9, #0
 8009c86:	9700      	str	r7, [sp, #0]
 8009c88:	4633      	mov	r3, r6
 8009c8a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009c8c:	4621      	mov	r1, r4
 8009c8e:	4628      	mov	r0, r5
 8009c90:	f000 f9d2 	bl	800a038 <_printf_common>
 8009c94:	3001      	adds	r0, #1
 8009c96:	f040 808d 	bne.w	8009db4 <_printf_float+0x1d0>
 8009c9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c9e:	b00d      	add	sp, #52	@ 0x34
 8009ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca4:	4642      	mov	r2, r8
 8009ca6:	464b      	mov	r3, r9
 8009ca8:	4640      	mov	r0, r8
 8009caa:	4649      	mov	r1, r9
 8009cac:	f7f6 ff56 	bl	8000b5c <__aeabi_dcmpun>
 8009cb0:	b140      	cbz	r0, 8009cc4 <_printf_float+0xe0>
 8009cb2:	464b      	mov	r3, r9
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	bfbc      	itt	lt
 8009cb8:	232d      	movlt	r3, #45	@ 0x2d
 8009cba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009cbe:	4a7e      	ldr	r2, [pc, #504]	@ (8009eb8 <_printf_float+0x2d4>)
 8009cc0:	4b7e      	ldr	r3, [pc, #504]	@ (8009ebc <_printf_float+0x2d8>)
 8009cc2:	e7d4      	b.n	8009c6e <_printf_float+0x8a>
 8009cc4:	6863      	ldr	r3, [r4, #4]
 8009cc6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009cca:	9206      	str	r2, [sp, #24]
 8009ccc:	1c5a      	adds	r2, r3, #1
 8009cce:	d13b      	bne.n	8009d48 <_printf_float+0x164>
 8009cd0:	2306      	movs	r3, #6
 8009cd2:	6063      	str	r3, [r4, #4]
 8009cd4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009cd8:	2300      	movs	r3, #0
 8009cda:	6022      	str	r2, [r4, #0]
 8009cdc:	9303      	str	r3, [sp, #12]
 8009cde:	ab0a      	add	r3, sp, #40	@ 0x28
 8009ce0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009ce4:	ab09      	add	r3, sp, #36	@ 0x24
 8009ce6:	9300      	str	r3, [sp, #0]
 8009ce8:	6861      	ldr	r1, [r4, #4]
 8009cea:	ec49 8b10 	vmov	d0, r8, r9
 8009cee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009cf2:	4628      	mov	r0, r5
 8009cf4:	f7ff fed6 	bl	8009aa4 <__cvt>
 8009cf8:	9b06      	ldr	r3, [sp, #24]
 8009cfa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009cfc:	2b47      	cmp	r3, #71	@ 0x47
 8009cfe:	4680      	mov	r8, r0
 8009d00:	d129      	bne.n	8009d56 <_printf_float+0x172>
 8009d02:	1cc8      	adds	r0, r1, #3
 8009d04:	db02      	blt.n	8009d0c <_printf_float+0x128>
 8009d06:	6863      	ldr	r3, [r4, #4]
 8009d08:	4299      	cmp	r1, r3
 8009d0a:	dd41      	ble.n	8009d90 <_printf_float+0x1ac>
 8009d0c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009d10:	fa5f fa8a 	uxtb.w	sl, sl
 8009d14:	3901      	subs	r1, #1
 8009d16:	4652      	mov	r2, sl
 8009d18:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009d1c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d1e:	f7ff ff26 	bl	8009b6e <__exponent>
 8009d22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d24:	1813      	adds	r3, r2, r0
 8009d26:	2a01      	cmp	r2, #1
 8009d28:	4681      	mov	r9, r0
 8009d2a:	6123      	str	r3, [r4, #16]
 8009d2c:	dc02      	bgt.n	8009d34 <_printf_float+0x150>
 8009d2e:	6822      	ldr	r2, [r4, #0]
 8009d30:	07d2      	lsls	r2, r2, #31
 8009d32:	d501      	bpl.n	8009d38 <_printf_float+0x154>
 8009d34:	3301      	adds	r3, #1
 8009d36:	6123      	str	r3, [r4, #16]
 8009d38:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d0a2      	beq.n	8009c86 <_printf_float+0xa2>
 8009d40:	232d      	movs	r3, #45	@ 0x2d
 8009d42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d46:	e79e      	b.n	8009c86 <_printf_float+0xa2>
 8009d48:	9a06      	ldr	r2, [sp, #24]
 8009d4a:	2a47      	cmp	r2, #71	@ 0x47
 8009d4c:	d1c2      	bne.n	8009cd4 <_printf_float+0xf0>
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d1c0      	bne.n	8009cd4 <_printf_float+0xf0>
 8009d52:	2301      	movs	r3, #1
 8009d54:	e7bd      	b.n	8009cd2 <_printf_float+0xee>
 8009d56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d5a:	d9db      	bls.n	8009d14 <_printf_float+0x130>
 8009d5c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009d60:	d118      	bne.n	8009d94 <_printf_float+0x1b0>
 8009d62:	2900      	cmp	r1, #0
 8009d64:	6863      	ldr	r3, [r4, #4]
 8009d66:	dd0b      	ble.n	8009d80 <_printf_float+0x19c>
 8009d68:	6121      	str	r1, [r4, #16]
 8009d6a:	b913      	cbnz	r3, 8009d72 <_printf_float+0x18e>
 8009d6c:	6822      	ldr	r2, [r4, #0]
 8009d6e:	07d0      	lsls	r0, r2, #31
 8009d70:	d502      	bpl.n	8009d78 <_printf_float+0x194>
 8009d72:	3301      	adds	r3, #1
 8009d74:	440b      	add	r3, r1
 8009d76:	6123      	str	r3, [r4, #16]
 8009d78:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009d7a:	f04f 0900 	mov.w	r9, #0
 8009d7e:	e7db      	b.n	8009d38 <_printf_float+0x154>
 8009d80:	b913      	cbnz	r3, 8009d88 <_printf_float+0x1a4>
 8009d82:	6822      	ldr	r2, [r4, #0]
 8009d84:	07d2      	lsls	r2, r2, #31
 8009d86:	d501      	bpl.n	8009d8c <_printf_float+0x1a8>
 8009d88:	3302      	adds	r3, #2
 8009d8a:	e7f4      	b.n	8009d76 <_printf_float+0x192>
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	e7f2      	b.n	8009d76 <_printf_float+0x192>
 8009d90:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d96:	4299      	cmp	r1, r3
 8009d98:	db05      	blt.n	8009da6 <_printf_float+0x1c2>
 8009d9a:	6823      	ldr	r3, [r4, #0]
 8009d9c:	6121      	str	r1, [r4, #16]
 8009d9e:	07d8      	lsls	r0, r3, #31
 8009da0:	d5ea      	bpl.n	8009d78 <_printf_float+0x194>
 8009da2:	1c4b      	adds	r3, r1, #1
 8009da4:	e7e7      	b.n	8009d76 <_printf_float+0x192>
 8009da6:	2900      	cmp	r1, #0
 8009da8:	bfd4      	ite	le
 8009daa:	f1c1 0202 	rsble	r2, r1, #2
 8009dae:	2201      	movgt	r2, #1
 8009db0:	4413      	add	r3, r2
 8009db2:	e7e0      	b.n	8009d76 <_printf_float+0x192>
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	055a      	lsls	r2, r3, #21
 8009db8:	d407      	bmi.n	8009dca <_printf_float+0x1e6>
 8009dba:	6923      	ldr	r3, [r4, #16]
 8009dbc:	4642      	mov	r2, r8
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	47b8      	blx	r7
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	d12b      	bne.n	8009e20 <_printf_float+0x23c>
 8009dc8:	e767      	b.n	8009c9a <_printf_float+0xb6>
 8009dca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009dce:	f240 80dd 	bls.w	8009f8c <_printf_float+0x3a8>
 8009dd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	2300      	movs	r3, #0
 8009dda:	f7f6 fe8d 	bl	8000af8 <__aeabi_dcmpeq>
 8009dde:	2800      	cmp	r0, #0
 8009de0:	d033      	beq.n	8009e4a <_printf_float+0x266>
 8009de2:	4a37      	ldr	r2, [pc, #220]	@ (8009ec0 <_printf_float+0x2dc>)
 8009de4:	2301      	movs	r3, #1
 8009de6:	4631      	mov	r1, r6
 8009de8:	4628      	mov	r0, r5
 8009dea:	47b8      	blx	r7
 8009dec:	3001      	adds	r0, #1
 8009dee:	f43f af54 	beq.w	8009c9a <_printf_float+0xb6>
 8009df2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009df6:	4543      	cmp	r3, r8
 8009df8:	db02      	blt.n	8009e00 <_printf_float+0x21c>
 8009dfa:	6823      	ldr	r3, [r4, #0]
 8009dfc:	07d8      	lsls	r0, r3, #31
 8009dfe:	d50f      	bpl.n	8009e20 <_printf_float+0x23c>
 8009e00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e04:	4631      	mov	r1, r6
 8009e06:	4628      	mov	r0, r5
 8009e08:	47b8      	blx	r7
 8009e0a:	3001      	adds	r0, #1
 8009e0c:	f43f af45 	beq.w	8009c9a <_printf_float+0xb6>
 8009e10:	f04f 0900 	mov.w	r9, #0
 8009e14:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8009e18:	f104 0a1a 	add.w	sl, r4, #26
 8009e1c:	45c8      	cmp	r8, r9
 8009e1e:	dc09      	bgt.n	8009e34 <_printf_float+0x250>
 8009e20:	6823      	ldr	r3, [r4, #0]
 8009e22:	079b      	lsls	r3, r3, #30
 8009e24:	f100 8103 	bmi.w	800a02e <_printf_float+0x44a>
 8009e28:	68e0      	ldr	r0, [r4, #12]
 8009e2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e2c:	4298      	cmp	r0, r3
 8009e2e:	bfb8      	it	lt
 8009e30:	4618      	movlt	r0, r3
 8009e32:	e734      	b.n	8009c9e <_printf_float+0xba>
 8009e34:	2301      	movs	r3, #1
 8009e36:	4652      	mov	r2, sl
 8009e38:	4631      	mov	r1, r6
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	47b8      	blx	r7
 8009e3e:	3001      	adds	r0, #1
 8009e40:	f43f af2b 	beq.w	8009c9a <_printf_float+0xb6>
 8009e44:	f109 0901 	add.w	r9, r9, #1
 8009e48:	e7e8      	b.n	8009e1c <_printf_float+0x238>
 8009e4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	dc39      	bgt.n	8009ec4 <_printf_float+0x2e0>
 8009e50:	4a1b      	ldr	r2, [pc, #108]	@ (8009ec0 <_printf_float+0x2dc>)
 8009e52:	2301      	movs	r3, #1
 8009e54:	4631      	mov	r1, r6
 8009e56:	4628      	mov	r0, r5
 8009e58:	47b8      	blx	r7
 8009e5a:	3001      	adds	r0, #1
 8009e5c:	f43f af1d 	beq.w	8009c9a <_printf_float+0xb6>
 8009e60:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009e64:	ea59 0303 	orrs.w	r3, r9, r3
 8009e68:	d102      	bne.n	8009e70 <_printf_float+0x28c>
 8009e6a:	6823      	ldr	r3, [r4, #0]
 8009e6c:	07d9      	lsls	r1, r3, #31
 8009e6e:	d5d7      	bpl.n	8009e20 <_printf_float+0x23c>
 8009e70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e74:	4631      	mov	r1, r6
 8009e76:	4628      	mov	r0, r5
 8009e78:	47b8      	blx	r7
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	f43f af0d 	beq.w	8009c9a <_printf_float+0xb6>
 8009e80:	f04f 0a00 	mov.w	sl, #0
 8009e84:	f104 0b1a 	add.w	fp, r4, #26
 8009e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e8a:	425b      	negs	r3, r3
 8009e8c:	4553      	cmp	r3, sl
 8009e8e:	dc01      	bgt.n	8009e94 <_printf_float+0x2b0>
 8009e90:	464b      	mov	r3, r9
 8009e92:	e793      	b.n	8009dbc <_printf_float+0x1d8>
 8009e94:	2301      	movs	r3, #1
 8009e96:	465a      	mov	r2, fp
 8009e98:	4631      	mov	r1, r6
 8009e9a:	4628      	mov	r0, r5
 8009e9c:	47b8      	blx	r7
 8009e9e:	3001      	adds	r0, #1
 8009ea0:	f43f aefb 	beq.w	8009c9a <_printf_float+0xb6>
 8009ea4:	f10a 0a01 	add.w	sl, sl, #1
 8009ea8:	e7ee      	b.n	8009e88 <_printf_float+0x2a4>
 8009eaa:	bf00      	nop
 8009eac:	7fefffff 	.word	0x7fefffff
 8009eb0:	0800e740 	.word	0x0800e740
 8009eb4:	0800e73c 	.word	0x0800e73c
 8009eb8:	0800e748 	.word	0x0800e748
 8009ebc:	0800e744 	.word	0x0800e744
 8009ec0:	0800e74c 	.word	0x0800e74c
 8009ec4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ec6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009eca:	4553      	cmp	r3, sl
 8009ecc:	bfa8      	it	ge
 8009ece:	4653      	movge	r3, sl
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	4699      	mov	r9, r3
 8009ed4:	dc36      	bgt.n	8009f44 <_printf_float+0x360>
 8009ed6:	f04f 0b00 	mov.w	fp, #0
 8009eda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ede:	f104 021a 	add.w	r2, r4, #26
 8009ee2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ee4:	9306      	str	r3, [sp, #24]
 8009ee6:	eba3 0309 	sub.w	r3, r3, r9
 8009eea:	455b      	cmp	r3, fp
 8009eec:	dc31      	bgt.n	8009f52 <_printf_float+0x36e>
 8009eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ef0:	459a      	cmp	sl, r3
 8009ef2:	dc3a      	bgt.n	8009f6a <_printf_float+0x386>
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	07da      	lsls	r2, r3, #31
 8009ef8:	d437      	bmi.n	8009f6a <_printf_float+0x386>
 8009efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009efc:	ebaa 0903 	sub.w	r9, sl, r3
 8009f00:	9b06      	ldr	r3, [sp, #24]
 8009f02:	ebaa 0303 	sub.w	r3, sl, r3
 8009f06:	4599      	cmp	r9, r3
 8009f08:	bfa8      	it	ge
 8009f0a:	4699      	movge	r9, r3
 8009f0c:	f1b9 0f00 	cmp.w	r9, #0
 8009f10:	dc33      	bgt.n	8009f7a <_printf_float+0x396>
 8009f12:	f04f 0800 	mov.w	r8, #0
 8009f16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f1a:	f104 0b1a 	add.w	fp, r4, #26
 8009f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f20:	ebaa 0303 	sub.w	r3, sl, r3
 8009f24:	eba3 0309 	sub.w	r3, r3, r9
 8009f28:	4543      	cmp	r3, r8
 8009f2a:	f77f af79 	ble.w	8009e20 <_printf_float+0x23c>
 8009f2e:	2301      	movs	r3, #1
 8009f30:	465a      	mov	r2, fp
 8009f32:	4631      	mov	r1, r6
 8009f34:	4628      	mov	r0, r5
 8009f36:	47b8      	blx	r7
 8009f38:	3001      	adds	r0, #1
 8009f3a:	f43f aeae 	beq.w	8009c9a <_printf_float+0xb6>
 8009f3e:	f108 0801 	add.w	r8, r8, #1
 8009f42:	e7ec      	b.n	8009f1e <_printf_float+0x33a>
 8009f44:	4642      	mov	r2, r8
 8009f46:	4631      	mov	r1, r6
 8009f48:	4628      	mov	r0, r5
 8009f4a:	47b8      	blx	r7
 8009f4c:	3001      	adds	r0, #1
 8009f4e:	d1c2      	bne.n	8009ed6 <_printf_float+0x2f2>
 8009f50:	e6a3      	b.n	8009c9a <_printf_float+0xb6>
 8009f52:	2301      	movs	r3, #1
 8009f54:	4631      	mov	r1, r6
 8009f56:	4628      	mov	r0, r5
 8009f58:	9206      	str	r2, [sp, #24]
 8009f5a:	47b8      	blx	r7
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	f43f ae9c 	beq.w	8009c9a <_printf_float+0xb6>
 8009f62:	9a06      	ldr	r2, [sp, #24]
 8009f64:	f10b 0b01 	add.w	fp, fp, #1
 8009f68:	e7bb      	b.n	8009ee2 <_printf_float+0x2fe>
 8009f6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f6e:	4631      	mov	r1, r6
 8009f70:	4628      	mov	r0, r5
 8009f72:	47b8      	blx	r7
 8009f74:	3001      	adds	r0, #1
 8009f76:	d1c0      	bne.n	8009efa <_printf_float+0x316>
 8009f78:	e68f      	b.n	8009c9a <_printf_float+0xb6>
 8009f7a:	9a06      	ldr	r2, [sp, #24]
 8009f7c:	464b      	mov	r3, r9
 8009f7e:	4442      	add	r2, r8
 8009f80:	4631      	mov	r1, r6
 8009f82:	4628      	mov	r0, r5
 8009f84:	47b8      	blx	r7
 8009f86:	3001      	adds	r0, #1
 8009f88:	d1c3      	bne.n	8009f12 <_printf_float+0x32e>
 8009f8a:	e686      	b.n	8009c9a <_printf_float+0xb6>
 8009f8c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f90:	f1ba 0f01 	cmp.w	sl, #1
 8009f94:	dc01      	bgt.n	8009f9a <_printf_float+0x3b6>
 8009f96:	07db      	lsls	r3, r3, #31
 8009f98:	d536      	bpl.n	800a008 <_printf_float+0x424>
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	4642      	mov	r2, r8
 8009f9e:	4631      	mov	r1, r6
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	47b8      	blx	r7
 8009fa4:	3001      	adds	r0, #1
 8009fa6:	f43f ae78 	beq.w	8009c9a <_printf_float+0xb6>
 8009faa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fae:	4631      	mov	r1, r6
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	47b8      	blx	r7
 8009fb4:	3001      	adds	r0, #1
 8009fb6:	f43f ae70 	beq.w	8009c9a <_printf_float+0xb6>
 8009fba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009fc6:	f7f6 fd97 	bl	8000af8 <__aeabi_dcmpeq>
 8009fca:	b9c0      	cbnz	r0, 8009ffe <_printf_float+0x41a>
 8009fcc:	4653      	mov	r3, sl
 8009fce:	f108 0201 	add.w	r2, r8, #1
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	47b8      	blx	r7
 8009fd8:	3001      	adds	r0, #1
 8009fda:	d10c      	bne.n	8009ff6 <_printf_float+0x412>
 8009fdc:	e65d      	b.n	8009c9a <_printf_float+0xb6>
 8009fde:	2301      	movs	r3, #1
 8009fe0:	465a      	mov	r2, fp
 8009fe2:	4631      	mov	r1, r6
 8009fe4:	4628      	mov	r0, r5
 8009fe6:	47b8      	blx	r7
 8009fe8:	3001      	adds	r0, #1
 8009fea:	f43f ae56 	beq.w	8009c9a <_printf_float+0xb6>
 8009fee:	f108 0801 	add.w	r8, r8, #1
 8009ff2:	45d0      	cmp	r8, sl
 8009ff4:	dbf3      	blt.n	8009fde <_printf_float+0x3fa>
 8009ff6:	464b      	mov	r3, r9
 8009ff8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009ffc:	e6df      	b.n	8009dbe <_printf_float+0x1da>
 8009ffe:	f04f 0800 	mov.w	r8, #0
 800a002:	f104 0b1a 	add.w	fp, r4, #26
 800a006:	e7f4      	b.n	8009ff2 <_printf_float+0x40e>
 800a008:	2301      	movs	r3, #1
 800a00a:	4642      	mov	r2, r8
 800a00c:	e7e1      	b.n	8009fd2 <_printf_float+0x3ee>
 800a00e:	2301      	movs	r3, #1
 800a010:	464a      	mov	r2, r9
 800a012:	4631      	mov	r1, r6
 800a014:	4628      	mov	r0, r5
 800a016:	47b8      	blx	r7
 800a018:	3001      	adds	r0, #1
 800a01a:	f43f ae3e 	beq.w	8009c9a <_printf_float+0xb6>
 800a01e:	f108 0801 	add.w	r8, r8, #1
 800a022:	68e3      	ldr	r3, [r4, #12]
 800a024:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a026:	1a5b      	subs	r3, r3, r1
 800a028:	4543      	cmp	r3, r8
 800a02a:	dcf0      	bgt.n	800a00e <_printf_float+0x42a>
 800a02c:	e6fc      	b.n	8009e28 <_printf_float+0x244>
 800a02e:	f04f 0800 	mov.w	r8, #0
 800a032:	f104 0919 	add.w	r9, r4, #25
 800a036:	e7f4      	b.n	800a022 <_printf_float+0x43e>

0800a038 <_printf_common>:
 800a038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a03c:	4616      	mov	r6, r2
 800a03e:	4698      	mov	r8, r3
 800a040:	688a      	ldr	r2, [r1, #8]
 800a042:	690b      	ldr	r3, [r1, #16]
 800a044:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a048:	4293      	cmp	r3, r2
 800a04a:	bfb8      	it	lt
 800a04c:	4613      	movlt	r3, r2
 800a04e:	6033      	str	r3, [r6, #0]
 800a050:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a054:	4607      	mov	r7, r0
 800a056:	460c      	mov	r4, r1
 800a058:	b10a      	cbz	r2, 800a05e <_printf_common+0x26>
 800a05a:	3301      	adds	r3, #1
 800a05c:	6033      	str	r3, [r6, #0]
 800a05e:	6823      	ldr	r3, [r4, #0]
 800a060:	0699      	lsls	r1, r3, #26
 800a062:	bf42      	ittt	mi
 800a064:	6833      	ldrmi	r3, [r6, #0]
 800a066:	3302      	addmi	r3, #2
 800a068:	6033      	strmi	r3, [r6, #0]
 800a06a:	6825      	ldr	r5, [r4, #0]
 800a06c:	f015 0506 	ands.w	r5, r5, #6
 800a070:	d106      	bne.n	800a080 <_printf_common+0x48>
 800a072:	f104 0a19 	add.w	sl, r4, #25
 800a076:	68e3      	ldr	r3, [r4, #12]
 800a078:	6832      	ldr	r2, [r6, #0]
 800a07a:	1a9b      	subs	r3, r3, r2
 800a07c:	42ab      	cmp	r3, r5
 800a07e:	dc26      	bgt.n	800a0ce <_printf_common+0x96>
 800a080:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a084:	6822      	ldr	r2, [r4, #0]
 800a086:	3b00      	subs	r3, #0
 800a088:	bf18      	it	ne
 800a08a:	2301      	movne	r3, #1
 800a08c:	0692      	lsls	r2, r2, #26
 800a08e:	d42b      	bmi.n	800a0e8 <_printf_common+0xb0>
 800a090:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a094:	4641      	mov	r1, r8
 800a096:	4638      	mov	r0, r7
 800a098:	47c8      	blx	r9
 800a09a:	3001      	adds	r0, #1
 800a09c:	d01e      	beq.n	800a0dc <_printf_common+0xa4>
 800a09e:	6823      	ldr	r3, [r4, #0]
 800a0a0:	6922      	ldr	r2, [r4, #16]
 800a0a2:	f003 0306 	and.w	r3, r3, #6
 800a0a6:	2b04      	cmp	r3, #4
 800a0a8:	bf02      	ittt	eq
 800a0aa:	68e5      	ldreq	r5, [r4, #12]
 800a0ac:	6833      	ldreq	r3, [r6, #0]
 800a0ae:	1aed      	subeq	r5, r5, r3
 800a0b0:	68a3      	ldr	r3, [r4, #8]
 800a0b2:	bf0c      	ite	eq
 800a0b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0b8:	2500      	movne	r5, #0
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	bfc4      	itt	gt
 800a0be:	1a9b      	subgt	r3, r3, r2
 800a0c0:	18ed      	addgt	r5, r5, r3
 800a0c2:	2600      	movs	r6, #0
 800a0c4:	341a      	adds	r4, #26
 800a0c6:	42b5      	cmp	r5, r6
 800a0c8:	d11a      	bne.n	800a100 <_printf_common+0xc8>
 800a0ca:	2000      	movs	r0, #0
 800a0cc:	e008      	b.n	800a0e0 <_printf_common+0xa8>
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	4652      	mov	r2, sl
 800a0d2:	4641      	mov	r1, r8
 800a0d4:	4638      	mov	r0, r7
 800a0d6:	47c8      	blx	r9
 800a0d8:	3001      	adds	r0, #1
 800a0da:	d103      	bne.n	800a0e4 <_printf_common+0xac>
 800a0dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0e4:	3501      	adds	r5, #1
 800a0e6:	e7c6      	b.n	800a076 <_printf_common+0x3e>
 800a0e8:	18e1      	adds	r1, r4, r3
 800a0ea:	1c5a      	adds	r2, r3, #1
 800a0ec:	2030      	movs	r0, #48	@ 0x30
 800a0ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a0f2:	4422      	add	r2, r4
 800a0f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a0f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a0fc:	3302      	adds	r3, #2
 800a0fe:	e7c7      	b.n	800a090 <_printf_common+0x58>
 800a100:	2301      	movs	r3, #1
 800a102:	4622      	mov	r2, r4
 800a104:	4641      	mov	r1, r8
 800a106:	4638      	mov	r0, r7
 800a108:	47c8      	blx	r9
 800a10a:	3001      	adds	r0, #1
 800a10c:	d0e6      	beq.n	800a0dc <_printf_common+0xa4>
 800a10e:	3601      	adds	r6, #1
 800a110:	e7d9      	b.n	800a0c6 <_printf_common+0x8e>
	...

0800a114 <_printf_i>:
 800a114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a118:	7e0f      	ldrb	r7, [r1, #24]
 800a11a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a11c:	2f78      	cmp	r7, #120	@ 0x78
 800a11e:	4691      	mov	r9, r2
 800a120:	4680      	mov	r8, r0
 800a122:	460c      	mov	r4, r1
 800a124:	469a      	mov	sl, r3
 800a126:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a12a:	d807      	bhi.n	800a13c <_printf_i+0x28>
 800a12c:	2f62      	cmp	r7, #98	@ 0x62
 800a12e:	d80a      	bhi.n	800a146 <_printf_i+0x32>
 800a130:	2f00      	cmp	r7, #0
 800a132:	f000 80d1 	beq.w	800a2d8 <_printf_i+0x1c4>
 800a136:	2f58      	cmp	r7, #88	@ 0x58
 800a138:	f000 80b8 	beq.w	800a2ac <_printf_i+0x198>
 800a13c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a140:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a144:	e03a      	b.n	800a1bc <_printf_i+0xa8>
 800a146:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a14a:	2b15      	cmp	r3, #21
 800a14c:	d8f6      	bhi.n	800a13c <_printf_i+0x28>
 800a14e:	a101      	add	r1, pc, #4	@ (adr r1, 800a154 <_printf_i+0x40>)
 800a150:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a154:	0800a1ad 	.word	0x0800a1ad
 800a158:	0800a1c1 	.word	0x0800a1c1
 800a15c:	0800a13d 	.word	0x0800a13d
 800a160:	0800a13d 	.word	0x0800a13d
 800a164:	0800a13d 	.word	0x0800a13d
 800a168:	0800a13d 	.word	0x0800a13d
 800a16c:	0800a1c1 	.word	0x0800a1c1
 800a170:	0800a13d 	.word	0x0800a13d
 800a174:	0800a13d 	.word	0x0800a13d
 800a178:	0800a13d 	.word	0x0800a13d
 800a17c:	0800a13d 	.word	0x0800a13d
 800a180:	0800a2bf 	.word	0x0800a2bf
 800a184:	0800a1eb 	.word	0x0800a1eb
 800a188:	0800a279 	.word	0x0800a279
 800a18c:	0800a13d 	.word	0x0800a13d
 800a190:	0800a13d 	.word	0x0800a13d
 800a194:	0800a2e1 	.word	0x0800a2e1
 800a198:	0800a13d 	.word	0x0800a13d
 800a19c:	0800a1eb 	.word	0x0800a1eb
 800a1a0:	0800a13d 	.word	0x0800a13d
 800a1a4:	0800a13d 	.word	0x0800a13d
 800a1a8:	0800a281 	.word	0x0800a281
 800a1ac:	6833      	ldr	r3, [r6, #0]
 800a1ae:	1d1a      	adds	r2, r3, #4
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	6032      	str	r2, [r6, #0]
 800a1b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a1bc:	2301      	movs	r3, #1
 800a1be:	e09c      	b.n	800a2fa <_printf_i+0x1e6>
 800a1c0:	6833      	ldr	r3, [r6, #0]
 800a1c2:	6820      	ldr	r0, [r4, #0]
 800a1c4:	1d19      	adds	r1, r3, #4
 800a1c6:	6031      	str	r1, [r6, #0]
 800a1c8:	0606      	lsls	r6, r0, #24
 800a1ca:	d501      	bpl.n	800a1d0 <_printf_i+0xbc>
 800a1cc:	681d      	ldr	r5, [r3, #0]
 800a1ce:	e003      	b.n	800a1d8 <_printf_i+0xc4>
 800a1d0:	0645      	lsls	r5, r0, #25
 800a1d2:	d5fb      	bpl.n	800a1cc <_printf_i+0xb8>
 800a1d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1d8:	2d00      	cmp	r5, #0
 800a1da:	da03      	bge.n	800a1e4 <_printf_i+0xd0>
 800a1dc:	232d      	movs	r3, #45	@ 0x2d
 800a1de:	426d      	negs	r5, r5
 800a1e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1e4:	4858      	ldr	r0, [pc, #352]	@ (800a348 <_printf_i+0x234>)
 800a1e6:	230a      	movs	r3, #10
 800a1e8:	e011      	b.n	800a20e <_printf_i+0xfa>
 800a1ea:	6821      	ldr	r1, [r4, #0]
 800a1ec:	6833      	ldr	r3, [r6, #0]
 800a1ee:	0608      	lsls	r0, r1, #24
 800a1f0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a1f4:	d402      	bmi.n	800a1fc <_printf_i+0xe8>
 800a1f6:	0649      	lsls	r1, r1, #25
 800a1f8:	bf48      	it	mi
 800a1fa:	b2ad      	uxthmi	r5, r5
 800a1fc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a1fe:	4852      	ldr	r0, [pc, #328]	@ (800a348 <_printf_i+0x234>)
 800a200:	6033      	str	r3, [r6, #0]
 800a202:	bf14      	ite	ne
 800a204:	230a      	movne	r3, #10
 800a206:	2308      	moveq	r3, #8
 800a208:	2100      	movs	r1, #0
 800a20a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a20e:	6866      	ldr	r6, [r4, #4]
 800a210:	60a6      	str	r6, [r4, #8]
 800a212:	2e00      	cmp	r6, #0
 800a214:	db05      	blt.n	800a222 <_printf_i+0x10e>
 800a216:	6821      	ldr	r1, [r4, #0]
 800a218:	432e      	orrs	r6, r5
 800a21a:	f021 0104 	bic.w	r1, r1, #4
 800a21e:	6021      	str	r1, [r4, #0]
 800a220:	d04b      	beq.n	800a2ba <_printf_i+0x1a6>
 800a222:	4616      	mov	r6, r2
 800a224:	fbb5 f1f3 	udiv	r1, r5, r3
 800a228:	fb03 5711 	mls	r7, r3, r1, r5
 800a22c:	5dc7      	ldrb	r7, [r0, r7]
 800a22e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a232:	462f      	mov	r7, r5
 800a234:	42bb      	cmp	r3, r7
 800a236:	460d      	mov	r5, r1
 800a238:	d9f4      	bls.n	800a224 <_printf_i+0x110>
 800a23a:	2b08      	cmp	r3, #8
 800a23c:	d10b      	bne.n	800a256 <_printf_i+0x142>
 800a23e:	6823      	ldr	r3, [r4, #0]
 800a240:	07df      	lsls	r7, r3, #31
 800a242:	d508      	bpl.n	800a256 <_printf_i+0x142>
 800a244:	6923      	ldr	r3, [r4, #16]
 800a246:	6861      	ldr	r1, [r4, #4]
 800a248:	4299      	cmp	r1, r3
 800a24a:	bfde      	ittt	le
 800a24c:	2330      	movle	r3, #48	@ 0x30
 800a24e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a252:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a256:	1b92      	subs	r2, r2, r6
 800a258:	6122      	str	r2, [r4, #16]
 800a25a:	f8cd a000 	str.w	sl, [sp]
 800a25e:	464b      	mov	r3, r9
 800a260:	aa03      	add	r2, sp, #12
 800a262:	4621      	mov	r1, r4
 800a264:	4640      	mov	r0, r8
 800a266:	f7ff fee7 	bl	800a038 <_printf_common>
 800a26a:	3001      	adds	r0, #1
 800a26c:	d14a      	bne.n	800a304 <_printf_i+0x1f0>
 800a26e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a272:	b004      	add	sp, #16
 800a274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a278:	6823      	ldr	r3, [r4, #0]
 800a27a:	f043 0320 	orr.w	r3, r3, #32
 800a27e:	6023      	str	r3, [r4, #0]
 800a280:	4832      	ldr	r0, [pc, #200]	@ (800a34c <_printf_i+0x238>)
 800a282:	2778      	movs	r7, #120	@ 0x78
 800a284:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a288:	6823      	ldr	r3, [r4, #0]
 800a28a:	6831      	ldr	r1, [r6, #0]
 800a28c:	061f      	lsls	r7, r3, #24
 800a28e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a292:	d402      	bmi.n	800a29a <_printf_i+0x186>
 800a294:	065f      	lsls	r7, r3, #25
 800a296:	bf48      	it	mi
 800a298:	b2ad      	uxthmi	r5, r5
 800a29a:	6031      	str	r1, [r6, #0]
 800a29c:	07d9      	lsls	r1, r3, #31
 800a29e:	bf44      	itt	mi
 800a2a0:	f043 0320 	orrmi.w	r3, r3, #32
 800a2a4:	6023      	strmi	r3, [r4, #0]
 800a2a6:	b11d      	cbz	r5, 800a2b0 <_printf_i+0x19c>
 800a2a8:	2310      	movs	r3, #16
 800a2aa:	e7ad      	b.n	800a208 <_printf_i+0xf4>
 800a2ac:	4826      	ldr	r0, [pc, #152]	@ (800a348 <_printf_i+0x234>)
 800a2ae:	e7e9      	b.n	800a284 <_printf_i+0x170>
 800a2b0:	6823      	ldr	r3, [r4, #0]
 800a2b2:	f023 0320 	bic.w	r3, r3, #32
 800a2b6:	6023      	str	r3, [r4, #0]
 800a2b8:	e7f6      	b.n	800a2a8 <_printf_i+0x194>
 800a2ba:	4616      	mov	r6, r2
 800a2bc:	e7bd      	b.n	800a23a <_printf_i+0x126>
 800a2be:	6833      	ldr	r3, [r6, #0]
 800a2c0:	6825      	ldr	r5, [r4, #0]
 800a2c2:	6961      	ldr	r1, [r4, #20]
 800a2c4:	1d18      	adds	r0, r3, #4
 800a2c6:	6030      	str	r0, [r6, #0]
 800a2c8:	062e      	lsls	r6, r5, #24
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	d501      	bpl.n	800a2d2 <_printf_i+0x1be>
 800a2ce:	6019      	str	r1, [r3, #0]
 800a2d0:	e002      	b.n	800a2d8 <_printf_i+0x1c4>
 800a2d2:	0668      	lsls	r0, r5, #25
 800a2d4:	d5fb      	bpl.n	800a2ce <_printf_i+0x1ba>
 800a2d6:	8019      	strh	r1, [r3, #0]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	6123      	str	r3, [r4, #16]
 800a2dc:	4616      	mov	r6, r2
 800a2de:	e7bc      	b.n	800a25a <_printf_i+0x146>
 800a2e0:	6833      	ldr	r3, [r6, #0]
 800a2e2:	1d1a      	adds	r2, r3, #4
 800a2e4:	6032      	str	r2, [r6, #0]
 800a2e6:	681e      	ldr	r6, [r3, #0]
 800a2e8:	6862      	ldr	r2, [r4, #4]
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	4630      	mov	r0, r6
 800a2ee:	f7f5 ff87 	bl	8000200 <memchr>
 800a2f2:	b108      	cbz	r0, 800a2f8 <_printf_i+0x1e4>
 800a2f4:	1b80      	subs	r0, r0, r6
 800a2f6:	6060      	str	r0, [r4, #4]
 800a2f8:	6863      	ldr	r3, [r4, #4]
 800a2fa:	6123      	str	r3, [r4, #16]
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a302:	e7aa      	b.n	800a25a <_printf_i+0x146>
 800a304:	6923      	ldr	r3, [r4, #16]
 800a306:	4632      	mov	r2, r6
 800a308:	4649      	mov	r1, r9
 800a30a:	4640      	mov	r0, r8
 800a30c:	47d0      	blx	sl
 800a30e:	3001      	adds	r0, #1
 800a310:	d0ad      	beq.n	800a26e <_printf_i+0x15a>
 800a312:	6823      	ldr	r3, [r4, #0]
 800a314:	079b      	lsls	r3, r3, #30
 800a316:	d413      	bmi.n	800a340 <_printf_i+0x22c>
 800a318:	68e0      	ldr	r0, [r4, #12]
 800a31a:	9b03      	ldr	r3, [sp, #12]
 800a31c:	4298      	cmp	r0, r3
 800a31e:	bfb8      	it	lt
 800a320:	4618      	movlt	r0, r3
 800a322:	e7a6      	b.n	800a272 <_printf_i+0x15e>
 800a324:	2301      	movs	r3, #1
 800a326:	4632      	mov	r2, r6
 800a328:	4649      	mov	r1, r9
 800a32a:	4640      	mov	r0, r8
 800a32c:	47d0      	blx	sl
 800a32e:	3001      	adds	r0, #1
 800a330:	d09d      	beq.n	800a26e <_printf_i+0x15a>
 800a332:	3501      	adds	r5, #1
 800a334:	68e3      	ldr	r3, [r4, #12]
 800a336:	9903      	ldr	r1, [sp, #12]
 800a338:	1a5b      	subs	r3, r3, r1
 800a33a:	42ab      	cmp	r3, r5
 800a33c:	dcf2      	bgt.n	800a324 <_printf_i+0x210>
 800a33e:	e7eb      	b.n	800a318 <_printf_i+0x204>
 800a340:	2500      	movs	r5, #0
 800a342:	f104 0619 	add.w	r6, r4, #25
 800a346:	e7f5      	b.n	800a334 <_printf_i+0x220>
 800a348:	0800e74e 	.word	0x0800e74e
 800a34c:	0800e75f 	.word	0x0800e75f

0800a350 <std>:
 800a350:	2300      	movs	r3, #0
 800a352:	b510      	push	{r4, lr}
 800a354:	4604      	mov	r4, r0
 800a356:	e9c0 3300 	strd	r3, r3, [r0]
 800a35a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a35e:	6083      	str	r3, [r0, #8]
 800a360:	8181      	strh	r1, [r0, #12]
 800a362:	6643      	str	r3, [r0, #100]	@ 0x64
 800a364:	81c2      	strh	r2, [r0, #14]
 800a366:	6183      	str	r3, [r0, #24]
 800a368:	4619      	mov	r1, r3
 800a36a:	2208      	movs	r2, #8
 800a36c:	305c      	adds	r0, #92	@ 0x5c
 800a36e:	f000 f921 	bl	800a5b4 <memset>
 800a372:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a8 <std+0x58>)
 800a374:	6263      	str	r3, [r4, #36]	@ 0x24
 800a376:	4b0d      	ldr	r3, [pc, #52]	@ (800a3ac <std+0x5c>)
 800a378:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a37a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b0 <std+0x60>)
 800a37c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a37e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b4 <std+0x64>)
 800a380:	6323      	str	r3, [r4, #48]	@ 0x30
 800a382:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b8 <std+0x68>)
 800a384:	6224      	str	r4, [r4, #32]
 800a386:	429c      	cmp	r4, r3
 800a388:	d006      	beq.n	800a398 <std+0x48>
 800a38a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a38e:	4294      	cmp	r4, r2
 800a390:	d002      	beq.n	800a398 <std+0x48>
 800a392:	33d0      	adds	r3, #208	@ 0xd0
 800a394:	429c      	cmp	r4, r3
 800a396:	d105      	bne.n	800a3a4 <std+0x54>
 800a398:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a39c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3a0:	f000 b93a 	b.w	800a618 <__retarget_lock_init_recursive>
 800a3a4:	bd10      	pop	{r4, pc}
 800a3a6:	bf00      	nop
 800a3a8:	0800bf35 	.word	0x0800bf35
 800a3ac:	0800bf57 	.word	0x0800bf57
 800a3b0:	0800bf8f 	.word	0x0800bf8f
 800a3b4:	0800bfb3 	.word	0x0800bfb3
 800a3b8:	2005c864 	.word	0x2005c864

0800a3bc <stdio_exit_handler>:
 800a3bc:	4a02      	ldr	r2, [pc, #8]	@ (800a3c8 <stdio_exit_handler+0xc>)
 800a3be:	4903      	ldr	r1, [pc, #12]	@ (800a3cc <stdio_exit_handler+0x10>)
 800a3c0:	4803      	ldr	r0, [pc, #12]	@ (800a3d0 <stdio_exit_handler+0x14>)
 800a3c2:	f000 b869 	b.w	800a498 <_fwalk_sglue>
 800a3c6:	bf00      	nop
 800a3c8:	20040010 	.word	0x20040010
 800a3cc:	0800b7d9 	.word	0x0800b7d9
 800a3d0:	20040020 	.word	0x20040020

0800a3d4 <cleanup_stdio>:
 800a3d4:	6841      	ldr	r1, [r0, #4]
 800a3d6:	4b0c      	ldr	r3, [pc, #48]	@ (800a408 <cleanup_stdio+0x34>)
 800a3d8:	4299      	cmp	r1, r3
 800a3da:	b510      	push	{r4, lr}
 800a3dc:	4604      	mov	r4, r0
 800a3de:	d001      	beq.n	800a3e4 <cleanup_stdio+0x10>
 800a3e0:	f001 f9fa 	bl	800b7d8 <_fflush_r>
 800a3e4:	68a1      	ldr	r1, [r4, #8]
 800a3e6:	4b09      	ldr	r3, [pc, #36]	@ (800a40c <cleanup_stdio+0x38>)
 800a3e8:	4299      	cmp	r1, r3
 800a3ea:	d002      	beq.n	800a3f2 <cleanup_stdio+0x1e>
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	f001 f9f3 	bl	800b7d8 <_fflush_r>
 800a3f2:	68e1      	ldr	r1, [r4, #12]
 800a3f4:	4b06      	ldr	r3, [pc, #24]	@ (800a410 <cleanup_stdio+0x3c>)
 800a3f6:	4299      	cmp	r1, r3
 800a3f8:	d004      	beq.n	800a404 <cleanup_stdio+0x30>
 800a3fa:	4620      	mov	r0, r4
 800a3fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a400:	f001 b9ea 	b.w	800b7d8 <_fflush_r>
 800a404:	bd10      	pop	{r4, pc}
 800a406:	bf00      	nop
 800a408:	2005c864 	.word	0x2005c864
 800a40c:	2005c8cc 	.word	0x2005c8cc
 800a410:	2005c934 	.word	0x2005c934

0800a414 <global_stdio_init.part.0>:
 800a414:	b510      	push	{r4, lr}
 800a416:	4b0b      	ldr	r3, [pc, #44]	@ (800a444 <global_stdio_init.part.0+0x30>)
 800a418:	4c0b      	ldr	r4, [pc, #44]	@ (800a448 <global_stdio_init.part.0+0x34>)
 800a41a:	4a0c      	ldr	r2, [pc, #48]	@ (800a44c <global_stdio_init.part.0+0x38>)
 800a41c:	601a      	str	r2, [r3, #0]
 800a41e:	4620      	mov	r0, r4
 800a420:	2200      	movs	r2, #0
 800a422:	2104      	movs	r1, #4
 800a424:	f7ff ff94 	bl	800a350 <std>
 800a428:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a42c:	2201      	movs	r2, #1
 800a42e:	2109      	movs	r1, #9
 800a430:	f7ff ff8e 	bl	800a350 <std>
 800a434:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a438:	2202      	movs	r2, #2
 800a43a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a43e:	2112      	movs	r1, #18
 800a440:	f7ff bf86 	b.w	800a350 <std>
 800a444:	2005c99c 	.word	0x2005c99c
 800a448:	2005c864 	.word	0x2005c864
 800a44c:	0800a3bd 	.word	0x0800a3bd

0800a450 <__sfp_lock_acquire>:
 800a450:	4801      	ldr	r0, [pc, #4]	@ (800a458 <__sfp_lock_acquire+0x8>)
 800a452:	f000 b8e2 	b.w	800a61a <__retarget_lock_acquire_recursive>
 800a456:	bf00      	nop
 800a458:	2005c9a1 	.word	0x2005c9a1

0800a45c <__sfp_lock_release>:
 800a45c:	4801      	ldr	r0, [pc, #4]	@ (800a464 <__sfp_lock_release+0x8>)
 800a45e:	f000 b8dd 	b.w	800a61c <__retarget_lock_release_recursive>
 800a462:	bf00      	nop
 800a464:	2005c9a1 	.word	0x2005c9a1

0800a468 <__sinit>:
 800a468:	b510      	push	{r4, lr}
 800a46a:	4604      	mov	r4, r0
 800a46c:	f7ff fff0 	bl	800a450 <__sfp_lock_acquire>
 800a470:	6a23      	ldr	r3, [r4, #32]
 800a472:	b11b      	cbz	r3, 800a47c <__sinit+0x14>
 800a474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a478:	f7ff bff0 	b.w	800a45c <__sfp_lock_release>
 800a47c:	4b04      	ldr	r3, [pc, #16]	@ (800a490 <__sinit+0x28>)
 800a47e:	6223      	str	r3, [r4, #32]
 800a480:	4b04      	ldr	r3, [pc, #16]	@ (800a494 <__sinit+0x2c>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d1f5      	bne.n	800a474 <__sinit+0xc>
 800a488:	f7ff ffc4 	bl	800a414 <global_stdio_init.part.0>
 800a48c:	e7f2      	b.n	800a474 <__sinit+0xc>
 800a48e:	bf00      	nop
 800a490:	0800a3d5 	.word	0x0800a3d5
 800a494:	2005c99c 	.word	0x2005c99c

0800a498 <_fwalk_sglue>:
 800a498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a49c:	4607      	mov	r7, r0
 800a49e:	4688      	mov	r8, r1
 800a4a0:	4614      	mov	r4, r2
 800a4a2:	2600      	movs	r6, #0
 800a4a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4a8:	f1b9 0901 	subs.w	r9, r9, #1
 800a4ac:	d505      	bpl.n	800a4ba <_fwalk_sglue+0x22>
 800a4ae:	6824      	ldr	r4, [r4, #0]
 800a4b0:	2c00      	cmp	r4, #0
 800a4b2:	d1f7      	bne.n	800a4a4 <_fwalk_sglue+0xc>
 800a4b4:	4630      	mov	r0, r6
 800a4b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ba:	89ab      	ldrh	r3, [r5, #12]
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d907      	bls.n	800a4d0 <_fwalk_sglue+0x38>
 800a4c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	d003      	beq.n	800a4d0 <_fwalk_sglue+0x38>
 800a4c8:	4629      	mov	r1, r5
 800a4ca:	4638      	mov	r0, r7
 800a4cc:	47c0      	blx	r8
 800a4ce:	4306      	orrs	r6, r0
 800a4d0:	3568      	adds	r5, #104	@ 0x68
 800a4d2:	e7e9      	b.n	800a4a8 <_fwalk_sglue+0x10>

0800a4d4 <iprintf>:
 800a4d4:	b40f      	push	{r0, r1, r2, r3}
 800a4d6:	b507      	push	{r0, r1, r2, lr}
 800a4d8:	4906      	ldr	r1, [pc, #24]	@ (800a4f4 <iprintf+0x20>)
 800a4da:	ab04      	add	r3, sp, #16
 800a4dc:	6808      	ldr	r0, [r1, #0]
 800a4de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4e2:	6881      	ldr	r1, [r0, #8]
 800a4e4:	9301      	str	r3, [sp, #4]
 800a4e6:	f000 ff31 	bl	800b34c <_vfiprintf_r>
 800a4ea:	b003      	add	sp, #12
 800a4ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4f0:	b004      	add	sp, #16
 800a4f2:	4770      	bx	lr
 800a4f4:	2004001c 	.word	0x2004001c

0800a4f8 <_puts_r>:
 800a4f8:	6a03      	ldr	r3, [r0, #32]
 800a4fa:	b570      	push	{r4, r5, r6, lr}
 800a4fc:	6884      	ldr	r4, [r0, #8]
 800a4fe:	4605      	mov	r5, r0
 800a500:	460e      	mov	r6, r1
 800a502:	b90b      	cbnz	r3, 800a508 <_puts_r+0x10>
 800a504:	f7ff ffb0 	bl	800a468 <__sinit>
 800a508:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a50a:	07db      	lsls	r3, r3, #31
 800a50c:	d405      	bmi.n	800a51a <_puts_r+0x22>
 800a50e:	89a3      	ldrh	r3, [r4, #12]
 800a510:	0598      	lsls	r0, r3, #22
 800a512:	d402      	bmi.n	800a51a <_puts_r+0x22>
 800a514:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a516:	f000 f880 	bl	800a61a <__retarget_lock_acquire_recursive>
 800a51a:	89a3      	ldrh	r3, [r4, #12]
 800a51c:	0719      	lsls	r1, r3, #28
 800a51e:	d502      	bpl.n	800a526 <_puts_r+0x2e>
 800a520:	6923      	ldr	r3, [r4, #16]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d135      	bne.n	800a592 <_puts_r+0x9a>
 800a526:	4621      	mov	r1, r4
 800a528:	4628      	mov	r0, r5
 800a52a:	f001 fd85 	bl	800c038 <__swsetup_r>
 800a52e:	b380      	cbz	r0, 800a592 <_puts_r+0x9a>
 800a530:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a534:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a536:	07da      	lsls	r2, r3, #31
 800a538:	d405      	bmi.n	800a546 <_puts_r+0x4e>
 800a53a:	89a3      	ldrh	r3, [r4, #12]
 800a53c:	059b      	lsls	r3, r3, #22
 800a53e:	d402      	bmi.n	800a546 <_puts_r+0x4e>
 800a540:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a542:	f000 f86b 	bl	800a61c <__retarget_lock_release_recursive>
 800a546:	4628      	mov	r0, r5
 800a548:	bd70      	pop	{r4, r5, r6, pc}
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	da04      	bge.n	800a558 <_puts_r+0x60>
 800a54e:	69a2      	ldr	r2, [r4, #24]
 800a550:	429a      	cmp	r2, r3
 800a552:	dc17      	bgt.n	800a584 <_puts_r+0x8c>
 800a554:	290a      	cmp	r1, #10
 800a556:	d015      	beq.n	800a584 <_puts_r+0x8c>
 800a558:	6823      	ldr	r3, [r4, #0]
 800a55a:	1c5a      	adds	r2, r3, #1
 800a55c:	6022      	str	r2, [r4, #0]
 800a55e:	7019      	strb	r1, [r3, #0]
 800a560:	68a3      	ldr	r3, [r4, #8]
 800a562:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a566:	3b01      	subs	r3, #1
 800a568:	60a3      	str	r3, [r4, #8]
 800a56a:	2900      	cmp	r1, #0
 800a56c:	d1ed      	bne.n	800a54a <_puts_r+0x52>
 800a56e:	2b00      	cmp	r3, #0
 800a570:	da11      	bge.n	800a596 <_puts_r+0x9e>
 800a572:	4622      	mov	r2, r4
 800a574:	210a      	movs	r1, #10
 800a576:	4628      	mov	r0, r5
 800a578:	f001 fd1f 	bl	800bfba <__swbuf_r>
 800a57c:	3001      	adds	r0, #1
 800a57e:	d0d7      	beq.n	800a530 <_puts_r+0x38>
 800a580:	250a      	movs	r5, #10
 800a582:	e7d7      	b.n	800a534 <_puts_r+0x3c>
 800a584:	4622      	mov	r2, r4
 800a586:	4628      	mov	r0, r5
 800a588:	f001 fd17 	bl	800bfba <__swbuf_r>
 800a58c:	3001      	adds	r0, #1
 800a58e:	d1e7      	bne.n	800a560 <_puts_r+0x68>
 800a590:	e7ce      	b.n	800a530 <_puts_r+0x38>
 800a592:	3e01      	subs	r6, #1
 800a594:	e7e4      	b.n	800a560 <_puts_r+0x68>
 800a596:	6823      	ldr	r3, [r4, #0]
 800a598:	1c5a      	adds	r2, r3, #1
 800a59a:	6022      	str	r2, [r4, #0]
 800a59c:	220a      	movs	r2, #10
 800a59e:	701a      	strb	r2, [r3, #0]
 800a5a0:	e7ee      	b.n	800a580 <_puts_r+0x88>
	...

0800a5a4 <puts>:
 800a5a4:	4b02      	ldr	r3, [pc, #8]	@ (800a5b0 <puts+0xc>)
 800a5a6:	4601      	mov	r1, r0
 800a5a8:	6818      	ldr	r0, [r3, #0]
 800a5aa:	f7ff bfa5 	b.w	800a4f8 <_puts_r>
 800a5ae:	bf00      	nop
 800a5b0:	2004001c 	.word	0x2004001c

0800a5b4 <memset>:
 800a5b4:	4402      	add	r2, r0
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	d100      	bne.n	800a5be <memset+0xa>
 800a5bc:	4770      	bx	lr
 800a5be:	f803 1b01 	strb.w	r1, [r3], #1
 800a5c2:	e7f9      	b.n	800a5b8 <memset+0x4>

0800a5c4 <__errno>:
 800a5c4:	4b01      	ldr	r3, [pc, #4]	@ (800a5cc <__errno+0x8>)
 800a5c6:	6818      	ldr	r0, [r3, #0]
 800a5c8:	4770      	bx	lr
 800a5ca:	bf00      	nop
 800a5cc:	2004001c 	.word	0x2004001c

0800a5d0 <__libc_init_array>:
 800a5d0:	b570      	push	{r4, r5, r6, lr}
 800a5d2:	4d0d      	ldr	r5, [pc, #52]	@ (800a608 <__libc_init_array+0x38>)
 800a5d4:	4c0d      	ldr	r4, [pc, #52]	@ (800a60c <__libc_init_array+0x3c>)
 800a5d6:	1b64      	subs	r4, r4, r5
 800a5d8:	10a4      	asrs	r4, r4, #2
 800a5da:	2600      	movs	r6, #0
 800a5dc:	42a6      	cmp	r6, r4
 800a5de:	d109      	bne.n	800a5f4 <__libc_init_array+0x24>
 800a5e0:	4d0b      	ldr	r5, [pc, #44]	@ (800a610 <__libc_init_array+0x40>)
 800a5e2:	4c0c      	ldr	r4, [pc, #48]	@ (800a614 <__libc_init_array+0x44>)
 800a5e4:	f002 fcc4 	bl	800cf70 <_init>
 800a5e8:	1b64      	subs	r4, r4, r5
 800a5ea:	10a4      	asrs	r4, r4, #2
 800a5ec:	2600      	movs	r6, #0
 800a5ee:	42a6      	cmp	r6, r4
 800a5f0:	d105      	bne.n	800a5fe <__libc_init_array+0x2e>
 800a5f2:	bd70      	pop	{r4, r5, r6, pc}
 800a5f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5f8:	4798      	blx	r3
 800a5fa:	3601      	adds	r6, #1
 800a5fc:	e7ee      	b.n	800a5dc <__libc_init_array+0xc>
 800a5fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800a602:	4798      	blx	r3
 800a604:	3601      	adds	r6, #1
 800a606:	e7f2      	b.n	800a5ee <__libc_init_array+0x1e>
 800a608:	0800ee8c 	.word	0x0800ee8c
 800a60c:	0800ee8c 	.word	0x0800ee8c
 800a610:	0800ee8c 	.word	0x0800ee8c
 800a614:	0800ee90 	.word	0x0800ee90

0800a618 <__retarget_lock_init_recursive>:
 800a618:	4770      	bx	lr

0800a61a <__retarget_lock_acquire_recursive>:
 800a61a:	4770      	bx	lr

0800a61c <__retarget_lock_release_recursive>:
 800a61c:	4770      	bx	lr
	...

0800a620 <_localeconv_r>:
 800a620:	4800      	ldr	r0, [pc, #0]	@ (800a624 <_localeconv_r+0x4>)
 800a622:	4770      	bx	lr
 800a624:	2004015c 	.word	0x2004015c

0800a628 <memcpy>:
 800a628:	440a      	add	r2, r1
 800a62a:	4291      	cmp	r1, r2
 800a62c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a630:	d100      	bne.n	800a634 <memcpy+0xc>
 800a632:	4770      	bx	lr
 800a634:	b510      	push	{r4, lr}
 800a636:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a63a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a63e:	4291      	cmp	r1, r2
 800a640:	d1f9      	bne.n	800a636 <memcpy+0xe>
 800a642:	bd10      	pop	{r4, pc}

0800a644 <quorem>:
 800a644:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a648:	6903      	ldr	r3, [r0, #16]
 800a64a:	690c      	ldr	r4, [r1, #16]
 800a64c:	42a3      	cmp	r3, r4
 800a64e:	4607      	mov	r7, r0
 800a650:	db7e      	blt.n	800a750 <quorem+0x10c>
 800a652:	3c01      	subs	r4, #1
 800a654:	f101 0814 	add.w	r8, r1, #20
 800a658:	00a3      	lsls	r3, r4, #2
 800a65a:	f100 0514 	add.w	r5, r0, #20
 800a65e:	9300      	str	r3, [sp, #0]
 800a660:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a664:	9301      	str	r3, [sp, #4]
 800a666:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a66a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a66e:	3301      	adds	r3, #1
 800a670:	429a      	cmp	r2, r3
 800a672:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a676:	fbb2 f6f3 	udiv	r6, r2, r3
 800a67a:	d32e      	bcc.n	800a6da <quorem+0x96>
 800a67c:	f04f 0a00 	mov.w	sl, #0
 800a680:	46c4      	mov	ip, r8
 800a682:	46ae      	mov	lr, r5
 800a684:	46d3      	mov	fp, sl
 800a686:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a68a:	b298      	uxth	r0, r3
 800a68c:	fb06 a000 	mla	r0, r6, r0, sl
 800a690:	0c02      	lsrs	r2, r0, #16
 800a692:	0c1b      	lsrs	r3, r3, #16
 800a694:	fb06 2303 	mla	r3, r6, r3, r2
 800a698:	f8de 2000 	ldr.w	r2, [lr]
 800a69c:	b280      	uxth	r0, r0
 800a69e:	b292      	uxth	r2, r2
 800a6a0:	1a12      	subs	r2, r2, r0
 800a6a2:	445a      	add	r2, fp
 800a6a4:	f8de 0000 	ldr.w	r0, [lr]
 800a6a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6ac:	b29b      	uxth	r3, r3
 800a6ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a6b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a6b6:	b292      	uxth	r2, r2
 800a6b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a6bc:	45e1      	cmp	r9, ip
 800a6be:	f84e 2b04 	str.w	r2, [lr], #4
 800a6c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a6c6:	d2de      	bcs.n	800a686 <quorem+0x42>
 800a6c8:	9b00      	ldr	r3, [sp, #0]
 800a6ca:	58eb      	ldr	r3, [r5, r3]
 800a6cc:	b92b      	cbnz	r3, 800a6da <quorem+0x96>
 800a6ce:	9b01      	ldr	r3, [sp, #4]
 800a6d0:	3b04      	subs	r3, #4
 800a6d2:	429d      	cmp	r5, r3
 800a6d4:	461a      	mov	r2, r3
 800a6d6:	d32f      	bcc.n	800a738 <quorem+0xf4>
 800a6d8:	613c      	str	r4, [r7, #16]
 800a6da:	4638      	mov	r0, r7
 800a6dc:	f001 fb22 	bl	800bd24 <__mcmp>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	db25      	blt.n	800a730 <quorem+0xec>
 800a6e4:	4629      	mov	r1, r5
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6ec:	f8d1 c000 	ldr.w	ip, [r1]
 800a6f0:	fa1f fe82 	uxth.w	lr, r2
 800a6f4:	fa1f f38c 	uxth.w	r3, ip
 800a6f8:	eba3 030e 	sub.w	r3, r3, lr
 800a6fc:	4403      	add	r3, r0
 800a6fe:	0c12      	lsrs	r2, r2, #16
 800a700:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a704:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a708:	b29b      	uxth	r3, r3
 800a70a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a70e:	45c1      	cmp	r9, r8
 800a710:	f841 3b04 	str.w	r3, [r1], #4
 800a714:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a718:	d2e6      	bcs.n	800a6e8 <quorem+0xa4>
 800a71a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a71e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a722:	b922      	cbnz	r2, 800a72e <quorem+0xea>
 800a724:	3b04      	subs	r3, #4
 800a726:	429d      	cmp	r5, r3
 800a728:	461a      	mov	r2, r3
 800a72a:	d30b      	bcc.n	800a744 <quorem+0x100>
 800a72c:	613c      	str	r4, [r7, #16]
 800a72e:	3601      	adds	r6, #1
 800a730:	4630      	mov	r0, r6
 800a732:	b003      	add	sp, #12
 800a734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a738:	6812      	ldr	r2, [r2, #0]
 800a73a:	3b04      	subs	r3, #4
 800a73c:	2a00      	cmp	r2, #0
 800a73e:	d1cb      	bne.n	800a6d8 <quorem+0x94>
 800a740:	3c01      	subs	r4, #1
 800a742:	e7c6      	b.n	800a6d2 <quorem+0x8e>
 800a744:	6812      	ldr	r2, [r2, #0]
 800a746:	3b04      	subs	r3, #4
 800a748:	2a00      	cmp	r2, #0
 800a74a:	d1ef      	bne.n	800a72c <quorem+0xe8>
 800a74c:	3c01      	subs	r4, #1
 800a74e:	e7ea      	b.n	800a726 <quorem+0xe2>
 800a750:	2000      	movs	r0, #0
 800a752:	e7ee      	b.n	800a732 <quorem+0xee>
 800a754:	0000      	movs	r0, r0
	...

0800a758 <_dtoa_r>:
 800a758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75c:	69c7      	ldr	r7, [r0, #28]
 800a75e:	b097      	sub	sp, #92	@ 0x5c
 800a760:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a764:	ec55 4b10 	vmov	r4, r5, d0
 800a768:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a76a:	9107      	str	r1, [sp, #28]
 800a76c:	4681      	mov	r9, r0
 800a76e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a770:	9311      	str	r3, [sp, #68]	@ 0x44
 800a772:	b97f      	cbnz	r7, 800a794 <_dtoa_r+0x3c>
 800a774:	2010      	movs	r0, #16
 800a776:	f000 ff01 	bl	800b57c <malloc>
 800a77a:	4602      	mov	r2, r0
 800a77c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a780:	b920      	cbnz	r0, 800a78c <_dtoa_r+0x34>
 800a782:	4ba9      	ldr	r3, [pc, #676]	@ (800aa28 <_dtoa_r+0x2d0>)
 800a784:	21ef      	movs	r1, #239	@ 0xef
 800a786:	48a9      	ldr	r0, [pc, #676]	@ (800aa2c <_dtoa_r+0x2d4>)
 800a788:	f001 fd86 	bl	800c298 <__assert_func>
 800a78c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a790:	6007      	str	r7, [r0, #0]
 800a792:	60c7      	str	r7, [r0, #12]
 800a794:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a798:	6819      	ldr	r1, [r3, #0]
 800a79a:	b159      	cbz	r1, 800a7b4 <_dtoa_r+0x5c>
 800a79c:	685a      	ldr	r2, [r3, #4]
 800a79e:	604a      	str	r2, [r1, #4]
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	4093      	lsls	r3, r2
 800a7a4:	608b      	str	r3, [r1, #8]
 800a7a6:	4648      	mov	r0, r9
 800a7a8:	f001 f88a 	bl	800b8c0 <_Bfree>
 800a7ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	601a      	str	r2, [r3, #0]
 800a7b4:	1e2b      	subs	r3, r5, #0
 800a7b6:	bfb9      	ittee	lt
 800a7b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a7bc:	9305      	strlt	r3, [sp, #20]
 800a7be:	2300      	movge	r3, #0
 800a7c0:	6033      	strge	r3, [r6, #0]
 800a7c2:	9f05      	ldr	r7, [sp, #20]
 800a7c4:	4b9a      	ldr	r3, [pc, #616]	@ (800aa30 <_dtoa_r+0x2d8>)
 800a7c6:	bfbc      	itt	lt
 800a7c8:	2201      	movlt	r2, #1
 800a7ca:	6032      	strlt	r2, [r6, #0]
 800a7cc:	43bb      	bics	r3, r7
 800a7ce:	d112      	bne.n	800a7f6 <_dtoa_r+0x9e>
 800a7d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a7d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a7d6:	6013      	str	r3, [r2, #0]
 800a7d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a7dc:	4323      	orrs	r3, r4
 800a7de:	f000 855a 	beq.w	800b296 <_dtoa_r+0xb3e>
 800a7e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a7e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800aa44 <_dtoa_r+0x2ec>
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	f000 855c 	beq.w	800b2a6 <_dtoa_r+0xb4e>
 800a7ee:	f10a 0303 	add.w	r3, sl, #3
 800a7f2:	f000 bd56 	b.w	800b2a2 <_dtoa_r+0xb4a>
 800a7f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	ec51 0b17 	vmov	r0, r1, d7
 800a800:	2300      	movs	r3, #0
 800a802:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a806:	f7f6 f977 	bl	8000af8 <__aeabi_dcmpeq>
 800a80a:	4680      	mov	r8, r0
 800a80c:	b158      	cbz	r0, 800a826 <_dtoa_r+0xce>
 800a80e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a810:	2301      	movs	r3, #1
 800a812:	6013      	str	r3, [r2, #0]
 800a814:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a816:	b113      	cbz	r3, 800a81e <_dtoa_r+0xc6>
 800a818:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a81a:	4b86      	ldr	r3, [pc, #536]	@ (800aa34 <_dtoa_r+0x2dc>)
 800a81c:	6013      	str	r3, [r2, #0]
 800a81e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800aa48 <_dtoa_r+0x2f0>
 800a822:	f000 bd40 	b.w	800b2a6 <_dtoa_r+0xb4e>
 800a826:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a82a:	aa14      	add	r2, sp, #80	@ 0x50
 800a82c:	a915      	add	r1, sp, #84	@ 0x54
 800a82e:	4648      	mov	r0, r9
 800a830:	f001 fb28 	bl	800be84 <__d2b>
 800a834:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a838:	9002      	str	r0, [sp, #8]
 800a83a:	2e00      	cmp	r6, #0
 800a83c:	d078      	beq.n	800a930 <_dtoa_r+0x1d8>
 800a83e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a840:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a848:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a84c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a850:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a854:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a858:	4619      	mov	r1, r3
 800a85a:	2200      	movs	r2, #0
 800a85c:	4b76      	ldr	r3, [pc, #472]	@ (800aa38 <_dtoa_r+0x2e0>)
 800a85e:	f7f5 fd2b 	bl	80002b8 <__aeabi_dsub>
 800a862:	a36b      	add	r3, pc, #428	@ (adr r3, 800aa10 <_dtoa_r+0x2b8>)
 800a864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a868:	f7f5 fede 	bl	8000628 <__aeabi_dmul>
 800a86c:	a36a      	add	r3, pc, #424	@ (adr r3, 800aa18 <_dtoa_r+0x2c0>)
 800a86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a872:	f7f5 fd23 	bl	80002bc <__adddf3>
 800a876:	4604      	mov	r4, r0
 800a878:	4630      	mov	r0, r6
 800a87a:	460d      	mov	r5, r1
 800a87c:	f7f5 fe6a 	bl	8000554 <__aeabi_i2d>
 800a880:	a367      	add	r3, pc, #412	@ (adr r3, 800aa20 <_dtoa_r+0x2c8>)
 800a882:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a886:	f7f5 fecf 	bl	8000628 <__aeabi_dmul>
 800a88a:	4602      	mov	r2, r0
 800a88c:	460b      	mov	r3, r1
 800a88e:	4620      	mov	r0, r4
 800a890:	4629      	mov	r1, r5
 800a892:	f7f5 fd13 	bl	80002bc <__adddf3>
 800a896:	4604      	mov	r4, r0
 800a898:	460d      	mov	r5, r1
 800a89a:	f7f6 f975 	bl	8000b88 <__aeabi_d2iz>
 800a89e:	2200      	movs	r2, #0
 800a8a0:	4607      	mov	r7, r0
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	4629      	mov	r1, r5
 800a8a8:	f7f6 f930 	bl	8000b0c <__aeabi_dcmplt>
 800a8ac:	b140      	cbz	r0, 800a8c0 <_dtoa_r+0x168>
 800a8ae:	4638      	mov	r0, r7
 800a8b0:	f7f5 fe50 	bl	8000554 <__aeabi_i2d>
 800a8b4:	4622      	mov	r2, r4
 800a8b6:	462b      	mov	r3, r5
 800a8b8:	f7f6 f91e 	bl	8000af8 <__aeabi_dcmpeq>
 800a8bc:	b900      	cbnz	r0, 800a8c0 <_dtoa_r+0x168>
 800a8be:	3f01      	subs	r7, #1
 800a8c0:	2f16      	cmp	r7, #22
 800a8c2:	d852      	bhi.n	800a96a <_dtoa_r+0x212>
 800a8c4:	4b5d      	ldr	r3, [pc, #372]	@ (800aa3c <_dtoa_r+0x2e4>)
 800a8c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a8d2:	f7f6 f91b 	bl	8000b0c <__aeabi_dcmplt>
 800a8d6:	2800      	cmp	r0, #0
 800a8d8:	d049      	beq.n	800a96e <_dtoa_r+0x216>
 800a8da:	3f01      	subs	r7, #1
 800a8dc:	2300      	movs	r3, #0
 800a8de:	9310      	str	r3, [sp, #64]	@ 0x40
 800a8e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a8e2:	1b9b      	subs	r3, r3, r6
 800a8e4:	1e5a      	subs	r2, r3, #1
 800a8e6:	bf45      	ittet	mi
 800a8e8:	f1c3 0301 	rsbmi	r3, r3, #1
 800a8ec:	9300      	strmi	r3, [sp, #0]
 800a8ee:	2300      	movpl	r3, #0
 800a8f0:	2300      	movmi	r3, #0
 800a8f2:	9206      	str	r2, [sp, #24]
 800a8f4:	bf54      	ite	pl
 800a8f6:	9300      	strpl	r3, [sp, #0]
 800a8f8:	9306      	strmi	r3, [sp, #24]
 800a8fa:	2f00      	cmp	r7, #0
 800a8fc:	db39      	blt.n	800a972 <_dtoa_r+0x21a>
 800a8fe:	9b06      	ldr	r3, [sp, #24]
 800a900:	970d      	str	r7, [sp, #52]	@ 0x34
 800a902:	443b      	add	r3, r7
 800a904:	9306      	str	r3, [sp, #24]
 800a906:	2300      	movs	r3, #0
 800a908:	9308      	str	r3, [sp, #32]
 800a90a:	9b07      	ldr	r3, [sp, #28]
 800a90c:	2b09      	cmp	r3, #9
 800a90e:	d863      	bhi.n	800a9d8 <_dtoa_r+0x280>
 800a910:	2b05      	cmp	r3, #5
 800a912:	bfc4      	itt	gt
 800a914:	3b04      	subgt	r3, #4
 800a916:	9307      	strgt	r3, [sp, #28]
 800a918:	9b07      	ldr	r3, [sp, #28]
 800a91a:	f1a3 0302 	sub.w	r3, r3, #2
 800a91e:	bfcc      	ite	gt
 800a920:	2400      	movgt	r4, #0
 800a922:	2401      	movle	r4, #1
 800a924:	2b03      	cmp	r3, #3
 800a926:	d863      	bhi.n	800a9f0 <_dtoa_r+0x298>
 800a928:	e8df f003 	tbb	[pc, r3]
 800a92c:	2b375452 	.word	0x2b375452
 800a930:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a934:	441e      	add	r6, r3
 800a936:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a93a:	2b20      	cmp	r3, #32
 800a93c:	bfc1      	itttt	gt
 800a93e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a942:	409f      	lslgt	r7, r3
 800a944:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a948:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a94c:	bfd6      	itet	le
 800a94e:	f1c3 0320 	rsble	r3, r3, #32
 800a952:	ea47 0003 	orrgt.w	r0, r7, r3
 800a956:	fa04 f003 	lslle.w	r0, r4, r3
 800a95a:	f7f5 fdeb 	bl	8000534 <__aeabi_ui2d>
 800a95e:	2201      	movs	r2, #1
 800a960:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a964:	3e01      	subs	r6, #1
 800a966:	9212      	str	r2, [sp, #72]	@ 0x48
 800a968:	e776      	b.n	800a858 <_dtoa_r+0x100>
 800a96a:	2301      	movs	r3, #1
 800a96c:	e7b7      	b.n	800a8de <_dtoa_r+0x186>
 800a96e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a970:	e7b6      	b.n	800a8e0 <_dtoa_r+0x188>
 800a972:	9b00      	ldr	r3, [sp, #0]
 800a974:	1bdb      	subs	r3, r3, r7
 800a976:	9300      	str	r3, [sp, #0]
 800a978:	427b      	negs	r3, r7
 800a97a:	9308      	str	r3, [sp, #32]
 800a97c:	2300      	movs	r3, #0
 800a97e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a980:	e7c3      	b.n	800a90a <_dtoa_r+0x1b2>
 800a982:	2301      	movs	r3, #1
 800a984:	9309      	str	r3, [sp, #36]	@ 0x24
 800a986:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a988:	eb07 0b03 	add.w	fp, r7, r3
 800a98c:	f10b 0301 	add.w	r3, fp, #1
 800a990:	2b01      	cmp	r3, #1
 800a992:	9303      	str	r3, [sp, #12]
 800a994:	bfb8      	it	lt
 800a996:	2301      	movlt	r3, #1
 800a998:	e006      	b.n	800a9a8 <_dtoa_r+0x250>
 800a99a:	2301      	movs	r3, #1
 800a99c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a99e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	dd28      	ble.n	800a9f6 <_dtoa_r+0x29e>
 800a9a4:	469b      	mov	fp, r3
 800a9a6:	9303      	str	r3, [sp, #12]
 800a9a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	2204      	movs	r2, #4
 800a9b0:	f102 0514 	add.w	r5, r2, #20
 800a9b4:	429d      	cmp	r5, r3
 800a9b6:	d926      	bls.n	800aa06 <_dtoa_r+0x2ae>
 800a9b8:	6041      	str	r1, [r0, #4]
 800a9ba:	4648      	mov	r0, r9
 800a9bc:	f000 ff40 	bl	800b840 <_Balloc>
 800a9c0:	4682      	mov	sl, r0
 800a9c2:	2800      	cmp	r0, #0
 800a9c4:	d142      	bne.n	800aa4c <_dtoa_r+0x2f4>
 800a9c6:	4b1e      	ldr	r3, [pc, #120]	@ (800aa40 <_dtoa_r+0x2e8>)
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800a9ce:	e6da      	b.n	800a786 <_dtoa_r+0x2e>
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	e7e3      	b.n	800a99c <_dtoa_r+0x244>
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	e7d5      	b.n	800a984 <_dtoa_r+0x22c>
 800a9d8:	2401      	movs	r4, #1
 800a9da:	2300      	movs	r3, #0
 800a9dc:	9307      	str	r3, [sp, #28]
 800a9de:	9409      	str	r4, [sp, #36]	@ 0x24
 800a9e0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800a9ea:	2312      	movs	r3, #18
 800a9ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800a9ee:	e7db      	b.n	800a9a8 <_dtoa_r+0x250>
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9f4:	e7f4      	b.n	800a9e0 <_dtoa_r+0x288>
 800a9f6:	f04f 0b01 	mov.w	fp, #1
 800a9fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800a9fe:	465b      	mov	r3, fp
 800aa00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800aa04:	e7d0      	b.n	800a9a8 <_dtoa_r+0x250>
 800aa06:	3101      	adds	r1, #1
 800aa08:	0052      	lsls	r2, r2, #1
 800aa0a:	e7d1      	b.n	800a9b0 <_dtoa_r+0x258>
 800aa0c:	f3af 8000 	nop.w
 800aa10:	636f4361 	.word	0x636f4361
 800aa14:	3fd287a7 	.word	0x3fd287a7
 800aa18:	8b60c8b3 	.word	0x8b60c8b3
 800aa1c:	3fc68a28 	.word	0x3fc68a28
 800aa20:	509f79fb 	.word	0x509f79fb
 800aa24:	3fd34413 	.word	0x3fd34413
 800aa28:	0800e77d 	.word	0x0800e77d
 800aa2c:	0800e794 	.word	0x0800e794
 800aa30:	7ff00000 	.word	0x7ff00000
 800aa34:	0800e74d 	.word	0x0800e74d
 800aa38:	3ff80000 	.word	0x3ff80000
 800aa3c:	0800e8e8 	.word	0x0800e8e8
 800aa40:	0800e7ec 	.word	0x0800e7ec
 800aa44:	0800e779 	.word	0x0800e779
 800aa48:	0800e74c 	.word	0x0800e74c
 800aa4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aa50:	6018      	str	r0, [r3, #0]
 800aa52:	9b03      	ldr	r3, [sp, #12]
 800aa54:	2b0e      	cmp	r3, #14
 800aa56:	f200 80a1 	bhi.w	800ab9c <_dtoa_r+0x444>
 800aa5a:	2c00      	cmp	r4, #0
 800aa5c:	f000 809e 	beq.w	800ab9c <_dtoa_r+0x444>
 800aa60:	2f00      	cmp	r7, #0
 800aa62:	dd33      	ble.n	800aacc <_dtoa_r+0x374>
 800aa64:	4b9c      	ldr	r3, [pc, #624]	@ (800acd8 <_dtoa_r+0x580>)
 800aa66:	f007 020f 	and.w	r2, r7, #15
 800aa6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa6e:	ed93 7b00 	vldr	d7, [r3]
 800aa72:	05f8      	lsls	r0, r7, #23
 800aa74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800aa78:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aa7c:	d516      	bpl.n	800aaac <_dtoa_r+0x354>
 800aa7e:	4b97      	ldr	r3, [pc, #604]	@ (800acdc <_dtoa_r+0x584>)
 800aa80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa88:	f7f5 fef8 	bl	800087c <__aeabi_ddiv>
 800aa8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa90:	f004 040f 	and.w	r4, r4, #15
 800aa94:	2603      	movs	r6, #3
 800aa96:	4d91      	ldr	r5, [pc, #580]	@ (800acdc <_dtoa_r+0x584>)
 800aa98:	b954      	cbnz	r4, 800aab0 <_dtoa_r+0x358>
 800aa9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaa2:	f7f5 feeb 	bl	800087c <__aeabi_ddiv>
 800aaa6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aaaa:	e028      	b.n	800aafe <_dtoa_r+0x3a6>
 800aaac:	2602      	movs	r6, #2
 800aaae:	e7f2      	b.n	800aa96 <_dtoa_r+0x33e>
 800aab0:	07e1      	lsls	r1, r4, #31
 800aab2:	d508      	bpl.n	800aac6 <_dtoa_r+0x36e>
 800aab4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aab8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aabc:	f7f5 fdb4 	bl	8000628 <__aeabi_dmul>
 800aac0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aac4:	3601      	adds	r6, #1
 800aac6:	1064      	asrs	r4, r4, #1
 800aac8:	3508      	adds	r5, #8
 800aaca:	e7e5      	b.n	800aa98 <_dtoa_r+0x340>
 800aacc:	f000 80af 	beq.w	800ac2e <_dtoa_r+0x4d6>
 800aad0:	427c      	negs	r4, r7
 800aad2:	4b81      	ldr	r3, [pc, #516]	@ (800acd8 <_dtoa_r+0x580>)
 800aad4:	4d81      	ldr	r5, [pc, #516]	@ (800acdc <_dtoa_r+0x584>)
 800aad6:	f004 020f 	and.w	r2, r4, #15
 800aada:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aae6:	f7f5 fd9f 	bl	8000628 <__aeabi_dmul>
 800aaea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aaee:	1124      	asrs	r4, r4, #4
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	2602      	movs	r6, #2
 800aaf4:	2c00      	cmp	r4, #0
 800aaf6:	f040 808f 	bne.w	800ac18 <_dtoa_r+0x4c0>
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d1d3      	bne.n	800aaa6 <_dtoa_r+0x34e>
 800aafe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ab00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	f000 8094 	beq.w	800ac32 <_dtoa_r+0x4da>
 800ab0a:	4b75      	ldr	r3, [pc, #468]	@ (800ace0 <_dtoa_r+0x588>)
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	4620      	mov	r0, r4
 800ab10:	4629      	mov	r1, r5
 800ab12:	f7f5 fffb 	bl	8000b0c <__aeabi_dcmplt>
 800ab16:	2800      	cmp	r0, #0
 800ab18:	f000 808b 	beq.w	800ac32 <_dtoa_r+0x4da>
 800ab1c:	9b03      	ldr	r3, [sp, #12]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	f000 8087 	beq.w	800ac32 <_dtoa_r+0x4da>
 800ab24:	f1bb 0f00 	cmp.w	fp, #0
 800ab28:	dd34      	ble.n	800ab94 <_dtoa_r+0x43c>
 800ab2a:	4620      	mov	r0, r4
 800ab2c:	4b6d      	ldr	r3, [pc, #436]	@ (800ace4 <_dtoa_r+0x58c>)
 800ab2e:	2200      	movs	r2, #0
 800ab30:	4629      	mov	r1, r5
 800ab32:	f7f5 fd79 	bl	8000628 <__aeabi_dmul>
 800ab36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab3a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ab3e:	3601      	adds	r6, #1
 800ab40:	465c      	mov	r4, fp
 800ab42:	4630      	mov	r0, r6
 800ab44:	f7f5 fd06 	bl	8000554 <__aeabi_i2d>
 800ab48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab4c:	f7f5 fd6c 	bl	8000628 <__aeabi_dmul>
 800ab50:	4b65      	ldr	r3, [pc, #404]	@ (800ace8 <_dtoa_r+0x590>)
 800ab52:	2200      	movs	r2, #0
 800ab54:	f7f5 fbb2 	bl	80002bc <__adddf3>
 800ab58:	4605      	mov	r5, r0
 800ab5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ab5e:	2c00      	cmp	r4, #0
 800ab60:	d16a      	bne.n	800ac38 <_dtoa_r+0x4e0>
 800ab62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab66:	4b61      	ldr	r3, [pc, #388]	@ (800acec <_dtoa_r+0x594>)
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f7f5 fba5 	bl	80002b8 <__aeabi_dsub>
 800ab6e:	4602      	mov	r2, r0
 800ab70:	460b      	mov	r3, r1
 800ab72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab76:	462a      	mov	r2, r5
 800ab78:	4633      	mov	r3, r6
 800ab7a:	f7f5 ffe5 	bl	8000b48 <__aeabi_dcmpgt>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	f040 8298 	bne.w	800b0b4 <_dtoa_r+0x95c>
 800ab84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab88:	462a      	mov	r2, r5
 800ab8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ab8e:	f7f5 ffbd 	bl	8000b0c <__aeabi_dcmplt>
 800ab92:	bb38      	cbnz	r0, 800abe4 <_dtoa_r+0x48c>
 800ab94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ab98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ab9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f2c0 8157 	blt.w	800ae52 <_dtoa_r+0x6fa>
 800aba4:	2f0e      	cmp	r7, #14
 800aba6:	f300 8154 	bgt.w	800ae52 <_dtoa_r+0x6fa>
 800abaa:	4b4b      	ldr	r3, [pc, #300]	@ (800acd8 <_dtoa_r+0x580>)
 800abac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800abb0:	ed93 7b00 	vldr	d7, [r3]
 800abb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	ed8d 7b00 	vstr	d7, [sp]
 800abbc:	f280 80e5 	bge.w	800ad8a <_dtoa_r+0x632>
 800abc0:	9b03      	ldr	r3, [sp, #12]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	f300 80e1 	bgt.w	800ad8a <_dtoa_r+0x632>
 800abc8:	d10c      	bne.n	800abe4 <_dtoa_r+0x48c>
 800abca:	4b48      	ldr	r3, [pc, #288]	@ (800acec <_dtoa_r+0x594>)
 800abcc:	2200      	movs	r2, #0
 800abce:	ec51 0b17 	vmov	r0, r1, d7
 800abd2:	f7f5 fd29 	bl	8000628 <__aeabi_dmul>
 800abd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abda:	f7f5 ffab 	bl	8000b34 <__aeabi_dcmpge>
 800abde:	2800      	cmp	r0, #0
 800abe0:	f000 8266 	beq.w	800b0b0 <_dtoa_r+0x958>
 800abe4:	2400      	movs	r4, #0
 800abe6:	4625      	mov	r5, r4
 800abe8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abea:	4656      	mov	r6, sl
 800abec:	ea6f 0803 	mvn.w	r8, r3
 800abf0:	2700      	movs	r7, #0
 800abf2:	4621      	mov	r1, r4
 800abf4:	4648      	mov	r0, r9
 800abf6:	f000 fe63 	bl	800b8c0 <_Bfree>
 800abfa:	2d00      	cmp	r5, #0
 800abfc:	f000 80bd 	beq.w	800ad7a <_dtoa_r+0x622>
 800ac00:	b12f      	cbz	r7, 800ac0e <_dtoa_r+0x4b6>
 800ac02:	42af      	cmp	r7, r5
 800ac04:	d003      	beq.n	800ac0e <_dtoa_r+0x4b6>
 800ac06:	4639      	mov	r1, r7
 800ac08:	4648      	mov	r0, r9
 800ac0a:	f000 fe59 	bl	800b8c0 <_Bfree>
 800ac0e:	4629      	mov	r1, r5
 800ac10:	4648      	mov	r0, r9
 800ac12:	f000 fe55 	bl	800b8c0 <_Bfree>
 800ac16:	e0b0      	b.n	800ad7a <_dtoa_r+0x622>
 800ac18:	07e2      	lsls	r2, r4, #31
 800ac1a:	d505      	bpl.n	800ac28 <_dtoa_r+0x4d0>
 800ac1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac20:	f7f5 fd02 	bl	8000628 <__aeabi_dmul>
 800ac24:	3601      	adds	r6, #1
 800ac26:	2301      	movs	r3, #1
 800ac28:	1064      	asrs	r4, r4, #1
 800ac2a:	3508      	adds	r5, #8
 800ac2c:	e762      	b.n	800aaf4 <_dtoa_r+0x39c>
 800ac2e:	2602      	movs	r6, #2
 800ac30:	e765      	b.n	800aafe <_dtoa_r+0x3a6>
 800ac32:	9c03      	ldr	r4, [sp, #12]
 800ac34:	46b8      	mov	r8, r7
 800ac36:	e784      	b.n	800ab42 <_dtoa_r+0x3ea>
 800ac38:	4b27      	ldr	r3, [pc, #156]	@ (800acd8 <_dtoa_r+0x580>)
 800ac3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac44:	4454      	add	r4, sl
 800ac46:	2900      	cmp	r1, #0
 800ac48:	d054      	beq.n	800acf4 <_dtoa_r+0x59c>
 800ac4a:	4929      	ldr	r1, [pc, #164]	@ (800acf0 <_dtoa_r+0x598>)
 800ac4c:	2000      	movs	r0, #0
 800ac4e:	f7f5 fe15 	bl	800087c <__aeabi_ddiv>
 800ac52:	4633      	mov	r3, r6
 800ac54:	462a      	mov	r2, r5
 800ac56:	f7f5 fb2f 	bl	80002b8 <__aeabi_dsub>
 800ac5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac5e:	4656      	mov	r6, sl
 800ac60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac64:	f7f5 ff90 	bl	8000b88 <__aeabi_d2iz>
 800ac68:	4605      	mov	r5, r0
 800ac6a:	f7f5 fc73 	bl	8000554 <__aeabi_i2d>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	460b      	mov	r3, r1
 800ac72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac76:	f7f5 fb1f 	bl	80002b8 <__aeabi_dsub>
 800ac7a:	3530      	adds	r5, #48	@ 0x30
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	460b      	mov	r3, r1
 800ac80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac84:	f806 5b01 	strb.w	r5, [r6], #1
 800ac88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac8c:	f7f5 ff3e 	bl	8000b0c <__aeabi_dcmplt>
 800ac90:	2800      	cmp	r0, #0
 800ac92:	d172      	bne.n	800ad7a <_dtoa_r+0x622>
 800ac94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac98:	4911      	ldr	r1, [pc, #68]	@ (800ace0 <_dtoa_r+0x588>)
 800ac9a:	2000      	movs	r0, #0
 800ac9c:	f7f5 fb0c 	bl	80002b8 <__aeabi_dsub>
 800aca0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aca4:	f7f5 ff32 	bl	8000b0c <__aeabi_dcmplt>
 800aca8:	2800      	cmp	r0, #0
 800acaa:	f040 80b4 	bne.w	800ae16 <_dtoa_r+0x6be>
 800acae:	42a6      	cmp	r6, r4
 800acb0:	f43f af70 	beq.w	800ab94 <_dtoa_r+0x43c>
 800acb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800acb8:	4b0a      	ldr	r3, [pc, #40]	@ (800ace4 <_dtoa_r+0x58c>)
 800acba:	2200      	movs	r2, #0
 800acbc:	f7f5 fcb4 	bl	8000628 <__aeabi_dmul>
 800acc0:	4b08      	ldr	r3, [pc, #32]	@ (800ace4 <_dtoa_r+0x58c>)
 800acc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800acc6:	2200      	movs	r2, #0
 800acc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800accc:	f7f5 fcac 	bl	8000628 <__aeabi_dmul>
 800acd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acd4:	e7c4      	b.n	800ac60 <_dtoa_r+0x508>
 800acd6:	bf00      	nop
 800acd8:	0800e8e8 	.word	0x0800e8e8
 800acdc:	0800e8c0 	.word	0x0800e8c0
 800ace0:	3ff00000 	.word	0x3ff00000
 800ace4:	40240000 	.word	0x40240000
 800ace8:	401c0000 	.word	0x401c0000
 800acec:	40140000 	.word	0x40140000
 800acf0:	3fe00000 	.word	0x3fe00000
 800acf4:	4631      	mov	r1, r6
 800acf6:	4628      	mov	r0, r5
 800acf8:	f7f5 fc96 	bl	8000628 <__aeabi_dmul>
 800acfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ad00:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ad02:	4656      	mov	r6, sl
 800ad04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad08:	f7f5 ff3e 	bl	8000b88 <__aeabi_d2iz>
 800ad0c:	4605      	mov	r5, r0
 800ad0e:	f7f5 fc21 	bl	8000554 <__aeabi_i2d>
 800ad12:	4602      	mov	r2, r0
 800ad14:	460b      	mov	r3, r1
 800ad16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad1a:	f7f5 facd 	bl	80002b8 <__aeabi_dsub>
 800ad1e:	3530      	adds	r5, #48	@ 0x30
 800ad20:	f806 5b01 	strb.w	r5, [r6], #1
 800ad24:	4602      	mov	r2, r0
 800ad26:	460b      	mov	r3, r1
 800ad28:	42a6      	cmp	r6, r4
 800ad2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ad2e:	f04f 0200 	mov.w	r2, #0
 800ad32:	d124      	bne.n	800ad7e <_dtoa_r+0x626>
 800ad34:	4baf      	ldr	r3, [pc, #700]	@ (800aff4 <_dtoa_r+0x89c>)
 800ad36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ad3a:	f7f5 fabf 	bl	80002bc <__adddf3>
 800ad3e:	4602      	mov	r2, r0
 800ad40:	460b      	mov	r3, r1
 800ad42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad46:	f7f5 feff 	bl	8000b48 <__aeabi_dcmpgt>
 800ad4a:	2800      	cmp	r0, #0
 800ad4c:	d163      	bne.n	800ae16 <_dtoa_r+0x6be>
 800ad4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ad52:	49a8      	ldr	r1, [pc, #672]	@ (800aff4 <_dtoa_r+0x89c>)
 800ad54:	2000      	movs	r0, #0
 800ad56:	f7f5 faaf 	bl	80002b8 <__aeabi_dsub>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad62:	f7f5 fed3 	bl	8000b0c <__aeabi_dcmplt>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	f43f af14 	beq.w	800ab94 <_dtoa_r+0x43c>
 800ad6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ad6e:	1e73      	subs	r3, r6, #1
 800ad70:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ad72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad76:	2b30      	cmp	r3, #48	@ 0x30
 800ad78:	d0f8      	beq.n	800ad6c <_dtoa_r+0x614>
 800ad7a:	4647      	mov	r7, r8
 800ad7c:	e03b      	b.n	800adf6 <_dtoa_r+0x69e>
 800ad7e:	4b9e      	ldr	r3, [pc, #632]	@ (800aff8 <_dtoa_r+0x8a0>)
 800ad80:	f7f5 fc52 	bl	8000628 <__aeabi_dmul>
 800ad84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad88:	e7bc      	b.n	800ad04 <_dtoa_r+0x5ac>
 800ad8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ad8e:	4656      	mov	r6, sl
 800ad90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad94:	4620      	mov	r0, r4
 800ad96:	4629      	mov	r1, r5
 800ad98:	f7f5 fd70 	bl	800087c <__aeabi_ddiv>
 800ad9c:	f7f5 fef4 	bl	8000b88 <__aeabi_d2iz>
 800ada0:	4680      	mov	r8, r0
 800ada2:	f7f5 fbd7 	bl	8000554 <__aeabi_i2d>
 800ada6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adaa:	f7f5 fc3d 	bl	8000628 <__aeabi_dmul>
 800adae:	4602      	mov	r2, r0
 800adb0:	460b      	mov	r3, r1
 800adb2:	4620      	mov	r0, r4
 800adb4:	4629      	mov	r1, r5
 800adb6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800adba:	f7f5 fa7d 	bl	80002b8 <__aeabi_dsub>
 800adbe:	f806 4b01 	strb.w	r4, [r6], #1
 800adc2:	9d03      	ldr	r5, [sp, #12]
 800adc4:	eba6 040a 	sub.w	r4, r6, sl
 800adc8:	42a5      	cmp	r5, r4
 800adca:	4602      	mov	r2, r0
 800adcc:	460b      	mov	r3, r1
 800adce:	d133      	bne.n	800ae38 <_dtoa_r+0x6e0>
 800add0:	f7f5 fa74 	bl	80002bc <__adddf3>
 800add4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800add8:	4604      	mov	r4, r0
 800adda:	460d      	mov	r5, r1
 800addc:	f7f5 feb4 	bl	8000b48 <__aeabi_dcmpgt>
 800ade0:	b9c0      	cbnz	r0, 800ae14 <_dtoa_r+0x6bc>
 800ade2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ade6:	4620      	mov	r0, r4
 800ade8:	4629      	mov	r1, r5
 800adea:	f7f5 fe85 	bl	8000af8 <__aeabi_dcmpeq>
 800adee:	b110      	cbz	r0, 800adf6 <_dtoa_r+0x69e>
 800adf0:	f018 0f01 	tst.w	r8, #1
 800adf4:	d10e      	bne.n	800ae14 <_dtoa_r+0x6bc>
 800adf6:	9902      	ldr	r1, [sp, #8]
 800adf8:	4648      	mov	r0, r9
 800adfa:	f000 fd61 	bl	800b8c0 <_Bfree>
 800adfe:	2300      	movs	r3, #0
 800ae00:	7033      	strb	r3, [r6, #0]
 800ae02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae04:	3701      	adds	r7, #1
 800ae06:	601f      	str	r7, [r3, #0]
 800ae08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f000 824b 	beq.w	800b2a6 <_dtoa_r+0xb4e>
 800ae10:	601e      	str	r6, [r3, #0]
 800ae12:	e248      	b.n	800b2a6 <_dtoa_r+0xb4e>
 800ae14:	46b8      	mov	r8, r7
 800ae16:	4633      	mov	r3, r6
 800ae18:	461e      	mov	r6, r3
 800ae1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae1e:	2a39      	cmp	r2, #57	@ 0x39
 800ae20:	d106      	bne.n	800ae30 <_dtoa_r+0x6d8>
 800ae22:	459a      	cmp	sl, r3
 800ae24:	d1f8      	bne.n	800ae18 <_dtoa_r+0x6c0>
 800ae26:	2230      	movs	r2, #48	@ 0x30
 800ae28:	f108 0801 	add.w	r8, r8, #1
 800ae2c:	f88a 2000 	strb.w	r2, [sl]
 800ae30:	781a      	ldrb	r2, [r3, #0]
 800ae32:	3201      	adds	r2, #1
 800ae34:	701a      	strb	r2, [r3, #0]
 800ae36:	e7a0      	b.n	800ad7a <_dtoa_r+0x622>
 800ae38:	4b6f      	ldr	r3, [pc, #444]	@ (800aff8 <_dtoa_r+0x8a0>)
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	f7f5 fbf4 	bl	8000628 <__aeabi_dmul>
 800ae40:	2200      	movs	r2, #0
 800ae42:	2300      	movs	r3, #0
 800ae44:	4604      	mov	r4, r0
 800ae46:	460d      	mov	r5, r1
 800ae48:	f7f5 fe56 	bl	8000af8 <__aeabi_dcmpeq>
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	d09f      	beq.n	800ad90 <_dtoa_r+0x638>
 800ae50:	e7d1      	b.n	800adf6 <_dtoa_r+0x69e>
 800ae52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae54:	2a00      	cmp	r2, #0
 800ae56:	f000 80ea 	beq.w	800b02e <_dtoa_r+0x8d6>
 800ae5a:	9a07      	ldr	r2, [sp, #28]
 800ae5c:	2a01      	cmp	r2, #1
 800ae5e:	f300 80cd 	bgt.w	800affc <_dtoa_r+0x8a4>
 800ae62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ae64:	2a00      	cmp	r2, #0
 800ae66:	f000 80c1 	beq.w	800afec <_dtoa_r+0x894>
 800ae6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ae6e:	9c08      	ldr	r4, [sp, #32]
 800ae70:	9e00      	ldr	r6, [sp, #0]
 800ae72:	9a00      	ldr	r2, [sp, #0]
 800ae74:	441a      	add	r2, r3
 800ae76:	9200      	str	r2, [sp, #0]
 800ae78:	9a06      	ldr	r2, [sp, #24]
 800ae7a:	2101      	movs	r1, #1
 800ae7c:	441a      	add	r2, r3
 800ae7e:	4648      	mov	r0, r9
 800ae80:	9206      	str	r2, [sp, #24]
 800ae82:	f000 fdd1 	bl	800ba28 <__i2b>
 800ae86:	4605      	mov	r5, r0
 800ae88:	b166      	cbz	r6, 800aea4 <_dtoa_r+0x74c>
 800ae8a:	9b06      	ldr	r3, [sp, #24]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	dd09      	ble.n	800aea4 <_dtoa_r+0x74c>
 800ae90:	42b3      	cmp	r3, r6
 800ae92:	9a00      	ldr	r2, [sp, #0]
 800ae94:	bfa8      	it	ge
 800ae96:	4633      	movge	r3, r6
 800ae98:	1ad2      	subs	r2, r2, r3
 800ae9a:	9200      	str	r2, [sp, #0]
 800ae9c:	9a06      	ldr	r2, [sp, #24]
 800ae9e:	1af6      	subs	r6, r6, r3
 800aea0:	1ad3      	subs	r3, r2, r3
 800aea2:	9306      	str	r3, [sp, #24]
 800aea4:	9b08      	ldr	r3, [sp, #32]
 800aea6:	b30b      	cbz	r3, 800aeec <_dtoa_r+0x794>
 800aea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	f000 80c6 	beq.w	800b03c <_dtoa_r+0x8e4>
 800aeb0:	2c00      	cmp	r4, #0
 800aeb2:	f000 80c0 	beq.w	800b036 <_dtoa_r+0x8de>
 800aeb6:	4629      	mov	r1, r5
 800aeb8:	4622      	mov	r2, r4
 800aeba:	4648      	mov	r0, r9
 800aebc:	f000 fe6c 	bl	800bb98 <__pow5mult>
 800aec0:	9a02      	ldr	r2, [sp, #8]
 800aec2:	4601      	mov	r1, r0
 800aec4:	4605      	mov	r5, r0
 800aec6:	4648      	mov	r0, r9
 800aec8:	f000 fdc4 	bl	800ba54 <__multiply>
 800aecc:	9902      	ldr	r1, [sp, #8]
 800aece:	4680      	mov	r8, r0
 800aed0:	4648      	mov	r0, r9
 800aed2:	f000 fcf5 	bl	800b8c0 <_Bfree>
 800aed6:	9b08      	ldr	r3, [sp, #32]
 800aed8:	1b1b      	subs	r3, r3, r4
 800aeda:	9308      	str	r3, [sp, #32]
 800aedc:	f000 80b1 	beq.w	800b042 <_dtoa_r+0x8ea>
 800aee0:	9a08      	ldr	r2, [sp, #32]
 800aee2:	4641      	mov	r1, r8
 800aee4:	4648      	mov	r0, r9
 800aee6:	f000 fe57 	bl	800bb98 <__pow5mult>
 800aeea:	9002      	str	r0, [sp, #8]
 800aeec:	2101      	movs	r1, #1
 800aeee:	4648      	mov	r0, r9
 800aef0:	f000 fd9a 	bl	800ba28 <__i2b>
 800aef4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aef6:	4604      	mov	r4, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	f000 81d8 	beq.w	800b2ae <_dtoa_r+0xb56>
 800aefe:	461a      	mov	r2, r3
 800af00:	4601      	mov	r1, r0
 800af02:	4648      	mov	r0, r9
 800af04:	f000 fe48 	bl	800bb98 <__pow5mult>
 800af08:	9b07      	ldr	r3, [sp, #28]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	4604      	mov	r4, r0
 800af0e:	f300 809f 	bgt.w	800b050 <_dtoa_r+0x8f8>
 800af12:	9b04      	ldr	r3, [sp, #16]
 800af14:	2b00      	cmp	r3, #0
 800af16:	f040 8097 	bne.w	800b048 <_dtoa_r+0x8f0>
 800af1a:	9b05      	ldr	r3, [sp, #20]
 800af1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af20:	2b00      	cmp	r3, #0
 800af22:	f040 8093 	bne.w	800b04c <_dtoa_r+0x8f4>
 800af26:	9b05      	ldr	r3, [sp, #20]
 800af28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800af2c:	0d1b      	lsrs	r3, r3, #20
 800af2e:	051b      	lsls	r3, r3, #20
 800af30:	b133      	cbz	r3, 800af40 <_dtoa_r+0x7e8>
 800af32:	9b00      	ldr	r3, [sp, #0]
 800af34:	3301      	adds	r3, #1
 800af36:	9300      	str	r3, [sp, #0]
 800af38:	9b06      	ldr	r3, [sp, #24]
 800af3a:	3301      	adds	r3, #1
 800af3c:	9306      	str	r3, [sp, #24]
 800af3e:	2301      	movs	r3, #1
 800af40:	9308      	str	r3, [sp, #32]
 800af42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af44:	2b00      	cmp	r3, #0
 800af46:	f000 81b8 	beq.w	800b2ba <_dtoa_r+0xb62>
 800af4a:	6923      	ldr	r3, [r4, #16]
 800af4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af50:	6918      	ldr	r0, [r3, #16]
 800af52:	f000 fd1d 	bl	800b990 <__hi0bits>
 800af56:	f1c0 0020 	rsb	r0, r0, #32
 800af5a:	9b06      	ldr	r3, [sp, #24]
 800af5c:	4418      	add	r0, r3
 800af5e:	f010 001f 	ands.w	r0, r0, #31
 800af62:	f000 8082 	beq.w	800b06a <_dtoa_r+0x912>
 800af66:	f1c0 0320 	rsb	r3, r0, #32
 800af6a:	2b04      	cmp	r3, #4
 800af6c:	dd73      	ble.n	800b056 <_dtoa_r+0x8fe>
 800af6e:	9b00      	ldr	r3, [sp, #0]
 800af70:	f1c0 001c 	rsb	r0, r0, #28
 800af74:	4403      	add	r3, r0
 800af76:	9300      	str	r3, [sp, #0]
 800af78:	9b06      	ldr	r3, [sp, #24]
 800af7a:	4403      	add	r3, r0
 800af7c:	4406      	add	r6, r0
 800af7e:	9306      	str	r3, [sp, #24]
 800af80:	9b00      	ldr	r3, [sp, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	dd05      	ble.n	800af92 <_dtoa_r+0x83a>
 800af86:	9902      	ldr	r1, [sp, #8]
 800af88:	461a      	mov	r2, r3
 800af8a:	4648      	mov	r0, r9
 800af8c:	f000 fe5e 	bl	800bc4c <__lshift>
 800af90:	9002      	str	r0, [sp, #8]
 800af92:	9b06      	ldr	r3, [sp, #24]
 800af94:	2b00      	cmp	r3, #0
 800af96:	dd05      	ble.n	800afa4 <_dtoa_r+0x84c>
 800af98:	4621      	mov	r1, r4
 800af9a:	461a      	mov	r2, r3
 800af9c:	4648      	mov	r0, r9
 800af9e:	f000 fe55 	bl	800bc4c <__lshift>
 800afa2:	4604      	mov	r4, r0
 800afa4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d061      	beq.n	800b06e <_dtoa_r+0x916>
 800afaa:	9802      	ldr	r0, [sp, #8]
 800afac:	4621      	mov	r1, r4
 800afae:	f000 feb9 	bl	800bd24 <__mcmp>
 800afb2:	2800      	cmp	r0, #0
 800afb4:	da5b      	bge.n	800b06e <_dtoa_r+0x916>
 800afb6:	2300      	movs	r3, #0
 800afb8:	9902      	ldr	r1, [sp, #8]
 800afba:	220a      	movs	r2, #10
 800afbc:	4648      	mov	r0, r9
 800afbe:	f000 fca1 	bl	800b904 <__multadd>
 800afc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc4:	9002      	str	r0, [sp, #8]
 800afc6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800afca:	2b00      	cmp	r3, #0
 800afcc:	f000 8177 	beq.w	800b2be <_dtoa_r+0xb66>
 800afd0:	4629      	mov	r1, r5
 800afd2:	2300      	movs	r3, #0
 800afd4:	220a      	movs	r2, #10
 800afd6:	4648      	mov	r0, r9
 800afd8:	f000 fc94 	bl	800b904 <__multadd>
 800afdc:	f1bb 0f00 	cmp.w	fp, #0
 800afe0:	4605      	mov	r5, r0
 800afe2:	dc6f      	bgt.n	800b0c4 <_dtoa_r+0x96c>
 800afe4:	9b07      	ldr	r3, [sp, #28]
 800afe6:	2b02      	cmp	r3, #2
 800afe8:	dc49      	bgt.n	800b07e <_dtoa_r+0x926>
 800afea:	e06b      	b.n	800b0c4 <_dtoa_r+0x96c>
 800afec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800afee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800aff2:	e73c      	b.n	800ae6e <_dtoa_r+0x716>
 800aff4:	3fe00000 	.word	0x3fe00000
 800aff8:	40240000 	.word	0x40240000
 800affc:	9b03      	ldr	r3, [sp, #12]
 800affe:	1e5c      	subs	r4, r3, #1
 800b000:	9b08      	ldr	r3, [sp, #32]
 800b002:	42a3      	cmp	r3, r4
 800b004:	db09      	blt.n	800b01a <_dtoa_r+0x8c2>
 800b006:	1b1c      	subs	r4, r3, r4
 800b008:	9b03      	ldr	r3, [sp, #12]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	f6bf af30 	bge.w	800ae70 <_dtoa_r+0x718>
 800b010:	9b00      	ldr	r3, [sp, #0]
 800b012:	9a03      	ldr	r2, [sp, #12]
 800b014:	1a9e      	subs	r6, r3, r2
 800b016:	2300      	movs	r3, #0
 800b018:	e72b      	b.n	800ae72 <_dtoa_r+0x71a>
 800b01a:	9b08      	ldr	r3, [sp, #32]
 800b01c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b01e:	9408      	str	r4, [sp, #32]
 800b020:	1ae3      	subs	r3, r4, r3
 800b022:	441a      	add	r2, r3
 800b024:	9e00      	ldr	r6, [sp, #0]
 800b026:	9b03      	ldr	r3, [sp, #12]
 800b028:	920d      	str	r2, [sp, #52]	@ 0x34
 800b02a:	2400      	movs	r4, #0
 800b02c:	e721      	b.n	800ae72 <_dtoa_r+0x71a>
 800b02e:	9c08      	ldr	r4, [sp, #32]
 800b030:	9e00      	ldr	r6, [sp, #0]
 800b032:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b034:	e728      	b.n	800ae88 <_dtoa_r+0x730>
 800b036:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b03a:	e751      	b.n	800aee0 <_dtoa_r+0x788>
 800b03c:	9a08      	ldr	r2, [sp, #32]
 800b03e:	9902      	ldr	r1, [sp, #8]
 800b040:	e750      	b.n	800aee4 <_dtoa_r+0x78c>
 800b042:	f8cd 8008 	str.w	r8, [sp, #8]
 800b046:	e751      	b.n	800aeec <_dtoa_r+0x794>
 800b048:	2300      	movs	r3, #0
 800b04a:	e779      	b.n	800af40 <_dtoa_r+0x7e8>
 800b04c:	9b04      	ldr	r3, [sp, #16]
 800b04e:	e777      	b.n	800af40 <_dtoa_r+0x7e8>
 800b050:	2300      	movs	r3, #0
 800b052:	9308      	str	r3, [sp, #32]
 800b054:	e779      	b.n	800af4a <_dtoa_r+0x7f2>
 800b056:	d093      	beq.n	800af80 <_dtoa_r+0x828>
 800b058:	9a00      	ldr	r2, [sp, #0]
 800b05a:	331c      	adds	r3, #28
 800b05c:	441a      	add	r2, r3
 800b05e:	9200      	str	r2, [sp, #0]
 800b060:	9a06      	ldr	r2, [sp, #24]
 800b062:	441a      	add	r2, r3
 800b064:	441e      	add	r6, r3
 800b066:	9206      	str	r2, [sp, #24]
 800b068:	e78a      	b.n	800af80 <_dtoa_r+0x828>
 800b06a:	4603      	mov	r3, r0
 800b06c:	e7f4      	b.n	800b058 <_dtoa_r+0x900>
 800b06e:	9b03      	ldr	r3, [sp, #12]
 800b070:	2b00      	cmp	r3, #0
 800b072:	46b8      	mov	r8, r7
 800b074:	dc20      	bgt.n	800b0b8 <_dtoa_r+0x960>
 800b076:	469b      	mov	fp, r3
 800b078:	9b07      	ldr	r3, [sp, #28]
 800b07a:	2b02      	cmp	r3, #2
 800b07c:	dd1e      	ble.n	800b0bc <_dtoa_r+0x964>
 800b07e:	f1bb 0f00 	cmp.w	fp, #0
 800b082:	f47f adb1 	bne.w	800abe8 <_dtoa_r+0x490>
 800b086:	4621      	mov	r1, r4
 800b088:	465b      	mov	r3, fp
 800b08a:	2205      	movs	r2, #5
 800b08c:	4648      	mov	r0, r9
 800b08e:	f000 fc39 	bl	800b904 <__multadd>
 800b092:	4601      	mov	r1, r0
 800b094:	4604      	mov	r4, r0
 800b096:	9802      	ldr	r0, [sp, #8]
 800b098:	f000 fe44 	bl	800bd24 <__mcmp>
 800b09c:	2800      	cmp	r0, #0
 800b09e:	f77f ada3 	ble.w	800abe8 <_dtoa_r+0x490>
 800b0a2:	4656      	mov	r6, sl
 800b0a4:	2331      	movs	r3, #49	@ 0x31
 800b0a6:	f806 3b01 	strb.w	r3, [r6], #1
 800b0aa:	f108 0801 	add.w	r8, r8, #1
 800b0ae:	e59f      	b.n	800abf0 <_dtoa_r+0x498>
 800b0b0:	9c03      	ldr	r4, [sp, #12]
 800b0b2:	46b8      	mov	r8, r7
 800b0b4:	4625      	mov	r5, r4
 800b0b6:	e7f4      	b.n	800b0a2 <_dtoa_r+0x94a>
 800b0b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b0bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	f000 8101 	beq.w	800b2c6 <_dtoa_r+0xb6e>
 800b0c4:	2e00      	cmp	r6, #0
 800b0c6:	dd05      	ble.n	800b0d4 <_dtoa_r+0x97c>
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	4632      	mov	r2, r6
 800b0cc:	4648      	mov	r0, r9
 800b0ce:	f000 fdbd 	bl	800bc4c <__lshift>
 800b0d2:	4605      	mov	r5, r0
 800b0d4:	9b08      	ldr	r3, [sp, #32]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d05c      	beq.n	800b194 <_dtoa_r+0xa3c>
 800b0da:	6869      	ldr	r1, [r5, #4]
 800b0dc:	4648      	mov	r0, r9
 800b0de:	f000 fbaf 	bl	800b840 <_Balloc>
 800b0e2:	4606      	mov	r6, r0
 800b0e4:	b928      	cbnz	r0, 800b0f2 <_dtoa_r+0x99a>
 800b0e6:	4b82      	ldr	r3, [pc, #520]	@ (800b2f0 <_dtoa_r+0xb98>)
 800b0e8:	4602      	mov	r2, r0
 800b0ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b0ee:	f7ff bb4a 	b.w	800a786 <_dtoa_r+0x2e>
 800b0f2:	692a      	ldr	r2, [r5, #16]
 800b0f4:	3202      	adds	r2, #2
 800b0f6:	0092      	lsls	r2, r2, #2
 800b0f8:	f105 010c 	add.w	r1, r5, #12
 800b0fc:	300c      	adds	r0, #12
 800b0fe:	f7ff fa93 	bl	800a628 <memcpy>
 800b102:	2201      	movs	r2, #1
 800b104:	4631      	mov	r1, r6
 800b106:	4648      	mov	r0, r9
 800b108:	f000 fda0 	bl	800bc4c <__lshift>
 800b10c:	f10a 0301 	add.w	r3, sl, #1
 800b110:	9300      	str	r3, [sp, #0]
 800b112:	eb0a 030b 	add.w	r3, sl, fp
 800b116:	9308      	str	r3, [sp, #32]
 800b118:	9b04      	ldr	r3, [sp, #16]
 800b11a:	f003 0301 	and.w	r3, r3, #1
 800b11e:	462f      	mov	r7, r5
 800b120:	9306      	str	r3, [sp, #24]
 800b122:	4605      	mov	r5, r0
 800b124:	9b00      	ldr	r3, [sp, #0]
 800b126:	9802      	ldr	r0, [sp, #8]
 800b128:	4621      	mov	r1, r4
 800b12a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b12e:	f7ff fa89 	bl	800a644 <quorem>
 800b132:	4603      	mov	r3, r0
 800b134:	3330      	adds	r3, #48	@ 0x30
 800b136:	9003      	str	r0, [sp, #12]
 800b138:	4639      	mov	r1, r7
 800b13a:	9802      	ldr	r0, [sp, #8]
 800b13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b13e:	f000 fdf1 	bl	800bd24 <__mcmp>
 800b142:	462a      	mov	r2, r5
 800b144:	9004      	str	r0, [sp, #16]
 800b146:	4621      	mov	r1, r4
 800b148:	4648      	mov	r0, r9
 800b14a:	f000 fe07 	bl	800bd5c <__mdiff>
 800b14e:	68c2      	ldr	r2, [r0, #12]
 800b150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b152:	4606      	mov	r6, r0
 800b154:	bb02      	cbnz	r2, 800b198 <_dtoa_r+0xa40>
 800b156:	4601      	mov	r1, r0
 800b158:	9802      	ldr	r0, [sp, #8]
 800b15a:	f000 fde3 	bl	800bd24 <__mcmp>
 800b15e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b160:	4602      	mov	r2, r0
 800b162:	4631      	mov	r1, r6
 800b164:	4648      	mov	r0, r9
 800b166:	920c      	str	r2, [sp, #48]	@ 0x30
 800b168:	9309      	str	r3, [sp, #36]	@ 0x24
 800b16a:	f000 fba9 	bl	800b8c0 <_Bfree>
 800b16e:	9b07      	ldr	r3, [sp, #28]
 800b170:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b172:	9e00      	ldr	r6, [sp, #0]
 800b174:	ea42 0103 	orr.w	r1, r2, r3
 800b178:	9b06      	ldr	r3, [sp, #24]
 800b17a:	4319      	orrs	r1, r3
 800b17c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b17e:	d10d      	bne.n	800b19c <_dtoa_r+0xa44>
 800b180:	2b39      	cmp	r3, #57	@ 0x39
 800b182:	d027      	beq.n	800b1d4 <_dtoa_r+0xa7c>
 800b184:	9a04      	ldr	r2, [sp, #16]
 800b186:	2a00      	cmp	r2, #0
 800b188:	dd01      	ble.n	800b18e <_dtoa_r+0xa36>
 800b18a:	9b03      	ldr	r3, [sp, #12]
 800b18c:	3331      	adds	r3, #49	@ 0x31
 800b18e:	f88b 3000 	strb.w	r3, [fp]
 800b192:	e52e      	b.n	800abf2 <_dtoa_r+0x49a>
 800b194:	4628      	mov	r0, r5
 800b196:	e7b9      	b.n	800b10c <_dtoa_r+0x9b4>
 800b198:	2201      	movs	r2, #1
 800b19a:	e7e2      	b.n	800b162 <_dtoa_r+0xa0a>
 800b19c:	9904      	ldr	r1, [sp, #16]
 800b19e:	2900      	cmp	r1, #0
 800b1a0:	db04      	blt.n	800b1ac <_dtoa_r+0xa54>
 800b1a2:	9807      	ldr	r0, [sp, #28]
 800b1a4:	4301      	orrs	r1, r0
 800b1a6:	9806      	ldr	r0, [sp, #24]
 800b1a8:	4301      	orrs	r1, r0
 800b1aa:	d120      	bne.n	800b1ee <_dtoa_r+0xa96>
 800b1ac:	2a00      	cmp	r2, #0
 800b1ae:	ddee      	ble.n	800b18e <_dtoa_r+0xa36>
 800b1b0:	9902      	ldr	r1, [sp, #8]
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	2201      	movs	r2, #1
 800b1b6:	4648      	mov	r0, r9
 800b1b8:	f000 fd48 	bl	800bc4c <__lshift>
 800b1bc:	4621      	mov	r1, r4
 800b1be:	9002      	str	r0, [sp, #8]
 800b1c0:	f000 fdb0 	bl	800bd24 <__mcmp>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	9b00      	ldr	r3, [sp, #0]
 800b1c8:	dc02      	bgt.n	800b1d0 <_dtoa_r+0xa78>
 800b1ca:	d1e0      	bne.n	800b18e <_dtoa_r+0xa36>
 800b1cc:	07da      	lsls	r2, r3, #31
 800b1ce:	d5de      	bpl.n	800b18e <_dtoa_r+0xa36>
 800b1d0:	2b39      	cmp	r3, #57	@ 0x39
 800b1d2:	d1da      	bne.n	800b18a <_dtoa_r+0xa32>
 800b1d4:	2339      	movs	r3, #57	@ 0x39
 800b1d6:	f88b 3000 	strb.w	r3, [fp]
 800b1da:	4633      	mov	r3, r6
 800b1dc:	461e      	mov	r6, r3
 800b1de:	3b01      	subs	r3, #1
 800b1e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b1e4:	2a39      	cmp	r2, #57	@ 0x39
 800b1e6:	d04e      	beq.n	800b286 <_dtoa_r+0xb2e>
 800b1e8:	3201      	adds	r2, #1
 800b1ea:	701a      	strb	r2, [r3, #0]
 800b1ec:	e501      	b.n	800abf2 <_dtoa_r+0x49a>
 800b1ee:	2a00      	cmp	r2, #0
 800b1f0:	dd03      	ble.n	800b1fa <_dtoa_r+0xaa2>
 800b1f2:	2b39      	cmp	r3, #57	@ 0x39
 800b1f4:	d0ee      	beq.n	800b1d4 <_dtoa_r+0xa7c>
 800b1f6:	3301      	adds	r3, #1
 800b1f8:	e7c9      	b.n	800b18e <_dtoa_r+0xa36>
 800b1fa:	9a00      	ldr	r2, [sp, #0]
 800b1fc:	9908      	ldr	r1, [sp, #32]
 800b1fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b202:	428a      	cmp	r2, r1
 800b204:	d028      	beq.n	800b258 <_dtoa_r+0xb00>
 800b206:	9902      	ldr	r1, [sp, #8]
 800b208:	2300      	movs	r3, #0
 800b20a:	220a      	movs	r2, #10
 800b20c:	4648      	mov	r0, r9
 800b20e:	f000 fb79 	bl	800b904 <__multadd>
 800b212:	42af      	cmp	r7, r5
 800b214:	9002      	str	r0, [sp, #8]
 800b216:	f04f 0300 	mov.w	r3, #0
 800b21a:	f04f 020a 	mov.w	r2, #10
 800b21e:	4639      	mov	r1, r7
 800b220:	4648      	mov	r0, r9
 800b222:	d107      	bne.n	800b234 <_dtoa_r+0xadc>
 800b224:	f000 fb6e 	bl	800b904 <__multadd>
 800b228:	4607      	mov	r7, r0
 800b22a:	4605      	mov	r5, r0
 800b22c:	9b00      	ldr	r3, [sp, #0]
 800b22e:	3301      	adds	r3, #1
 800b230:	9300      	str	r3, [sp, #0]
 800b232:	e777      	b.n	800b124 <_dtoa_r+0x9cc>
 800b234:	f000 fb66 	bl	800b904 <__multadd>
 800b238:	4629      	mov	r1, r5
 800b23a:	4607      	mov	r7, r0
 800b23c:	2300      	movs	r3, #0
 800b23e:	220a      	movs	r2, #10
 800b240:	4648      	mov	r0, r9
 800b242:	f000 fb5f 	bl	800b904 <__multadd>
 800b246:	4605      	mov	r5, r0
 800b248:	e7f0      	b.n	800b22c <_dtoa_r+0xad4>
 800b24a:	f1bb 0f00 	cmp.w	fp, #0
 800b24e:	bfcc      	ite	gt
 800b250:	465e      	movgt	r6, fp
 800b252:	2601      	movle	r6, #1
 800b254:	4456      	add	r6, sl
 800b256:	2700      	movs	r7, #0
 800b258:	9902      	ldr	r1, [sp, #8]
 800b25a:	9300      	str	r3, [sp, #0]
 800b25c:	2201      	movs	r2, #1
 800b25e:	4648      	mov	r0, r9
 800b260:	f000 fcf4 	bl	800bc4c <__lshift>
 800b264:	4621      	mov	r1, r4
 800b266:	9002      	str	r0, [sp, #8]
 800b268:	f000 fd5c 	bl	800bd24 <__mcmp>
 800b26c:	2800      	cmp	r0, #0
 800b26e:	dcb4      	bgt.n	800b1da <_dtoa_r+0xa82>
 800b270:	d102      	bne.n	800b278 <_dtoa_r+0xb20>
 800b272:	9b00      	ldr	r3, [sp, #0]
 800b274:	07db      	lsls	r3, r3, #31
 800b276:	d4b0      	bmi.n	800b1da <_dtoa_r+0xa82>
 800b278:	4633      	mov	r3, r6
 800b27a:	461e      	mov	r6, r3
 800b27c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b280:	2a30      	cmp	r2, #48	@ 0x30
 800b282:	d0fa      	beq.n	800b27a <_dtoa_r+0xb22>
 800b284:	e4b5      	b.n	800abf2 <_dtoa_r+0x49a>
 800b286:	459a      	cmp	sl, r3
 800b288:	d1a8      	bne.n	800b1dc <_dtoa_r+0xa84>
 800b28a:	2331      	movs	r3, #49	@ 0x31
 800b28c:	f108 0801 	add.w	r8, r8, #1
 800b290:	f88a 3000 	strb.w	r3, [sl]
 800b294:	e4ad      	b.n	800abf2 <_dtoa_r+0x49a>
 800b296:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b298:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b2f4 <_dtoa_r+0xb9c>
 800b29c:	b11b      	cbz	r3, 800b2a6 <_dtoa_r+0xb4e>
 800b29e:	f10a 0308 	add.w	r3, sl, #8
 800b2a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b2a4:	6013      	str	r3, [r2, #0]
 800b2a6:	4650      	mov	r0, sl
 800b2a8:	b017      	add	sp, #92	@ 0x5c
 800b2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ae:	9b07      	ldr	r3, [sp, #28]
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	f77f ae2e 	ble.w	800af12 <_dtoa_r+0x7ba>
 800b2b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2b8:	9308      	str	r3, [sp, #32]
 800b2ba:	2001      	movs	r0, #1
 800b2bc:	e64d      	b.n	800af5a <_dtoa_r+0x802>
 800b2be:	f1bb 0f00 	cmp.w	fp, #0
 800b2c2:	f77f aed9 	ble.w	800b078 <_dtoa_r+0x920>
 800b2c6:	4656      	mov	r6, sl
 800b2c8:	9802      	ldr	r0, [sp, #8]
 800b2ca:	4621      	mov	r1, r4
 800b2cc:	f7ff f9ba 	bl	800a644 <quorem>
 800b2d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b2d4:	f806 3b01 	strb.w	r3, [r6], #1
 800b2d8:	eba6 020a 	sub.w	r2, r6, sl
 800b2dc:	4593      	cmp	fp, r2
 800b2de:	ddb4      	ble.n	800b24a <_dtoa_r+0xaf2>
 800b2e0:	9902      	ldr	r1, [sp, #8]
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	220a      	movs	r2, #10
 800b2e6:	4648      	mov	r0, r9
 800b2e8:	f000 fb0c 	bl	800b904 <__multadd>
 800b2ec:	9002      	str	r0, [sp, #8]
 800b2ee:	e7eb      	b.n	800b2c8 <_dtoa_r+0xb70>
 800b2f0:	0800e7ec 	.word	0x0800e7ec
 800b2f4:	0800e770 	.word	0x0800e770

0800b2f8 <__sfputc_r>:
 800b2f8:	6893      	ldr	r3, [r2, #8]
 800b2fa:	3b01      	subs	r3, #1
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	b410      	push	{r4}
 800b300:	6093      	str	r3, [r2, #8]
 800b302:	da08      	bge.n	800b316 <__sfputc_r+0x1e>
 800b304:	6994      	ldr	r4, [r2, #24]
 800b306:	42a3      	cmp	r3, r4
 800b308:	db01      	blt.n	800b30e <__sfputc_r+0x16>
 800b30a:	290a      	cmp	r1, #10
 800b30c:	d103      	bne.n	800b316 <__sfputc_r+0x1e>
 800b30e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b312:	f000 be52 	b.w	800bfba <__swbuf_r>
 800b316:	6813      	ldr	r3, [r2, #0]
 800b318:	1c58      	adds	r0, r3, #1
 800b31a:	6010      	str	r0, [r2, #0]
 800b31c:	7019      	strb	r1, [r3, #0]
 800b31e:	4608      	mov	r0, r1
 800b320:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b324:	4770      	bx	lr

0800b326 <__sfputs_r>:
 800b326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b328:	4606      	mov	r6, r0
 800b32a:	460f      	mov	r7, r1
 800b32c:	4614      	mov	r4, r2
 800b32e:	18d5      	adds	r5, r2, r3
 800b330:	42ac      	cmp	r4, r5
 800b332:	d101      	bne.n	800b338 <__sfputs_r+0x12>
 800b334:	2000      	movs	r0, #0
 800b336:	e007      	b.n	800b348 <__sfputs_r+0x22>
 800b338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b33c:	463a      	mov	r2, r7
 800b33e:	4630      	mov	r0, r6
 800b340:	f7ff ffda 	bl	800b2f8 <__sfputc_r>
 800b344:	1c43      	adds	r3, r0, #1
 800b346:	d1f3      	bne.n	800b330 <__sfputs_r+0xa>
 800b348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b34c <_vfiprintf_r>:
 800b34c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b350:	460d      	mov	r5, r1
 800b352:	b09d      	sub	sp, #116	@ 0x74
 800b354:	4614      	mov	r4, r2
 800b356:	4698      	mov	r8, r3
 800b358:	4606      	mov	r6, r0
 800b35a:	b118      	cbz	r0, 800b364 <_vfiprintf_r+0x18>
 800b35c:	6a03      	ldr	r3, [r0, #32]
 800b35e:	b90b      	cbnz	r3, 800b364 <_vfiprintf_r+0x18>
 800b360:	f7ff f882 	bl	800a468 <__sinit>
 800b364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b366:	07d9      	lsls	r1, r3, #31
 800b368:	d405      	bmi.n	800b376 <_vfiprintf_r+0x2a>
 800b36a:	89ab      	ldrh	r3, [r5, #12]
 800b36c:	059a      	lsls	r2, r3, #22
 800b36e:	d402      	bmi.n	800b376 <_vfiprintf_r+0x2a>
 800b370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b372:	f7ff f952 	bl	800a61a <__retarget_lock_acquire_recursive>
 800b376:	89ab      	ldrh	r3, [r5, #12]
 800b378:	071b      	lsls	r3, r3, #28
 800b37a:	d501      	bpl.n	800b380 <_vfiprintf_r+0x34>
 800b37c:	692b      	ldr	r3, [r5, #16]
 800b37e:	b99b      	cbnz	r3, 800b3a8 <_vfiprintf_r+0x5c>
 800b380:	4629      	mov	r1, r5
 800b382:	4630      	mov	r0, r6
 800b384:	f000 fe58 	bl	800c038 <__swsetup_r>
 800b388:	b170      	cbz	r0, 800b3a8 <_vfiprintf_r+0x5c>
 800b38a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b38c:	07dc      	lsls	r4, r3, #31
 800b38e:	d504      	bpl.n	800b39a <_vfiprintf_r+0x4e>
 800b390:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b394:	b01d      	add	sp, #116	@ 0x74
 800b396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b39a:	89ab      	ldrh	r3, [r5, #12]
 800b39c:	0598      	lsls	r0, r3, #22
 800b39e:	d4f7      	bmi.n	800b390 <_vfiprintf_r+0x44>
 800b3a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3a2:	f7ff f93b 	bl	800a61c <__retarget_lock_release_recursive>
 800b3a6:	e7f3      	b.n	800b390 <_vfiprintf_r+0x44>
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ac:	2320      	movs	r3, #32
 800b3ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3b6:	2330      	movs	r3, #48	@ 0x30
 800b3b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b568 <_vfiprintf_r+0x21c>
 800b3bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3c0:	f04f 0901 	mov.w	r9, #1
 800b3c4:	4623      	mov	r3, r4
 800b3c6:	469a      	mov	sl, r3
 800b3c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3cc:	b10a      	cbz	r2, 800b3d2 <_vfiprintf_r+0x86>
 800b3ce:	2a25      	cmp	r2, #37	@ 0x25
 800b3d0:	d1f9      	bne.n	800b3c6 <_vfiprintf_r+0x7a>
 800b3d2:	ebba 0b04 	subs.w	fp, sl, r4
 800b3d6:	d00b      	beq.n	800b3f0 <_vfiprintf_r+0xa4>
 800b3d8:	465b      	mov	r3, fp
 800b3da:	4622      	mov	r2, r4
 800b3dc:	4629      	mov	r1, r5
 800b3de:	4630      	mov	r0, r6
 800b3e0:	f7ff ffa1 	bl	800b326 <__sfputs_r>
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	f000 80a7 	beq.w	800b538 <_vfiprintf_r+0x1ec>
 800b3ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3ec:	445a      	add	r2, fp
 800b3ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	f000 809f 	beq.w	800b538 <_vfiprintf_r+0x1ec>
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b404:	f10a 0a01 	add.w	sl, sl, #1
 800b408:	9304      	str	r3, [sp, #16]
 800b40a:	9307      	str	r3, [sp, #28]
 800b40c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b410:	931a      	str	r3, [sp, #104]	@ 0x68
 800b412:	4654      	mov	r4, sl
 800b414:	2205      	movs	r2, #5
 800b416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b41a:	4853      	ldr	r0, [pc, #332]	@ (800b568 <_vfiprintf_r+0x21c>)
 800b41c:	f7f4 fef0 	bl	8000200 <memchr>
 800b420:	9a04      	ldr	r2, [sp, #16]
 800b422:	b9d8      	cbnz	r0, 800b45c <_vfiprintf_r+0x110>
 800b424:	06d1      	lsls	r1, r2, #27
 800b426:	bf44      	itt	mi
 800b428:	2320      	movmi	r3, #32
 800b42a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b42e:	0713      	lsls	r3, r2, #28
 800b430:	bf44      	itt	mi
 800b432:	232b      	movmi	r3, #43	@ 0x2b
 800b434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b438:	f89a 3000 	ldrb.w	r3, [sl]
 800b43c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b43e:	d015      	beq.n	800b46c <_vfiprintf_r+0x120>
 800b440:	9a07      	ldr	r2, [sp, #28]
 800b442:	4654      	mov	r4, sl
 800b444:	2000      	movs	r0, #0
 800b446:	f04f 0c0a 	mov.w	ip, #10
 800b44a:	4621      	mov	r1, r4
 800b44c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b450:	3b30      	subs	r3, #48	@ 0x30
 800b452:	2b09      	cmp	r3, #9
 800b454:	d94b      	bls.n	800b4ee <_vfiprintf_r+0x1a2>
 800b456:	b1b0      	cbz	r0, 800b486 <_vfiprintf_r+0x13a>
 800b458:	9207      	str	r2, [sp, #28]
 800b45a:	e014      	b.n	800b486 <_vfiprintf_r+0x13a>
 800b45c:	eba0 0308 	sub.w	r3, r0, r8
 800b460:	fa09 f303 	lsl.w	r3, r9, r3
 800b464:	4313      	orrs	r3, r2
 800b466:	9304      	str	r3, [sp, #16]
 800b468:	46a2      	mov	sl, r4
 800b46a:	e7d2      	b.n	800b412 <_vfiprintf_r+0xc6>
 800b46c:	9b03      	ldr	r3, [sp, #12]
 800b46e:	1d19      	adds	r1, r3, #4
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	9103      	str	r1, [sp, #12]
 800b474:	2b00      	cmp	r3, #0
 800b476:	bfbb      	ittet	lt
 800b478:	425b      	neglt	r3, r3
 800b47a:	f042 0202 	orrlt.w	r2, r2, #2
 800b47e:	9307      	strge	r3, [sp, #28]
 800b480:	9307      	strlt	r3, [sp, #28]
 800b482:	bfb8      	it	lt
 800b484:	9204      	strlt	r2, [sp, #16]
 800b486:	7823      	ldrb	r3, [r4, #0]
 800b488:	2b2e      	cmp	r3, #46	@ 0x2e
 800b48a:	d10a      	bne.n	800b4a2 <_vfiprintf_r+0x156>
 800b48c:	7863      	ldrb	r3, [r4, #1]
 800b48e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b490:	d132      	bne.n	800b4f8 <_vfiprintf_r+0x1ac>
 800b492:	9b03      	ldr	r3, [sp, #12]
 800b494:	1d1a      	adds	r2, r3, #4
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	9203      	str	r2, [sp, #12]
 800b49a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b49e:	3402      	adds	r4, #2
 800b4a0:	9305      	str	r3, [sp, #20]
 800b4a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b578 <_vfiprintf_r+0x22c>
 800b4a6:	7821      	ldrb	r1, [r4, #0]
 800b4a8:	2203      	movs	r2, #3
 800b4aa:	4650      	mov	r0, sl
 800b4ac:	f7f4 fea8 	bl	8000200 <memchr>
 800b4b0:	b138      	cbz	r0, 800b4c2 <_vfiprintf_r+0x176>
 800b4b2:	9b04      	ldr	r3, [sp, #16]
 800b4b4:	eba0 000a 	sub.w	r0, r0, sl
 800b4b8:	2240      	movs	r2, #64	@ 0x40
 800b4ba:	4082      	lsls	r2, r0
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	3401      	adds	r4, #1
 800b4c0:	9304      	str	r3, [sp, #16]
 800b4c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4c6:	4829      	ldr	r0, [pc, #164]	@ (800b56c <_vfiprintf_r+0x220>)
 800b4c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4cc:	2206      	movs	r2, #6
 800b4ce:	f7f4 fe97 	bl	8000200 <memchr>
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	d03f      	beq.n	800b556 <_vfiprintf_r+0x20a>
 800b4d6:	4b26      	ldr	r3, [pc, #152]	@ (800b570 <_vfiprintf_r+0x224>)
 800b4d8:	bb1b      	cbnz	r3, 800b522 <_vfiprintf_r+0x1d6>
 800b4da:	9b03      	ldr	r3, [sp, #12]
 800b4dc:	3307      	adds	r3, #7
 800b4de:	f023 0307 	bic.w	r3, r3, #7
 800b4e2:	3308      	adds	r3, #8
 800b4e4:	9303      	str	r3, [sp, #12]
 800b4e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4e8:	443b      	add	r3, r7
 800b4ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4ec:	e76a      	b.n	800b3c4 <_vfiprintf_r+0x78>
 800b4ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4f2:	460c      	mov	r4, r1
 800b4f4:	2001      	movs	r0, #1
 800b4f6:	e7a8      	b.n	800b44a <_vfiprintf_r+0xfe>
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	3401      	adds	r4, #1
 800b4fc:	9305      	str	r3, [sp, #20]
 800b4fe:	4619      	mov	r1, r3
 800b500:	f04f 0c0a 	mov.w	ip, #10
 800b504:	4620      	mov	r0, r4
 800b506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b50a:	3a30      	subs	r2, #48	@ 0x30
 800b50c:	2a09      	cmp	r2, #9
 800b50e:	d903      	bls.n	800b518 <_vfiprintf_r+0x1cc>
 800b510:	2b00      	cmp	r3, #0
 800b512:	d0c6      	beq.n	800b4a2 <_vfiprintf_r+0x156>
 800b514:	9105      	str	r1, [sp, #20]
 800b516:	e7c4      	b.n	800b4a2 <_vfiprintf_r+0x156>
 800b518:	fb0c 2101 	mla	r1, ip, r1, r2
 800b51c:	4604      	mov	r4, r0
 800b51e:	2301      	movs	r3, #1
 800b520:	e7f0      	b.n	800b504 <_vfiprintf_r+0x1b8>
 800b522:	ab03      	add	r3, sp, #12
 800b524:	9300      	str	r3, [sp, #0]
 800b526:	462a      	mov	r2, r5
 800b528:	4b12      	ldr	r3, [pc, #72]	@ (800b574 <_vfiprintf_r+0x228>)
 800b52a:	a904      	add	r1, sp, #16
 800b52c:	4630      	mov	r0, r6
 800b52e:	f7fe fb59 	bl	8009be4 <_printf_float>
 800b532:	4607      	mov	r7, r0
 800b534:	1c78      	adds	r0, r7, #1
 800b536:	d1d6      	bne.n	800b4e6 <_vfiprintf_r+0x19a>
 800b538:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b53a:	07d9      	lsls	r1, r3, #31
 800b53c:	d405      	bmi.n	800b54a <_vfiprintf_r+0x1fe>
 800b53e:	89ab      	ldrh	r3, [r5, #12]
 800b540:	059a      	lsls	r2, r3, #22
 800b542:	d402      	bmi.n	800b54a <_vfiprintf_r+0x1fe>
 800b544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b546:	f7ff f869 	bl	800a61c <__retarget_lock_release_recursive>
 800b54a:	89ab      	ldrh	r3, [r5, #12]
 800b54c:	065b      	lsls	r3, r3, #25
 800b54e:	f53f af1f 	bmi.w	800b390 <_vfiprintf_r+0x44>
 800b552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b554:	e71e      	b.n	800b394 <_vfiprintf_r+0x48>
 800b556:	ab03      	add	r3, sp, #12
 800b558:	9300      	str	r3, [sp, #0]
 800b55a:	462a      	mov	r2, r5
 800b55c:	4b05      	ldr	r3, [pc, #20]	@ (800b574 <_vfiprintf_r+0x228>)
 800b55e:	a904      	add	r1, sp, #16
 800b560:	4630      	mov	r0, r6
 800b562:	f7fe fdd7 	bl	800a114 <_printf_i>
 800b566:	e7e4      	b.n	800b532 <_vfiprintf_r+0x1e6>
 800b568:	0800e7fd 	.word	0x0800e7fd
 800b56c:	0800e807 	.word	0x0800e807
 800b570:	08009be5 	.word	0x08009be5
 800b574:	0800b327 	.word	0x0800b327
 800b578:	0800e803 	.word	0x0800e803

0800b57c <malloc>:
 800b57c:	4b02      	ldr	r3, [pc, #8]	@ (800b588 <malloc+0xc>)
 800b57e:	4601      	mov	r1, r0
 800b580:	6818      	ldr	r0, [r3, #0]
 800b582:	f000 b825 	b.w	800b5d0 <_malloc_r>
 800b586:	bf00      	nop
 800b588:	2004001c 	.word	0x2004001c

0800b58c <sbrk_aligned>:
 800b58c:	b570      	push	{r4, r5, r6, lr}
 800b58e:	4e0f      	ldr	r6, [pc, #60]	@ (800b5cc <sbrk_aligned+0x40>)
 800b590:	460c      	mov	r4, r1
 800b592:	6831      	ldr	r1, [r6, #0]
 800b594:	4605      	mov	r5, r0
 800b596:	b911      	cbnz	r1, 800b59e <sbrk_aligned+0x12>
 800b598:	f000 fe3a 	bl	800c210 <_sbrk_r>
 800b59c:	6030      	str	r0, [r6, #0]
 800b59e:	4621      	mov	r1, r4
 800b5a0:	4628      	mov	r0, r5
 800b5a2:	f000 fe35 	bl	800c210 <_sbrk_r>
 800b5a6:	1c43      	adds	r3, r0, #1
 800b5a8:	d103      	bne.n	800b5b2 <sbrk_aligned+0x26>
 800b5aa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	bd70      	pop	{r4, r5, r6, pc}
 800b5b2:	1cc4      	adds	r4, r0, #3
 800b5b4:	f024 0403 	bic.w	r4, r4, #3
 800b5b8:	42a0      	cmp	r0, r4
 800b5ba:	d0f8      	beq.n	800b5ae <sbrk_aligned+0x22>
 800b5bc:	1a21      	subs	r1, r4, r0
 800b5be:	4628      	mov	r0, r5
 800b5c0:	f000 fe26 	bl	800c210 <_sbrk_r>
 800b5c4:	3001      	adds	r0, #1
 800b5c6:	d1f2      	bne.n	800b5ae <sbrk_aligned+0x22>
 800b5c8:	e7ef      	b.n	800b5aa <sbrk_aligned+0x1e>
 800b5ca:	bf00      	nop
 800b5cc:	2005c9a4 	.word	0x2005c9a4

0800b5d0 <_malloc_r>:
 800b5d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5d4:	1ccd      	adds	r5, r1, #3
 800b5d6:	f025 0503 	bic.w	r5, r5, #3
 800b5da:	3508      	adds	r5, #8
 800b5dc:	2d0c      	cmp	r5, #12
 800b5de:	bf38      	it	cc
 800b5e0:	250c      	movcc	r5, #12
 800b5e2:	2d00      	cmp	r5, #0
 800b5e4:	4606      	mov	r6, r0
 800b5e6:	db01      	blt.n	800b5ec <_malloc_r+0x1c>
 800b5e8:	42a9      	cmp	r1, r5
 800b5ea:	d904      	bls.n	800b5f6 <_malloc_r+0x26>
 800b5ec:	230c      	movs	r3, #12
 800b5ee:	6033      	str	r3, [r6, #0]
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6cc <_malloc_r+0xfc>
 800b5fa:	f000 f915 	bl	800b828 <__malloc_lock>
 800b5fe:	f8d8 3000 	ldr.w	r3, [r8]
 800b602:	461c      	mov	r4, r3
 800b604:	bb44      	cbnz	r4, 800b658 <_malloc_r+0x88>
 800b606:	4629      	mov	r1, r5
 800b608:	4630      	mov	r0, r6
 800b60a:	f7ff ffbf 	bl	800b58c <sbrk_aligned>
 800b60e:	1c43      	adds	r3, r0, #1
 800b610:	4604      	mov	r4, r0
 800b612:	d158      	bne.n	800b6c6 <_malloc_r+0xf6>
 800b614:	f8d8 4000 	ldr.w	r4, [r8]
 800b618:	4627      	mov	r7, r4
 800b61a:	2f00      	cmp	r7, #0
 800b61c:	d143      	bne.n	800b6a6 <_malloc_r+0xd6>
 800b61e:	2c00      	cmp	r4, #0
 800b620:	d04b      	beq.n	800b6ba <_malloc_r+0xea>
 800b622:	6823      	ldr	r3, [r4, #0]
 800b624:	4639      	mov	r1, r7
 800b626:	4630      	mov	r0, r6
 800b628:	eb04 0903 	add.w	r9, r4, r3
 800b62c:	f000 fdf0 	bl	800c210 <_sbrk_r>
 800b630:	4581      	cmp	r9, r0
 800b632:	d142      	bne.n	800b6ba <_malloc_r+0xea>
 800b634:	6821      	ldr	r1, [r4, #0]
 800b636:	1a6d      	subs	r5, r5, r1
 800b638:	4629      	mov	r1, r5
 800b63a:	4630      	mov	r0, r6
 800b63c:	f7ff ffa6 	bl	800b58c <sbrk_aligned>
 800b640:	3001      	adds	r0, #1
 800b642:	d03a      	beq.n	800b6ba <_malloc_r+0xea>
 800b644:	6823      	ldr	r3, [r4, #0]
 800b646:	442b      	add	r3, r5
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	f8d8 3000 	ldr.w	r3, [r8]
 800b64e:	685a      	ldr	r2, [r3, #4]
 800b650:	bb62      	cbnz	r2, 800b6ac <_malloc_r+0xdc>
 800b652:	f8c8 7000 	str.w	r7, [r8]
 800b656:	e00f      	b.n	800b678 <_malloc_r+0xa8>
 800b658:	6822      	ldr	r2, [r4, #0]
 800b65a:	1b52      	subs	r2, r2, r5
 800b65c:	d420      	bmi.n	800b6a0 <_malloc_r+0xd0>
 800b65e:	2a0b      	cmp	r2, #11
 800b660:	d917      	bls.n	800b692 <_malloc_r+0xc2>
 800b662:	1961      	adds	r1, r4, r5
 800b664:	42a3      	cmp	r3, r4
 800b666:	6025      	str	r5, [r4, #0]
 800b668:	bf18      	it	ne
 800b66a:	6059      	strne	r1, [r3, #4]
 800b66c:	6863      	ldr	r3, [r4, #4]
 800b66e:	bf08      	it	eq
 800b670:	f8c8 1000 	streq.w	r1, [r8]
 800b674:	5162      	str	r2, [r4, r5]
 800b676:	604b      	str	r3, [r1, #4]
 800b678:	4630      	mov	r0, r6
 800b67a:	f000 f8db 	bl	800b834 <__malloc_unlock>
 800b67e:	f104 000b 	add.w	r0, r4, #11
 800b682:	1d23      	adds	r3, r4, #4
 800b684:	f020 0007 	bic.w	r0, r0, #7
 800b688:	1ac2      	subs	r2, r0, r3
 800b68a:	bf1c      	itt	ne
 800b68c:	1a1b      	subne	r3, r3, r0
 800b68e:	50a3      	strne	r3, [r4, r2]
 800b690:	e7af      	b.n	800b5f2 <_malloc_r+0x22>
 800b692:	6862      	ldr	r2, [r4, #4]
 800b694:	42a3      	cmp	r3, r4
 800b696:	bf0c      	ite	eq
 800b698:	f8c8 2000 	streq.w	r2, [r8]
 800b69c:	605a      	strne	r2, [r3, #4]
 800b69e:	e7eb      	b.n	800b678 <_malloc_r+0xa8>
 800b6a0:	4623      	mov	r3, r4
 800b6a2:	6864      	ldr	r4, [r4, #4]
 800b6a4:	e7ae      	b.n	800b604 <_malloc_r+0x34>
 800b6a6:	463c      	mov	r4, r7
 800b6a8:	687f      	ldr	r7, [r7, #4]
 800b6aa:	e7b6      	b.n	800b61a <_malloc_r+0x4a>
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	42a3      	cmp	r3, r4
 800b6b2:	d1fb      	bne.n	800b6ac <_malloc_r+0xdc>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	6053      	str	r3, [r2, #4]
 800b6b8:	e7de      	b.n	800b678 <_malloc_r+0xa8>
 800b6ba:	230c      	movs	r3, #12
 800b6bc:	6033      	str	r3, [r6, #0]
 800b6be:	4630      	mov	r0, r6
 800b6c0:	f000 f8b8 	bl	800b834 <__malloc_unlock>
 800b6c4:	e794      	b.n	800b5f0 <_malloc_r+0x20>
 800b6c6:	6005      	str	r5, [r0, #0]
 800b6c8:	e7d6      	b.n	800b678 <_malloc_r+0xa8>
 800b6ca:	bf00      	nop
 800b6cc:	2005c9a8 	.word	0x2005c9a8

0800b6d0 <__sflush_r>:
 800b6d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6d8:	0716      	lsls	r6, r2, #28
 800b6da:	4605      	mov	r5, r0
 800b6dc:	460c      	mov	r4, r1
 800b6de:	d454      	bmi.n	800b78a <__sflush_r+0xba>
 800b6e0:	684b      	ldr	r3, [r1, #4]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	dc02      	bgt.n	800b6ec <__sflush_r+0x1c>
 800b6e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	dd48      	ble.n	800b77e <__sflush_r+0xae>
 800b6ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b6ee:	2e00      	cmp	r6, #0
 800b6f0:	d045      	beq.n	800b77e <__sflush_r+0xae>
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b6f8:	682f      	ldr	r7, [r5, #0]
 800b6fa:	6a21      	ldr	r1, [r4, #32]
 800b6fc:	602b      	str	r3, [r5, #0]
 800b6fe:	d030      	beq.n	800b762 <__sflush_r+0x92>
 800b700:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b702:	89a3      	ldrh	r3, [r4, #12]
 800b704:	0759      	lsls	r1, r3, #29
 800b706:	d505      	bpl.n	800b714 <__sflush_r+0x44>
 800b708:	6863      	ldr	r3, [r4, #4]
 800b70a:	1ad2      	subs	r2, r2, r3
 800b70c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b70e:	b10b      	cbz	r3, 800b714 <__sflush_r+0x44>
 800b710:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b712:	1ad2      	subs	r2, r2, r3
 800b714:	2300      	movs	r3, #0
 800b716:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b718:	6a21      	ldr	r1, [r4, #32]
 800b71a:	4628      	mov	r0, r5
 800b71c:	47b0      	blx	r6
 800b71e:	1c43      	adds	r3, r0, #1
 800b720:	89a3      	ldrh	r3, [r4, #12]
 800b722:	d106      	bne.n	800b732 <__sflush_r+0x62>
 800b724:	6829      	ldr	r1, [r5, #0]
 800b726:	291d      	cmp	r1, #29
 800b728:	d82b      	bhi.n	800b782 <__sflush_r+0xb2>
 800b72a:	4a2a      	ldr	r2, [pc, #168]	@ (800b7d4 <__sflush_r+0x104>)
 800b72c:	40ca      	lsrs	r2, r1
 800b72e:	07d6      	lsls	r6, r2, #31
 800b730:	d527      	bpl.n	800b782 <__sflush_r+0xb2>
 800b732:	2200      	movs	r2, #0
 800b734:	6062      	str	r2, [r4, #4]
 800b736:	04d9      	lsls	r1, r3, #19
 800b738:	6922      	ldr	r2, [r4, #16]
 800b73a:	6022      	str	r2, [r4, #0]
 800b73c:	d504      	bpl.n	800b748 <__sflush_r+0x78>
 800b73e:	1c42      	adds	r2, r0, #1
 800b740:	d101      	bne.n	800b746 <__sflush_r+0x76>
 800b742:	682b      	ldr	r3, [r5, #0]
 800b744:	b903      	cbnz	r3, 800b748 <__sflush_r+0x78>
 800b746:	6560      	str	r0, [r4, #84]	@ 0x54
 800b748:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b74a:	602f      	str	r7, [r5, #0]
 800b74c:	b1b9      	cbz	r1, 800b77e <__sflush_r+0xae>
 800b74e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b752:	4299      	cmp	r1, r3
 800b754:	d002      	beq.n	800b75c <__sflush_r+0x8c>
 800b756:	4628      	mov	r0, r5
 800b758:	f000 fdd0 	bl	800c2fc <_free_r>
 800b75c:	2300      	movs	r3, #0
 800b75e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b760:	e00d      	b.n	800b77e <__sflush_r+0xae>
 800b762:	2301      	movs	r3, #1
 800b764:	4628      	mov	r0, r5
 800b766:	47b0      	blx	r6
 800b768:	4602      	mov	r2, r0
 800b76a:	1c50      	adds	r0, r2, #1
 800b76c:	d1c9      	bne.n	800b702 <__sflush_r+0x32>
 800b76e:	682b      	ldr	r3, [r5, #0]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d0c6      	beq.n	800b702 <__sflush_r+0x32>
 800b774:	2b1d      	cmp	r3, #29
 800b776:	d001      	beq.n	800b77c <__sflush_r+0xac>
 800b778:	2b16      	cmp	r3, #22
 800b77a:	d11e      	bne.n	800b7ba <__sflush_r+0xea>
 800b77c:	602f      	str	r7, [r5, #0]
 800b77e:	2000      	movs	r0, #0
 800b780:	e022      	b.n	800b7c8 <__sflush_r+0xf8>
 800b782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b786:	b21b      	sxth	r3, r3
 800b788:	e01b      	b.n	800b7c2 <__sflush_r+0xf2>
 800b78a:	690f      	ldr	r7, [r1, #16]
 800b78c:	2f00      	cmp	r7, #0
 800b78e:	d0f6      	beq.n	800b77e <__sflush_r+0xae>
 800b790:	0793      	lsls	r3, r2, #30
 800b792:	680e      	ldr	r6, [r1, #0]
 800b794:	bf08      	it	eq
 800b796:	694b      	ldreq	r3, [r1, #20]
 800b798:	600f      	str	r7, [r1, #0]
 800b79a:	bf18      	it	ne
 800b79c:	2300      	movne	r3, #0
 800b79e:	eba6 0807 	sub.w	r8, r6, r7
 800b7a2:	608b      	str	r3, [r1, #8]
 800b7a4:	f1b8 0f00 	cmp.w	r8, #0
 800b7a8:	dde9      	ble.n	800b77e <__sflush_r+0xae>
 800b7aa:	6a21      	ldr	r1, [r4, #32]
 800b7ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b7ae:	4643      	mov	r3, r8
 800b7b0:	463a      	mov	r2, r7
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	47b0      	blx	r6
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	dc08      	bgt.n	800b7cc <__sflush_r+0xfc>
 800b7ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7c2:	81a3      	strh	r3, [r4, #12]
 800b7c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7cc:	4407      	add	r7, r0
 800b7ce:	eba8 0800 	sub.w	r8, r8, r0
 800b7d2:	e7e7      	b.n	800b7a4 <__sflush_r+0xd4>
 800b7d4:	20400001 	.word	0x20400001

0800b7d8 <_fflush_r>:
 800b7d8:	b538      	push	{r3, r4, r5, lr}
 800b7da:	690b      	ldr	r3, [r1, #16]
 800b7dc:	4605      	mov	r5, r0
 800b7de:	460c      	mov	r4, r1
 800b7e0:	b913      	cbnz	r3, 800b7e8 <_fflush_r+0x10>
 800b7e2:	2500      	movs	r5, #0
 800b7e4:	4628      	mov	r0, r5
 800b7e6:	bd38      	pop	{r3, r4, r5, pc}
 800b7e8:	b118      	cbz	r0, 800b7f2 <_fflush_r+0x1a>
 800b7ea:	6a03      	ldr	r3, [r0, #32]
 800b7ec:	b90b      	cbnz	r3, 800b7f2 <_fflush_r+0x1a>
 800b7ee:	f7fe fe3b 	bl	800a468 <__sinit>
 800b7f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d0f3      	beq.n	800b7e2 <_fflush_r+0xa>
 800b7fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b7fc:	07d0      	lsls	r0, r2, #31
 800b7fe:	d404      	bmi.n	800b80a <_fflush_r+0x32>
 800b800:	0599      	lsls	r1, r3, #22
 800b802:	d402      	bmi.n	800b80a <_fflush_r+0x32>
 800b804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b806:	f7fe ff08 	bl	800a61a <__retarget_lock_acquire_recursive>
 800b80a:	4628      	mov	r0, r5
 800b80c:	4621      	mov	r1, r4
 800b80e:	f7ff ff5f 	bl	800b6d0 <__sflush_r>
 800b812:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b814:	07da      	lsls	r2, r3, #31
 800b816:	4605      	mov	r5, r0
 800b818:	d4e4      	bmi.n	800b7e4 <_fflush_r+0xc>
 800b81a:	89a3      	ldrh	r3, [r4, #12]
 800b81c:	059b      	lsls	r3, r3, #22
 800b81e:	d4e1      	bmi.n	800b7e4 <_fflush_r+0xc>
 800b820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b822:	f7fe fefb 	bl	800a61c <__retarget_lock_release_recursive>
 800b826:	e7dd      	b.n	800b7e4 <_fflush_r+0xc>

0800b828 <__malloc_lock>:
 800b828:	4801      	ldr	r0, [pc, #4]	@ (800b830 <__malloc_lock+0x8>)
 800b82a:	f7fe bef6 	b.w	800a61a <__retarget_lock_acquire_recursive>
 800b82e:	bf00      	nop
 800b830:	2005c9a0 	.word	0x2005c9a0

0800b834 <__malloc_unlock>:
 800b834:	4801      	ldr	r0, [pc, #4]	@ (800b83c <__malloc_unlock+0x8>)
 800b836:	f7fe bef1 	b.w	800a61c <__retarget_lock_release_recursive>
 800b83a:	bf00      	nop
 800b83c:	2005c9a0 	.word	0x2005c9a0

0800b840 <_Balloc>:
 800b840:	b570      	push	{r4, r5, r6, lr}
 800b842:	69c6      	ldr	r6, [r0, #28]
 800b844:	4604      	mov	r4, r0
 800b846:	460d      	mov	r5, r1
 800b848:	b976      	cbnz	r6, 800b868 <_Balloc+0x28>
 800b84a:	2010      	movs	r0, #16
 800b84c:	f7ff fe96 	bl	800b57c <malloc>
 800b850:	4602      	mov	r2, r0
 800b852:	61e0      	str	r0, [r4, #28]
 800b854:	b920      	cbnz	r0, 800b860 <_Balloc+0x20>
 800b856:	4b18      	ldr	r3, [pc, #96]	@ (800b8b8 <_Balloc+0x78>)
 800b858:	4818      	ldr	r0, [pc, #96]	@ (800b8bc <_Balloc+0x7c>)
 800b85a:	216b      	movs	r1, #107	@ 0x6b
 800b85c:	f000 fd1c 	bl	800c298 <__assert_func>
 800b860:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b864:	6006      	str	r6, [r0, #0]
 800b866:	60c6      	str	r6, [r0, #12]
 800b868:	69e6      	ldr	r6, [r4, #28]
 800b86a:	68f3      	ldr	r3, [r6, #12]
 800b86c:	b183      	cbz	r3, 800b890 <_Balloc+0x50>
 800b86e:	69e3      	ldr	r3, [r4, #28]
 800b870:	68db      	ldr	r3, [r3, #12]
 800b872:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b876:	b9b8      	cbnz	r0, 800b8a8 <_Balloc+0x68>
 800b878:	2101      	movs	r1, #1
 800b87a:	fa01 f605 	lsl.w	r6, r1, r5
 800b87e:	1d72      	adds	r2, r6, #5
 800b880:	0092      	lsls	r2, r2, #2
 800b882:	4620      	mov	r0, r4
 800b884:	f000 fd26 	bl	800c2d4 <_calloc_r>
 800b888:	b160      	cbz	r0, 800b8a4 <_Balloc+0x64>
 800b88a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b88e:	e00e      	b.n	800b8ae <_Balloc+0x6e>
 800b890:	2221      	movs	r2, #33	@ 0x21
 800b892:	2104      	movs	r1, #4
 800b894:	4620      	mov	r0, r4
 800b896:	f000 fd1d 	bl	800c2d4 <_calloc_r>
 800b89a:	69e3      	ldr	r3, [r4, #28]
 800b89c:	60f0      	str	r0, [r6, #12]
 800b89e:	68db      	ldr	r3, [r3, #12]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d1e4      	bne.n	800b86e <_Balloc+0x2e>
 800b8a4:	2000      	movs	r0, #0
 800b8a6:	bd70      	pop	{r4, r5, r6, pc}
 800b8a8:	6802      	ldr	r2, [r0, #0]
 800b8aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b8b4:	e7f7      	b.n	800b8a6 <_Balloc+0x66>
 800b8b6:	bf00      	nop
 800b8b8:	0800e77d 	.word	0x0800e77d
 800b8bc:	0800e80e 	.word	0x0800e80e

0800b8c0 <_Bfree>:
 800b8c0:	b570      	push	{r4, r5, r6, lr}
 800b8c2:	69c6      	ldr	r6, [r0, #28]
 800b8c4:	4605      	mov	r5, r0
 800b8c6:	460c      	mov	r4, r1
 800b8c8:	b976      	cbnz	r6, 800b8e8 <_Bfree+0x28>
 800b8ca:	2010      	movs	r0, #16
 800b8cc:	f7ff fe56 	bl	800b57c <malloc>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	61e8      	str	r0, [r5, #28]
 800b8d4:	b920      	cbnz	r0, 800b8e0 <_Bfree+0x20>
 800b8d6:	4b09      	ldr	r3, [pc, #36]	@ (800b8fc <_Bfree+0x3c>)
 800b8d8:	4809      	ldr	r0, [pc, #36]	@ (800b900 <_Bfree+0x40>)
 800b8da:	218f      	movs	r1, #143	@ 0x8f
 800b8dc:	f000 fcdc 	bl	800c298 <__assert_func>
 800b8e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8e4:	6006      	str	r6, [r0, #0]
 800b8e6:	60c6      	str	r6, [r0, #12]
 800b8e8:	b13c      	cbz	r4, 800b8fa <_Bfree+0x3a>
 800b8ea:	69eb      	ldr	r3, [r5, #28]
 800b8ec:	6862      	ldr	r2, [r4, #4]
 800b8ee:	68db      	ldr	r3, [r3, #12]
 800b8f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b8f4:	6021      	str	r1, [r4, #0]
 800b8f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b8fa:	bd70      	pop	{r4, r5, r6, pc}
 800b8fc:	0800e77d 	.word	0x0800e77d
 800b900:	0800e80e 	.word	0x0800e80e

0800b904 <__multadd>:
 800b904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b908:	690d      	ldr	r5, [r1, #16]
 800b90a:	4607      	mov	r7, r0
 800b90c:	460c      	mov	r4, r1
 800b90e:	461e      	mov	r6, r3
 800b910:	f101 0c14 	add.w	ip, r1, #20
 800b914:	2000      	movs	r0, #0
 800b916:	f8dc 3000 	ldr.w	r3, [ip]
 800b91a:	b299      	uxth	r1, r3
 800b91c:	fb02 6101 	mla	r1, r2, r1, r6
 800b920:	0c1e      	lsrs	r6, r3, #16
 800b922:	0c0b      	lsrs	r3, r1, #16
 800b924:	fb02 3306 	mla	r3, r2, r6, r3
 800b928:	b289      	uxth	r1, r1
 800b92a:	3001      	adds	r0, #1
 800b92c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b930:	4285      	cmp	r5, r0
 800b932:	f84c 1b04 	str.w	r1, [ip], #4
 800b936:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b93a:	dcec      	bgt.n	800b916 <__multadd+0x12>
 800b93c:	b30e      	cbz	r6, 800b982 <__multadd+0x7e>
 800b93e:	68a3      	ldr	r3, [r4, #8]
 800b940:	42ab      	cmp	r3, r5
 800b942:	dc19      	bgt.n	800b978 <__multadd+0x74>
 800b944:	6861      	ldr	r1, [r4, #4]
 800b946:	4638      	mov	r0, r7
 800b948:	3101      	adds	r1, #1
 800b94a:	f7ff ff79 	bl	800b840 <_Balloc>
 800b94e:	4680      	mov	r8, r0
 800b950:	b928      	cbnz	r0, 800b95e <__multadd+0x5a>
 800b952:	4602      	mov	r2, r0
 800b954:	4b0c      	ldr	r3, [pc, #48]	@ (800b988 <__multadd+0x84>)
 800b956:	480d      	ldr	r0, [pc, #52]	@ (800b98c <__multadd+0x88>)
 800b958:	21ba      	movs	r1, #186	@ 0xba
 800b95a:	f000 fc9d 	bl	800c298 <__assert_func>
 800b95e:	6922      	ldr	r2, [r4, #16]
 800b960:	3202      	adds	r2, #2
 800b962:	f104 010c 	add.w	r1, r4, #12
 800b966:	0092      	lsls	r2, r2, #2
 800b968:	300c      	adds	r0, #12
 800b96a:	f7fe fe5d 	bl	800a628 <memcpy>
 800b96e:	4621      	mov	r1, r4
 800b970:	4638      	mov	r0, r7
 800b972:	f7ff ffa5 	bl	800b8c0 <_Bfree>
 800b976:	4644      	mov	r4, r8
 800b978:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b97c:	3501      	adds	r5, #1
 800b97e:	615e      	str	r6, [r3, #20]
 800b980:	6125      	str	r5, [r4, #16]
 800b982:	4620      	mov	r0, r4
 800b984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b988:	0800e7ec 	.word	0x0800e7ec
 800b98c:	0800e80e 	.word	0x0800e80e

0800b990 <__hi0bits>:
 800b990:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b994:	4603      	mov	r3, r0
 800b996:	bf36      	itet	cc
 800b998:	0403      	lslcc	r3, r0, #16
 800b99a:	2000      	movcs	r0, #0
 800b99c:	2010      	movcc	r0, #16
 800b99e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b9a2:	bf3c      	itt	cc
 800b9a4:	021b      	lslcc	r3, r3, #8
 800b9a6:	3008      	addcc	r0, #8
 800b9a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9ac:	bf3c      	itt	cc
 800b9ae:	011b      	lslcc	r3, r3, #4
 800b9b0:	3004      	addcc	r0, #4
 800b9b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9b6:	bf3c      	itt	cc
 800b9b8:	009b      	lslcc	r3, r3, #2
 800b9ba:	3002      	addcc	r0, #2
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	db05      	blt.n	800b9cc <__hi0bits+0x3c>
 800b9c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b9c4:	f100 0001 	add.w	r0, r0, #1
 800b9c8:	bf08      	it	eq
 800b9ca:	2020      	moveq	r0, #32
 800b9cc:	4770      	bx	lr

0800b9ce <__lo0bits>:
 800b9ce:	6803      	ldr	r3, [r0, #0]
 800b9d0:	4602      	mov	r2, r0
 800b9d2:	f013 0007 	ands.w	r0, r3, #7
 800b9d6:	d00b      	beq.n	800b9f0 <__lo0bits+0x22>
 800b9d8:	07d9      	lsls	r1, r3, #31
 800b9da:	d421      	bmi.n	800ba20 <__lo0bits+0x52>
 800b9dc:	0798      	lsls	r0, r3, #30
 800b9de:	bf49      	itett	mi
 800b9e0:	085b      	lsrmi	r3, r3, #1
 800b9e2:	089b      	lsrpl	r3, r3, #2
 800b9e4:	2001      	movmi	r0, #1
 800b9e6:	6013      	strmi	r3, [r2, #0]
 800b9e8:	bf5c      	itt	pl
 800b9ea:	6013      	strpl	r3, [r2, #0]
 800b9ec:	2002      	movpl	r0, #2
 800b9ee:	4770      	bx	lr
 800b9f0:	b299      	uxth	r1, r3
 800b9f2:	b909      	cbnz	r1, 800b9f8 <__lo0bits+0x2a>
 800b9f4:	0c1b      	lsrs	r3, r3, #16
 800b9f6:	2010      	movs	r0, #16
 800b9f8:	b2d9      	uxtb	r1, r3
 800b9fa:	b909      	cbnz	r1, 800ba00 <__lo0bits+0x32>
 800b9fc:	3008      	adds	r0, #8
 800b9fe:	0a1b      	lsrs	r3, r3, #8
 800ba00:	0719      	lsls	r1, r3, #28
 800ba02:	bf04      	itt	eq
 800ba04:	091b      	lsreq	r3, r3, #4
 800ba06:	3004      	addeq	r0, #4
 800ba08:	0799      	lsls	r1, r3, #30
 800ba0a:	bf04      	itt	eq
 800ba0c:	089b      	lsreq	r3, r3, #2
 800ba0e:	3002      	addeq	r0, #2
 800ba10:	07d9      	lsls	r1, r3, #31
 800ba12:	d403      	bmi.n	800ba1c <__lo0bits+0x4e>
 800ba14:	085b      	lsrs	r3, r3, #1
 800ba16:	f100 0001 	add.w	r0, r0, #1
 800ba1a:	d003      	beq.n	800ba24 <__lo0bits+0x56>
 800ba1c:	6013      	str	r3, [r2, #0]
 800ba1e:	4770      	bx	lr
 800ba20:	2000      	movs	r0, #0
 800ba22:	4770      	bx	lr
 800ba24:	2020      	movs	r0, #32
 800ba26:	4770      	bx	lr

0800ba28 <__i2b>:
 800ba28:	b510      	push	{r4, lr}
 800ba2a:	460c      	mov	r4, r1
 800ba2c:	2101      	movs	r1, #1
 800ba2e:	f7ff ff07 	bl	800b840 <_Balloc>
 800ba32:	4602      	mov	r2, r0
 800ba34:	b928      	cbnz	r0, 800ba42 <__i2b+0x1a>
 800ba36:	4b05      	ldr	r3, [pc, #20]	@ (800ba4c <__i2b+0x24>)
 800ba38:	4805      	ldr	r0, [pc, #20]	@ (800ba50 <__i2b+0x28>)
 800ba3a:	f240 1145 	movw	r1, #325	@ 0x145
 800ba3e:	f000 fc2b 	bl	800c298 <__assert_func>
 800ba42:	2301      	movs	r3, #1
 800ba44:	6144      	str	r4, [r0, #20]
 800ba46:	6103      	str	r3, [r0, #16]
 800ba48:	bd10      	pop	{r4, pc}
 800ba4a:	bf00      	nop
 800ba4c:	0800e7ec 	.word	0x0800e7ec
 800ba50:	0800e80e 	.word	0x0800e80e

0800ba54 <__multiply>:
 800ba54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba58:	4617      	mov	r7, r2
 800ba5a:	690a      	ldr	r2, [r1, #16]
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	429a      	cmp	r2, r3
 800ba60:	bfa8      	it	ge
 800ba62:	463b      	movge	r3, r7
 800ba64:	4689      	mov	r9, r1
 800ba66:	bfa4      	itt	ge
 800ba68:	460f      	movge	r7, r1
 800ba6a:	4699      	movge	r9, r3
 800ba6c:	693d      	ldr	r5, [r7, #16]
 800ba6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	6879      	ldr	r1, [r7, #4]
 800ba76:	eb05 060a 	add.w	r6, r5, sl
 800ba7a:	42b3      	cmp	r3, r6
 800ba7c:	b085      	sub	sp, #20
 800ba7e:	bfb8      	it	lt
 800ba80:	3101      	addlt	r1, #1
 800ba82:	f7ff fedd 	bl	800b840 <_Balloc>
 800ba86:	b930      	cbnz	r0, 800ba96 <__multiply+0x42>
 800ba88:	4602      	mov	r2, r0
 800ba8a:	4b41      	ldr	r3, [pc, #260]	@ (800bb90 <__multiply+0x13c>)
 800ba8c:	4841      	ldr	r0, [pc, #260]	@ (800bb94 <__multiply+0x140>)
 800ba8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ba92:	f000 fc01 	bl	800c298 <__assert_func>
 800ba96:	f100 0414 	add.w	r4, r0, #20
 800ba9a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ba9e:	4623      	mov	r3, r4
 800baa0:	2200      	movs	r2, #0
 800baa2:	4573      	cmp	r3, lr
 800baa4:	d320      	bcc.n	800bae8 <__multiply+0x94>
 800baa6:	f107 0814 	add.w	r8, r7, #20
 800baaa:	f109 0114 	add.w	r1, r9, #20
 800baae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bab2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bab6:	9302      	str	r3, [sp, #8]
 800bab8:	1beb      	subs	r3, r5, r7
 800baba:	3b15      	subs	r3, #21
 800babc:	f023 0303 	bic.w	r3, r3, #3
 800bac0:	3304      	adds	r3, #4
 800bac2:	3715      	adds	r7, #21
 800bac4:	42bd      	cmp	r5, r7
 800bac6:	bf38      	it	cc
 800bac8:	2304      	movcc	r3, #4
 800baca:	9301      	str	r3, [sp, #4]
 800bacc:	9b02      	ldr	r3, [sp, #8]
 800bace:	9103      	str	r1, [sp, #12]
 800bad0:	428b      	cmp	r3, r1
 800bad2:	d80c      	bhi.n	800baee <__multiply+0x9a>
 800bad4:	2e00      	cmp	r6, #0
 800bad6:	dd03      	ble.n	800bae0 <__multiply+0x8c>
 800bad8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800badc:	2b00      	cmp	r3, #0
 800bade:	d055      	beq.n	800bb8c <__multiply+0x138>
 800bae0:	6106      	str	r6, [r0, #16]
 800bae2:	b005      	add	sp, #20
 800bae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bae8:	f843 2b04 	str.w	r2, [r3], #4
 800baec:	e7d9      	b.n	800baa2 <__multiply+0x4e>
 800baee:	f8b1 a000 	ldrh.w	sl, [r1]
 800baf2:	f1ba 0f00 	cmp.w	sl, #0
 800baf6:	d01f      	beq.n	800bb38 <__multiply+0xe4>
 800baf8:	46c4      	mov	ip, r8
 800bafa:	46a1      	mov	r9, r4
 800bafc:	2700      	movs	r7, #0
 800bafe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bb02:	f8d9 3000 	ldr.w	r3, [r9]
 800bb06:	fa1f fb82 	uxth.w	fp, r2
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	fb0a 330b 	mla	r3, sl, fp, r3
 800bb10:	443b      	add	r3, r7
 800bb12:	f8d9 7000 	ldr.w	r7, [r9]
 800bb16:	0c12      	lsrs	r2, r2, #16
 800bb18:	0c3f      	lsrs	r7, r7, #16
 800bb1a:	fb0a 7202 	mla	r2, sl, r2, r7
 800bb1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb28:	4565      	cmp	r5, ip
 800bb2a:	f849 3b04 	str.w	r3, [r9], #4
 800bb2e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bb32:	d8e4      	bhi.n	800bafe <__multiply+0xaa>
 800bb34:	9b01      	ldr	r3, [sp, #4]
 800bb36:	50e7      	str	r7, [r4, r3]
 800bb38:	9b03      	ldr	r3, [sp, #12]
 800bb3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bb3e:	3104      	adds	r1, #4
 800bb40:	f1b9 0f00 	cmp.w	r9, #0
 800bb44:	d020      	beq.n	800bb88 <__multiply+0x134>
 800bb46:	6823      	ldr	r3, [r4, #0]
 800bb48:	4647      	mov	r7, r8
 800bb4a:	46a4      	mov	ip, r4
 800bb4c:	f04f 0a00 	mov.w	sl, #0
 800bb50:	f8b7 b000 	ldrh.w	fp, [r7]
 800bb54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bb58:	fb09 220b 	mla	r2, r9, fp, r2
 800bb5c:	4452      	add	r2, sl
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb64:	f84c 3b04 	str.w	r3, [ip], #4
 800bb68:	f857 3b04 	ldr.w	r3, [r7], #4
 800bb6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb70:	f8bc 3000 	ldrh.w	r3, [ip]
 800bb74:	fb09 330a 	mla	r3, r9, sl, r3
 800bb78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bb7c:	42bd      	cmp	r5, r7
 800bb7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb82:	d8e5      	bhi.n	800bb50 <__multiply+0xfc>
 800bb84:	9a01      	ldr	r2, [sp, #4]
 800bb86:	50a3      	str	r3, [r4, r2]
 800bb88:	3404      	adds	r4, #4
 800bb8a:	e79f      	b.n	800bacc <__multiply+0x78>
 800bb8c:	3e01      	subs	r6, #1
 800bb8e:	e7a1      	b.n	800bad4 <__multiply+0x80>
 800bb90:	0800e7ec 	.word	0x0800e7ec
 800bb94:	0800e80e 	.word	0x0800e80e

0800bb98 <__pow5mult>:
 800bb98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb9c:	4615      	mov	r5, r2
 800bb9e:	f012 0203 	ands.w	r2, r2, #3
 800bba2:	4607      	mov	r7, r0
 800bba4:	460e      	mov	r6, r1
 800bba6:	d007      	beq.n	800bbb8 <__pow5mult+0x20>
 800bba8:	4c25      	ldr	r4, [pc, #148]	@ (800bc40 <__pow5mult+0xa8>)
 800bbaa:	3a01      	subs	r2, #1
 800bbac:	2300      	movs	r3, #0
 800bbae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbb2:	f7ff fea7 	bl	800b904 <__multadd>
 800bbb6:	4606      	mov	r6, r0
 800bbb8:	10ad      	asrs	r5, r5, #2
 800bbba:	d03d      	beq.n	800bc38 <__pow5mult+0xa0>
 800bbbc:	69fc      	ldr	r4, [r7, #28]
 800bbbe:	b97c      	cbnz	r4, 800bbe0 <__pow5mult+0x48>
 800bbc0:	2010      	movs	r0, #16
 800bbc2:	f7ff fcdb 	bl	800b57c <malloc>
 800bbc6:	4602      	mov	r2, r0
 800bbc8:	61f8      	str	r0, [r7, #28]
 800bbca:	b928      	cbnz	r0, 800bbd8 <__pow5mult+0x40>
 800bbcc:	4b1d      	ldr	r3, [pc, #116]	@ (800bc44 <__pow5mult+0xac>)
 800bbce:	481e      	ldr	r0, [pc, #120]	@ (800bc48 <__pow5mult+0xb0>)
 800bbd0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bbd4:	f000 fb60 	bl	800c298 <__assert_func>
 800bbd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bbdc:	6004      	str	r4, [r0, #0]
 800bbde:	60c4      	str	r4, [r0, #12]
 800bbe0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bbe4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bbe8:	b94c      	cbnz	r4, 800bbfe <__pow5mult+0x66>
 800bbea:	f240 2171 	movw	r1, #625	@ 0x271
 800bbee:	4638      	mov	r0, r7
 800bbf0:	f7ff ff1a 	bl	800ba28 <__i2b>
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	f8c8 0008 	str.w	r0, [r8, #8]
 800bbfa:	4604      	mov	r4, r0
 800bbfc:	6003      	str	r3, [r0, #0]
 800bbfe:	f04f 0900 	mov.w	r9, #0
 800bc02:	07eb      	lsls	r3, r5, #31
 800bc04:	d50a      	bpl.n	800bc1c <__pow5mult+0x84>
 800bc06:	4631      	mov	r1, r6
 800bc08:	4622      	mov	r2, r4
 800bc0a:	4638      	mov	r0, r7
 800bc0c:	f7ff ff22 	bl	800ba54 <__multiply>
 800bc10:	4631      	mov	r1, r6
 800bc12:	4680      	mov	r8, r0
 800bc14:	4638      	mov	r0, r7
 800bc16:	f7ff fe53 	bl	800b8c0 <_Bfree>
 800bc1a:	4646      	mov	r6, r8
 800bc1c:	106d      	asrs	r5, r5, #1
 800bc1e:	d00b      	beq.n	800bc38 <__pow5mult+0xa0>
 800bc20:	6820      	ldr	r0, [r4, #0]
 800bc22:	b938      	cbnz	r0, 800bc34 <__pow5mult+0x9c>
 800bc24:	4622      	mov	r2, r4
 800bc26:	4621      	mov	r1, r4
 800bc28:	4638      	mov	r0, r7
 800bc2a:	f7ff ff13 	bl	800ba54 <__multiply>
 800bc2e:	6020      	str	r0, [r4, #0]
 800bc30:	f8c0 9000 	str.w	r9, [r0]
 800bc34:	4604      	mov	r4, r0
 800bc36:	e7e4      	b.n	800bc02 <__pow5mult+0x6a>
 800bc38:	4630      	mov	r0, r6
 800bc3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc3e:	bf00      	nop
 800bc40:	0800e8b0 	.word	0x0800e8b0
 800bc44:	0800e77d 	.word	0x0800e77d
 800bc48:	0800e80e 	.word	0x0800e80e

0800bc4c <__lshift>:
 800bc4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc50:	460c      	mov	r4, r1
 800bc52:	6849      	ldr	r1, [r1, #4]
 800bc54:	6923      	ldr	r3, [r4, #16]
 800bc56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc5a:	68a3      	ldr	r3, [r4, #8]
 800bc5c:	4607      	mov	r7, r0
 800bc5e:	4691      	mov	r9, r2
 800bc60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc64:	f108 0601 	add.w	r6, r8, #1
 800bc68:	42b3      	cmp	r3, r6
 800bc6a:	db0b      	blt.n	800bc84 <__lshift+0x38>
 800bc6c:	4638      	mov	r0, r7
 800bc6e:	f7ff fde7 	bl	800b840 <_Balloc>
 800bc72:	4605      	mov	r5, r0
 800bc74:	b948      	cbnz	r0, 800bc8a <__lshift+0x3e>
 800bc76:	4602      	mov	r2, r0
 800bc78:	4b28      	ldr	r3, [pc, #160]	@ (800bd1c <__lshift+0xd0>)
 800bc7a:	4829      	ldr	r0, [pc, #164]	@ (800bd20 <__lshift+0xd4>)
 800bc7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bc80:	f000 fb0a 	bl	800c298 <__assert_func>
 800bc84:	3101      	adds	r1, #1
 800bc86:	005b      	lsls	r3, r3, #1
 800bc88:	e7ee      	b.n	800bc68 <__lshift+0x1c>
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	f100 0114 	add.w	r1, r0, #20
 800bc90:	f100 0210 	add.w	r2, r0, #16
 800bc94:	4618      	mov	r0, r3
 800bc96:	4553      	cmp	r3, sl
 800bc98:	db33      	blt.n	800bd02 <__lshift+0xb6>
 800bc9a:	6920      	ldr	r0, [r4, #16]
 800bc9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bca0:	f104 0314 	add.w	r3, r4, #20
 800bca4:	f019 091f 	ands.w	r9, r9, #31
 800bca8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bcac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bcb0:	d02b      	beq.n	800bd0a <__lshift+0xbe>
 800bcb2:	f1c9 0e20 	rsb	lr, r9, #32
 800bcb6:	468a      	mov	sl, r1
 800bcb8:	2200      	movs	r2, #0
 800bcba:	6818      	ldr	r0, [r3, #0]
 800bcbc:	fa00 f009 	lsl.w	r0, r0, r9
 800bcc0:	4310      	orrs	r0, r2
 800bcc2:	f84a 0b04 	str.w	r0, [sl], #4
 800bcc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcca:	459c      	cmp	ip, r3
 800bccc:	fa22 f20e 	lsr.w	r2, r2, lr
 800bcd0:	d8f3      	bhi.n	800bcba <__lshift+0x6e>
 800bcd2:	ebac 0304 	sub.w	r3, ip, r4
 800bcd6:	3b15      	subs	r3, #21
 800bcd8:	f023 0303 	bic.w	r3, r3, #3
 800bcdc:	3304      	adds	r3, #4
 800bcde:	f104 0015 	add.w	r0, r4, #21
 800bce2:	4560      	cmp	r0, ip
 800bce4:	bf88      	it	hi
 800bce6:	2304      	movhi	r3, #4
 800bce8:	50ca      	str	r2, [r1, r3]
 800bcea:	b10a      	cbz	r2, 800bcf0 <__lshift+0xa4>
 800bcec:	f108 0602 	add.w	r6, r8, #2
 800bcf0:	3e01      	subs	r6, #1
 800bcf2:	4638      	mov	r0, r7
 800bcf4:	612e      	str	r6, [r5, #16]
 800bcf6:	4621      	mov	r1, r4
 800bcf8:	f7ff fde2 	bl	800b8c0 <_Bfree>
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd02:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd06:	3301      	adds	r3, #1
 800bd08:	e7c5      	b.n	800bc96 <__lshift+0x4a>
 800bd0a:	3904      	subs	r1, #4
 800bd0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd10:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd14:	459c      	cmp	ip, r3
 800bd16:	d8f9      	bhi.n	800bd0c <__lshift+0xc0>
 800bd18:	e7ea      	b.n	800bcf0 <__lshift+0xa4>
 800bd1a:	bf00      	nop
 800bd1c:	0800e7ec 	.word	0x0800e7ec
 800bd20:	0800e80e 	.word	0x0800e80e

0800bd24 <__mcmp>:
 800bd24:	690a      	ldr	r2, [r1, #16]
 800bd26:	4603      	mov	r3, r0
 800bd28:	6900      	ldr	r0, [r0, #16]
 800bd2a:	1a80      	subs	r0, r0, r2
 800bd2c:	b530      	push	{r4, r5, lr}
 800bd2e:	d10e      	bne.n	800bd4e <__mcmp+0x2a>
 800bd30:	3314      	adds	r3, #20
 800bd32:	3114      	adds	r1, #20
 800bd34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bd38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bd3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bd40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bd44:	4295      	cmp	r5, r2
 800bd46:	d003      	beq.n	800bd50 <__mcmp+0x2c>
 800bd48:	d205      	bcs.n	800bd56 <__mcmp+0x32>
 800bd4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd4e:	bd30      	pop	{r4, r5, pc}
 800bd50:	42a3      	cmp	r3, r4
 800bd52:	d3f3      	bcc.n	800bd3c <__mcmp+0x18>
 800bd54:	e7fb      	b.n	800bd4e <__mcmp+0x2a>
 800bd56:	2001      	movs	r0, #1
 800bd58:	e7f9      	b.n	800bd4e <__mcmp+0x2a>
	...

0800bd5c <__mdiff>:
 800bd5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd60:	4689      	mov	r9, r1
 800bd62:	4606      	mov	r6, r0
 800bd64:	4611      	mov	r1, r2
 800bd66:	4648      	mov	r0, r9
 800bd68:	4614      	mov	r4, r2
 800bd6a:	f7ff ffdb 	bl	800bd24 <__mcmp>
 800bd6e:	1e05      	subs	r5, r0, #0
 800bd70:	d112      	bne.n	800bd98 <__mdiff+0x3c>
 800bd72:	4629      	mov	r1, r5
 800bd74:	4630      	mov	r0, r6
 800bd76:	f7ff fd63 	bl	800b840 <_Balloc>
 800bd7a:	4602      	mov	r2, r0
 800bd7c:	b928      	cbnz	r0, 800bd8a <__mdiff+0x2e>
 800bd7e:	4b3f      	ldr	r3, [pc, #252]	@ (800be7c <__mdiff+0x120>)
 800bd80:	f240 2137 	movw	r1, #567	@ 0x237
 800bd84:	483e      	ldr	r0, [pc, #248]	@ (800be80 <__mdiff+0x124>)
 800bd86:	f000 fa87 	bl	800c298 <__assert_func>
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd90:	4610      	mov	r0, r2
 800bd92:	b003      	add	sp, #12
 800bd94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd98:	bfbc      	itt	lt
 800bd9a:	464b      	movlt	r3, r9
 800bd9c:	46a1      	movlt	r9, r4
 800bd9e:	4630      	mov	r0, r6
 800bda0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bda4:	bfba      	itte	lt
 800bda6:	461c      	movlt	r4, r3
 800bda8:	2501      	movlt	r5, #1
 800bdaa:	2500      	movge	r5, #0
 800bdac:	f7ff fd48 	bl	800b840 <_Balloc>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	b918      	cbnz	r0, 800bdbc <__mdiff+0x60>
 800bdb4:	4b31      	ldr	r3, [pc, #196]	@ (800be7c <__mdiff+0x120>)
 800bdb6:	f240 2145 	movw	r1, #581	@ 0x245
 800bdba:	e7e3      	b.n	800bd84 <__mdiff+0x28>
 800bdbc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bdc0:	6926      	ldr	r6, [r4, #16]
 800bdc2:	60c5      	str	r5, [r0, #12]
 800bdc4:	f109 0310 	add.w	r3, r9, #16
 800bdc8:	f109 0514 	add.w	r5, r9, #20
 800bdcc:	f104 0e14 	add.w	lr, r4, #20
 800bdd0:	f100 0b14 	add.w	fp, r0, #20
 800bdd4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bdd8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bddc:	9301      	str	r3, [sp, #4]
 800bdde:	46d9      	mov	r9, fp
 800bde0:	f04f 0c00 	mov.w	ip, #0
 800bde4:	9b01      	ldr	r3, [sp, #4]
 800bde6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bdea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bdee:	9301      	str	r3, [sp, #4]
 800bdf0:	fa1f f38a 	uxth.w	r3, sl
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	b283      	uxth	r3, r0
 800bdf8:	1acb      	subs	r3, r1, r3
 800bdfa:	0c00      	lsrs	r0, r0, #16
 800bdfc:	4463      	add	r3, ip
 800bdfe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800be02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800be06:	b29b      	uxth	r3, r3
 800be08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800be0c:	4576      	cmp	r6, lr
 800be0e:	f849 3b04 	str.w	r3, [r9], #4
 800be12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be16:	d8e5      	bhi.n	800bde4 <__mdiff+0x88>
 800be18:	1b33      	subs	r3, r6, r4
 800be1a:	3b15      	subs	r3, #21
 800be1c:	f023 0303 	bic.w	r3, r3, #3
 800be20:	3415      	adds	r4, #21
 800be22:	3304      	adds	r3, #4
 800be24:	42a6      	cmp	r6, r4
 800be26:	bf38      	it	cc
 800be28:	2304      	movcc	r3, #4
 800be2a:	441d      	add	r5, r3
 800be2c:	445b      	add	r3, fp
 800be2e:	461e      	mov	r6, r3
 800be30:	462c      	mov	r4, r5
 800be32:	4544      	cmp	r4, r8
 800be34:	d30e      	bcc.n	800be54 <__mdiff+0xf8>
 800be36:	f108 0103 	add.w	r1, r8, #3
 800be3a:	1b49      	subs	r1, r1, r5
 800be3c:	f021 0103 	bic.w	r1, r1, #3
 800be40:	3d03      	subs	r5, #3
 800be42:	45a8      	cmp	r8, r5
 800be44:	bf38      	it	cc
 800be46:	2100      	movcc	r1, #0
 800be48:	440b      	add	r3, r1
 800be4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800be4e:	b191      	cbz	r1, 800be76 <__mdiff+0x11a>
 800be50:	6117      	str	r7, [r2, #16]
 800be52:	e79d      	b.n	800bd90 <__mdiff+0x34>
 800be54:	f854 1b04 	ldr.w	r1, [r4], #4
 800be58:	46e6      	mov	lr, ip
 800be5a:	0c08      	lsrs	r0, r1, #16
 800be5c:	fa1c fc81 	uxtah	ip, ip, r1
 800be60:	4471      	add	r1, lr
 800be62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800be66:	b289      	uxth	r1, r1
 800be68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800be6c:	f846 1b04 	str.w	r1, [r6], #4
 800be70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be74:	e7dd      	b.n	800be32 <__mdiff+0xd6>
 800be76:	3f01      	subs	r7, #1
 800be78:	e7e7      	b.n	800be4a <__mdiff+0xee>
 800be7a:	bf00      	nop
 800be7c:	0800e7ec 	.word	0x0800e7ec
 800be80:	0800e80e 	.word	0x0800e80e

0800be84 <__d2b>:
 800be84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be88:	460f      	mov	r7, r1
 800be8a:	2101      	movs	r1, #1
 800be8c:	ec59 8b10 	vmov	r8, r9, d0
 800be90:	4616      	mov	r6, r2
 800be92:	f7ff fcd5 	bl	800b840 <_Balloc>
 800be96:	4604      	mov	r4, r0
 800be98:	b930      	cbnz	r0, 800bea8 <__d2b+0x24>
 800be9a:	4602      	mov	r2, r0
 800be9c:	4b23      	ldr	r3, [pc, #140]	@ (800bf2c <__d2b+0xa8>)
 800be9e:	4824      	ldr	r0, [pc, #144]	@ (800bf30 <__d2b+0xac>)
 800bea0:	f240 310f 	movw	r1, #783	@ 0x30f
 800bea4:	f000 f9f8 	bl	800c298 <__assert_func>
 800bea8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800beac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800beb0:	b10d      	cbz	r5, 800beb6 <__d2b+0x32>
 800beb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800beb6:	9301      	str	r3, [sp, #4]
 800beb8:	f1b8 0300 	subs.w	r3, r8, #0
 800bebc:	d023      	beq.n	800bf06 <__d2b+0x82>
 800bebe:	4668      	mov	r0, sp
 800bec0:	9300      	str	r3, [sp, #0]
 800bec2:	f7ff fd84 	bl	800b9ce <__lo0bits>
 800bec6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800beca:	b1d0      	cbz	r0, 800bf02 <__d2b+0x7e>
 800becc:	f1c0 0320 	rsb	r3, r0, #32
 800bed0:	fa02 f303 	lsl.w	r3, r2, r3
 800bed4:	430b      	orrs	r3, r1
 800bed6:	40c2      	lsrs	r2, r0
 800bed8:	6163      	str	r3, [r4, #20]
 800beda:	9201      	str	r2, [sp, #4]
 800bedc:	9b01      	ldr	r3, [sp, #4]
 800bede:	61a3      	str	r3, [r4, #24]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	bf0c      	ite	eq
 800bee4:	2201      	moveq	r2, #1
 800bee6:	2202      	movne	r2, #2
 800bee8:	6122      	str	r2, [r4, #16]
 800beea:	b1a5      	cbz	r5, 800bf16 <__d2b+0x92>
 800beec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bef0:	4405      	add	r5, r0
 800bef2:	603d      	str	r5, [r7, #0]
 800bef4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bef8:	6030      	str	r0, [r6, #0]
 800befa:	4620      	mov	r0, r4
 800befc:	b003      	add	sp, #12
 800befe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf02:	6161      	str	r1, [r4, #20]
 800bf04:	e7ea      	b.n	800bedc <__d2b+0x58>
 800bf06:	a801      	add	r0, sp, #4
 800bf08:	f7ff fd61 	bl	800b9ce <__lo0bits>
 800bf0c:	9b01      	ldr	r3, [sp, #4]
 800bf0e:	6163      	str	r3, [r4, #20]
 800bf10:	3020      	adds	r0, #32
 800bf12:	2201      	movs	r2, #1
 800bf14:	e7e8      	b.n	800bee8 <__d2b+0x64>
 800bf16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf1e:	6038      	str	r0, [r7, #0]
 800bf20:	6918      	ldr	r0, [r3, #16]
 800bf22:	f7ff fd35 	bl	800b990 <__hi0bits>
 800bf26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf2a:	e7e5      	b.n	800bef8 <__d2b+0x74>
 800bf2c:	0800e7ec 	.word	0x0800e7ec
 800bf30:	0800e80e 	.word	0x0800e80e

0800bf34 <__sread>:
 800bf34:	b510      	push	{r4, lr}
 800bf36:	460c      	mov	r4, r1
 800bf38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf3c:	f000 f956 	bl	800c1ec <_read_r>
 800bf40:	2800      	cmp	r0, #0
 800bf42:	bfab      	itete	ge
 800bf44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bf46:	89a3      	ldrhlt	r3, [r4, #12]
 800bf48:	181b      	addge	r3, r3, r0
 800bf4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bf4e:	bfac      	ite	ge
 800bf50:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bf52:	81a3      	strhlt	r3, [r4, #12]
 800bf54:	bd10      	pop	{r4, pc}

0800bf56 <__swrite>:
 800bf56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf5a:	461f      	mov	r7, r3
 800bf5c:	898b      	ldrh	r3, [r1, #12]
 800bf5e:	05db      	lsls	r3, r3, #23
 800bf60:	4605      	mov	r5, r0
 800bf62:	460c      	mov	r4, r1
 800bf64:	4616      	mov	r6, r2
 800bf66:	d505      	bpl.n	800bf74 <__swrite+0x1e>
 800bf68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	2200      	movs	r2, #0
 800bf70:	f000 f92a 	bl	800c1c8 <_lseek_r>
 800bf74:	89a3      	ldrh	r3, [r4, #12]
 800bf76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bf7e:	81a3      	strh	r3, [r4, #12]
 800bf80:	4632      	mov	r2, r6
 800bf82:	463b      	mov	r3, r7
 800bf84:	4628      	mov	r0, r5
 800bf86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf8a:	f000 b951 	b.w	800c230 <_write_r>

0800bf8e <__sseek>:
 800bf8e:	b510      	push	{r4, lr}
 800bf90:	460c      	mov	r4, r1
 800bf92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf96:	f000 f917 	bl	800c1c8 <_lseek_r>
 800bf9a:	1c43      	adds	r3, r0, #1
 800bf9c:	89a3      	ldrh	r3, [r4, #12]
 800bf9e:	bf15      	itete	ne
 800bfa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bfa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bfa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bfaa:	81a3      	strheq	r3, [r4, #12]
 800bfac:	bf18      	it	ne
 800bfae:	81a3      	strhne	r3, [r4, #12]
 800bfb0:	bd10      	pop	{r4, pc}

0800bfb2 <__sclose>:
 800bfb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfb6:	f000 b94d 	b.w	800c254 <_close_r>

0800bfba <__swbuf_r>:
 800bfba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfbc:	460e      	mov	r6, r1
 800bfbe:	4614      	mov	r4, r2
 800bfc0:	4605      	mov	r5, r0
 800bfc2:	b118      	cbz	r0, 800bfcc <__swbuf_r+0x12>
 800bfc4:	6a03      	ldr	r3, [r0, #32]
 800bfc6:	b90b      	cbnz	r3, 800bfcc <__swbuf_r+0x12>
 800bfc8:	f7fe fa4e 	bl	800a468 <__sinit>
 800bfcc:	69a3      	ldr	r3, [r4, #24]
 800bfce:	60a3      	str	r3, [r4, #8]
 800bfd0:	89a3      	ldrh	r3, [r4, #12]
 800bfd2:	071a      	lsls	r2, r3, #28
 800bfd4:	d501      	bpl.n	800bfda <__swbuf_r+0x20>
 800bfd6:	6923      	ldr	r3, [r4, #16]
 800bfd8:	b943      	cbnz	r3, 800bfec <__swbuf_r+0x32>
 800bfda:	4621      	mov	r1, r4
 800bfdc:	4628      	mov	r0, r5
 800bfde:	f000 f82b 	bl	800c038 <__swsetup_r>
 800bfe2:	b118      	cbz	r0, 800bfec <__swbuf_r+0x32>
 800bfe4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bfe8:	4638      	mov	r0, r7
 800bfea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfec:	6823      	ldr	r3, [r4, #0]
 800bfee:	6922      	ldr	r2, [r4, #16]
 800bff0:	1a98      	subs	r0, r3, r2
 800bff2:	6963      	ldr	r3, [r4, #20]
 800bff4:	b2f6      	uxtb	r6, r6
 800bff6:	4283      	cmp	r3, r0
 800bff8:	4637      	mov	r7, r6
 800bffa:	dc05      	bgt.n	800c008 <__swbuf_r+0x4e>
 800bffc:	4621      	mov	r1, r4
 800bffe:	4628      	mov	r0, r5
 800c000:	f7ff fbea 	bl	800b7d8 <_fflush_r>
 800c004:	2800      	cmp	r0, #0
 800c006:	d1ed      	bne.n	800bfe4 <__swbuf_r+0x2a>
 800c008:	68a3      	ldr	r3, [r4, #8]
 800c00a:	3b01      	subs	r3, #1
 800c00c:	60a3      	str	r3, [r4, #8]
 800c00e:	6823      	ldr	r3, [r4, #0]
 800c010:	1c5a      	adds	r2, r3, #1
 800c012:	6022      	str	r2, [r4, #0]
 800c014:	701e      	strb	r6, [r3, #0]
 800c016:	6962      	ldr	r2, [r4, #20]
 800c018:	1c43      	adds	r3, r0, #1
 800c01a:	429a      	cmp	r2, r3
 800c01c:	d004      	beq.n	800c028 <__swbuf_r+0x6e>
 800c01e:	89a3      	ldrh	r3, [r4, #12]
 800c020:	07db      	lsls	r3, r3, #31
 800c022:	d5e1      	bpl.n	800bfe8 <__swbuf_r+0x2e>
 800c024:	2e0a      	cmp	r6, #10
 800c026:	d1df      	bne.n	800bfe8 <__swbuf_r+0x2e>
 800c028:	4621      	mov	r1, r4
 800c02a:	4628      	mov	r0, r5
 800c02c:	f7ff fbd4 	bl	800b7d8 <_fflush_r>
 800c030:	2800      	cmp	r0, #0
 800c032:	d0d9      	beq.n	800bfe8 <__swbuf_r+0x2e>
 800c034:	e7d6      	b.n	800bfe4 <__swbuf_r+0x2a>
	...

0800c038 <__swsetup_r>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	4b29      	ldr	r3, [pc, #164]	@ (800c0e0 <__swsetup_r+0xa8>)
 800c03c:	4605      	mov	r5, r0
 800c03e:	6818      	ldr	r0, [r3, #0]
 800c040:	460c      	mov	r4, r1
 800c042:	b118      	cbz	r0, 800c04c <__swsetup_r+0x14>
 800c044:	6a03      	ldr	r3, [r0, #32]
 800c046:	b90b      	cbnz	r3, 800c04c <__swsetup_r+0x14>
 800c048:	f7fe fa0e 	bl	800a468 <__sinit>
 800c04c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c050:	0719      	lsls	r1, r3, #28
 800c052:	d422      	bmi.n	800c09a <__swsetup_r+0x62>
 800c054:	06da      	lsls	r2, r3, #27
 800c056:	d407      	bmi.n	800c068 <__swsetup_r+0x30>
 800c058:	2209      	movs	r2, #9
 800c05a:	602a      	str	r2, [r5, #0]
 800c05c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c060:	81a3      	strh	r3, [r4, #12]
 800c062:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c066:	e033      	b.n	800c0d0 <__swsetup_r+0x98>
 800c068:	0758      	lsls	r0, r3, #29
 800c06a:	d512      	bpl.n	800c092 <__swsetup_r+0x5a>
 800c06c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c06e:	b141      	cbz	r1, 800c082 <__swsetup_r+0x4a>
 800c070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c074:	4299      	cmp	r1, r3
 800c076:	d002      	beq.n	800c07e <__swsetup_r+0x46>
 800c078:	4628      	mov	r0, r5
 800c07a:	f000 f93f 	bl	800c2fc <_free_r>
 800c07e:	2300      	movs	r3, #0
 800c080:	6363      	str	r3, [r4, #52]	@ 0x34
 800c082:	89a3      	ldrh	r3, [r4, #12]
 800c084:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c088:	81a3      	strh	r3, [r4, #12]
 800c08a:	2300      	movs	r3, #0
 800c08c:	6063      	str	r3, [r4, #4]
 800c08e:	6923      	ldr	r3, [r4, #16]
 800c090:	6023      	str	r3, [r4, #0]
 800c092:	89a3      	ldrh	r3, [r4, #12]
 800c094:	f043 0308 	orr.w	r3, r3, #8
 800c098:	81a3      	strh	r3, [r4, #12]
 800c09a:	6923      	ldr	r3, [r4, #16]
 800c09c:	b94b      	cbnz	r3, 800c0b2 <__swsetup_r+0x7a>
 800c09e:	89a3      	ldrh	r3, [r4, #12]
 800c0a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c0a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0a8:	d003      	beq.n	800c0b2 <__swsetup_r+0x7a>
 800c0aa:	4621      	mov	r1, r4
 800c0ac:	4628      	mov	r0, r5
 800c0ae:	f000 f83f 	bl	800c130 <__smakebuf_r>
 800c0b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0b6:	f013 0201 	ands.w	r2, r3, #1
 800c0ba:	d00a      	beq.n	800c0d2 <__swsetup_r+0x9a>
 800c0bc:	2200      	movs	r2, #0
 800c0be:	60a2      	str	r2, [r4, #8]
 800c0c0:	6962      	ldr	r2, [r4, #20]
 800c0c2:	4252      	negs	r2, r2
 800c0c4:	61a2      	str	r2, [r4, #24]
 800c0c6:	6922      	ldr	r2, [r4, #16]
 800c0c8:	b942      	cbnz	r2, 800c0dc <__swsetup_r+0xa4>
 800c0ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c0ce:	d1c5      	bne.n	800c05c <__swsetup_r+0x24>
 800c0d0:	bd38      	pop	{r3, r4, r5, pc}
 800c0d2:	0799      	lsls	r1, r3, #30
 800c0d4:	bf58      	it	pl
 800c0d6:	6962      	ldrpl	r2, [r4, #20]
 800c0d8:	60a2      	str	r2, [r4, #8]
 800c0da:	e7f4      	b.n	800c0c6 <__swsetup_r+0x8e>
 800c0dc:	2000      	movs	r0, #0
 800c0de:	e7f7      	b.n	800c0d0 <__swsetup_r+0x98>
 800c0e0:	2004001c 	.word	0x2004001c

0800c0e4 <__swhatbuf_r>:
 800c0e4:	b570      	push	{r4, r5, r6, lr}
 800c0e6:	460c      	mov	r4, r1
 800c0e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0ec:	2900      	cmp	r1, #0
 800c0ee:	b096      	sub	sp, #88	@ 0x58
 800c0f0:	4615      	mov	r5, r2
 800c0f2:	461e      	mov	r6, r3
 800c0f4:	da0d      	bge.n	800c112 <__swhatbuf_r+0x2e>
 800c0f6:	89a3      	ldrh	r3, [r4, #12]
 800c0f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c0fc:	f04f 0100 	mov.w	r1, #0
 800c100:	bf14      	ite	ne
 800c102:	2340      	movne	r3, #64	@ 0x40
 800c104:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c108:	2000      	movs	r0, #0
 800c10a:	6031      	str	r1, [r6, #0]
 800c10c:	602b      	str	r3, [r5, #0]
 800c10e:	b016      	add	sp, #88	@ 0x58
 800c110:	bd70      	pop	{r4, r5, r6, pc}
 800c112:	466a      	mov	r2, sp
 800c114:	f000 f8ae 	bl	800c274 <_fstat_r>
 800c118:	2800      	cmp	r0, #0
 800c11a:	dbec      	blt.n	800c0f6 <__swhatbuf_r+0x12>
 800c11c:	9901      	ldr	r1, [sp, #4]
 800c11e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c122:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c126:	4259      	negs	r1, r3
 800c128:	4159      	adcs	r1, r3
 800c12a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c12e:	e7eb      	b.n	800c108 <__swhatbuf_r+0x24>

0800c130 <__smakebuf_r>:
 800c130:	898b      	ldrh	r3, [r1, #12]
 800c132:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c134:	079d      	lsls	r5, r3, #30
 800c136:	4606      	mov	r6, r0
 800c138:	460c      	mov	r4, r1
 800c13a:	d507      	bpl.n	800c14c <__smakebuf_r+0x1c>
 800c13c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c140:	6023      	str	r3, [r4, #0]
 800c142:	6123      	str	r3, [r4, #16]
 800c144:	2301      	movs	r3, #1
 800c146:	6163      	str	r3, [r4, #20]
 800c148:	b003      	add	sp, #12
 800c14a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c14c:	ab01      	add	r3, sp, #4
 800c14e:	466a      	mov	r2, sp
 800c150:	f7ff ffc8 	bl	800c0e4 <__swhatbuf_r>
 800c154:	9f00      	ldr	r7, [sp, #0]
 800c156:	4605      	mov	r5, r0
 800c158:	4639      	mov	r1, r7
 800c15a:	4630      	mov	r0, r6
 800c15c:	f7ff fa38 	bl	800b5d0 <_malloc_r>
 800c160:	b948      	cbnz	r0, 800c176 <__smakebuf_r+0x46>
 800c162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c166:	059a      	lsls	r2, r3, #22
 800c168:	d4ee      	bmi.n	800c148 <__smakebuf_r+0x18>
 800c16a:	f023 0303 	bic.w	r3, r3, #3
 800c16e:	f043 0302 	orr.w	r3, r3, #2
 800c172:	81a3      	strh	r3, [r4, #12]
 800c174:	e7e2      	b.n	800c13c <__smakebuf_r+0xc>
 800c176:	89a3      	ldrh	r3, [r4, #12]
 800c178:	6020      	str	r0, [r4, #0]
 800c17a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c17e:	81a3      	strh	r3, [r4, #12]
 800c180:	9b01      	ldr	r3, [sp, #4]
 800c182:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c186:	b15b      	cbz	r3, 800c1a0 <__smakebuf_r+0x70>
 800c188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c18c:	4630      	mov	r0, r6
 800c18e:	f000 f80b 	bl	800c1a8 <_isatty_r>
 800c192:	b128      	cbz	r0, 800c1a0 <__smakebuf_r+0x70>
 800c194:	89a3      	ldrh	r3, [r4, #12]
 800c196:	f023 0303 	bic.w	r3, r3, #3
 800c19a:	f043 0301 	orr.w	r3, r3, #1
 800c19e:	81a3      	strh	r3, [r4, #12]
 800c1a0:	89a3      	ldrh	r3, [r4, #12]
 800c1a2:	431d      	orrs	r5, r3
 800c1a4:	81a5      	strh	r5, [r4, #12]
 800c1a6:	e7cf      	b.n	800c148 <__smakebuf_r+0x18>

0800c1a8 <_isatty_r>:
 800c1a8:	b538      	push	{r3, r4, r5, lr}
 800c1aa:	4d06      	ldr	r5, [pc, #24]	@ (800c1c4 <_isatty_r+0x1c>)
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	4604      	mov	r4, r0
 800c1b0:	4608      	mov	r0, r1
 800c1b2:	602b      	str	r3, [r5, #0]
 800c1b4:	f7f7 f846 	bl	8003244 <_isatty>
 800c1b8:	1c43      	adds	r3, r0, #1
 800c1ba:	d102      	bne.n	800c1c2 <_isatty_r+0x1a>
 800c1bc:	682b      	ldr	r3, [r5, #0]
 800c1be:	b103      	cbz	r3, 800c1c2 <_isatty_r+0x1a>
 800c1c0:	6023      	str	r3, [r4, #0]
 800c1c2:	bd38      	pop	{r3, r4, r5, pc}
 800c1c4:	2005c9ac 	.word	0x2005c9ac

0800c1c8 <_lseek_r>:
 800c1c8:	b538      	push	{r3, r4, r5, lr}
 800c1ca:	4d07      	ldr	r5, [pc, #28]	@ (800c1e8 <_lseek_r+0x20>)
 800c1cc:	4604      	mov	r4, r0
 800c1ce:	4608      	mov	r0, r1
 800c1d0:	4611      	mov	r1, r2
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	602a      	str	r2, [r5, #0]
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	f7f7 f83f 	bl	800325a <_lseek>
 800c1dc:	1c43      	adds	r3, r0, #1
 800c1de:	d102      	bne.n	800c1e6 <_lseek_r+0x1e>
 800c1e0:	682b      	ldr	r3, [r5, #0]
 800c1e2:	b103      	cbz	r3, 800c1e6 <_lseek_r+0x1e>
 800c1e4:	6023      	str	r3, [r4, #0]
 800c1e6:	bd38      	pop	{r3, r4, r5, pc}
 800c1e8:	2005c9ac 	.word	0x2005c9ac

0800c1ec <_read_r>:
 800c1ec:	b538      	push	{r3, r4, r5, lr}
 800c1ee:	4d07      	ldr	r5, [pc, #28]	@ (800c20c <_read_r+0x20>)
 800c1f0:	4604      	mov	r4, r0
 800c1f2:	4608      	mov	r0, r1
 800c1f4:	4611      	mov	r1, r2
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	602a      	str	r2, [r5, #0]
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	f7f6 ffcd 	bl	800319a <_read>
 800c200:	1c43      	adds	r3, r0, #1
 800c202:	d102      	bne.n	800c20a <_read_r+0x1e>
 800c204:	682b      	ldr	r3, [r5, #0]
 800c206:	b103      	cbz	r3, 800c20a <_read_r+0x1e>
 800c208:	6023      	str	r3, [r4, #0]
 800c20a:	bd38      	pop	{r3, r4, r5, pc}
 800c20c:	2005c9ac 	.word	0x2005c9ac

0800c210 <_sbrk_r>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	4d06      	ldr	r5, [pc, #24]	@ (800c22c <_sbrk_r+0x1c>)
 800c214:	2300      	movs	r3, #0
 800c216:	4604      	mov	r4, r0
 800c218:	4608      	mov	r0, r1
 800c21a:	602b      	str	r3, [r5, #0]
 800c21c:	f7f7 f82a 	bl	8003274 <_sbrk>
 800c220:	1c43      	adds	r3, r0, #1
 800c222:	d102      	bne.n	800c22a <_sbrk_r+0x1a>
 800c224:	682b      	ldr	r3, [r5, #0]
 800c226:	b103      	cbz	r3, 800c22a <_sbrk_r+0x1a>
 800c228:	6023      	str	r3, [r4, #0]
 800c22a:	bd38      	pop	{r3, r4, r5, pc}
 800c22c:	2005c9ac 	.word	0x2005c9ac

0800c230 <_write_r>:
 800c230:	b538      	push	{r3, r4, r5, lr}
 800c232:	4d07      	ldr	r5, [pc, #28]	@ (800c250 <_write_r+0x20>)
 800c234:	4604      	mov	r4, r0
 800c236:	4608      	mov	r0, r1
 800c238:	4611      	mov	r1, r2
 800c23a:	2200      	movs	r2, #0
 800c23c:	602a      	str	r2, [r5, #0]
 800c23e:	461a      	mov	r2, r3
 800c240:	f7f6 ffc8 	bl	80031d4 <_write>
 800c244:	1c43      	adds	r3, r0, #1
 800c246:	d102      	bne.n	800c24e <_write_r+0x1e>
 800c248:	682b      	ldr	r3, [r5, #0]
 800c24a:	b103      	cbz	r3, 800c24e <_write_r+0x1e>
 800c24c:	6023      	str	r3, [r4, #0]
 800c24e:	bd38      	pop	{r3, r4, r5, pc}
 800c250:	2005c9ac 	.word	0x2005c9ac

0800c254 <_close_r>:
 800c254:	b538      	push	{r3, r4, r5, lr}
 800c256:	4d06      	ldr	r5, [pc, #24]	@ (800c270 <_close_r+0x1c>)
 800c258:	2300      	movs	r3, #0
 800c25a:	4604      	mov	r4, r0
 800c25c:	4608      	mov	r0, r1
 800c25e:	602b      	str	r3, [r5, #0]
 800c260:	f7f6 ffd4 	bl	800320c <_close>
 800c264:	1c43      	adds	r3, r0, #1
 800c266:	d102      	bne.n	800c26e <_close_r+0x1a>
 800c268:	682b      	ldr	r3, [r5, #0]
 800c26a:	b103      	cbz	r3, 800c26e <_close_r+0x1a>
 800c26c:	6023      	str	r3, [r4, #0]
 800c26e:	bd38      	pop	{r3, r4, r5, pc}
 800c270:	2005c9ac 	.word	0x2005c9ac

0800c274 <_fstat_r>:
 800c274:	b538      	push	{r3, r4, r5, lr}
 800c276:	4d07      	ldr	r5, [pc, #28]	@ (800c294 <_fstat_r+0x20>)
 800c278:	2300      	movs	r3, #0
 800c27a:	4604      	mov	r4, r0
 800c27c:	4608      	mov	r0, r1
 800c27e:	4611      	mov	r1, r2
 800c280:	602b      	str	r3, [r5, #0]
 800c282:	f7f6 ffcf 	bl	8003224 <_fstat>
 800c286:	1c43      	adds	r3, r0, #1
 800c288:	d102      	bne.n	800c290 <_fstat_r+0x1c>
 800c28a:	682b      	ldr	r3, [r5, #0]
 800c28c:	b103      	cbz	r3, 800c290 <_fstat_r+0x1c>
 800c28e:	6023      	str	r3, [r4, #0]
 800c290:	bd38      	pop	{r3, r4, r5, pc}
 800c292:	bf00      	nop
 800c294:	2005c9ac 	.word	0x2005c9ac

0800c298 <__assert_func>:
 800c298:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c29a:	4614      	mov	r4, r2
 800c29c:	461a      	mov	r2, r3
 800c29e:	4b09      	ldr	r3, [pc, #36]	@ (800c2c4 <__assert_func+0x2c>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	4605      	mov	r5, r0
 800c2a4:	68d8      	ldr	r0, [r3, #12]
 800c2a6:	b14c      	cbz	r4, 800c2bc <__assert_func+0x24>
 800c2a8:	4b07      	ldr	r3, [pc, #28]	@ (800c2c8 <__assert_func+0x30>)
 800c2aa:	9100      	str	r1, [sp, #0]
 800c2ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c2b0:	4906      	ldr	r1, [pc, #24]	@ (800c2cc <__assert_func+0x34>)
 800c2b2:	462b      	mov	r3, r5
 800c2b4:	f000 f87e 	bl	800c3b4 <fiprintf>
 800c2b8:	f000 f89b 	bl	800c3f2 <abort>
 800c2bc:	4b04      	ldr	r3, [pc, #16]	@ (800c2d0 <__assert_func+0x38>)
 800c2be:	461c      	mov	r4, r3
 800c2c0:	e7f3      	b.n	800c2aa <__assert_func+0x12>
 800c2c2:	bf00      	nop
 800c2c4:	2004001c 	.word	0x2004001c
 800c2c8:	0800e871 	.word	0x0800e871
 800c2cc:	0800e87e 	.word	0x0800e87e
 800c2d0:	0800e8ac 	.word	0x0800e8ac

0800c2d4 <_calloc_r>:
 800c2d4:	b570      	push	{r4, r5, r6, lr}
 800c2d6:	fba1 5402 	umull	r5, r4, r1, r2
 800c2da:	b934      	cbnz	r4, 800c2ea <_calloc_r+0x16>
 800c2dc:	4629      	mov	r1, r5
 800c2de:	f7ff f977 	bl	800b5d0 <_malloc_r>
 800c2e2:	4606      	mov	r6, r0
 800c2e4:	b928      	cbnz	r0, 800c2f2 <_calloc_r+0x1e>
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ea:	220c      	movs	r2, #12
 800c2ec:	6002      	str	r2, [r0, #0]
 800c2ee:	2600      	movs	r6, #0
 800c2f0:	e7f9      	b.n	800c2e6 <_calloc_r+0x12>
 800c2f2:	462a      	mov	r2, r5
 800c2f4:	4621      	mov	r1, r4
 800c2f6:	f7fe f95d 	bl	800a5b4 <memset>
 800c2fa:	e7f4      	b.n	800c2e6 <_calloc_r+0x12>

0800c2fc <_free_r>:
 800c2fc:	b538      	push	{r3, r4, r5, lr}
 800c2fe:	4605      	mov	r5, r0
 800c300:	2900      	cmp	r1, #0
 800c302:	d041      	beq.n	800c388 <_free_r+0x8c>
 800c304:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c308:	1f0c      	subs	r4, r1, #4
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	bfb8      	it	lt
 800c30e:	18e4      	addlt	r4, r4, r3
 800c310:	f7ff fa8a 	bl	800b828 <__malloc_lock>
 800c314:	4a1d      	ldr	r2, [pc, #116]	@ (800c38c <_free_r+0x90>)
 800c316:	6813      	ldr	r3, [r2, #0]
 800c318:	b933      	cbnz	r3, 800c328 <_free_r+0x2c>
 800c31a:	6063      	str	r3, [r4, #4]
 800c31c:	6014      	str	r4, [r2, #0]
 800c31e:	4628      	mov	r0, r5
 800c320:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c324:	f7ff ba86 	b.w	800b834 <__malloc_unlock>
 800c328:	42a3      	cmp	r3, r4
 800c32a:	d908      	bls.n	800c33e <_free_r+0x42>
 800c32c:	6820      	ldr	r0, [r4, #0]
 800c32e:	1821      	adds	r1, r4, r0
 800c330:	428b      	cmp	r3, r1
 800c332:	bf01      	itttt	eq
 800c334:	6819      	ldreq	r1, [r3, #0]
 800c336:	685b      	ldreq	r3, [r3, #4]
 800c338:	1809      	addeq	r1, r1, r0
 800c33a:	6021      	streq	r1, [r4, #0]
 800c33c:	e7ed      	b.n	800c31a <_free_r+0x1e>
 800c33e:	461a      	mov	r2, r3
 800c340:	685b      	ldr	r3, [r3, #4]
 800c342:	b10b      	cbz	r3, 800c348 <_free_r+0x4c>
 800c344:	42a3      	cmp	r3, r4
 800c346:	d9fa      	bls.n	800c33e <_free_r+0x42>
 800c348:	6811      	ldr	r1, [r2, #0]
 800c34a:	1850      	adds	r0, r2, r1
 800c34c:	42a0      	cmp	r0, r4
 800c34e:	d10b      	bne.n	800c368 <_free_r+0x6c>
 800c350:	6820      	ldr	r0, [r4, #0]
 800c352:	4401      	add	r1, r0
 800c354:	1850      	adds	r0, r2, r1
 800c356:	4283      	cmp	r3, r0
 800c358:	6011      	str	r1, [r2, #0]
 800c35a:	d1e0      	bne.n	800c31e <_free_r+0x22>
 800c35c:	6818      	ldr	r0, [r3, #0]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	6053      	str	r3, [r2, #4]
 800c362:	4408      	add	r0, r1
 800c364:	6010      	str	r0, [r2, #0]
 800c366:	e7da      	b.n	800c31e <_free_r+0x22>
 800c368:	d902      	bls.n	800c370 <_free_r+0x74>
 800c36a:	230c      	movs	r3, #12
 800c36c:	602b      	str	r3, [r5, #0]
 800c36e:	e7d6      	b.n	800c31e <_free_r+0x22>
 800c370:	6820      	ldr	r0, [r4, #0]
 800c372:	1821      	adds	r1, r4, r0
 800c374:	428b      	cmp	r3, r1
 800c376:	bf04      	itt	eq
 800c378:	6819      	ldreq	r1, [r3, #0]
 800c37a:	685b      	ldreq	r3, [r3, #4]
 800c37c:	6063      	str	r3, [r4, #4]
 800c37e:	bf04      	itt	eq
 800c380:	1809      	addeq	r1, r1, r0
 800c382:	6021      	streq	r1, [r4, #0]
 800c384:	6054      	str	r4, [r2, #4]
 800c386:	e7ca      	b.n	800c31e <_free_r+0x22>
 800c388:	bd38      	pop	{r3, r4, r5, pc}
 800c38a:	bf00      	nop
 800c38c:	2005c9a8 	.word	0x2005c9a8

0800c390 <__ascii_mbtowc>:
 800c390:	b082      	sub	sp, #8
 800c392:	b901      	cbnz	r1, 800c396 <__ascii_mbtowc+0x6>
 800c394:	a901      	add	r1, sp, #4
 800c396:	b142      	cbz	r2, 800c3aa <__ascii_mbtowc+0x1a>
 800c398:	b14b      	cbz	r3, 800c3ae <__ascii_mbtowc+0x1e>
 800c39a:	7813      	ldrb	r3, [r2, #0]
 800c39c:	600b      	str	r3, [r1, #0]
 800c39e:	7812      	ldrb	r2, [r2, #0]
 800c3a0:	1e10      	subs	r0, r2, #0
 800c3a2:	bf18      	it	ne
 800c3a4:	2001      	movne	r0, #1
 800c3a6:	b002      	add	sp, #8
 800c3a8:	4770      	bx	lr
 800c3aa:	4610      	mov	r0, r2
 800c3ac:	e7fb      	b.n	800c3a6 <__ascii_mbtowc+0x16>
 800c3ae:	f06f 0001 	mvn.w	r0, #1
 800c3b2:	e7f8      	b.n	800c3a6 <__ascii_mbtowc+0x16>

0800c3b4 <fiprintf>:
 800c3b4:	b40e      	push	{r1, r2, r3}
 800c3b6:	b503      	push	{r0, r1, lr}
 800c3b8:	4601      	mov	r1, r0
 800c3ba:	ab03      	add	r3, sp, #12
 800c3bc:	4805      	ldr	r0, [pc, #20]	@ (800c3d4 <fiprintf+0x20>)
 800c3be:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3c2:	6800      	ldr	r0, [r0, #0]
 800c3c4:	9301      	str	r3, [sp, #4]
 800c3c6:	f7fe ffc1 	bl	800b34c <_vfiprintf_r>
 800c3ca:	b002      	add	sp, #8
 800c3cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c3d0:	b003      	add	sp, #12
 800c3d2:	4770      	bx	lr
 800c3d4:	2004001c 	.word	0x2004001c

0800c3d8 <__ascii_wctomb>:
 800c3d8:	4603      	mov	r3, r0
 800c3da:	4608      	mov	r0, r1
 800c3dc:	b141      	cbz	r1, 800c3f0 <__ascii_wctomb+0x18>
 800c3de:	2aff      	cmp	r2, #255	@ 0xff
 800c3e0:	d904      	bls.n	800c3ec <__ascii_wctomb+0x14>
 800c3e2:	228a      	movs	r2, #138	@ 0x8a
 800c3e4:	601a      	str	r2, [r3, #0]
 800c3e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3ea:	4770      	bx	lr
 800c3ec:	700a      	strb	r2, [r1, #0]
 800c3ee:	2001      	movs	r0, #1
 800c3f0:	4770      	bx	lr

0800c3f2 <abort>:
 800c3f2:	b508      	push	{r3, lr}
 800c3f4:	2006      	movs	r0, #6
 800c3f6:	f000 f82b 	bl	800c450 <raise>
 800c3fa:	2001      	movs	r0, #1
 800c3fc:	f7f6 fec2 	bl	8003184 <_exit>

0800c400 <_raise_r>:
 800c400:	291f      	cmp	r1, #31
 800c402:	b538      	push	{r3, r4, r5, lr}
 800c404:	4605      	mov	r5, r0
 800c406:	460c      	mov	r4, r1
 800c408:	d904      	bls.n	800c414 <_raise_r+0x14>
 800c40a:	2316      	movs	r3, #22
 800c40c:	6003      	str	r3, [r0, #0]
 800c40e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c412:	bd38      	pop	{r3, r4, r5, pc}
 800c414:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c416:	b112      	cbz	r2, 800c41e <_raise_r+0x1e>
 800c418:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c41c:	b94b      	cbnz	r3, 800c432 <_raise_r+0x32>
 800c41e:	4628      	mov	r0, r5
 800c420:	f000 f830 	bl	800c484 <_getpid_r>
 800c424:	4622      	mov	r2, r4
 800c426:	4601      	mov	r1, r0
 800c428:	4628      	mov	r0, r5
 800c42a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c42e:	f000 b817 	b.w	800c460 <_kill_r>
 800c432:	2b01      	cmp	r3, #1
 800c434:	d00a      	beq.n	800c44c <_raise_r+0x4c>
 800c436:	1c59      	adds	r1, r3, #1
 800c438:	d103      	bne.n	800c442 <_raise_r+0x42>
 800c43a:	2316      	movs	r3, #22
 800c43c:	6003      	str	r3, [r0, #0]
 800c43e:	2001      	movs	r0, #1
 800c440:	e7e7      	b.n	800c412 <_raise_r+0x12>
 800c442:	2100      	movs	r1, #0
 800c444:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c448:	4620      	mov	r0, r4
 800c44a:	4798      	blx	r3
 800c44c:	2000      	movs	r0, #0
 800c44e:	e7e0      	b.n	800c412 <_raise_r+0x12>

0800c450 <raise>:
 800c450:	4b02      	ldr	r3, [pc, #8]	@ (800c45c <raise+0xc>)
 800c452:	4601      	mov	r1, r0
 800c454:	6818      	ldr	r0, [r3, #0]
 800c456:	f7ff bfd3 	b.w	800c400 <_raise_r>
 800c45a:	bf00      	nop
 800c45c:	2004001c 	.word	0x2004001c

0800c460 <_kill_r>:
 800c460:	b538      	push	{r3, r4, r5, lr}
 800c462:	4d07      	ldr	r5, [pc, #28]	@ (800c480 <_kill_r+0x20>)
 800c464:	2300      	movs	r3, #0
 800c466:	4604      	mov	r4, r0
 800c468:	4608      	mov	r0, r1
 800c46a:	4611      	mov	r1, r2
 800c46c:	602b      	str	r3, [r5, #0]
 800c46e:	f7f6 fe79 	bl	8003164 <_kill>
 800c472:	1c43      	adds	r3, r0, #1
 800c474:	d102      	bne.n	800c47c <_kill_r+0x1c>
 800c476:	682b      	ldr	r3, [r5, #0]
 800c478:	b103      	cbz	r3, 800c47c <_kill_r+0x1c>
 800c47a:	6023      	str	r3, [r4, #0]
 800c47c:	bd38      	pop	{r3, r4, r5, pc}
 800c47e:	bf00      	nop
 800c480:	2005c9ac 	.word	0x2005c9ac

0800c484 <_getpid_r>:
 800c484:	f7f6 be66 	b.w	8003154 <_getpid>

0800c488 <cosf>:
 800c488:	ee10 3a10 	vmov	r3, s0
 800c48c:	b507      	push	{r0, r1, r2, lr}
 800c48e:	4a1e      	ldr	r2, [pc, #120]	@ (800c508 <cosf+0x80>)
 800c490:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c494:	4293      	cmp	r3, r2
 800c496:	d806      	bhi.n	800c4a6 <cosf+0x1e>
 800c498:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800c50c <cosf+0x84>
 800c49c:	b003      	add	sp, #12
 800c49e:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4a2:	f000 b87b 	b.w	800c59c <__kernel_cosf>
 800c4a6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c4aa:	d304      	bcc.n	800c4b6 <cosf+0x2e>
 800c4ac:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c4b0:	b003      	add	sp, #12
 800c4b2:	f85d fb04 	ldr.w	pc, [sp], #4
 800c4b6:	4668      	mov	r0, sp
 800c4b8:	f000 f910 	bl	800c6dc <__ieee754_rem_pio2f>
 800c4bc:	f000 0003 	and.w	r0, r0, #3
 800c4c0:	2801      	cmp	r0, #1
 800c4c2:	d009      	beq.n	800c4d8 <cosf+0x50>
 800c4c4:	2802      	cmp	r0, #2
 800c4c6:	d010      	beq.n	800c4ea <cosf+0x62>
 800c4c8:	b9b0      	cbnz	r0, 800c4f8 <cosf+0x70>
 800c4ca:	eddd 0a01 	vldr	s1, [sp, #4]
 800c4ce:	ed9d 0a00 	vldr	s0, [sp]
 800c4d2:	f000 f863 	bl	800c59c <__kernel_cosf>
 800c4d6:	e7eb      	b.n	800c4b0 <cosf+0x28>
 800c4d8:	eddd 0a01 	vldr	s1, [sp, #4]
 800c4dc:	ed9d 0a00 	vldr	s0, [sp]
 800c4e0:	f000 f8b4 	bl	800c64c <__kernel_sinf>
 800c4e4:	eeb1 0a40 	vneg.f32	s0, s0
 800c4e8:	e7e2      	b.n	800c4b0 <cosf+0x28>
 800c4ea:	eddd 0a01 	vldr	s1, [sp, #4]
 800c4ee:	ed9d 0a00 	vldr	s0, [sp]
 800c4f2:	f000 f853 	bl	800c59c <__kernel_cosf>
 800c4f6:	e7f5      	b.n	800c4e4 <cosf+0x5c>
 800c4f8:	eddd 0a01 	vldr	s1, [sp, #4]
 800c4fc:	ed9d 0a00 	vldr	s0, [sp]
 800c500:	2001      	movs	r0, #1
 800c502:	f000 f8a3 	bl	800c64c <__kernel_sinf>
 800c506:	e7d3      	b.n	800c4b0 <cosf+0x28>
 800c508:	3f490fd8 	.word	0x3f490fd8
 800c50c:	00000000 	.word	0x00000000

0800c510 <sinf>:
 800c510:	ee10 3a10 	vmov	r3, s0
 800c514:	b507      	push	{r0, r1, r2, lr}
 800c516:	4a1f      	ldr	r2, [pc, #124]	@ (800c594 <sinf+0x84>)
 800c518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d807      	bhi.n	800c530 <sinf+0x20>
 800c520:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800c598 <sinf+0x88>
 800c524:	2000      	movs	r0, #0
 800c526:	b003      	add	sp, #12
 800c528:	f85d eb04 	ldr.w	lr, [sp], #4
 800c52c:	f000 b88e 	b.w	800c64c <__kernel_sinf>
 800c530:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c534:	d304      	bcc.n	800c540 <sinf+0x30>
 800c536:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c53a:	b003      	add	sp, #12
 800c53c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c540:	4668      	mov	r0, sp
 800c542:	f000 f8cb 	bl	800c6dc <__ieee754_rem_pio2f>
 800c546:	f000 0003 	and.w	r0, r0, #3
 800c54a:	2801      	cmp	r0, #1
 800c54c:	d00a      	beq.n	800c564 <sinf+0x54>
 800c54e:	2802      	cmp	r0, #2
 800c550:	d00f      	beq.n	800c572 <sinf+0x62>
 800c552:	b9c0      	cbnz	r0, 800c586 <sinf+0x76>
 800c554:	eddd 0a01 	vldr	s1, [sp, #4]
 800c558:	ed9d 0a00 	vldr	s0, [sp]
 800c55c:	2001      	movs	r0, #1
 800c55e:	f000 f875 	bl	800c64c <__kernel_sinf>
 800c562:	e7ea      	b.n	800c53a <sinf+0x2a>
 800c564:	eddd 0a01 	vldr	s1, [sp, #4]
 800c568:	ed9d 0a00 	vldr	s0, [sp]
 800c56c:	f000 f816 	bl	800c59c <__kernel_cosf>
 800c570:	e7e3      	b.n	800c53a <sinf+0x2a>
 800c572:	eddd 0a01 	vldr	s1, [sp, #4]
 800c576:	ed9d 0a00 	vldr	s0, [sp]
 800c57a:	2001      	movs	r0, #1
 800c57c:	f000 f866 	bl	800c64c <__kernel_sinf>
 800c580:	eeb1 0a40 	vneg.f32	s0, s0
 800c584:	e7d9      	b.n	800c53a <sinf+0x2a>
 800c586:	eddd 0a01 	vldr	s1, [sp, #4]
 800c58a:	ed9d 0a00 	vldr	s0, [sp]
 800c58e:	f000 f805 	bl	800c59c <__kernel_cosf>
 800c592:	e7f5      	b.n	800c580 <sinf+0x70>
 800c594:	3f490fd8 	.word	0x3f490fd8
 800c598:	00000000 	.word	0x00000000

0800c59c <__kernel_cosf>:
 800c59c:	ee10 3a10 	vmov	r3, s0
 800c5a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c5a4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c5a8:	eef0 6a40 	vmov.f32	s13, s0
 800c5ac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c5b0:	d204      	bcs.n	800c5bc <__kernel_cosf+0x20>
 800c5b2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800c5b6:	ee17 2a90 	vmov	r2, s15
 800c5ba:	b342      	cbz	r2, 800c60e <__kernel_cosf+0x72>
 800c5bc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c5c0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800c62c <__kernel_cosf+0x90>
 800c5c4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800c630 <__kernel_cosf+0x94>
 800c5c8:	4a1a      	ldr	r2, [pc, #104]	@ (800c634 <__kernel_cosf+0x98>)
 800c5ca:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c5ce:	4293      	cmp	r3, r2
 800c5d0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c638 <__kernel_cosf+0x9c>
 800c5d4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c5d8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800c63c <__kernel_cosf+0xa0>
 800c5dc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c5e0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800c640 <__kernel_cosf+0xa4>
 800c5e4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c5e8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800c644 <__kernel_cosf+0xa8>
 800c5ec:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c5f0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800c5f4:	ee26 6a07 	vmul.f32	s12, s12, s14
 800c5f8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c5fc:	eee7 0a06 	vfma.f32	s1, s14, s12
 800c600:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c604:	d804      	bhi.n	800c610 <__kernel_cosf+0x74>
 800c606:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c60a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c60e:	4770      	bx	lr
 800c610:	4a0d      	ldr	r2, [pc, #52]	@ (800c648 <__kernel_cosf+0xac>)
 800c612:	4293      	cmp	r3, r2
 800c614:	bf9a      	itte	ls
 800c616:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800c61a:	ee07 3a10 	vmovls	s14, r3
 800c61e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800c622:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c626:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c62a:	e7ec      	b.n	800c606 <__kernel_cosf+0x6a>
 800c62c:	ad47d74e 	.word	0xad47d74e
 800c630:	310f74f6 	.word	0x310f74f6
 800c634:	3e999999 	.word	0x3e999999
 800c638:	b493f27c 	.word	0xb493f27c
 800c63c:	37d00d01 	.word	0x37d00d01
 800c640:	bab60b61 	.word	0xbab60b61
 800c644:	3d2aaaab 	.word	0x3d2aaaab
 800c648:	3f480000 	.word	0x3f480000

0800c64c <__kernel_sinf>:
 800c64c:	ee10 3a10 	vmov	r3, s0
 800c650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c654:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c658:	d204      	bcs.n	800c664 <__kernel_sinf+0x18>
 800c65a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c65e:	ee17 3a90 	vmov	r3, s15
 800c662:	b35b      	cbz	r3, 800c6bc <__kernel_sinf+0x70>
 800c664:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c668:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c6c0 <__kernel_sinf+0x74>
 800c66c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800c6c4 <__kernel_sinf+0x78>
 800c670:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c674:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800c6c8 <__kernel_sinf+0x7c>
 800c678:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c67c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800c6cc <__kernel_sinf+0x80>
 800c680:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c684:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800c6d0 <__kernel_sinf+0x84>
 800c688:	ee60 6a07 	vmul.f32	s13, s0, s14
 800c68c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c690:	b930      	cbnz	r0, 800c6a0 <__kernel_sinf+0x54>
 800c692:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800c6d4 <__kernel_sinf+0x88>
 800c696:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c69a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c69e:	4770      	bx	lr
 800c6a0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c6a4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800c6a8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800c6ac:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800c6b0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800c6d8 <__kernel_sinf+0x8c>
 800c6b4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800c6b8:	ee30 0a60 	vsub.f32	s0, s0, s1
 800c6bc:	4770      	bx	lr
 800c6be:	bf00      	nop
 800c6c0:	2f2ec9d3 	.word	0x2f2ec9d3
 800c6c4:	b2d72f34 	.word	0xb2d72f34
 800c6c8:	3638ef1b 	.word	0x3638ef1b
 800c6cc:	b9500d01 	.word	0xb9500d01
 800c6d0:	3c088889 	.word	0x3c088889
 800c6d4:	be2aaaab 	.word	0xbe2aaaab
 800c6d8:	3e2aaaab 	.word	0x3e2aaaab

0800c6dc <__ieee754_rem_pio2f>:
 800c6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6de:	ee10 6a10 	vmov	r6, s0
 800c6e2:	4b88      	ldr	r3, [pc, #544]	@ (800c904 <__ieee754_rem_pio2f+0x228>)
 800c6e4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800c6e8:	429d      	cmp	r5, r3
 800c6ea:	b087      	sub	sp, #28
 800c6ec:	4604      	mov	r4, r0
 800c6ee:	d805      	bhi.n	800c6fc <__ieee754_rem_pio2f+0x20>
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	ed80 0a00 	vstr	s0, [r0]
 800c6f6:	6043      	str	r3, [r0, #4]
 800c6f8:	2000      	movs	r0, #0
 800c6fa:	e022      	b.n	800c742 <__ieee754_rem_pio2f+0x66>
 800c6fc:	4b82      	ldr	r3, [pc, #520]	@ (800c908 <__ieee754_rem_pio2f+0x22c>)
 800c6fe:	429d      	cmp	r5, r3
 800c700:	d83a      	bhi.n	800c778 <__ieee754_rem_pio2f+0x9c>
 800c702:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c706:	2e00      	cmp	r6, #0
 800c708:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c90c <__ieee754_rem_pio2f+0x230>
 800c70c:	4a80      	ldr	r2, [pc, #512]	@ (800c910 <__ieee754_rem_pio2f+0x234>)
 800c70e:	f023 030f 	bic.w	r3, r3, #15
 800c712:	dd18      	ble.n	800c746 <__ieee754_rem_pio2f+0x6a>
 800c714:	4293      	cmp	r3, r2
 800c716:	ee70 7a47 	vsub.f32	s15, s0, s14
 800c71a:	bf09      	itett	eq
 800c71c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800c914 <__ieee754_rem_pio2f+0x238>
 800c720:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800c918 <__ieee754_rem_pio2f+0x23c>
 800c724:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800c91c <__ieee754_rem_pio2f+0x240>
 800c728:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800c72c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800c730:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c734:	ed80 7a00 	vstr	s14, [r0]
 800c738:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c73c:	edc0 7a01 	vstr	s15, [r0, #4]
 800c740:	2001      	movs	r0, #1
 800c742:	b007      	add	sp, #28
 800c744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c746:	4293      	cmp	r3, r2
 800c748:	ee70 7a07 	vadd.f32	s15, s0, s14
 800c74c:	bf09      	itett	eq
 800c74e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800c914 <__ieee754_rem_pio2f+0x238>
 800c752:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800c918 <__ieee754_rem_pio2f+0x23c>
 800c756:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800c91c <__ieee754_rem_pio2f+0x240>
 800c75a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800c75e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c762:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c766:	ed80 7a00 	vstr	s14, [r0]
 800c76a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c76e:	edc0 7a01 	vstr	s15, [r0, #4]
 800c772:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c776:	e7e4      	b.n	800c742 <__ieee754_rem_pio2f+0x66>
 800c778:	4b69      	ldr	r3, [pc, #420]	@ (800c920 <__ieee754_rem_pio2f+0x244>)
 800c77a:	429d      	cmp	r5, r3
 800c77c:	d873      	bhi.n	800c866 <__ieee754_rem_pio2f+0x18a>
 800c77e:	f000 f8dd 	bl	800c93c <fabsf>
 800c782:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800c924 <__ieee754_rem_pio2f+0x248>
 800c786:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c78a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c78e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c792:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c796:	ee17 0a90 	vmov	r0, s15
 800c79a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c90c <__ieee754_rem_pio2f+0x230>
 800c79e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c7a2:	281f      	cmp	r0, #31
 800c7a4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c918 <__ieee754_rem_pio2f+0x23c>
 800c7a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7ac:	eeb1 6a47 	vneg.f32	s12, s14
 800c7b0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c7b4:	ee16 1a90 	vmov	r1, s13
 800c7b8:	dc09      	bgt.n	800c7ce <__ieee754_rem_pio2f+0xf2>
 800c7ba:	4a5b      	ldr	r2, [pc, #364]	@ (800c928 <__ieee754_rem_pio2f+0x24c>)
 800c7bc:	1e47      	subs	r7, r0, #1
 800c7be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c7c2:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800c7c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d107      	bne.n	800c7de <__ieee754_rem_pio2f+0x102>
 800c7ce:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800c7d2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800c7d6:	2a08      	cmp	r2, #8
 800c7d8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800c7dc:	dc14      	bgt.n	800c808 <__ieee754_rem_pio2f+0x12c>
 800c7de:	6021      	str	r1, [r4, #0]
 800c7e0:	ed94 7a00 	vldr	s14, [r4]
 800c7e4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c7e8:	2e00      	cmp	r6, #0
 800c7ea:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c7ee:	ed84 0a01 	vstr	s0, [r4, #4]
 800c7f2:	daa6      	bge.n	800c742 <__ieee754_rem_pio2f+0x66>
 800c7f4:	eeb1 7a47 	vneg.f32	s14, s14
 800c7f8:	eeb1 0a40 	vneg.f32	s0, s0
 800c7fc:	ed84 7a00 	vstr	s14, [r4]
 800c800:	ed84 0a01 	vstr	s0, [r4, #4]
 800c804:	4240      	negs	r0, r0
 800c806:	e79c      	b.n	800c742 <__ieee754_rem_pio2f+0x66>
 800c808:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800c914 <__ieee754_rem_pio2f+0x238>
 800c80c:	eef0 6a40 	vmov.f32	s13, s0
 800c810:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c814:	ee70 7a66 	vsub.f32	s15, s0, s13
 800c818:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c81c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c91c <__ieee754_rem_pio2f+0x240>
 800c820:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c824:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c828:	ee15 2a90 	vmov	r2, s11
 800c82c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c830:	1a5b      	subs	r3, r3, r1
 800c832:	2b19      	cmp	r3, #25
 800c834:	dc04      	bgt.n	800c840 <__ieee754_rem_pio2f+0x164>
 800c836:	edc4 5a00 	vstr	s11, [r4]
 800c83a:	eeb0 0a66 	vmov.f32	s0, s13
 800c83e:	e7cf      	b.n	800c7e0 <__ieee754_rem_pio2f+0x104>
 800c840:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800c92c <__ieee754_rem_pio2f+0x250>
 800c844:	eeb0 0a66 	vmov.f32	s0, s13
 800c848:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c84c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c850:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800c930 <__ieee754_rem_pio2f+0x254>
 800c854:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c858:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c85c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c860:	ed84 7a00 	vstr	s14, [r4]
 800c864:	e7bc      	b.n	800c7e0 <__ieee754_rem_pio2f+0x104>
 800c866:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800c86a:	d306      	bcc.n	800c87a <__ieee754_rem_pio2f+0x19e>
 800c86c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c870:	edc0 7a01 	vstr	s15, [r0, #4]
 800c874:	edc0 7a00 	vstr	s15, [r0]
 800c878:	e73e      	b.n	800c6f8 <__ieee754_rem_pio2f+0x1c>
 800c87a:	15ea      	asrs	r2, r5, #23
 800c87c:	3a86      	subs	r2, #134	@ 0x86
 800c87e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c882:	ee07 3a90 	vmov	s15, r3
 800c886:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c88a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800c934 <__ieee754_rem_pio2f+0x258>
 800c88e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c892:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c896:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c89a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c89e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c8a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c8a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c8aa:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c8ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c8b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8ba:	edcd 7a05 	vstr	s15, [sp, #20]
 800c8be:	d11e      	bne.n	800c8fe <__ieee754_rem_pio2f+0x222>
 800c8c0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c8c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8c8:	bf0c      	ite	eq
 800c8ca:	2301      	moveq	r3, #1
 800c8cc:	2302      	movne	r3, #2
 800c8ce:	491a      	ldr	r1, [pc, #104]	@ (800c938 <__ieee754_rem_pio2f+0x25c>)
 800c8d0:	9101      	str	r1, [sp, #4]
 800c8d2:	2102      	movs	r1, #2
 800c8d4:	9100      	str	r1, [sp, #0]
 800c8d6:	a803      	add	r0, sp, #12
 800c8d8:	4621      	mov	r1, r4
 800c8da:	f000 f837 	bl	800c94c <__kernel_rem_pio2f>
 800c8de:	2e00      	cmp	r6, #0
 800c8e0:	f6bf af2f 	bge.w	800c742 <__ieee754_rem_pio2f+0x66>
 800c8e4:	edd4 7a00 	vldr	s15, [r4]
 800c8e8:	eef1 7a67 	vneg.f32	s15, s15
 800c8ec:	edc4 7a00 	vstr	s15, [r4]
 800c8f0:	edd4 7a01 	vldr	s15, [r4, #4]
 800c8f4:	eef1 7a67 	vneg.f32	s15, s15
 800c8f8:	edc4 7a01 	vstr	s15, [r4, #4]
 800c8fc:	e782      	b.n	800c804 <__ieee754_rem_pio2f+0x128>
 800c8fe:	2303      	movs	r3, #3
 800c900:	e7e5      	b.n	800c8ce <__ieee754_rem_pio2f+0x1f2>
 800c902:	bf00      	nop
 800c904:	3f490fd8 	.word	0x3f490fd8
 800c908:	4016cbe3 	.word	0x4016cbe3
 800c90c:	3fc90f80 	.word	0x3fc90f80
 800c910:	3fc90fd0 	.word	0x3fc90fd0
 800c914:	37354400 	.word	0x37354400
 800c918:	37354443 	.word	0x37354443
 800c91c:	2e85a308 	.word	0x2e85a308
 800c920:	43490f80 	.word	0x43490f80
 800c924:	3f22f984 	.word	0x3f22f984
 800c928:	0800eab4 	.word	0x0800eab4
 800c92c:	2e85a300 	.word	0x2e85a300
 800c930:	248d3132 	.word	0x248d3132
 800c934:	43800000 	.word	0x43800000
 800c938:	0800eb34 	.word	0x0800eb34

0800c93c <fabsf>:
 800c93c:	ee10 3a10 	vmov	r3, s0
 800c940:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c944:	ee00 3a10 	vmov	s0, r3
 800c948:	4770      	bx	lr
	...

0800c94c <__kernel_rem_pio2f>:
 800c94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c950:	ed2d 8b04 	vpush	{d8-d9}
 800c954:	b0d9      	sub	sp, #356	@ 0x164
 800c956:	4690      	mov	r8, r2
 800c958:	9001      	str	r0, [sp, #4]
 800c95a:	4ab6      	ldr	r2, [pc, #728]	@ (800cc34 <__kernel_rem_pio2f+0x2e8>)
 800c95c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800c95e:	f118 0f04 	cmn.w	r8, #4
 800c962:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800c966:	460f      	mov	r7, r1
 800c968:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c96c:	db26      	blt.n	800c9bc <__kernel_rem_pio2f+0x70>
 800c96e:	f1b8 0203 	subs.w	r2, r8, #3
 800c972:	bf48      	it	mi
 800c974:	f108 0204 	addmi.w	r2, r8, #4
 800c978:	10d2      	asrs	r2, r2, #3
 800c97a:	1c55      	adds	r5, r2, #1
 800c97c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c97e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800cc44 <__kernel_rem_pio2f+0x2f8>
 800c982:	00e8      	lsls	r0, r5, #3
 800c984:	eba2 060b 	sub.w	r6, r2, fp
 800c988:	9002      	str	r0, [sp, #8]
 800c98a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800c98e:	eb0a 0c0b 	add.w	ip, sl, fp
 800c992:	ac1c      	add	r4, sp, #112	@ 0x70
 800c994:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800c998:	2000      	movs	r0, #0
 800c99a:	4560      	cmp	r0, ip
 800c99c:	dd10      	ble.n	800c9c0 <__kernel_rem_pio2f+0x74>
 800c99e:	a91c      	add	r1, sp, #112	@ 0x70
 800c9a0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800c9a4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800c9a8:	2600      	movs	r6, #0
 800c9aa:	4556      	cmp	r6, sl
 800c9ac:	dc24      	bgt.n	800c9f8 <__kernel_rem_pio2f+0xac>
 800c9ae:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c9b2:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800cc44 <__kernel_rem_pio2f+0x2f8>
 800c9b6:	4684      	mov	ip, r0
 800c9b8:	2400      	movs	r4, #0
 800c9ba:	e016      	b.n	800c9ea <__kernel_rem_pio2f+0x9e>
 800c9bc:	2200      	movs	r2, #0
 800c9be:	e7dc      	b.n	800c97a <__kernel_rem_pio2f+0x2e>
 800c9c0:	42c6      	cmn	r6, r0
 800c9c2:	bf5d      	ittte	pl
 800c9c4:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800c9c8:	ee07 1a90 	vmovpl	s15, r1
 800c9cc:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800c9d0:	eef0 7a47 	vmovmi.f32	s15, s14
 800c9d4:	ece4 7a01 	vstmia	r4!, {s15}
 800c9d8:	3001      	adds	r0, #1
 800c9da:	e7de      	b.n	800c99a <__kernel_rem_pio2f+0x4e>
 800c9dc:	ecfe 6a01 	vldmia	lr!, {s13}
 800c9e0:	ed3c 7a01 	vldmdb	ip!, {s14}
 800c9e4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c9e8:	3401      	adds	r4, #1
 800c9ea:	455c      	cmp	r4, fp
 800c9ec:	ddf6      	ble.n	800c9dc <__kernel_rem_pio2f+0x90>
 800c9ee:	ece9 7a01 	vstmia	r9!, {s15}
 800c9f2:	3601      	adds	r6, #1
 800c9f4:	3004      	adds	r0, #4
 800c9f6:	e7d8      	b.n	800c9aa <__kernel_rem_pio2f+0x5e>
 800c9f8:	a908      	add	r1, sp, #32
 800c9fa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c9fe:	9104      	str	r1, [sp, #16]
 800ca00:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ca02:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800cc40 <__kernel_rem_pio2f+0x2f4>
 800ca06:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800cc3c <__kernel_rem_pio2f+0x2f0>
 800ca0a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ca0e:	9203      	str	r2, [sp, #12]
 800ca10:	4654      	mov	r4, sl
 800ca12:	00a2      	lsls	r2, r4, #2
 800ca14:	9205      	str	r2, [sp, #20]
 800ca16:	aa58      	add	r2, sp, #352	@ 0x160
 800ca18:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ca1c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ca20:	a944      	add	r1, sp, #272	@ 0x110
 800ca22:	aa08      	add	r2, sp, #32
 800ca24:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ca28:	4694      	mov	ip, r2
 800ca2a:	4626      	mov	r6, r4
 800ca2c:	2e00      	cmp	r6, #0
 800ca2e:	dc4c      	bgt.n	800caca <__kernel_rem_pio2f+0x17e>
 800ca30:	4628      	mov	r0, r5
 800ca32:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca36:	f000 fa35 	bl	800cea4 <scalbnf>
 800ca3a:	eeb0 8a40 	vmov.f32	s16, s0
 800ca3e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800ca42:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ca46:	f000 f9e9 	bl	800ce1c <floorf>
 800ca4a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800ca4e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ca52:	2d00      	cmp	r5, #0
 800ca54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca58:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ca5c:	ee17 9a90 	vmov	r9, s15
 800ca60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ca64:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ca68:	dd41      	ble.n	800caee <__kernel_rem_pio2f+0x1a2>
 800ca6a:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800ca6e:	a908      	add	r1, sp, #32
 800ca70:	f1c5 0e08 	rsb	lr, r5, #8
 800ca74:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800ca78:	fa46 f00e 	asr.w	r0, r6, lr
 800ca7c:	4481      	add	r9, r0
 800ca7e:	fa00 f00e 	lsl.w	r0, r0, lr
 800ca82:	1a36      	subs	r6, r6, r0
 800ca84:	f1c5 0007 	rsb	r0, r5, #7
 800ca88:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800ca8c:	4106      	asrs	r6, r0
 800ca8e:	2e00      	cmp	r6, #0
 800ca90:	dd3c      	ble.n	800cb0c <__kernel_rem_pio2f+0x1c0>
 800ca92:	f04f 0e00 	mov.w	lr, #0
 800ca96:	f109 0901 	add.w	r9, r9, #1
 800ca9a:	4670      	mov	r0, lr
 800ca9c:	4574      	cmp	r4, lr
 800ca9e:	dc68      	bgt.n	800cb72 <__kernel_rem_pio2f+0x226>
 800caa0:	2d00      	cmp	r5, #0
 800caa2:	dd03      	ble.n	800caac <__kernel_rem_pio2f+0x160>
 800caa4:	2d01      	cmp	r5, #1
 800caa6:	d074      	beq.n	800cb92 <__kernel_rem_pio2f+0x246>
 800caa8:	2d02      	cmp	r5, #2
 800caaa:	d07d      	beq.n	800cba8 <__kernel_rem_pio2f+0x25c>
 800caac:	2e02      	cmp	r6, #2
 800caae:	d12d      	bne.n	800cb0c <__kernel_rem_pio2f+0x1c0>
 800cab0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cab4:	ee30 8a48 	vsub.f32	s16, s0, s16
 800cab8:	b340      	cbz	r0, 800cb0c <__kernel_rem_pio2f+0x1c0>
 800caba:	4628      	mov	r0, r5
 800cabc:	9306      	str	r3, [sp, #24]
 800cabe:	f000 f9f1 	bl	800cea4 <scalbnf>
 800cac2:	9b06      	ldr	r3, [sp, #24]
 800cac4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cac8:	e020      	b.n	800cb0c <__kernel_rem_pio2f+0x1c0>
 800caca:	ee60 7a28 	vmul.f32	s15, s0, s17
 800cace:	3e01      	subs	r6, #1
 800cad0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cad4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cad8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800cadc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cae0:	ecac 0a01 	vstmia	ip!, {s0}
 800cae4:	ed30 0a01 	vldmdb	r0!, {s0}
 800cae8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800caec:	e79e      	b.n	800ca2c <__kernel_rem_pio2f+0xe0>
 800caee:	d105      	bne.n	800cafc <__kernel_rem_pio2f+0x1b0>
 800caf0:	1e60      	subs	r0, r4, #1
 800caf2:	a908      	add	r1, sp, #32
 800caf4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800caf8:	11f6      	asrs	r6, r6, #7
 800cafa:	e7c8      	b.n	800ca8e <__kernel_rem_pio2f+0x142>
 800cafc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cb00:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800cb04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb08:	da31      	bge.n	800cb6e <__kernel_rem_pio2f+0x222>
 800cb0a:	2600      	movs	r6, #0
 800cb0c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb14:	f040 8098 	bne.w	800cc48 <__kernel_rem_pio2f+0x2fc>
 800cb18:	1e60      	subs	r0, r4, #1
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	4550      	cmp	r0, sl
 800cb1e:	da4b      	bge.n	800cbb8 <__kernel_rem_pio2f+0x26c>
 800cb20:	2a00      	cmp	r2, #0
 800cb22:	d065      	beq.n	800cbf0 <__kernel_rem_pio2f+0x2a4>
 800cb24:	3c01      	subs	r4, #1
 800cb26:	ab08      	add	r3, sp, #32
 800cb28:	3d08      	subs	r5, #8
 800cb2a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d0f8      	beq.n	800cb24 <__kernel_rem_pio2f+0x1d8>
 800cb32:	4628      	mov	r0, r5
 800cb34:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cb38:	f000 f9b4 	bl	800cea4 <scalbnf>
 800cb3c:	1c63      	adds	r3, r4, #1
 800cb3e:	aa44      	add	r2, sp, #272	@ 0x110
 800cb40:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800cc40 <__kernel_rem_pio2f+0x2f4>
 800cb44:	0099      	lsls	r1, r3, #2
 800cb46:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800cb4a:	4623      	mov	r3, r4
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	f280 80a9 	bge.w	800cca4 <__kernel_rem_pio2f+0x358>
 800cb52:	4623      	mov	r3, r4
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	f2c0 80c7 	blt.w	800cce8 <__kernel_rem_pio2f+0x39c>
 800cb5a:	aa44      	add	r2, sp, #272	@ 0x110
 800cb5c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800cb60:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800cc38 <__kernel_rem_pio2f+0x2ec>
 800cb64:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800cc44 <__kernel_rem_pio2f+0x2f8>
 800cb68:	2000      	movs	r0, #0
 800cb6a:	1ae2      	subs	r2, r4, r3
 800cb6c:	e0b1      	b.n	800ccd2 <__kernel_rem_pio2f+0x386>
 800cb6e:	2602      	movs	r6, #2
 800cb70:	e78f      	b.n	800ca92 <__kernel_rem_pio2f+0x146>
 800cb72:	f852 1b04 	ldr.w	r1, [r2], #4
 800cb76:	b948      	cbnz	r0, 800cb8c <__kernel_rem_pio2f+0x240>
 800cb78:	b121      	cbz	r1, 800cb84 <__kernel_rem_pio2f+0x238>
 800cb7a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800cb7e:	f842 1c04 	str.w	r1, [r2, #-4]
 800cb82:	2101      	movs	r1, #1
 800cb84:	f10e 0e01 	add.w	lr, lr, #1
 800cb88:	4608      	mov	r0, r1
 800cb8a:	e787      	b.n	800ca9c <__kernel_rem_pio2f+0x150>
 800cb8c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800cb90:	e7f5      	b.n	800cb7e <__kernel_rem_pio2f+0x232>
 800cb92:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800cb96:	aa08      	add	r2, sp, #32
 800cb98:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800cb9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cba0:	a908      	add	r1, sp, #32
 800cba2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800cba6:	e781      	b.n	800caac <__kernel_rem_pio2f+0x160>
 800cba8:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800cbac:	aa08      	add	r2, sp, #32
 800cbae:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800cbb2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800cbb6:	e7f3      	b.n	800cba0 <__kernel_rem_pio2f+0x254>
 800cbb8:	a908      	add	r1, sp, #32
 800cbba:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800cbbe:	3801      	subs	r0, #1
 800cbc0:	430a      	orrs	r2, r1
 800cbc2:	e7ab      	b.n	800cb1c <__kernel_rem_pio2f+0x1d0>
 800cbc4:	3201      	adds	r2, #1
 800cbc6:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800cbca:	2e00      	cmp	r6, #0
 800cbcc:	d0fa      	beq.n	800cbc4 <__kernel_rem_pio2f+0x278>
 800cbce:	9905      	ldr	r1, [sp, #20]
 800cbd0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800cbd4:	eb0d 0001 	add.w	r0, sp, r1
 800cbd8:	18e6      	adds	r6, r4, r3
 800cbda:	a91c      	add	r1, sp, #112	@ 0x70
 800cbdc:	f104 0c01 	add.w	ip, r4, #1
 800cbe0:	384c      	subs	r0, #76	@ 0x4c
 800cbe2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800cbe6:	4422      	add	r2, r4
 800cbe8:	4562      	cmp	r2, ip
 800cbea:	da04      	bge.n	800cbf6 <__kernel_rem_pio2f+0x2aa>
 800cbec:	4614      	mov	r4, r2
 800cbee:	e710      	b.n	800ca12 <__kernel_rem_pio2f+0xc6>
 800cbf0:	9804      	ldr	r0, [sp, #16]
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	e7e7      	b.n	800cbc6 <__kernel_rem_pio2f+0x27a>
 800cbf6:	9903      	ldr	r1, [sp, #12]
 800cbf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cbfc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800cc00:	9105      	str	r1, [sp, #20]
 800cc02:	ee07 1a90 	vmov	s15, r1
 800cc06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc0a:	2400      	movs	r4, #0
 800cc0c:	ece6 7a01 	vstmia	r6!, {s15}
 800cc10:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800cc44 <__kernel_rem_pio2f+0x2f8>
 800cc14:	46b1      	mov	r9, r6
 800cc16:	455c      	cmp	r4, fp
 800cc18:	dd04      	ble.n	800cc24 <__kernel_rem_pio2f+0x2d8>
 800cc1a:	ece0 7a01 	vstmia	r0!, {s15}
 800cc1e:	f10c 0c01 	add.w	ip, ip, #1
 800cc22:	e7e1      	b.n	800cbe8 <__kernel_rem_pio2f+0x29c>
 800cc24:	ecfe 6a01 	vldmia	lr!, {s13}
 800cc28:	ed39 7a01 	vldmdb	r9!, {s14}
 800cc2c:	3401      	adds	r4, #1
 800cc2e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cc32:	e7f0      	b.n	800cc16 <__kernel_rem_pio2f+0x2ca>
 800cc34:	0800ee78 	.word	0x0800ee78
 800cc38:	0800ee4c 	.word	0x0800ee4c
 800cc3c:	43800000 	.word	0x43800000
 800cc40:	3b800000 	.word	0x3b800000
 800cc44:	00000000 	.word	0x00000000
 800cc48:	9b02      	ldr	r3, [sp, #8]
 800cc4a:	eeb0 0a48 	vmov.f32	s0, s16
 800cc4e:	eba3 0008 	sub.w	r0, r3, r8
 800cc52:	f000 f927 	bl	800cea4 <scalbnf>
 800cc56:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800cc3c <__kernel_rem_pio2f+0x2f0>
 800cc5a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800cc5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc62:	db19      	blt.n	800cc98 <__kernel_rem_pio2f+0x34c>
 800cc64:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800cc40 <__kernel_rem_pio2f+0x2f4>
 800cc68:	ee60 7a27 	vmul.f32	s15, s0, s15
 800cc6c:	aa08      	add	r2, sp, #32
 800cc6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cc72:	3508      	adds	r5, #8
 800cc74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc78:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800cc7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cc80:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cc84:	ee10 3a10 	vmov	r3, s0
 800cc88:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cc8c:	ee17 3a90 	vmov	r3, s15
 800cc90:	3401      	adds	r4, #1
 800cc92:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cc96:	e74c      	b.n	800cb32 <__kernel_rem_pio2f+0x1e6>
 800cc98:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cc9c:	aa08      	add	r2, sp, #32
 800cc9e:	ee10 3a10 	vmov	r3, s0
 800cca2:	e7f6      	b.n	800cc92 <__kernel_rem_pio2f+0x346>
 800cca4:	a808      	add	r0, sp, #32
 800cca6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800ccaa:	9001      	str	r0, [sp, #4]
 800ccac:	ee07 0a90 	vmov	s15, r0
 800ccb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccb4:	3b01      	subs	r3, #1
 800ccb6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ccba:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ccbe:	ed62 7a01 	vstmdb	r2!, {s15}
 800ccc2:	e743      	b.n	800cb4c <__kernel_rem_pio2f+0x200>
 800ccc4:	ecfc 6a01 	vldmia	ip!, {s13}
 800ccc8:	ecb5 7a01 	vldmia	r5!, {s14}
 800cccc:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ccd0:	3001      	adds	r0, #1
 800ccd2:	4550      	cmp	r0, sl
 800ccd4:	dc01      	bgt.n	800ccda <__kernel_rem_pio2f+0x38e>
 800ccd6:	4290      	cmp	r0, r2
 800ccd8:	ddf4      	ble.n	800ccc4 <__kernel_rem_pio2f+0x378>
 800ccda:	a858      	add	r0, sp, #352	@ 0x160
 800ccdc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800cce0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800cce4:	3b01      	subs	r3, #1
 800cce6:	e735      	b.n	800cb54 <__kernel_rem_pio2f+0x208>
 800cce8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ccea:	2b02      	cmp	r3, #2
 800ccec:	dc09      	bgt.n	800cd02 <__kernel_rem_pio2f+0x3b6>
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	dc27      	bgt.n	800cd42 <__kernel_rem_pio2f+0x3f6>
 800ccf2:	d040      	beq.n	800cd76 <__kernel_rem_pio2f+0x42a>
 800ccf4:	f009 0007 	and.w	r0, r9, #7
 800ccf8:	b059      	add	sp, #356	@ 0x164
 800ccfa:	ecbd 8b04 	vpop	{d8-d9}
 800ccfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd02:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800cd04:	2b03      	cmp	r3, #3
 800cd06:	d1f5      	bne.n	800ccf4 <__kernel_rem_pio2f+0x3a8>
 800cd08:	aa30      	add	r2, sp, #192	@ 0xc0
 800cd0a:	1f0b      	subs	r3, r1, #4
 800cd0c:	4413      	add	r3, r2
 800cd0e:	461a      	mov	r2, r3
 800cd10:	4620      	mov	r0, r4
 800cd12:	2800      	cmp	r0, #0
 800cd14:	dc50      	bgt.n	800cdb8 <__kernel_rem_pio2f+0x46c>
 800cd16:	4622      	mov	r2, r4
 800cd18:	2a01      	cmp	r2, #1
 800cd1a:	dc5d      	bgt.n	800cdd8 <__kernel_rem_pio2f+0x48c>
 800cd1c:	ab30      	add	r3, sp, #192	@ 0xc0
 800cd1e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800cc44 <__kernel_rem_pio2f+0x2f8>
 800cd22:	440b      	add	r3, r1
 800cd24:	2c01      	cmp	r4, #1
 800cd26:	dc67      	bgt.n	800cdf8 <__kernel_rem_pio2f+0x4ac>
 800cd28:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800cd2c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800cd30:	2e00      	cmp	r6, #0
 800cd32:	d167      	bne.n	800ce04 <__kernel_rem_pio2f+0x4b8>
 800cd34:	edc7 6a00 	vstr	s13, [r7]
 800cd38:	ed87 7a01 	vstr	s14, [r7, #4]
 800cd3c:	edc7 7a02 	vstr	s15, [r7, #8]
 800cd40:	e7d8      	b.n	800ccf4 <__kernel_rem_pio2f+0x3a8>
 800cd42:	ab30      	add	r3, sp, #192	@ 0xc0
 800cd44:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800cc44 <__kernel_rem_pio2f+0x2f8>
 800cd48:	440b      	add	r3, r1
 800cd4a:	4622      	mov	r2, r4
 800cd4c:	2a00      	cmp	r2, #0
 800cd4e:	da24      	bge.n	800cd9a <__kernel_rem_pio2f+0x44e>
 800cd50:	b34e      	cbz	r6, 800cda6 <__kernel_rem_pio2f+0x45a>
 800cd52:	eef1 7a47 	vneg.f32	s15, s14
 800cd56:	edc7 7a00 	vstr	s15, [r7]
 800cd5a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800cd5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd62:	aa31      	add	r2, sp, #196	@ 0xc4
 800cd64:	2301      	movs	r3, #1
 800cd66:	429c      	cmp	r4, r3
 800cd68:	da20      	bge.n	800cdac <__kernel_rem_pio2f+0x460>
 800cd6a:	b10e      	cbz	r6, 800cd70 <__kernel_rem_pio2f+0x424>
 800cd6c:	eef1 7a67 	vneg.f32	s15, s15
 800cd70:	edc7 7a01 	vstr	s15, [r7, #4]
 800cd74:	e7be      	b.n	800ccf4 <__kernel_rem_pio2f+0x3a8>
 800cd76:	ab30      	add	r3, sp, #192	@ 0xc0
 800cd78:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800cc44 <__kernel_rem_pio2f+0x2f8>
 800cd7c:	440b      	add	r3, r1
 800cd7e:	2c00      	cmp	r4, #0
 800cd80:	da05      	bge.n	800cd8e <__kernel_rem_pio2f+0x442>
 800cd82:	b10e      	cbz	r6, 800cd88 <__kernel_rem_pio2f+0x43c>
 800cd84:	eef1 7a67 	vneg.f32	s15, s15
 800cd88:	edc7 7a00 	vstr	s15, [r7]
 800cd8c:	e7b2      	b.n	800ccf4 <__kernel_rem_pio2f+0x3a8>
 800cd8e:	ed33 7a01 	vldmdb	r3!, {s14}
 800cd92:	3c01      	subs	r4, #1
 800cd94:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd98:	e7f1      	b.n	800cd7e <__kernel_rem_pio2f+0x432>
 800cd9a:	ed73 7a01 	vldmdb	r3!, {s15}
 800cd9e:	3a01      	subs	r2, #1
 800cda0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cda4:	e7d2      	b.n	800cd4c <__kernel_rem_pio2f+0x400>
 800cda6:	eef0 7a47 	vmov.f32	s15, s14
 800cdaa:	e7d4      	b.n	800cd56 <__kernel_rem_pio2f+0x40a>
 800cdac:	ecb2 7a01 	vldmia	r2!, {s14}
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cdb6:	e7d6      	b.n	800cd66 <__kernel_rem_pio2f+0x41a>
 800cdb8:	ed72 7a01 	vldmdb	r2!, {s15}
 800cdbc:	edd2 6a01 	vldr	s13, [r2, #4]
 800cdc0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cdc4:	3801      	subs	r0, #1
 800cdc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cdca:	ed82 7a00 	vstr	s14, [r2]
 800cdce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdd2:	edc2 7a01 	vstr	s15, [r2, #4]
 800cdd6:	e79c      	b.n	800cd12 <__kernel_rem_pio2f+0x3c6>
 800cdd8:	ed73 7a01 	vldmdb	r3!, {s15}
 800cddc:	edd3 6a01 	vldr	s13, [r3, #4]
 800cde0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cde4:	3a01      	subs	r2, #1
 800cde6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cdea:	ed83 7a00 	vstr	s14, [r3]
 800cdee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdf2:	edc3 7a01 	vstr	s15, [r3, #4]
 800cdf6:	e78f      	b.n	800cd18 <__kernel_rem_pio2f+0x3cc>
 800cdf8:	ed33 7a01 	vldmdb	r3!, {s14}
 800cdfc:	3c01      	subs	r4, #1
 800cdfe:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ce02:	e78f      	b.n	800cd24 <__kernel_rem_pio2f+0x3d8>
 800ce04:	eef1 6a66 	vneg.f32	s13, s13
 800ce08:	eeb1 7a47 	vneg.f32	s14, s14
 800ce0c:	edc7 6a00 	vstr	s13, [r7]
 800ce10:	ed87 7a01 	vstr	s14, [r7, #4]
 800ce14:	eef1 7a67 	vneg.f32	s15, s15
 800ce18:	e790      	b.n	800cd3c <__kernel_rem_pio2f+0x3f0>
 800ce1a:	bf00      	nop

0800ce1c <floorf>:
 800ce1c:	ee10 3a10 	vmov	r3, s0
 800ce20:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ce24:	3a7f      	subs	r2, #127	@ 0x7f
 800ce26:	2a16      	cmp	r2, #22
 800ce28:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ce2c:	dc2b      	bgt.n	800ce86 <floorf+0x6a>
 800ce2e:	2a00      	cmp	r2, #0
 800ce30:	da12      	bge.n	800ce58 <floorf+0x3c>
 800ce32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ce98 <floorf+0x7c>
 800ce36:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce3a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ce3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce42:	dd06      	ble.n	800ce52 <floorf+0x36>
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	da24      	bge.n	800ce92 <floorf+0x76>
 800ce48:	2900      	cmp	r1, #0
 800ce4a:	4b14      	ldr	r3, [pc, #80]	@ (800ce9c <floorf+0x80>)
 800ce4c:	bf08      	it	eq
 800ce4e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800ce52:	ee00 3a10 	vmov	s0, r3
 800ce56:	4770      	bx	lr
 800ce58:	4911      	ldr	r1, [pc, #68]	@ (800cea0 <floorf+0x84>)
 800ce5a:	4111      	asrs	r1, r2
 800ce5c:	420b      	tst	r3, r1
 800ce5e:	d0fa      	beq.n	800ce56 <floorf+0x3a>
 800ce60:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800ce98 <floorf+0x7c>
 800ce64:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce68:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ce6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce70:	ddef      	ble.n	800ce52 <floorf+0x36>
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	bfbe      	ittt	lt
 800ce76:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800ce7a:	fa40 f202 	asrlt.w	r2, r0, r2
 800ce7e:	189b      	addlt	r3, r3, r2
 800ce80:	ea23 0301 	bic.w	r3, r3, r1
 800ce84:	e7e5      	b.n	800ce52 <floorf+0x36>
 800ce86:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ce8a:	d3e4      	bcc.n	800ce56 <floorf+0x3a>
 800ce8c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ce90:	4770      	bx	lr
 800ce92:	2300      	movs	r3, #0
 800ce94:	e7dd      	b.n	800ce52 <floorf+0x36>
 800ce96:	bf00      	nop
 800ce98:	7149f2ca 	.word	0x7149f2ca
 800ce9c:	bf800000 	.word	0xbf800000
 800cea0:	007fffff 	.word	0x007fffff

0800cea4 <scalbnf>:
 800cea4:	ee10 3a10 	vmov	r3, s0
 800cea8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ceac:	d02b      	beq.n	800cf06 <scalbnf+0x62>
 800ceae:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ceb2:	d302      	bcc.n	800ceba <scalbnf+0x16>
 800ceb4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ceb8:	4770      	bx	lr
 800ceba:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800cebe:	d123      	bne.n	800cf08 <scalbnf+0x64>
 800cec0:	4b24      	ldr	r3, [pc, #144]	@ (800cf54 <scalbnf+0xb0>)
 800cec2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800cf58 <scalbnf+0xb4>
 800cec6:	4298      	cmp	r0, r3
 800cec8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cecc:	db17      	blt.n	800cefe <scalbnf+0x5a>
 800cece:	ee10 3a10 	vmov	r3, s0
 800ced2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ced6:	3a19      	subs	r2, #25
 800ced8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800cedc:	4288      	cmp	r0, r1
 800cede:	dd15      	ble.n	800cf0c <scalbnf+0x68>
 800cee0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800cf5c <scalbnf+0xb8>
 800cee4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800cf60 <scalbnf+0xbc>
 800cee8:	ee10 3a10 	vmov	r3, s0
 800ceec:	eeb0 7a67 	vmov.f32	s14, s15
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	bfb8      	it	lt
 800cef4:	eef0 7a66 	vmovlt.f32	s15, s13
 800cef8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800cefc:	4770      	bx	lr
 800cefe:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cf64 <scalbnf+0xc0>
 800cf02:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cf06:	4770      	bx	lr
 800cf08:	0dd2      	lsrs	r2, r2, #23
 800cf0a:	e7e5      	b.n	800ced8 <scalbnf+0x34>
 800cf0c:	4410      	add	r0, r2
 800cf0e:	28fe      	cmp	r0, #254	@ 0xfe
 800cf10:	dce6      	bgt.n	800cee0 <scalbnf+0x3c>
 800cf12:	2800      	cmp	r0, #0
 800cf14:	dd06      	ble.n	800cf24 <scalbnf+0x80>
 800cf16:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cf1a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cf1e:	ee00 3a10 	vmov	s0, r3
 800cf22:	4770      	bx	lr
 800cf24:	f110 0f16 	cmn.w	r0, #22
 800cf28:	da09      	bge.n	800cf3e <scalbnf+0x9a>
 800cf2a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800cf64 <scalbnf+0xc0>
 800cf2e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800cf68 <scalbnf+0xc4>
 800cf32:	ee10 3a10 	vmov	r3, s0
 800cf36:	eeb0 7a67 	vmov.f32	s14, s15
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	e7d9      	b.n	800cef2 <scalbnf+0x4e>
 800cf3e:	3019      	adds	r0, #25
 800cf40:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cf44:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cf48:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800cf6c <scalbnf+0xc8>
 800cf4c:	ee07 3a90 	vmov	s15, r3
 800cf50:	e7d7      	b.n	800cf02 <scalbnf+0x5e>
 800cf52:	bf00      	nop
 800cf54:	ffff3cb0 	.word	0xffff3cb0
 800cf58:	4c000000 	.word	0x4c000000
 800cf5c:	7149f2ca 	.word	0x7149f2ca
 800cf60:	f149f2ca 	.word	0xf149f2ca
 800cf64:	0da24260 	.word	0x0da24260
 800cf68:	8da24260 	.word	0x8da24260
 800cf6c:	33000000 	.word	0x33000000

0800cf70 <_init>:
 800cf70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf72:	bf00      	nop
 800cf74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf76:	bc08      	pop	{r3}
 800cf78:	469e      	mov	lr, r3
 800cf7a:	4770      	bx	lr

0800cf7c <_fini>:
 800cf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf7e:	bf00      	nop
 800cf80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf82:	bc08      	pop	{r3}
 800cf84:	469e      	mov	lr, r3
 800cf86:	4770      	bx	lr
