#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000278a88fdc70 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v00000278a898f9f0_0 .net "PC", 31 0, L_00000278a8a18640;  1 drivers
v00000278a8990df0_0 .net "cycles_consumed", 31 0, v00000278a898f6d0_0;  1 drivers
v00000278a898f310_0 .var "input_clk", 0 0;
v00000278a898ed70_0 .var "rst", 0 0;
S_00000278a869a010 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_00000278a88fdc70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000278a88d2d40 .functor NOR 1, v00000278a898f310_0, v00000278a898a810_0, C4<0>, C4<0>;
L_00000278a88d2800 .functor AND 1, v00000278a8966b20_0, v00000278a8966a80_0, C4<1>, C4<1>;
L_00000278a88d2950 .functor AND 1, L_00000278a88d2800, L_00000278a898eff0, C4<1>, C4<1>;
L_00000278a88d2a30 .functor AND 1, v00000278a89551f0_0, v00000278a89541b0_0, C4<1>, C4<1>;
L_00000278a88d21e0 .functor AND 1, L_00000278a88d2a30, L_00000278a898fa90, C4<1>, C4<1>;
L_00000278a88d2db0 .functor AND 1, v00000278a898a630_0, v00000278a898aa90_0, C4<1>, C4<1>;
L_00000278a88d2790 .functor AND 1, L_00000278a88d2db0, L_00000278a898fb30, C4<1>, C4<1>;
L_00000278a88d2f70 .functor AND 1, v00000278a8966b20_0, v00000278a8966a80_0, C4<1>, C4<1>;
L_00000278a88d2aa0 .functor AND 1, L_00000278a88d2f70, L_00000278a8990e90, C4<1>, C4<1>;
L_00000278a88d3050 .functor AND 1, v00000278a89551f0_0, v00000278a89541b0_0, C4<1>, C4<1>;
L_00000278a88d2b10 .functor AND 1, L_00000278a88d3050, L_00000278a898e7d0, C4<1>, C4<1>;
L_00000278a88d3130 .functor AND 1, v00000278a898a630_0, v00000278a898aa90_0, C4<1>, C4<1>;
L_00000278a88d1d10 .functor AND 1, L_00000278a88d3130, L_00000278a898fef0, C4<1>, C4<1>;
L_00000278a89968b0 .functor NOT 1, L_00000278a88d2d40, C4<0>, C4<0>, C4<0>;
L_00000278a89982f0 .functor NOT 1, L_00000278a88d2d40, C4<0>, C4<0>, C4<0>;
L_00000278a89ad480 .functor NOT 1, L_00000278a88d2d40, C4<0>, C4<0>, C4<0>;
L_00000278a89ae360 .functor NOT 1, L_00000278a88d2d40, C4<0>, C4<0>, C4<0>;
L_00000278a89ae3d0 .functor NOT 1, L_00000278a88d2d40, C4<0>, C4<0>, C4<0>;
L_00000278a8a18640 .functor BUFZ 32, v00000278a8988d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278a898bad0_0 .net "EX1_ALU_OPER1", 31 0, L_00000278a8998440;  1 drivers
v00000278a898be90_0 .net "EX1_ALU_OPER2", 31 0, L_00000278a89acf40;  1 drivers
v00000278a898c110_0 .net "EX1_PC", 31 0, v00000278a8965040_0;  1 drivers
v00000278a898bd50_0 .net "EX1_PFC", 31 0, v00000278a8965220_0;  1 drivers
v00000278a898c070_0 .net "EX1_PFC_to_IF", 31 0, L_00000278a8993cd0;  1 drivers
v00000278a898bfd0_0 .net "EX1_forward_to_B", 31 0, v00000278a8963740_0;  1 drivers
v00000278a898bdf0_0 .net "EX1_is_beq", 0 0, v00000278a89632e0_0;  1 drivers
v00000278a898ba30_0 .net "EX1_is_bne", 0 0, v00000278a8964140_0;  1 drivers
v00000278a8985b30_0 .net "EX1_is_jal", 0 0, v00000278a8965360_0;  1 drivers
v00000278a89845f0_0 .net "EX1_is_jr", 0 0, v00000278a8964280_0;  1 drivers
v00000278a89856d0_0 .net "EX1_is_oper2_immed", 0 0, v00000278a8963f60_0;  1 drivers
v00000278a8984e10_0 .net "EX1_memread", 0 0, v00000278a8963420_0;  1 drivers
v00000278a8984b90_0 .net "EX1_memwrite", 0 0, v00000278a8965540_0;  1 drivers
v00000278a8984230_0 .net "EX1_opcode", 11 0, v00000278a8963380_0;  1 drivers
v00000278a8984730_0 .net "EX1_predicted", 0 0, v00000278a89650e0_0;  1 drivers
v00000278a8985bd0_0 .net "EX1_rd_ind", 4 0, v00000278a89634c0_0;  1 drivers
v00000278a89858b0_0 .net "EX1_rd_indzero", 0 0, v00000278a8965680_0;  1 drivers
v00000278a89865d0_0 .net "EX1_regwrite", 0 0, v00000278a8963d80_0;  1 drivers
v00000278a89862b0_0 .net "EX1_rs1", 31 0, v00000278a89648c0_0;  1 drivers
v00000278a89842d0_0 .net "EX1_rs1_ind", 4 0, v00000278a8964a00_0;  1 drivers
v00000278a8985590_0 .net "EX1_rs2", 31 0, v00000278a8964dc0_0;  1 drivers
v00000278a8986350_0 .net "EX1_rs2_ind", 4 0, v00000278a8965400_0;  1 drivers
v00000278a8985e50_0 .net "EX1_rs2_out", 31 0, L_00000278a89ad3a0;  1 drivers
v00000278a8985c70_0 .net "EX2_ALU_OPER1", 31 0, v00000278a8966940_0;  1 drivers
v00000278a8984af0_0 .net "EX2_ALU_OPER2", 31 0, v00000278a89663a0_0;  1 drivers
v00000278a8984370_0 .net "EX2_ALU_OUT", 31 0, L_00000278a8993eb0;  1 drivers
v00000278a8986530_0 .net "EX2_PC", 31 0, v00000278a89666c0_0;  1 drivers
v00000278a8984410_0 .net "EX2_PFC_to_IF", 31 0, v00000278a8966760_0;  1 drivers
v00000278a89847d0_0 .net "EX2_forward_to_B", 31 0, v00000278a8966ee0_0;  1 drivers
v00000278a8984c30_0 .net "EX2_is_beq", 0 0, v00000278a8966120_0;  1 drivers
v00000278a8986710_0 .net "EX2_is_bne", 0 0, v00000278a8966e40_0;  1 drivers
v00000278a8984eb0_0 .net "EX2_is_jal", 0 0, v00000278a8965a40_0;  1 drivers
v00000278a8985d10_0 .net "EX2_is_jr", 0 0, v00000278a8965ae0_0;  1 drivers
v00000278a8986170_0 .net "EX2_is_oper2_immed", 0 0, v00000278a8965b80_0;  1 drivers
v00000278a8984690_0 .net "EX2_memread", 0 0, v00000278a89669e0_0;  1 drivers
v00000278a8984cd0_0 .net "EX2_memwrite", 0 0, v00000278a89661c0_0;  1 drivers
v00000278a8984f50_0 .net "EX2_opcode", 11 0, v00000278a8966800_0;  1 drivers
v00000278a8984ff0_0 .net "EX2_predicted", 0 0, v00000278a8965d60_0;  1 drivers
v00000278a8984d70_0 .net "EX2_rd_ind", 4 0, v00000278a89668a0_0;  1 drivers
v00000278a89863f0_0 .net "EX2_rd_indzero", 0 0, v00000278a8966a80_0;  1 drivers
v00000278a89849b0_0 .net "EX2_regwrite", 0 0, v00000278a8966b20_0;  1 drivers
v00000278a8986030_0 .net "EX2_rs1", 31 0, v00000278a8966260_0;  1 drivers
v00000278a8986670_0 .net "EX2_rs1_ind", 4 0, v00000278a8965c20_0;  1 drivers
v00000278a8986850_0 .net "EX2_rs2_ind", 4 0, v00000278a8965e00_0;  1 drivers
v00000278a8985090_0 .net "EX2_rs2_out", 31 0, v00000278a8965f40_0;  1 drivers
v00000278a89844b0_0 .net "ID_INST", 31 0, v00000278a8971560_0;  1 drivers
v00000278a8984a50_0 .net "ID_PC", 31 0, v00000278a89714c0_0;  1 drivers
v00000278a89868f0_0 .net "ID_PFC_to_EX", 31 0, L_00000278a8991250;  1 drivers
v00000278a8985130_0 .net "ID_PFC_to_IF", 31 0, L_00000278a8991750;  1 drivers
v00000278a8985db0_0 .net "ID_forward_to_B", 31 0, L_00000278a8992bf0;  1 drivers
v00000278a8984870_0 .net "ID_is_beq", 0 0, L_00000278a8992150;  1 drivers
v00000278a8985950_0 .net "ID_is_bne", 0 0, L_00000278a89921f0;  1 drivers
v00000278a8986990_0 .net "ID_is_j", 0 0, L_00000278a89946d0;  1 drivers
v00000278a8984910_0 .net "ID_is_jal", 0 0, L_00000278a89939b0;  1 drivers
v00000278a8986210_0 .net "ID_is_jr", 0 0, L_00000278a8992470;  1 drivers
v00000278a8984550_0 .net "ID_is_oper2_immed", 0 0, L_00000278a8997d40;  1 drivers
v00000278a89859f0_0 .net "ID_memread", 0 0, L_00000278a8994950;  1 drivers
v00000278a89867b0_0 .net "ID_memwrite", 0 0, L_00000278a89955d0;  1 drivers
v00000278a89851d0_0 .net "ID_opcode", 11 0, v00000278a8988e70_0;  1 drivers
v00000278a8985270_0 .net "ID_predicted", 0 0, v00000278a896b340_0;  1 drivers
v00000278a8985310_0 .net "ID_rd_ind", 4 0, v00000278a89874d0_0;  1 drivers
v00000278a89853b0_0 .net "ID_regwrite", 0 0, L_00000278a89944f0;  1 drivers
v00000278a89854f0_0 .net "ID_rs1", 31 0, v00000278a8970ac0_0;  1 drivers
v00000278a89860d0_0 .net "ID_rs1_ind", 4 0, v00000278a8988dd0_0;  1 drivers
v00000278a8985450_0 .net "ID_rs2", 31 0, v00000278a8970e80_0;  1 drivers
v00000278a8985630_0 .net "ID_rs2_ind", 4 0, v00000278a8989050_0;  1 drivers
v00000278a8985770_0 .net "IF_INST", 31 0, L_00000278a8997b10;  1 drivers
v00000278a8985810_0 .net "IF_pc", 31 0, v00000278a8988d30_0;  1 drivers
v00000278a8985a90_0 .net "MEM_ALU_OUT", 31 0, v00000278a89547f0_0;  1 drivers
v00000278a8985ef0_0 .net "MEM_Data_mem_out", 31 0, v00000278a898adb0_0;  1 drivers
v00000278a8985f90_0 .net "MEM_memread", 0 0, v00000278a89550b0_0;  1 drivers
v00000278a8986490_0 .net "MEM_memwrite", 0 0, v00000278a89546b0_0;  1 drivers
v00000278a8990170_0 .net "MEM_opcode", 11 0, v00000278a8954570_0;  1 drivers
v00000278a898f590_0 .net "MEM_rd_ind", 4 0, v00000278a8954890_0;  1 drivers
v00000278a898f130_0 .net "MEM_rd_indzero", 0 0, v00000278a89541b0_0;  1 drivers
v00000278a898f770_0 .net "MEM_regwrite", 0 0, v00000278a89551f0_0;  1 drivers
v00000278a898ee10_0 .net "MEM_rs2", 31 0, v00000278a8954250_0;  1 drivers
v00000278a8990f30_0 .net "PC", 31 0, L_00000278a8a18640;  alias, 1 drivers
v00000278a8990490_0 .net "STALL_ID1_FLUSH", 0 0, v00000278a896a260_0;  1 drivers
v00000278a898eeb0_0 .net "STALL_ID2_FLUSH", 0 0, v00000278a896a440_0;  1 drivers
v00000278a898ff90_0 .net "STALL_IF_FLUSH", 0 0, v00000278a896c920_0;  1 drivers
v00000278a8990670_0 .net "WB_ALU_OUT", 31 0, v00000278a898b2b0_0;  1 drivers
v00000278a898ecd0_0 .net "WB_Data_mem_out", 31 0, v00000278a898a130_0;  1 drivers
v00000278a89905d0_0 .net "WB_memread", 0 0, v00000278a898b030_0;  1 drivers
v00000278a89900d0_0 .net "WB_rd_ind", 4 0, v00000278a898a450_0;  1 drivers
v00000278a8990710_0 .net "WB_rd_indzero", 0 0, v00000278a898aa90_0;  1 drivers
v00000278a8990b70_0 .net "WB_regwrite", 0 0, v00000278a898a630_0;  1 drivers
v00000278a8990ad0_0 .net "Wrong_prediction", 0 0, L_00000278a89ae2f0;  1 drivers
v00000278a898e9b0_0 .net *"_ivl_1", 0 0, L_00000278a88d2800;  1 drivers
v00000278a898f1d0_0 .net *"_ivl_13", 0 0, L_00000278a88d2db0;  1 drivers
v00000278a89902b0_0 .net *"_ivl_14", 0 0, L_00000278a898fb30;  1 drivers
v00000278a89908f0_0 .net *"_ivl_19", 0 0, L_00000278a88d2f70;  1 drivers
v00000278a898f630_0 .net *"_ivl_2", 0 0, L_00000278a898eff0;  1 drivers
v00000278a898fe50_0 .net *"_ivl_20", 0 0, L_00000278a8990e90;  1 drivers
v00000278a898e910_0 .net *"_ivl_25", 0 0, L_00000278a88d3050;  1 drivers
v00000278a898ef50_0 .net *"_ivl_26", 0 0, L_00000278a898e7d0;  1 drivers
v00000278a898eb90_0 .net *"_ivl_31", 0 0, L_00000278a88d3130;  1 drivers
v00000278a8990030_0 .net *"_ivl_32", 0 0, L_00000278a898fef0;  1 drivers
v00000278a898f810_0 .net *"_ivl_40", 31 0, L_00000278a8995ad0;  1 drivers
L_00000278a89b0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a8990210_0 .net *"_ivl_43", 26 0, L_00000278a89b0c58;  1 drivers
L_00000278a89b0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a898e870_0 .net/2u *"_ivl_44", 31 0, L_00000278a89b0ca0;  1 drivers
v00000278a898eaf0_0 .net *"_ivl_52", 31 0, L_00000278a8a03cd0;  1 drivers
L_00000278a89b0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a898fc70_0 .net *"_ivl_55", 26 0, L_00000278a89b0d30;  1 drivers
L_00000278a89b0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a8990d50_0 .net/2u *"_ivl_56", 31 0, L_00000278a89b0d78;  1 drivers
v00000278a8990990_0 .net *"_ivl_7", 0 0, L_00000278a88d2a30;  1 drivers
v00000278a898fdb0_0 .net *"_ivl_8", 0 0, L_00000278a898fa90;  1 drivers
v00000278a898fbd0_0 .net "alu_selA", 1 0, L_00000278a898f3b0;  1 drivers
v00000278a898fd10_0 .net "alu_selB", 1 0, L_00000278a89919d0;  1 drivers
v00000278a8990350_0 .net "clk", 0 0, L_00000278a88d2d40;  1 drivers
v00000278a898f6d0_0 .var "cycles_consumed", 31 0;
v00000278a898f4f0_0 .net "exhaz", 0 0, L_00000278a88d21e0;  1 drivers
v00000278a8990a30_0 .net "exhaz2", 0 0, L_00000278a88d2b10;  1 drivers
v00000278a898f270_0 .net "hlt", 0 0, v00000278a898a810_0;  1 drivers
v00000278a89903f0_0 .net "idhaz", 0 0, L_00000278a88d2950;  1 drivers
v00000278a8990c10_0 .net "idhaz2", 0 0, L_00000278a88d2aa0;  1 drivers
v00000278a8990530_0 .net "if_id_write", 0 0, v00000278a896daa0_0;  1 drivers
v00000278a898ea50_0 .net "input_clk", 0 0, v00000278a898f310_0;  1 drivers
v00000278a89907b0_0 .net "is_branch_and_taken", 0 0, L_00000278a8996ed0;  1 drivers
v00000278a8990850_0 .net "memhaz", 0 0, L_00000278a88d2790;  1 drivers
v00000278a898f8b0_0 .net "memhaz2", 0 0, L_00000278a88d1d10;  1 drivers
v00000278a8990cb0_0 .net "pc_src", 2 0, L_00000278a8991f70;  1 drivers
v00000278a898f450_0 .net "pc_write", 0 0, v00000278a896e680_0;  1 drivers
v00000278a898ec30_0 .net "rst", 0 0, v00000278a898ed70_0;  1 drivers
v00000278a898f950_0 .net "store_rs2_forward", 1 0, L_00000278a8992830;  1 drivers
v00000278a898f090_0 .net "wdata_to_reg_file", 31 0, L_00000278a8a18410;  1 drivers
E_00000278a88daa40/0 .event negedge, v00000278a896abc0_0;
E_00000278a88daa40/1 .event posedge, v00000278a8953990_0;
E_00000278a88daa40 .event/or E_00000278a88daa40/0, E_00000278a88daa40/1;
L_00000278a898eff0 .cmp/eq 5, v00000278a89668a0_0, v00000278a8964a00_0;
L_00000278a898fa90 .cmp/eq 5, v00000278a8954890_0, v00000278a8964a00_0;
L_00000278a898fb30 .cmp/eq 5, v00000278a898a450_0, v00000278a8964a00_0;
L_00000278a8990e90 .cmp/eq 5, v00000278a89668a0_0, v00000278a8965400_0;
L_00000278a898e7d0 .cmp/eq 5, v00000278a8954890_0, v00000278a8965400_0;
L_00000278a898fef0 .cmp/eq 5, v00000278a898a450_0, v00000278a8965400_0;
L_00000278a8995ad0 .concat [ 5 27 0 0], v00000278a89874d0_0, L_00000278a89b0c58;
L_00000278a8993f50 .cmp/ne 32, L_00000278a8995ad0, L_00000278a89b0ca0;
L_00000278a8a03cd0 .concat [ 5 27 0 0], v00000278a89668a0_0, L_00000278a89b0d30;
L_00000278a8a041d0 .cmp/ne 32, L_00000278a8a03cd0, L_00000278a89b0d78;
S_00000278a87ad800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000278a88d3360 .functor NOT 1, L_00000278a88d21e0, C4<0>, C4<0>, C4<0>;
L_00000278a88d29c0 .functor AND 1, L_00000278a88d2790, L_00000278a88d3360, C4<1>, C4<1>;
L_00000278a88d33d0 .functor OR 1, L_00000278a88d2950, L_00000278a88d29c0, C4<0>, C4<0>;
L_00000278a88d2f00 .functor OR 1, L_00000278a88d2950, L_00000278a88d21e0, C4<0>, C4<0>;
v00000278a88f8700_0 .net *"_ivl_12", 0 0, L_00000278a88d2f00;  1 drivers
v00000278a88f87a0_0 .net *"_ivl_2", 0 0, L_00000278a88d3360;  1 drivers
v00000278a88f79e0_0 .net *"_ivl_5", 0 0, L_00000278a88d29c0;  1 drivers
v00000278a88f7b20_0 .net *"_ivl_7", 0 0, L_00000278a88d33d0;  1 drivers
v00000278a88f8480_0 .net "alu_selA", 1 0, L_00000278a898f3b0;  alias, 1 drivers
v00000278a88f8840_0 .net "exhaz", 0 0, L_00000278a88d21e0;  alias, 1 drivers
v00000278a88f9740_0 .net "idhaz", 0 0, L_00000278a88d2950;  alias, 1 drivers
v00000278a88f88e0_0 .net "memhaz", 0 0, L_00000278a88d2790;  alias, 1 drivers
L_00000278a898f3b0 .concat8 [ 1 1 0 0], L_00000278a88d33d0, L_00000278a88d2f00;
S_00000278a87ad990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000278a88d1d80 .functor NOT 1, L_00000278a88d2b10, C4<0>, C4<0>, C4<0>;
L_00000278a88d22c0 .functor AND 1, L_00000278a88d1d10, L_00000278a88d1d80, C4<1>, C4<1>;
L_00000278a88d2410 .functor OR 1, L_00000278a88d2aa0, L_00000278a88d22c0, C4<0>, C4<0>;
L_00000278a88d31a0 .functor NOT 1, v00000278a8963f60_0, C4<0>, C4<0>, C4<0>;
L_00000278a88d3440 .functor AND 1, L_00000278a88d2410, L_00000278a88d31a0, C4<1>, C4<1>;
L_00000278a88d3210 .functor OR 1, L_00000278a88d2aa0, L_00000278a88d2b10, C4<0>, C4<0>;
L_00000278a88d34b0 .functor NOT 1, v00000278a8963f60_0, C4<0>, C4<0>, C4<0>;
L_00000278a88d3750 .functor AND 1, L_00000278a88d3210, L_00000278a88d34b0, C4<1>, C4<1>;
v00000278a88f9100_0 .net "EX1_is_oper2_immed", 0 0, v00000278a8963f60_0;  alias, 1 drivers
v00000278a88f9420_0 .net *"_ivl_11", 0 0, L_00000278a88d3440;  1 drivers
v00000278a88f97e0_0 .net *"_ivl_16", 0 0, L_00000278a88d3210;  1 drivers
v00000278a88f96a0_0 .net *"_ivl_17", 0 0, L_00000278a88d34b0;  1 drivers
v00000278a88f82a0_0 .net *"_ivl_2", 0 0, L_00000278a88d1d80;  1 drivers
v00000278a88f9880_0 .net *"_ivl_20", 0 0, L_00000278a88d3750;  1 drivers
v00000278a88f8ac0_0 .net *"_ivl_5", 0 0, L_00000278a88d22c0;  1 drivers
v00000278a88f8d40_0 .net *"_ivl_7", 0 0, L_00000278a88d2410;  1 drivers
v00000278a88f7d00_0 .net *"_ivl_8", 0 0, L_00000278a88d31a0;  1 drivers
v00000278a88f7f80_0 .net "alu_selB", 1 0, L_00000278a89919d0;  alias, 1 drivers
v00000278a88f8b60_0 .net "exhaz", 0 0, L_00000278a88d2b10;  alias, 1 drivers
v00000278a88f80c0_0 .net "idhaz", 0 0, L_00000278a88d2aa0;  alias, 1 drivers
v00000278a88f8fc0_0 .net "memhaz", 0 0, L_00000278a88d1d10;  alias, 1 drivers
L_00000278a89919d0 .concat8 [ 1 1 0 0], L_00000278a88d3440, L_00000278a88d3750;
S_00000278a8666060 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000278a88d3830 .functor NOT 1, L_00000278a88d2b10, C4<0>, C4<0>, C4<0>;
L_00000278a88d3600 .functor AND 1, L_00000278a88d1d10, L_00000278a88d3830, C4<1>, C4<1>;
L_00000278a88d3670 .functor OR 1, L_00000278a88d2aa0, L_00000278a88d3600, C4<0>, C4<0>;
L_00000278a88d36e0 .functor OR 1, L_00000278a88d2aa0, L_00000278a88d2b10, C4<0>, C4<0>;
v00000278a88f7bc0_0 .net *"_ivl_12", 0 0, L_00000278a88d36e0;  1 drivers
v00000278a88f8160_0 .net *"_ivl_2", 0 0, L_00000278a88d3830;  1 drivers
v00000278a88f91a0_0 .net *"_ivl_5", 0 0, L_00000278a88d3600;  1 drivers
v00000278a88f8ca0_0 .net *"_ivl_7", 0 0, L_00000278a88d3670;  1 drivers
v00000278a88f8e80_0 .net "exhaz", 0 0, L_00000278a88d2b10;  alias, 1 drivers
v00000278a88f8200_0 .net "idhaz", 0 0, L_00000278a88d2aa0;  alias, 1 drivers
v00000278a88756d0_0 .net "memhaz", 0 0, L_00000278a88d1d10;  alias, 1 drivers
v00000278a88768f0_0 .net "store_rs2_forward", 1 0, L_00000278a8992830;  alias, 1 drivers
L_00000278a8992830 .concat8 [ 1 1 0 0], L_00000278a88d3670, L_00000278a88d36e0;
S_00000278a86661f0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000278a8875e50_0 .net "EX_ALU_OUT", 31 0, L_00000278a8993eb0;  alias, 1 drivers
v00000278a8876990_0 .net "EX_memread", 0 0, v00000278a89669e0_0;  alias, 1 drivers
v00000278a885fdd0_0 .net "EX_memwrite", 0 0, v00000278a89661c0_0;  alias, 1 drivers
v00000278a8860230_0 .net "EX_opcode", 11 0, v00000278a8966800_0;  alias, 1 drivers
v00000278a8955470_0 .net "EX_rd_ind", 4 0, v00000278a89668a0_0;  alias, 1 drivers
v00000278a8955bf0_0 .net "EX_rd_indzero", 0 0, L_00000278a8a041d0;  1 drivers
v00000278a8955830_0 .net "EX_regwrite", 0 0, v00000278a8966b20_0;  alias, 1 drivers
v00000278a8954d90_0 .net "EX_rs2_out", 31 0, v00000278a8965f40_0;  alias, 1 drivers
v00000278a89547f0_0 .var "MEM_ALU_OUT", 31 0;
v00000278a89550b0_0 .var "MEM_memread", 0 0;
v00000278a89546b0_0 .var "MEM_memwrite", 0 0;
v00000278a8954570_0 .var "MEM_opcode", 11 0;
v00000278a8954890_0 .var "MEM_rd_ind", 4 0;
v00000278a89541b0_0 .var "MEM_rd_indzero", 0 0;
v00000278a89551f0_0 .var "MEM_regwrite", 0 0;
v00000278a8954250_0 .var "MEM_rs2", 31 0;
v00000278a8955290_0 .net "clk", 0 0, L_00000278a89ae360;  1 drivers
v00000278a8953990_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
E_00000278a88db580 .event posedge, v00000278a8953990_0, v00000278a8955290_0;
S_00000278a86329c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000278a8671500 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a8671538 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a8671570 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a86715a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a86715e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a8671618 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a8671650 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a8671688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a86716c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a86716f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a8671730 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a8671768 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a86717a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a86717d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a8671810 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a8671848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a8671880 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a86718b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a86718f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a8671928 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a8671960 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a8671998 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a86719d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a8671a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a8671a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000278a89acc30 .functor XOR 1, L_00000278a89acbc0, v00000278a8965d60_0, C4<0>, C4<0>;
L_00000278a89ae590 .functor NOT 1, L_00000278a89acc30, C4<0>, C4<0>, C4<0>;
L_00000278a89ae280 .functor OR 1, v00000278a898ed70_0, L_00000278a89ae590, C4<0>, C4<0>;
L_00000278a89ae2f0 .functor NOT 1, L_00000278a89ae280, C4<0>, C4<0>, C4<0>;
v00000278a8957ea0_0 .net "ALU_OP", 3 0, v00000278a8959a20_0;  1 drivers
v00000278a8958c60_0 .net "BranchDecision", 0 0, L_00000278a89acbc0;  1 drivers
v00000278a8957680_0 .net "CF", 0 0, v00000278a8959de0_0;  1 drivers
v00000278a8958ee0_0 .net "EX_opcode", 11 0, v00000278a8966800_0;  alias, 1 drivers
v00000278a89586c0_0 .net "Wrong_prediction", 0 0, L_00000278a89ae2f0;  alias, 1 drivers
v00000278a8959840_0 .net "ZF", 0 0, L_00000278a89ae1a0;  1 drivers
L_00000278a89b0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000278a8958120_0 .net/2u *"_ivl_0", 31 0, L_00000278a89b0ce8;  1 drivers
v00000278a8958260_0 .net *"_ivl_11", 0 0, L_00000278a89ae280;  1 drivers
v00000278a8958300_0 .net *"_ivl_2", 31 0, L_00000278a8995990;  1 drivers
v00000278a89593e0_0 .net *"_ivl_6", 0 0, L_00000278a89acc30;  1 drivers
v00000278a8958760_0 .net *"_ivl_8", 0 0, L_00000278a89ae590;  1 drivers
v00000278a8959200_0 .net "alu_out", 31 0, L_00000278a8993eb0;  alias, 1 drivers
v00000278a8958580_0 .net "alu_outw", 31 0, v00000278a8957e00_0;  1 drivers
v00000278a8958800_0 .net "is_beq", 0 0, v00000278a8966120_0;  alias, 1 drivers
v00000278a8957f40_0 .net "is_bne", 0 0, v00000278a8966e40_0;  alias, 1 drivers
v00000278a89581c0_0 .net "is_jal", 0 0, v00000278a8965a40_0;  alias, 1 drivers
v00000278a8959480_0 .net "oper1", 31 0, v00000278a8966940_0;  alias, 1 drivers
v00000278a89588a0_0 .net "oper2", 31 0, v00000278a89663a0_0;  alias, 1 drivers
v00000278a8957c20_0 .net "pc", 31 0, v00000278a89666c0_0;  alias, 1 drivers
v00000278a8959020_0 .net "predicted", 0 0, v00000278a8965d60_0;  alias, 1 drivers
v00000278a8958940_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
L_00000278a8995990 .arith/sum 32, v00000278a89666c0_0, L_00000278a89b0ce8;
L_00000278a8993eb0 .functor MUXZ 32, v00000278a8957e00_0, L_00000278a8995990, v00000278a8965a40_0, C4<>;
S_00000278a8632b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000278a86329c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000278a89ac990 .functor AND 1, v00000278a8966120_0, L_00000278a89ac840, C4<1>, C4<1>;
L_00000278a89aca00 .functor NOT 1, L_00000278a89ac840, C4<0>, C4<0>, C4<0>;
L_00000278a89aca70 .functor AND 1, v00000278a8966e40_0, L_00000278a89aca00, C4<1>, C4<1>;
L_00000278a89acbc0 .functor OR 1, L_00000278a89ac990, L_00000278a89aca70, C4<0>, C4<0>;
v00000278a8957ae0_0 .net "BranchDecision", 0 0, L_00000278a89acbc0;  alias, 1 drivers
v00000278a8958440_0 .net *"_ivl_2", 0 0, L_00000278a89aca00;  1 drivers
v00000278a8959340_0 .net "is_beq", 0 0, v00000278a8966120_0;  alias, 1 drivers
v00000278a8958620_0 .net "is_beq_taken", 0 0, L_00000278a89ac990;  1 drivers
v00000278a89584e0_0 .net "is_bne", 0 0, v00000278a8966e40_0;  alias, 1 drivers
v00000278a89577c0_0 .net "is_bne_taken", 0 0, L_00000278a89aca70;  1 drivers
v00000278a8959ca0_0 .net "is_eq", 0 0, L_00000278a89ac840;  1 drivers
v00000278a8958080_0 .net "oper1", 31 0, v00000278a8966940_0;  alias, 1 drivers
v00000278a8957fe0_0 .net "oper2", 31 0, v00000278a89663a0_0;  alias, 1 drivers
S_00000278a8689b60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000278a8632b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000278a89adb80 .functor XOR 1, L_00000278a89964d0, L_00000278a8996610, C4<0>, C4<0>;
L_00000278a89ac680 .functor XOR 1, L_00000278a8996430, L_00000278a8996570, C4<0>, C4<0>;
L_00000278a89acb50 .functor XOR 1, L_00000278a8995fd0, L_00000278a8996070, C4<0>, C4<0>;
L_00000278a89acd10 .functor XOR 1, L_00000278a89966b0, L_00000278a89962f0, C4<0>, C4<0>;
L_00000278a89ad4f0 .functor XOR 1, L_00000278a8996390, L_00000278a8996110, C4<0>, C4<0>;
L_00000278a89ad950 .functor XOR 1, L_00000278a89961b0, L_00000278a8996250, C4<0>, C4<0>;
L_00000278a89ac760 .functor XOR 1, L_00000278a8a07d30, L_00000278a8a07970, C4<0>, C4<0>;
L_00000278a89ad9c0 .functor XOR 1, L_00000278a8a07dd0, L_00000278a8a078d0, C4<0>, C4<0>;
L_00000278a89ace60 .functor XOR 1, L_00000278a8a07b50, L_00000278a8a07830, C4<0>, C4<0>;
L_00000278a89ae050 .functor XOR 1, L_00000278a8a07e70, L_00000278a8a07790, C4<0>, C4<0>;
L_00000278a89ac8b0 .functor XOR 1, L_00000278a8a07a10, L_00000278a8a07ab0, C4<0>, C4<0>;
L_00000278a89ad5d0 .functor XOR 1, L_00000278a8a07bf0, L_00000278a8a07c90, C4<0>, C4<0>;
L_00000278a89adbf0 .functor XOR 1, L_00000278a8a01890, L_00000278a8a01430, C4<0>, C4<0>;
L_00000278a89ad790 .functor XOR 1, L_00000278a8a01570, L_00000278a8a01390, C4<0>, C4<0>;
L_00000278a89ad560 .functor XOR 1, L_00000278a8a002b0, L_00000278a8a011b0, C4<0>, C4<0>;
L_00000278a89adc60 .functor XOR 1, L_00000278a8a02470, L_00000278a8a00cb0, C4<0>, C4<0>;
L_00000278a89ada30 .functor XOR 1, L_00000278a8a012f0, L_00000278a8a00c10, C4<0>, C4<0>;
L_00000278a89ac920 .functor XOR 1, L_00000278a8a014d0, L_00000278a8a01750, C4<0>, C4<0>;
L_00000278a89ad6b0 .functor XOR 1, L_00000278a8a00210, L_00000278a8a00ad0, C4<0>, C4<0>;
L_00000278a89acd80 .functor XOR 1, L_00000278a8a00e90, L_00000278a8a01c50, C4<0>, C4<0>;
L_00000278a89ad800 .functor XOR 1, L_00000278a8a01070, L_00000278a8a01f70, C4<0>, C4<0>;
L_00000278a89add40 .functor XOR 1, L_00000278a8a01610, L_00000278a8a020b0, C4<0>, C4<0>;
L_00000278a89adaa0 .functor XOR 1, L_00000278a8a00850, L_00000278a89fff90, C4<0>, C4<0>;
L_00000278a89adf70 .functor XOR 1, L_00000278a8a00530, L_00000278a8a00fd0, C4<0>, C4<0>;
L_00000278a89ae130 .functor XOR 1, L_00000278a8a01ed0, L_00000278a8a00350, C4<0>, C4<0>;
L_00000278a89acca0 .functor XOR 1, L_00000278a8a016b0, L_00000278a8a01110, C4<0>, C4<0>;
L_00000278a89ade20 .functor XOR 1, L_00000278a8a02330, L_00000278a8a00b70, C4<0>, C4<0>;
L_00000278a89adb10 .functor XOR 1, L_00000278a8a00710, L_00000278a8a025b0, C4<0>, C4<0>;
L_00000278a89addb0 .functor XOR 1, L_00000278a8a017f0, L_00000278a8a01930, C4<0>, C4<0>;
L_00000278a89ade90 .functor XOR 1, L_00000278a8a02510, L_00000278a8a02650, C4<0>, C4<0>;
L_00000278a89ac7d0 .functor XOR 1, L_00000278a8a01250, L_00000278a8a019d0, C4<0>, C4<0>;
L_00000278a89adfe0 .functor XOR 1, L_00000278a8a00d50, L_00000278a8a01a70, C4<0>, C4<0>;
L_00000278a89ac840/0/0 .functor OR 1, L_00000278a8a00f30, L_00000278a8a00df0, L_00000278a8a01b10, L_00000278a8a003f0;
L_00000278a89ac840/0/4 .functor OR 1, L_00000278a8a01bb0, L_00000278a8a01cf0, L_00000278a8a01d90, L_00000278a8a01e30;
L_00000278a89ac840/0/8 .functor OR 1, L_00000278a8a02150, L_00000278a8a023d0, L_00000278a8a02290, L_00000278a8a00490;
L_00000278a89ac840/0/12 .functor OR 1, L_00000278a8a021f0, L_00000278a8a00a30, L_00000278a8a026f0, L_00000278a8a005d0;
L_00000278a89ac840/0/16 .functor OR 1, L_00000278a8a00030, L_00000278a8a000d0, L_00000278a8a00170, L_00000278a8a00670;
L_00000278a89ac840/0/20 .functor OR 1, L_00000278a8a007b0, L_00000278a8a008f0, L_00000278a8a00990, L_00000278a8a02830;
L_00000278a89ac840/0/24 .functor OR 1, L_00000278a8a03690, L_00000278a8a04090, L_00000278a8a03c30, L_00000278a8a03f50;
L_00000278a89ac840/0/28 .functor OR 1, L_00000278a8a02fb0, L_00000278a8a04950, L_00000278a8a03d70, L_00000278a8a02790;
L_00000278a89ac840/1/0 .functor OR 1, L_00000278a89ac840/0/0, L_00000278a89ac840/0/4, L_00000278a89ac840/0/8, L_00000278a89ac840/0/12;
L_00000278a89ac840/1/4 .functor OR 1, L_00000278a89ac840/0/16, L_00000278a89ac840/0/20, L_00000278a89ac840/0/24, L_00000278a89ac840/0/28;
L_00000278a89ac840 .functor NOR 1, L_00000278a89ac840/1/0, L_00000278a89ac840/1/4, C4<0>, C4<0>;
v00000278a8954f70_0 .net *"_ivl_0", 0 0, L_00000278a89adb80;  1 drivers
v00000278a8955dd0_0 .net *"_ivl_101", 0 0, L_00000278a8a00c10;  1 drivers
v00000278a8954cf0_0 .net *"_ivl_102", 0 0, L_00000278a89ac920;  1 drivers
v00000278a8954750_0 .net *"_ivl_105", 0 0, L_00000278a8a014d0;  1 drivers
v00000278a8954e30_0 .net *"_ivl_107", 0 0, L_00000278a8a01750;  1 drivers
v00000278a8953c10_0 .net *"_ivl_108", 0 0, L_00000278a89ad6b0;  1 drivers
v00000278a8955a10_0 .net *"_ivl_11", 0 0, L_00000278a8996570;  1 drivers
v00000278a8954610_0 .net *"_ivl_111", 0 0, L_00000278a8a00210;  1 drivers
v00000278a8954b10_0 .net *"_ivl_113", 0 0, L_00000278a8a00ad0;  1 drivers
v00000278a8955c90_0 .net *"_ivl_114", 0 0, L_00000278a89acd80;  1 drivers
v00000278a89558d0_0 .net *"_ivl_117", 0 0, L_00000278a8a00e90;  1 drivers
v00000278a8953ad0_0 .net *"_ivl_119", 0 0, L_00000278a8a01c50;  1 drivers
v00000278a8954bb0_0 .net *"_ivl_12", 0 0, L_00000278a89acb50;  1 drivers
v00000278a8954930_0 .net *"_ivl_120", 0 0, L_00000278a89ad800;  1 drivers
v00000278a8954430_0 .net *"_ivl_123", 0 0, L_00000278a8a01070;  1 drivers
v00000278a89549d0_0 .net *"_ivl_125", 0 0, L_00000278a8a01f70;  1 drivers
v00000278a8955330_0 .net *"_ivl_126", 0 0, L_00000278a89add40;  1 drivers
v00000278a89553d0_0 .net *"_ivl_129", 0 0, L_00000278a8a01610;  1 drivers
v00000278a8955510_0 .net *"_ivl_131", 0 0, L_00000278a8a020b0;  1 drivers
v00000278a8954a70_0 .net *"_ivl_132", 0 0, L_00000278a89adaa0;  1 drivers
v00000278a8955150_0 .net *"_ivl_135", 0 0, L_00000278a8a00850;  1 drivers
v00000278a89555b0_0 .net *"_ivl_137", 0 0, L_00000278a89fff90;  1 drivers
v00000278a8954c50_0 .net *"_ivl_138", 0 0, L_00000278a89adf70;  1 drivers
v00000278a8954ed0_0 .net *"_ivl_141", 0 0, L_00000278a8a00530;  1 drivers
v00000278a8955650_0 .net *"_ivl_143", 0 0, L_00000278a8a00fd0;  1 drivers
v00000278a89544d0_0 .net *"_ivl_144", 0 0, L_00000278a89ae130;  1 drivers
v00000278a8955970_0 .net *"_ivl_147", 0 0, L_00000278a8a01ed0;  1 drivers
v00000278a89542f0_0 .net *"_ivl_149", 0 0, L_00000278a8a00350;  1 drivers
v00000278a8955010_0 .net *"_ivl_15", 0 0, L_00000278a8995fd0;  1 drivers
v00000278a89556f0_0 .net *"_ivl_150", 0 0, L_00000278a89acca0;  1 drivers
v00000278a8953cb0_0 .net *"_ivl_153", 0 0, L_00000278a8a016b0;  1 drivers
v00000278a8955790_0 .net *"_ivl_155", 0 0, L_00000278a8a01110;  1 drivers
v00000278a8955ab0_0 .net *"_ivl_156", 0 0, L_00000278a89ade20;  1 drivers
v00000278a8955b50_0 .net *"_ivl_159", 0 0, L_00000278a8a02330;  1 drivers
v00000278a8953a30_0 .net *"_ivl_161", 0 0, L_00000278a8a00b70;  1 drivers
v00000278a8955d30_0 .net *"_ivl_162", 0 0, L_00000278a89adb10;  1 drivers
v00000278a89538f0_0 .net *"_ivl_165", 0 0, L_00000278a8a00710;  1 drivers
v00000278a8953670_0 .net *"_ivl_167", 0 0, L_00000278a8a025b0;  1 drivers
v00000278a8953d50_0 .net *"_ivl_168", 0 0, L_00000278a89addb0;  1 drivers
v00000278a8953710_0 .net *"_ivl_17", 0 0, L_00000278a8996070;  1 drivers
v00000278a89537b0_0 .net *"_ivl_171", 0 0, L_00000278a8a017f0;  1 drivers
v00000278a8953850_0 .net *"_ivl_173", 0 0, L_00000278a8a01930;  1 drivers
v00000278a8953b70_0 .net *"_ivl_174", 0 0, L_00000278a89ade90;  1 drivers
v00000278a8953df0_0 .net *"_ivl_177", 0 0, L_00000278a8a02510;  1 drivers
v00000278a8953e90_0 .net *"_ivl_179", 0 0, L_00000278a8a02650;  1 drivers
v00000278a8953f30_0 .net *"_ivl_18", 0 0, L_00000278a89acd10;  1 drivers
v00000278a8953fd0_0 .net *"_ivl_180", 0 0, L_00000278a89ac7d0;  1 drivers
v00000278a8954070_0 .net *"_ivl_183", 0 0, L_00000278a8a01250;  1 drivers
v00000278a8954110_0 .net *"_ivl_185", 0 0, L_00000278a8a019d0;  1 drivers
v00000278a8956ff0_0 .net *"_ivl_186", 0 0, L_00000278a89adfe0;  1 drivers
v00000278a8956050_0 .net *"_ivl_190", 0 0, L_00000278a8a00d50;  1 drivers
v00000278a8956f50_0 .net *"_ivl_192", 0 0, L_00000278a8a01a70;  1 drivers
v00000278a8957310_0 .net *"_ivl_194", 0 0, L_00000278a8a00f30;  1 drivers
v00000278a8957450_0 .net *"_ivl_196", 0 0, L_00000278a8a00df0;  1 drivers
v00000278a8956410_0 .net *"_ivl_198", 0 0, L_00000278a8a01b10;  1 drivers
v00000278a8957270_0 .net *"_ivl_200", 0 0, L_00000278a8a003f0;  1 drivers
v00000278a89569b0_0 .net *"_ivl_202", 0 0, L_00000278a8a01bb0;  1 drivers
v00000278a8956a50_0 .net *"_ivl_204", 0 0, L_00000278a8a01cf0;  1 drivers
v00000278a8956e10_0 .net *"_ivl_206", 0 0, L_00000278a8a01d90;  1 drivers
v00000278a8956190_0 .net *"_ivl_208", 0 0, L_00000278a8a01e30;  1 drivers
v00000278a8956870_0 .net *"_ivl_21", 0 0, L_00000278a89966b0;  1 drivers
v00000278a8955fb0_0 .net *"_ivl_210", 0 0, L_00000278a8a02150;  1 drivers
v00000278a89562d0_0 .net *"_ivl_212", 0 0, L_00000278a8a023d0;  1 drivers
v00000278a89560f0_0 .net *"_ivl_214", 0 0, L_00000278a8a02290;  1 drivers
v00000278a89565f0_0 .net *"_ivl_216", 0 0, L_00000278a8a00490;  1 drivers
v00000278a8956910_0 .net *"_ivl_218", 0 0, L_00000278a8a021f0;  1 drivers
v00000278a8956d70_0 .net *"_ivl_220", 0 0, L_00000278a8a00a30;  1 drivers
v00000278a89574f0_0 .net *"_ivl_222", 0 0, L_00000278a8a026f0;  1 drivers
v00000278a8956cd0_0 .net *"_ivl_224", 0 0, L_00000278a8a005d0;  1 drivers
v00000278a8956230_0 .net *"_ivl_226", 0 0, L_00000278a8a00030;  1 drivers
v00000278a8956550_0 .net *"_ivl_228", 0 0, L_00000278a8a000d0;  1 drivers
v00000278a8955e70_0 .net *"_ivl_23", 0 0, L_00000278a89962f0;  1 drivers
v00000278a8955f10_0 .net *"_ivl_230", 0 0, L_00000278a8a00170;  1 drivers
v00000278a8956af0_0 .net *"_ivl_232", 0 0, L_00000278a8a00670;  1 drivers
v00000278a8956c30_0 .net *"_ivl_234", 0 0, L_00000278a8a007b0;  1 drivers
v00000278a8956690_0 .net *"_ivl_236", 0 0, L_00000278a8a008f0;  1 drivers
v00000278a8957090_0 .net *"_ivl_238", 0 0, L_00000278a8a00990;  1 drivers
v00000278a8956730_0 .net *"_ivl_24", 0 0, L_00000278a89ad4f0;  1 drivers
v00000278a8956eb0_0 .net *"_ivl_240", 0 0, L_00000278a8a02830;  1 drivers
v00000278a8956b90_0 .net *"_ivl_242", 0 0, L_00000278a8a03690;  1 drivers
v00000278a8957130_0 .net *"_ivl_244", 0 0, L_00000278a8a04090;  1 drivers
v00000278a8956370_0 .net *"_ivl_246", 0 0, L_00000278a8a03c30;  1 drivers
v00000278a89571d0_0 .net *"_ivl_248", 0 0, L_00000278a8a03f50;  1 drivers
v00000278a89573b0_0 .net *"_ivl_250", 0 0, L_00000278a8a02fb0;  1 drivers
v00000278a89564b0_0 .net *"_ivl_252", 0 0, L_00000278a8a04950;  1 drivers
v00000278a89567d0_0 .net *"_ivl_254", 0 0, L_00000278a8a03d70;  1 drivers
v00000278a8875bd0_0 .net *"_ivl_256", 0 0, L_00000278a8a02790;  1 drivers
v00000278a895a9c0_0 .net *"_ivl_27", 0 0, L_00000278a8996390;  1 drivers
v00000278a895a7e0_0 .net *"_ivl_29", 0 0, L_00000278a8996110;  1 drivers
v00000278a895b320_0 .net *"_ivl_3", 0 0, L_00000278a89964d0;  1 drivers
v00000278a895a420_0 .net *"_ivl_30", 0 0, L_00000278a89ad950;  1 drivers
v00000278a895aba0_0 .net *"_ivl_33", 0 0, L_00000278a89961b0;  1 drivers
v00000278a895b3c0_0 .net *"_ivl_35", 0 0, L_00000278a8996250;  1 drivers
v00000278a895a560_0 .net *"_ivl_36", 0 0, L_00000278a89ac760;  1 drivers
v00000278a895a240_0 .net *"_ivl_39", 0 0, L_00000278a8a07d30;  1 drivers
v00000278a895a4c0_0 .net *"_ivl_41", 0 0, L_00000278a8a07970;  1 drivers
v00000278a895a880_0 .net *"_ivl_42", 0 0, L_00000278a89ad9c0;  1 drivers
v00000278a895a740_0 .net *"_ivl_45", 0 0, L_00000278a8a07dd0;  1 drivers
v00000278a895a920_0 .net *"_ivl_47", 0 0, L_00000278a8a078d0;  1 drivers
v00000278a895a600_0 .net *"_ivl_48", 0 0, L_00000278a89ace60;  1 drivers
v00000278a895ac40_0 .net *"_ivl_5", 0 0, L_00000278a8996610;  1 drivers
v00000278a895b140_0 .net *"_ivl_51", 0 0, L_00000278a8a07b50;  1 drivers
v00000278a895b500_0 .net *"_ivl_53", 0 0, L_00000278a8a07830;  1 drivers
v00000278a895a6a0_0 .net *"_ivl_54", 0 0, L_00000278a89ae050;  1 drivers
v00000278a895b1e0_0 .net *"_ivl_57", 0 0, L_00000278a8a07e70;  1 drivers
v00000278a895aa60_0 .net *"_ivl_59", 0 0, L_00000278a8a07790;  1 drivers
v00000278a8959fc0_0 .net *"_ivl_6", 0 0, L_00000278a89ac680;  1 drivers
v00000278a8959e80_0 .net *"_ivl_60", 0 0, L_00000278a89ac8b0;  1 drivers
v00000278a895af60_0 .net *"_ivl_63", 0 0, L_00000278a8a07a10;  1 drivers
v00000278a895ab00_0 .net *"_ivl_65", 0 0, L_00000278a8a07ab0;  1 drivers
v00000278a895ace0_0 .net *"_ivl_66", 0 0, L_00000278a89ad5d0;  1 drivers
v00000278a895ad80_0 .net *"_ivl_69", 0 0, L_00000278a8a07bf0;  1 drivers
v00000278a895b460_0 .net *"_ivl_71", 0 0, L_00000278a8a07c90;  1 drivers
v00000278a895a100_0 .net *"_ivl_72", 0 0, L_00000278a89adbf0;  1 drivers
v00000278a8959f20_0 .net *"_ivl_75", 0 0, L_00000278a8a01890;  1 drivers
v00000278a895ae20_0 .net *"_ivl_77", 0 0, L_00000278a8a01430;  1 drivers
v00000278a895aec0_0 .net *"_ivl_78", 0 0, L_00000278a89ad790;  1 drivers
v00000278a895a2e0_0 .net *"_ivl_81", 0 0, L_00000278a8a01570;  1 drivers
v00000278a895b000_0 .net *"_ivl_83", 0 0, L_00000278a8a01390;  1 drivers
v00000278a895a060_0 .net *"_ivl_84", 0 0, L_00000278a89ad560;  1 drivers
v00000278a895a1a0_0 .net *"_ivl_87", 0 0, L_00000278a8a002b0;  1 drivers
v00000278a895b0a0_0 .net *"_ivl_89", 0 0, L_00000278a8a011b0;  1 drivers
v00000278a895b280_0 .net *"_ivl_9", 0 0, L_00000278a8996430;  1 drivers
v00000278a895a380_0 .net *"_ivl_90", 0 0, L_00000278a89adc60;  1 drivers
v00000278a8959160_0 .net *"_ivl_93", 0 0, L_00000278a8a02470;  1 drivers
v00000278a8957cc0_0 .net *"_ivl_95", 0 0, L_00000278a8a00cb0;  1 drivers
v00000278a8958d00_0 .net *"_ivl_96", 0 0, L_00000278a89ada30;  1 drivers
v00000278a8957a40_0 .net *"_ivl_99", 0 0, L_00000278a8a012f0;  1 drivers
v00000278a8958da0_0 .net "a", 31 0, v00000278a8966940_0;  alias, 1 drivers
v00000278a8959d40_0 .net "b", 31 0, v00000278a89663a0_0;  alias, 1 drivers
v00000278a8957b80_0 .net "out", 0 0, L_00000278a89ac840;  alias, 1 drivers
v00000278a89583a0_0 .net "temp", 31 0, L_00000278a8a02010;  1 drivers
L_00000278a89964d0 .part v00000278a8966940_0, 0, 1;
L_00000278a8996610 .part v00000278a89663a0_0, 0, 1;
L_00000278a8996430 .part v00000278a8966940_0, 1, 1;
L_00000278a8996570 .part v00000278a89663a0_0, 1, 1;
L_00000278a8995fd0 .part v00000278a8966940_0, 2, 1;
L_00000278a8996070 .part v00000278a89663a0_0, 2, 1;
L_00000278a89966b0 .part v00000278a8966940_0, 3, 1;
L_00000278a89962f0 .part v00000278a89663a0_0, 3, 1;
L_00000278a8996390 .part v00000278a8966940_0, 4, 1;
L_00000278a8996110 .part v00000278a89663a0_0, 4, 1;
L_00000278a89961b0 .part v00000278a8966940_0, 5, 1;
L_00000278a8996250 .part v00000278a89663a0_0, 5, 1;
L_00000278a8a07d30 .part v00000278a8966940_0, 6, 1;
L_00000278a8a07970 .part v00000278a89663a0_0, 6, 1;
L_00000278a8a07dd0 .part v00000278a8966940_0, 7, 1;
L_00000278a8a078d0 .part v00000278a89663a0_0, 7, 1;
L_00000278a8a07b50 .part v00000278a8966940_0, 8, 1;
L_00000278a8a07830 .part v00000278a89663a0_0, 8, 1;
L_00000278a8a07e70 .part v00000278a8966940_0, 9, 1;
L_00000278a8a07790 .part v00000278a89663a0_0, 9, 1;
L_00000278a8a07a10 .part v00000278a8966940_0, 10, 1;
L_00000278a8a07ab0 .part v00000278a89663a0_0, 10, 1;
L_00000278a8a07bf0 .part v00000278a8966940_0, 11, 1;
L_00000278a8a07c90 .part v00000278a89663a0_0, 11, 1;
L_00000278a8a01890 .part v00000278a8966940_0, 12, 1;
L_00000278a8a01430 .part v00000278a89663a0_0, 12, 1;
L_00000278a8a01570 .part v00000278a8966940_0, 13, 1;
L_00000278a8a01390 .part v00000278a89663a0_0, 13, 1;
L_00000278a8a002b0 .part v00000278a8966940_0, 14, 1;
L_00000278a8a011b0 .part v00000278a89663a0_0, 14, 1;
L_00000278a8a02470 .part v00000278a8966940_0, 15, 1;
L_00000278a8a00cb0 .part v00000278a89663a0_0, 15, 1;
L_00000278a8a012f0 .part v00000278a8966940_0, 16, 1;
L_00000278a8a00c10 .part v00000278a89663a0_0, 16, 1;
L_00000278a8a014d0 .part v00000278a8966940_0, 17, 1;
L_00000278a8a01750 .part v00000278a89663a0_0, 17, 1;
L_00000278a8a00210 .part v00000278a8966940_0, 18, 1;
L_00000278a8a00ad0 .part v00000278a89663a0_0, 18, 1;
L_00000278a8a00e90 .part v00000278a8966940_0, 19, 1;
L_00000278a8a01c50 .part v00000278a89663a0_0, 19, 1;
L_00000278a8a01070 .part v00000278a8966940_0, 20, 1;
L_00000278a8a01f70 .part v00000278a89663a0_0, 20, 1;
L_00000278a8a01610 .part v00000278a8966940_0, 21, 1;
L_00000278a8a020b0 .part v00000278a89663a0_0, 21, 1;
L_00000278a8a00850 .part v00000278a8966940_0, 22, 1;
L_00000278a89fff90 .part v00000278a89663a0_0, 22, 1;
L_00000278a8a00530 .part v00000278a8966940_0, 23, 1;
L_00000278a8a00fd0 .part v00000278a89663a0_0, 23, 1;
L_00000278a8a01ed0 .part v00000278a8966940_0, 24, 1;
L_00000278a8a00350 .part v00000278a89663a0_0, 24, 1;
L_00000278a8a016b0 .part v00000278a8966940_0, 25, 1;
L_00000278a8a01110 .part v00000278a89663a0_0, 25, 1;
L_00000278a8a02330 .part v00000278a8966940_0, 26, 1;
L_00000278a8a00b70 .part v00000278a89663a0_0, 26, 1;
L_00000278a8a00710 .part v00000278a8966940_0, 27, 1;
L_00000278a8a025b0 .part v00000278a89663a0_0, 27, 1;
L_00000278a8a017f0 .part v00000278a8966940_0, 28, 1;
L_00000278a8a01930 .part v00000278a89663a0_0, 28, 1;
L_00000278a8a02510 .part v00000278a8966940_0, 29, 1;
L_00000278a8a02650 .part v00000278a89663a0_0, 29, 1;
L_00000278a8a01250 .part v00000278a8966940_0, 30, 1;
L_00000278a8a019d0 .part v00000278a89663a0_0, 30, 1;
LS_00000278a8a02010_0_0 .concat8 [ 1 1 1 1], L_00000278a89adb80, L_00000278a89ac680, L_00000278a89acb50, L_00000278a89acd10;
LS_00000278a8a02010_0_4 .concat8 [ 1 1 1 1], L_00000278a89ad4f0, L_00000278a89ad950, L_00000278a89ac760, L_00000278a89ad9c0;
LS_00000278a8a02010_0_8 .concat8 [ 1 1 1 1], L_00000278a89ace60, L_00000278a89ae050, L_00000278a89ac8b0, L_00000278a89ad5d0;
LS_00000278a8a02010_0_12 .concat8 [ 1 1 1 1], L_00000278a89adbf0, L_00000278a89ad790, L_00000278a89ad560, L_00000278a89adc60;
LS_00000278a8a02010_0_16 .concat8 [ 1 1 1 1], L_00000278a89ada30, L_00000278a89ac920, L_00000278a89ad6b0, L_00000278a89acd80;
LS_00000278a8a02010_0_20 .concat8 [ 1 1 1 1], L_00000278a89ad800, L_00000278a89add40, L_00000278a89adaa0, L_00000278a89adf70;
LS_00000278a8a02010_0_24 .concat8 [ 1 1 1 1], L_00000278a89ae130, L_00000278a89acca0, L_00000278a89ade20, L_00000278a89adb10;
LS_00000278a8a02010_0_28 .concat8 [ 1 1 1 1], L_00000278a89addb0, L_00000278a89ade90, L_00000278a89ac7d0, L_00000278a89adfe0;
LS_00000278a8a02010_1_0 .concat8 [ 4 4 4 4], LS_00000278a8a02010_0_0, LS_00000278a8a02010_0_4, LS_00000278a8a02010_0_8, LS_00000278a8a02010_0_12;
LS_00000278a8a02010_1_4 .concat8 [ 4 4 4 4], LS_00000278a8a02010_0_16, LS_00000278a8a02010_0_20, LS_00000278a8a02010_0_24, LS_00000278a8a02010_0_28;
L_00000278a8a02010 .concat8 [ 16 16 0 0], LS_00000278a8a02010_1_0, LS_00000278a8a02010_1_4;
L_00000278a8a00d50 .part v00000278a8966940_0, 31, 1;
L_00000278a8a01a70 .part v00000278a89663a0_0, 31, 1;
L_00000278a8a00f30 .part L_00000278a8a02010, 0, 1;
L_00000278a8a00df0 .part L_00000278a8a02010, 1, 1;
L_00000278a8a01b10 .part L_00000278a8a02010, 2, 1;
L_00000278a8a003f0 .part L_00000278a8a02010, 3, 1;
L_00000278a8a01bb0 .part L_00000278a8a02010, 4, 1;
L_00000278a8a01cf0 .part L_00000278a8a02010, 5, 1;
L_00000278a8a01d90 .part L_00000278a8a02010, 6, 1;
L_00000278a8a01e30 .part L_00000278a8a02010, 7, 1;
L_00000278a8a02150 .part L_00000278a8a02010, 8, 1;
L_00000278a8a023d0 .part L_00000278a8a02010, 9, 1;
L_00000278a8a02290 .part L_00000278a8a02010, 10, 1;
L_00000278a8a00490 .part L_00000278a8a02010, 11, 1;
L_00000278a8a021f0 .part L_00000278a8a02010, 12, 1;
L_00000278a8a00a30 .part L_00000278a8a02010, 13, 1;
L_00000278a8a026f0 .part L_00000278a8a02010, 14, 1;
L_00000278a8a005d0 .part L_00000278a8a02010, 15, 1;
L_00000278a8a00030 .part L_00000278a8a02010, 16, 1;
L_00000278a8a000d0 .part L_00000278a8a02010, 17, 1;
L_00000278a8a00170 .part L_00000278a8a02010, 18, 1;
L_00000278a8a00670 .part L_00000278a8a02010, 19, 1;
L_00000278a8a007b0 .part L_00000278a8a02010, 20, 1;
L_00000278a8a008f0 .part L_00000278a8a02010, 21, 1;
L_00000278a8a00990 .part L_00000278a8a02010, 22, 1;
L_00000278a8a02830 .part L_00000278a8a02010, 23, 1;
L_00000278a8a03690 .part L_00000278a8a02010, 24, 1;
L_00000278a8a04090 .part L_00000278a8a02010, 25, 1;
L_00000278a8a03c30 .part L_00000278a8a02010, 26, 1;
L_00000278a8a03f50 .part L_00000278a8a02010, 27, 1;
L_00000278a8a02fb0 .part L_00000278a8a02010, 28, 1;
L_00000278a8a04950 .part L_00000278a8a02010, 29, 1;
L_00000278a8a03d70 .part L_00000278a8a02010, 30, 1;
L_00000278a8a02790 .part L_00000278a8a02010, 31, 1;
S_00000278a895be40 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000278a86329c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000278a88db680 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000278a89ae1a0 .functor NOT 1, L_00000278a8993d70, C4<0>, C4<0>, C4<0>;
v00000278a8958e40_0 .net "A", 31 0, v00000278a8966940_0;  alias, 1 drivers
v00000278a8959980_0 .net "ALUOP", 3 0, v00000278a8959a20_0;  alias, 1 drivers
v00000278a8958f80_0 .net "B", 31 0, v00000278a89663a0_0;  alias, 1 drivers
v00000278a8959de0_0 .var "CF", 0 0;
v00000278a8957d60_0 .net "ZF", 0 0, L_00000278a89ae1a0;  alias, 1 drivers
v00000278a8957860_0 .net *"_ivl_1", 0 0, L_00000278a8993d70;  1 drivers
v00000278a8957e00_0 .var "res", 31 0;
E_00000278a88db400 .event anyedge, v00000278a8959980_0, v00000278a8958da0_0, v00000278a8959d40_0, v00000278a8959de0_0;
L_00000278a8993d70 .reduce/or v00000278a8957e00_0;
S_00000278a8689cf0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000278a86329c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000278a890e3b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a890e3e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a890e420 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a890e458 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a890e490 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a890e4c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a890e500 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a890e538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a890e570 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a890e5a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a890e5e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a890e618 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a890e650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a890e688 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a890e6c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a890e6f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a890e730 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a890e768 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a890e7a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a890e7d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a890e810 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a890e848 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a890e880 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a890e8b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a890e8f0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000278a8959a20_0 .var "ALU_OP", 3 0;
v00000278a89579a0_0 .net "opcode", 11 0, v00000278a8966800_0;  alias, 1 drivers
E_00000278a88dac80 .event anyedge, v00000278a8860230_0;
S_00000278a890e930 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000278a8963a60_0 .net "EX1_forward_to_B", 31 0, v00000278a8963740_0;  alias, 1 drivers
v00000278a8964000_0 .net "EX_PFC", 31 0, v00000278a8965220_0;  alias, 1 drivers
v00000278a8963ce0_0 .net "EX_PFC_to_IF", 31 0, L_00000278a8993cd0;  alias, 1 drivers
v00000278a8964d20_0 .net "alu_selA", 1 0, L_00000278a898f3b0;  alias, 1 drivers
v00000278a8964f00_0 .net "alu_selB", 1 0, L_00000278a89919d0;  alias, 1 drivers
v00000278a8964be0_0 .net "ex_haz", 31 0, v00000278a89547f0_0;  alias, 1 drivers
v00000278a8964fa0_0 .net "id_haz", 31 0, L_00000278a8993eb0;  alias, 1 drivers
v00000278a8964780_0 .net "is_jr", 0 0, v00000278a8964280_0;  alias, 1 drivers
v00000278a8963600_0 .net "mem_haz", 31 0, L_00000278a8a18410;  alias, 1 drivers
v00000278a8963240_0 .net "oper1", 31 0, L_00000278a8998440;  alias, 1 drivers
v00000278a8964960_0 .net "oper2", 31 0, L_00000278a89acf40;  alias, 1 drivers
v00000278a8965180_0 .net "pc", 31 0, v00000278a8965040_0;  alias, 1 drivers
v00000278a89636a0_0 .net "rs1", 31 0, v00000278a89648c0_0;  alias, 1 drivers
v00000278a89631a0_0 .net "rs2_in", 31 0, v00000278a8964dc0_0;  alias, 1 drivers
v00000278a89640a0_0 .net "rs2_out", 31 0, L_00000278a89ad3a0;  alias, 1 drivers
v00000278a8964820_0 .net "store_rs2_forward", 1 0, L_00000278a8992830;  alias, 1 drivers
L_00000278a8993cd0 .functor MUXZ 32, v00000278a8965220_0, L_00000278a8998440, v00000278a8964280_0, C4<>;
S_00000278a86d0200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000278a890e930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000278a88daec0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000278a8997250 .functor NOT 1, L_00000278a8994e50, C4<0>, C4<0>, C4<0>;
L_00000278a89978e0 .functor NOT 1, L_00000278a8995b70, C4<0>, C4<0>, C4<0>;
L_00000278a89972c0 .functor NOT 1, L_00000278a8995a30, C4<0>, C4<0>, C4<0>;
L_00000278a89973a0 .functor NOT 1, L_00000278a8993e10, C4<0>, C4<0>, C4<0>;
L_00000278a8997410 .functor AND 32, L_00000278a89971e0, v00000278a89648c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a8997560 .functor AND 32, L_00000278a8997790, L_00000278a8a18410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89975d0 .functor OR 32, L_00000278a8997410, L_00000278a8997560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a8997800 .functor AND 32, L_00000278a8997fe0, v00000278a89547f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a8998600 .functor OR 32, L_00000278a89975d0, L_00000278a8997800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a8998520 .functor AND 32, L_00000278a8997480, L_00000278a8993eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a8998440 .functor OR 32, L_00000278a8998600, L_00000278a8998520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278a89598e0_0 .net *"_ivl_1", 0 0, L_00000278a8994e50;  1 drivers
v00000278a8959ac0_0 .net *"_ivl_13", 0 0, L_00000278a8995a30;  1 drivers
v00000278a8959b60_0 .net *"_ivl_14", 0 0, L_00000278a89972c0;  1 drivers
v00000278a8959c00_0 .net *"_ivl_19", 0 0, L_00000278a8993c30;  1 drivers
v00000278a8957900_0 .net *"_ivl_2", 0 0, L_00000278a8997250;  1 drivers
v00000278a895de00_0 .net *"_ivl_23", 0 0, L_00000278a8995c10;  1 drivers
v00000278a895da40_0 .net *"_ivl_27", 0 0, L_00000278a8993e10;  1 drivers
v00000278a895e620_0 .net *"_ivl_28", 0 0, L_00000278a89973a0;  1 drivers
v00000278a895f660_0 .net *"_ivl_33", 0 0, L_00000278a89950d0;  1 drivers
v00000278a895d360_0 .net *"_ivl_37", 0 0, L_00000278a8994db0;  1 drivers
v00000278a895d860_0 .net *"_ivl_40", 31 0, L_00000278a8997410;  1 drivers
v00000278a895d220_0 .net *"_ivl_42", 31 0, L_00000278a8997560;  1 drivers
v00000278a895dd60_0 .net *"_ivl_44", 31 0, L_00000278a89975d0;  1 drivers
v00000278a895e300_0 .net *"_ivl_46", 31 0, L_00000278a8997800;  1 drivers
v00000278a895ea80_0 .net *"_ivl_48", 31 0, L_00000278a8998600;  1 drivers
v00000278a895f7a0_0 .net *"_ivl_50", 31 0, L_00000278a8998520;  1 drivers
v00000278a895e940_0 .net *"_ivl_7", 0 0, L_00000278a8995b70;  1 drivers
v00000278a895e580_0 .net *"_ivl_8", 0 0, L_00000278a89978e0;  1 drivers
v00000278a895dea0_0 .net "ina", 31 0, v00000278a89648c0_0;  alias, 1 drivers
v00000278a895d180_0 .net "inb", 31 0, L_00000278a8a18410;  alias, 1 drivers
v00000278a895df40_0 .net "inc", 31 0, v00000278a89547f0_0;  alias, 1 drivers
v00000278a895ec60_0 .net "ind", 31 0, L_00000278a8993eb0;  alias, 1 drivers
v00000278a895dfe0_0 .net "out", 31 0, L_00000278a8998440;  alias, 1 drivers
v00000278a895dcc0_0 .net "s0", 31 0, L_00000278a89971e0;  1 drivers
v00000278a895d4a0_0 .net "s1", 31 0, L_00000278a8997790;  1 drivers
v00000278a895e800_0 .net "s2", 31 0, L_00000278a8997fe0;  1 drivers
v00000278a895e3a0_0 .net "s3", 31 0, L_00000278a8997480;  1 drivers
v00000278a895e9e0_0 .net "sel", 1 0, L_00000278a898f3b0;  alias, 1 drivers
L_00000278a8994e50 .part L_00000278a898f3b0, 1, 1;
LS_00000278a8993ff0_0_0 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_0_4 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_0_8 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_0_12 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_0_16 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_0_20 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_0_24 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_0_28 .concat [ 1 1 1 1], L_00000278a8997250, L_00000278a8997250, L_00000278a8997250, L_00000278a8997250;
LS_00000278a8993ff0_1_0 .concat [ 4 4 4 4], LS_00000278a8993ff0_0_0, LS_00000278a8993ff0_0_4, LS_00000278a8993ff0_0_8, LS_00000278a8993ff0_0_12;
LS_00000278a8993ff0_1_4 .concat [ 4 4 4 4], LS_00000278a8993ff0_0_16, LS_00000278a8993ff0_0_20, LS_00000278a8993ff0_0_24, LS_00000278a8993ff0_0_28;
L_00000278a8993ff0 .concat [ 16 16 0 0], LS_00000278a8993ff0_1_0, LS_00000278a8993ff0_1_4;
L_00000278a8995b70 .part L_00000278a898f3b0, 0, 1;
LS_00000278a8994590_0_0 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_0_4 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_0_8 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_0_12 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_0_16 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_0_20 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_0_24 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_0_28 .concat [ 1 1 1 1], L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0, L_00000278a89978e0;
LS_00000278a8994590_1_0 .concat [ 4 4 4 4], LS_00000278a8994590_0_0, LS_00000278a8994590_0_4, LS_00000278a8994590_0_8, LS_00000278a8994590_0_12;
LS_00000278a8994590_1_4 .concat [ 4 4 4 4], LS_00000278a8994590_0_16, LS_00000278a8994590_0_20, LS_00000278a8994590_0_24, LS_00000278a8994590_0_28;
L_00000278a8994590 .concat [ 16 16 0 0], LS_00000278a8994590_1_0, LS_00000278a8994590_1_4;
L_00000278a8995a30 .part L_00000278a898f3b0, 1, 1;
LS_00000278a8994770_0_0 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_0_4 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_0_8 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_0_12 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_0_16 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_0_20 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_0_24 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_0_28 .concat [ 1 1 1 1], L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0, L_00000278a89972c0;
LS_00000278a8994770_1_0 .concat [ 4 4 4 4], LS_00000278a8994770_0_0, LS_00000278a8994770_0_4, LS_00000278a8994770_0_8, LS_00000278a8994770_0_12;
LS_00000278a8994770_1_4 .concat [ 4 4 4 4], LS_00000278a8994770_0_16, LS_00000278a8994770_0_20, LS_00000278a8994770_0_24, LS_00000278a8994770_0_28;
L_00000278a8994770 .concat [ 16 16 0 0], LS_00000278a8994770_1_0, LS_00000278a8994770_1_4;
L_00000278a8993c30 .part L_00000278a898f3b0, 0, 1;
LS_00000278a8995670_0_0 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_0_4 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_0_8 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_0_12 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_0_16 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_0_20 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_0_24 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_0_28 .concat [ 1 1 1 1], L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30, L_00000278a8993c30;
LS_00000278a8995670_1_0 .concat [ 4 4 4 4], LS_00000278a8995670_0_0, LS_00000278a8995670_0_4, LS_00000278a8995670_0_8, LS_00000278a8995670_0_12;
LS_00000278a8995670_1_4 .concat [ 4 4 4 4], LS_00000278a8995670_0_16, LS_00000278a8995670_0_20, LS_00000278a8995670_0_24, LS_00000278a8995670_0_28;
L_00000278a8995670 .concat [ 16 16 0 0], LS_00000278a8995670_1_0, LS_00000278a8995670_1_4;
L_00000278a8995c10 .part L_00000278a898f3b0, 1, 1;
LS_00000278a8994130_0_0 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_0_4 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_0_8 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_0_12 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_0_16 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_0_20 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_0_24 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_0_28 .concat [ 1 1 1 1], L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10, L_00000278a8995c10;
LS_00000278a8994130_1_0 .concat [ 4 4 4 4], LS_00000278a8994130_0_0, LS_00000278a8994130_0_4, LS_00000278a8994130_0_8, LS_00000278a8994130_0_12;
LS_00000278a8994130_1_4 .concat [ 4 4 4 4], LS_00000278a8994130_0_16, LS_00000278a8994130_0_20, LS_00000278a8994130_0_24, LS_00000278a8994130_0_28;
L_00000278a8994130 .concat [ 16 16 0 0], LS_00000278a8994130_1_0, LS_00000278a8994130_1_4;
L_00000278a8993e10 .part L_00000278a898f3b0, 0, 1;
LS_00000278a8995cb0_0_0 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_0_4 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_0_8 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_0_12 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_0_16 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_0_20 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_0_24 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_0_28 .concat [ 1 1 1 1], L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0, L_00000278a89973a0;
LS_00000278a8995cb0_1_0 .concat [ 4 4 4 4], LS_00000278a8995cb0_0_0, LS_00000278a8995cb0_0_4, LS_00000278a8995cb0_0_8, LS_00000278a8995cb0_0_12;
LS_00000278a8995cb0_1_4 .concat [ 4 4 4 4], LS_00000278a8995cb0_0_16, LS_00000278a8995cb0_0_20, LS_00000278a8995cb0_0_24, LS_00000278a8995cb0_0_28;
L_00000278a8995cb0 .concat [ 16 16 0 0], LS_00000278a8995cb0_1_0, LS_00000278a8995cb0_1_4;
L_00000278a89950d0 .part L_00000278a898f3b0, 1, 1;
LS_00000278a8994310_0_0 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_0_4 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_0_8 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_0_12 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_0_16 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_0_20 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_0_24 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_0_28 .concat [ 1 1 1 1], L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0, L_00000278a89950d0;
LS_00000278a8994310_1_0 .concat [ 4 4 4 4], LS_00000278a8994310_0_0, LS_00000278a8994310_0_4, LS_00000278a8994310_0_8, LS_00000278a8994310_0_12;
LS_00000278a8994310_1_4 .concat [ 4 4 4 4], LS_00000278a8994310_0_16, LS_00000278a8994310_0_20, LS_00000278a8994310_0_24, LS_00000278a8994310_0_28;
L_00000278a8994310 .concat [ 16 16 0 0], LS_00000278a8994310_1_0, LS_00000278a8994310_1_4;
L_00000278a8994db0 .part L_00000278a898f3b0, 0, 1;
LS_00000278a89937d0_0_0 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_0_4 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_0_8 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_0_12 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_0_16 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_0_20 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_0_24 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_0_28 .concat [ 1 1 1 1], L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0, L_00000278a8994db0;
LS_00000278a89937d0_1_0 .concat [ 4 4 4 4], LS_00000278a89937d0_0_0, LS_00000278a89937d0_0_4, LS_00000278a89937d0_0_8, LS_00000278a89937d0_0_12;
LS_00000278a89937d0_1_4 .concat [ 4 4 4 4], LS_00000278a89937d0_0_16, LS_00000278a89937d0_0_20, LS_00000278a89937d0_0_24, LS_00000278a89937d0_0_28;
L_00000278a89937d0 .concat [ 16 16 0 0], LS_00000278a89937d0_1_0, LS_00000278a89937d0_1_4;
S_00000278a86d0390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000278a86d0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a89971e0 .functor AND 32, L_00000278a8993ff0, L_00000278a8994590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a89589e0_0 .net "in1", 31 0, L_00000278a8993ff0;  1 drivers
v00000278a8958a80_0 .net "in2", 31 0, L_00000278a8994590;  1 drivers
v00000278a8958b20_0 .net "out", 31 0, L_00000278a89971e0;  alias, 1 drivers
S_00000278a86cd960 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000278a86d0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a8997790 .functor AND 32, L_00000278a8994770, L_00000278a8995670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a8958bc0_0 .net "in1", 31 0, L_00000278a8994770;  1 drivers
v00000278a89592a0_0 .net "in2", 31 0, L_00000278a8995670;  1 drivers
v00000278a89590c0_0 .net "out", 31 0, L_00000278a8997790;  alias, 1 drivers
S_00000278a86cdaf0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000278a86d0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a8997fe0 .functor AND 32, L_00000278a8994130, L_00000278a8995cb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a8959520_0 .net "in1", 31 0, L_00000278a8994130;  1 drivers
v00000278a89595c0_0 .net "in2", 31 0, L_00000278a8995cb0;  1 drivers
v00000278a8957720_0 .net "out", 31 0, L_00000278a8997fe0;  alias, 1 drivers
S_00000278a895c1b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000278a86d0200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a8997480 .functor AND 32, L_00000278a8994310, L_00000278a89937d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a8959660_0 .net "in1", 31 0, L_00000278a8994310;  1 drivers
v00000278a8959700_0 .net "in2", 31 0, L_00000278a89937d0;  1 drivers
v00000278a89597a0_0 .net "out", 31 0, L_00000278a8997480;  alias, 1 drivers
S_00000278a895c340 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000278a890e930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000278a88db5c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000278a89984b0 .functor NOT 1, L_00000278a89953f0, C4<0>, C4<0>, C4<0>;
L_00000278a89983d0 .functor NOT 1, L_00000278a8993a50, C4<0>, C4<0>, C4<0>;
L_00000278a8998590 .functor NOT 1, L_00000278a8994450, C4<0>, C4<0>, C4<0>;
L_00000278a89ad870 .functor NOT 1, L_00000278a8995e90, C4<0>, C4<0>, C4<0>;
L_00000278a89aced0 .functor AND 32, L_00000278a8998670, v00000278a8963740_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89ad640 .functor AND 32, L_00000278a89986e0, L_00000278a8a18410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89adf00 .functor OR 32, L_00000278a89aced0, L_00000278a89ad640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a89acdf0 .functor AND 32, L_00000278a88d2250, v00000278a89547f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89acae0 .functor OR 32, L_00000278a89adf00, L_00000278a89acdf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a89ad020 .functor AND 32, L_00000278a89acfb0, L_00000278a8993eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89acf40 .functor OR 32, L_00000278a89acae0, L_00000278a89ad020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278a895e1c0_0 .net *"_ivl_1", 0 0, L_00000278a89953f0;  1 drivers
v00000278a895e260_0 .net *"_ivl_13", 0 0, L_00000278a8994450;  1 drivers
v00000278a895e440_0 .net *"_ivl_14", 0 0, L_00000278a8998590;  1 drivers
v00000278a895e4e0_0 .net *"_ivl_19", 0 0, L_00000278a89952b0;  1 drivers
v00000278a895ebc0_0 .net *"_ivl_2", 0 0, L_00000278a89984b0;  1 drivers
v00000278a895f160_0 .net *"_ivl_23", 0 0, L_00000278a89957b0;  1 drivers
v00000278a895d040_0 .net *"_ivl_27", 0 0, L_00000278a8995e90;  1 drivers
v00000278a895e8a0_0 .net *"_ivl_28", 0 0, L_00000278a89ad870;  1 drivers
v00000278a895f2a0_0 .net *"_ivl_33", 0 0, L_00000278a8994270;  1 drivers
v00000278a895eda0_0 .net *"_ivl_37", 0 0, L_00000278a8993870;  1 drivers
v00000278a895dae0_0 .net *"_ivl_40", 31 0, L_00000278a89aced0;  1 drivers
v00000278a895eee0_0 .net *"_ivl_42", 31 0, L_00000278a89ad640;  1 drivers
v00000278a895ef80_0 .net *"_ivl_44", 31 0, L_00000278a89adf00;  1 drivers
v00000278a895d5e0_0 .net *"_ivl_46", 31 0, L_00000278a89acdf0;  1 drivers
v00000278a895db80_0 .net *"_ivl_48", 31 0, L_00000278a89acae0;  1 drivers
v00000278a895d2c0_0 .net *"_ivl_50", 31 0, L_00000278a89ad020;  1 drivers
v00000278a895f020_0 .net *"_ivl_7", 0 0, L_00000278a8993a50;  1 drivers
v00000278a895f340_0 .net *"_ivl_8", 0 0, L_00000278a89983d0;  1 drivers
v00000278a895f0c0_0 .net "ina", 31 0, v00000278a8963740_0;  alias, 1 drivers
v00000278a895f200_0 .net "inb", 31 0, L_00000278a8a18410;  alias, 1 drivers
v00000278a895d400_0 .net "inc", 31 0, v00000278a89547f0_0;  alias, 1 drivers
v00000278a895f3e0_0 .net "ind", 31 0, L_00000278a8993eb0;  alias, 1 drivers
v00000278a895f480_0 .net "out", 31 0, L_00000278a89acf40;  alias, 1 drivers
v00000278a895d540_0 .net "s0", 31 0, L_00000278a8998670;  1 drivers
v00000278a895d680_0 .net "s1", 31 0, L_00000278a89986e0;  1 drivers
v00000278a895f520_0 .net "s2", 31 0, L_00000278a88d2250;  1 drivers
v00000278a895d7c0_0 .net "s3", 31 0, L_00000278a89acfb0;  1 drivers
v00000278a895f700_0 .net "sel", 1 0, L_00000278a89919d0;  alias, 1 drivers
L_00000278a89953f0 .part L_00000278a89919d0, 1, 1;
LS_00000278a8994090_0_0 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_0_4 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_0_8 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_0_12 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_0_16 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_0_20 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_0_24 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_0_28 .concat [ 1 1 1 1], L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0, L_00000278a89984b0;
LS_00000278a8994090_1_0 .concat [ 4 4 4 4], LS_00000278a8994090_0_0, LS_00000278a8994090_0_4, LS_00000278a8994090_0_8, LS_00000278a8994090_0_12;
LS_00000278a8994090_1_4 .concat [ 4 4 4 4], LS_00000278a8994090_0_16, LS_00000278a8994090_0_20, LS_00000278a8994090_0_24, LS_00000278a8994090_0_28;
L_00000278a8994090 .concat [ 16 16 0 0], LS_00000278a8994090_1_0, LS_00000278a8994090_1_4;
L_00000278a8993a50 .part L_00000278a89919d0, 0, 1;
LS_00000278a8993af0_0_0 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_0_4 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_0_8 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_0_12 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_0_16 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_0_20 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_0_24 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_0_28 .concat [ 1 1 1 1], L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0, L_00000278a89983d0;
LS_00000278a8993af0_1_0 .concat [ 4 4 4 4], LS_00000278a8993af0_0_0, LS_00000278a8993af0_0_4, LS_00000278a8993af0_0_8, LS_00000278a8993af0_0_12;
LS_00000278a8993af0_1_4 .concat [ 4 4 4 4], LS_00000278a8993af0_0_16, LS_00000278a8993af0_0_20, LS_00000278a8993af0_0_24, LS_00000278a8993af0_0_28;
L_00000278a8993af0 .concat [ 16 16 0 0], LS_00000278a8993af0_1_0, LS_00000278a8993af0_1_4;
L_00000278a8994450 .part L_00000278a89919d0, 1, 1;
LS_00000278a8995d50_0_0 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_0_4 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_0_8 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_0_12 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_0_16 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_0_20 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_0_24 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_0_28 .concat [ 1 1 1 1], L_00000278a8998590, L_00000278a8998590, L_00000278a8998590, L_00000278a8998590;
LS_00000278a8995d50_1_0 .concat [ 4 4 4 4], LS_00000278a8995d50_0_0, LS_00000278a8995d50_0_4, LS_00000278a8995d50_0_8, LS_00000278a8995d50_0_12;
LS_00000278a8995d50_1_4 .concat [ 4 4 4 4], LS_00000278a8995d50_0_16, LS_00000278a8995d50_0_20, LS_00000278a8995d50_0_24, LS_00000278a8995d50_0_28;
L_00000278a8995d50 .concat [ 16 16 0 0], LS_00000278a8995d50_1_0, LS_00000278a8995d50_1_4;
L_00000278a89952b0 .part L_00000278a89919d0, 0, 1;
LS_00000278a8994630_0_0 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_0_4 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_0_8 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_0_12 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_0_16 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_0_20 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_0_24 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_0_28 .concat [ 1 1 1 1], L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0, L_00000278a89952b0;
LS_00000278a8994630_1_0 .concat [ 4 4 4 4], LS_00000278a8994630_0_0, LS_00000278a8994630_0_4, LS_00000278a8994630_0_8, LS_00000278a8994630_0_12;
LS_00000278a8994630_1_4 .concat [ 4 4 4 4], LS_00000278a8994630_0_16, LS_00000278a8994630_0_20, LS_00000278a8994630_0_24, LS_00000278a8994630_0_28;
L_00000278a8994630 .concat [ 16 16 0 0], LS_00000278a8994630_1_0, LS_00000278a8994630_1_4;
L_00000278a89957b0 .part L_00000278a89919d0, 1, 1;
LS_00000278a8995df0_0_0 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_0_4 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_0_8 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_0_12 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_0_16 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_0_20 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_0_24 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_0_28 .concat [ 1 1 1 1], L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0, L_00000278a89957b0;
LS_00000278a8995df0_1_0 .concat [ 4 4 4 4], LS_00000278a8995df0_0_0, LS_00000278a8995df0_0_4, LS_00000278a8995df0_0_8, LS_00000278a8995df0_0_12;
LS_00000278a8995df0_1_4 .concat [ 4 4 4 4], LS_00000278a8995df0_0_16, LS_00000278a8995df0_0_20, LS_00000278a8995df0_0_24, LS_00000278a8995df0_0_28;
L_00000278a8995df0 .concat [ 16 16 0 0], LS_00000278a8995df0_1_0, LS_00000278a8995df0_1_4;
L_00000278a8995e90 .part L_00000278a89919d0, 0, 1;
LS_00000278a89941d0_0_0 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_0_4 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_0_8 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_0_12 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_0_16 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_0_20 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_0_24 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_0_28 .concat [ 1 1 1 1], L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870, L_00000278a89ad870;
LS_00000278a89941d0_1_0 .concat [ 4 4 4 4], LS_00000278a89941d0_0_0, LS_00000278a89941d0_0_4, LS_00000278a89941d0_0_8, LS_00000278a89941d0_0_12;
LS_00000278a89941d0_1_4 .concat [ 4 4 4 4], LS_00000278a89941d0_0_16, LS_00000278a89941d0_0_20, LS_00000278a89941d0_0_24, LS_00000278a89941d0_0_28;
L_00000278a89941d0 .concat [ 16 16 0 0], LS_00000278a89941d0_1_0, LS_00000278a89941d0_1_4;
L_00000278a8994270 .part L_00000278a89919d0, 1, 1;
LS_00000278a89948b0_0_0 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_0_4 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_0_8 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_0_12 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_0_16 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_0_20 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_0_24 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_0_28 .concat [ 1 1 1 1], L_00000278a8994270, L_00000278a8994270, L_00000278a8994270, L_00000278a8994270;
LS_00000278a89948b0_1_0 .concat [ 4 4 4 4], LS_00000278a89948b0_0_0, LS_00000278a89948b0_0_4, LS_00000278a89948b0_0_8, LS_00000278a89948b0_0_12;
LS_00000278a89948b0_1_4 .concat [ 4 4 4 4], LS_00000278a89948b0_0_16, LS_00000278a89948b0_0_20, LS_00000278a89948b0_0_24, LS_00000278a89948b0_0_28;
L_00000278a89948b0 .concat [ 16 16 0 0], LS_00000278a89948b0_1_0, LS_00000278a89948b0_1_4;
L_00000278a8993870 .part L_00000278a89919d0, 0, 1;
LS_00000278a8995490_0_0 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_0_4 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_0_8 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_0_12 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_0_16 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_0_20 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_0_24 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_0_28 .concat [ 1 1 1 1], L_00000278a8993870, L_00000278a8993870, L_00000278a8993870, L_00000278a8993870;
LS_00000278a8995490_1_0 .concat [ 4 4 4 4], LS_00000278a8995490_0_0, LS_00000278a8995490_0_4, LS_00000278a8995490_0_8, LS_00000278a8995490_0_12;
LS_00000278a8995490_1_4 .concat [ 4 4 4 4], LS_00000278a8995490_0_16, LS_00000278a8995490_0_20, LS_00000278a8995490_0_24, LS_00000278a8995490_0_28;
L_00000278a8995490 .concat [ 16 16 0 0], LS_00000278a8995490_1_0, LS_00000278a8995490_1_4;
S_00000278a895c7f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000278a895c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a8998670 .functor AND 32, L_00000278a8994090, L_00000278a8993af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a895e080_0 .net "in1", 31 0, L_00000278a8994090;  1 drivers
v00000278a895e120_0 .net "in2", 31 0, L_00000278a8993af0;  1 drivers
v00000278a895eb20_0 .net "out", 31 0, L_00000278a8998670;  alias, 1 drivers
S_00000278a895c980 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000278a895c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a89986e0 .functor AND 32, L_00000278a8995d50, L_00000278a8994630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a895d900_0 .net "in1", 31 0, L_00000278a8995d50;  1 drivers
v00000278a895e6c0_0 .net "in2", 31 0, L_00000278a8994630;  1 drivers
v00000278a895e760_0 .net "out", 31 0, L_00000278a89986e0;  alias, 1 drivers
S_00000278a895cca0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000278a895c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a88d2250 .functor AND 32, L_00000278a8995df0, L_00000278a89941d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a895dc20_0 .net "in1", 31 0, L_00000278a8995df0;  1 drivers
v00000278a895d0e0_0 .net "in2", 31 0, L_00000278a89941d0;  1 drivers
v00000278a895ed00_0 .net "out", 31 0, L_00000278a88d2250;  alias, 1 drivers
S_00000278a895c660 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000278a895c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a89acfb0 .functor AND 32, L_00000278a89948b0, L_00000278a8995490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a895d9a0_0 .net "in1", 31 0, L_00000278a89948b0;  1 drivers
v00000278a895ee40_0 .net "in2", 31 0, L_00000278a8995490;  1 drivers
v00000278a895f5c0_0 .net "out", 31 0, L_00000278a89acfb0;  alias, 1 drivers
S_00000278a895c4d0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000278a890e930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000278a88db4c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000278a89ae0c0 .functor NOT 1, L_00000278a8994d10, C4<0>, C4<0>, C4<0>;
L_00000278a89ad330 .functor NOT 1, L_00000278a89949f0, C4<0>, C4<0>, C4<0>;
L_00000278a89ad1e0 .functor NOT 1, L_00000278a8994b30, C4<0>, C4<0>, C4<0>;
L_00000278a89ad090 .functor NOT 1, L_00000278a8993b90, C4<0>, C4<0>, C4<0>;
L_00000278a89ad2c0 .functor AND 32, L_00000278a89ac6f0, v00000278a8964dc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89ad8e0 .functor AND 32, L_00000278a89ad170, L_00000278a8a18410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89ae210 .functor OR 32, L_00000278a89ad2c0, L_00000278a89ad8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a89adcd0 .functor AND 32, L_00000278a89ad100, v00000278a89547f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89ad410 .functor OR 32, L_00000278a89ae210, L_00000278a89adcd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a89ad720 .functor AND 32, L_00000278a89ad250, L_00000278a8993eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89ad3a0 .functor OR 32, L_00000278a89ad410, L_00000278a89ad720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278a895f840_0 .net *"_ivl_1", 0 0, L_00000278a8994d10;  1 drivers
v00000278a89604c0_0 .net *"_ivl_13", 0 0, L_00000278a8994b30;  1 drivers
v00000278a895fac0_0 .net *"_ivl_14", 0 0, L_00000278a89ad1e0;  1 drivers
v00000278a8960060_0 .net *"_ivl_19", 0 0, L_00000278a8995170;  1 drivers
v00000278a8960d80_0 .net *"_ivl_2", 0 0, L_00000278a89ae0c0;  1 drivers
v00000278a895fa20_0 .net *"_ivl_23", 0 0, L_00000278a8995030;  1 drivers
v00000278a895f980_0 .net *"_ivl_27", 0 0, L_00000278a8993b90;  1 drivers
v00000278a8960600_0 .net *"_ivl_28", 0 0, L_00000278a89ad090;  1 drivers
v00000278a8960740_0 .net *"_ivl_33", 0 0, L_00000278a8995210;  1 drivers
v00000278a89609c0_0 .net *"_ivl_37", 0 0, L_00000278a8995850;  1 drivers
v00000278a8960e20_0 .net *"_ivl_40", 31 0, L_00000278a89ad2c0;  1 drivers
v00000278a8960ec0_0 .net *"_ivl_42", 31 0, L_00000278a89ad8e0;  1 drivers
v00000278a8960100_0 .net *"_ivl_44", 31 0, L_00000278a89ae210;  1 drivers
v00000278a895f8e0_0 .net *"_ivl_46", 31 0, L_00000278a89adcd0;  1 drivers
v00000278a8960560_0 .net *"_ivl_48", 31 0, L_00000278a89ad410;  1 drivers
v00000278a8960920_0 .net *"_ivl_50", 31 0, L_00000278a89ad720;  1 drivers
v00000278a8960ba0_0 .net *"_ivl_7", 0 0, L_00000278a89949f0;  1 drivers
v00000278a89607e0_0 .net *"_ivl_8", 0 0, L_00000278a89ad330;  1 drivers
v00000278a895fd40_0 .net "ina", 31 0, v00000278a8964dc0_0;  alias, 1 drivers
v00000278a8960880_0 .net "inb", 31 0, L_00000278a8a18410;  alias, 1 drivers
v00000278a895fb60_0 .net "inc", 31 0, v00000278a89547f0_0;  alias, 1 drivers
v00000278a895fde0_0 .net "ind", 31 0, L_00000278a8993eb0;  alias, 1 drivers
v00000278a89606a0_0 .net "out", 31 0, L_00000278a89ad3a0;  alias, 1 drivers
v00000278a895fc00_0 .net "s0", 31 0, L_00000278a89ac6f0;  1 drivers
v00000278a895fca0_0 .net "s1", 31 0, L_00000278a89ad170;  1 drivers
v00000278a89601a0_0 .net "s2", 31 0, L_00000278a89ad100;  1 drivers
v00000278a8963560_0 .net "s3", 31 0, L_00000278a89ad250;  1 drivers
v00000278a8964500_0 .net "sel", 1 0, L_00000278a8992830;  alias, 1 drivers
L_00000278a8994d10 .part L_00000278a8992830, 1, 1;
LS_00000278a8994ef0_0_0 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_0_4 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_0_8 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_0_12 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_0_16 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_0_20 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_0_24 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_0_28 .concat [ 1 1 1 1], L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0, L_00000278a89ae0c0;
LS_00000278a8994ef0_1_0 .concat [ 4 4 4 4], LS_00000278a8994ef0_0_0, LS_00000278a8994ef0_0_4, LS_00000278a8994ef0_0_8, LS_00000278a8994ef0_0_12;
LS_00000278a8994ef0_1_4 .concat [ 4 4 4 4], LS_00000278a8994ef0_0_16, LS_00000278a8994ef0_0_20, LS_00000278a8994ef0_0_24, LS_00000278a8994ef0_0_28;
L_00000278a8994ef0 .concat [ 16 16 0 0], LS_00000278a8994ef0_1_0, LS_00000278a8994ef0_1_4;
L_00000278a89949f0 .part L_00000278a8992830, 0, 1;
LS_00000278a8994a90_0_0 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_0_4 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_0_8 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_0_12 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_0_16 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_0_20 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_0_24 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_0_28 .concat [ 1 1 1 1], L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330, L_00000278a89ad330;
LS_00000278a8994a90_1_0 .concat [ 4 4 4 4], LS_00000278a8994a90_0_0, LS_00000278a8994a90_0_4, LS_00000278a8994a90_0_8, LS_00000278a8994a90_0_12;
LS_00000278a8994a90_1_4 .concat [ 4 4 4 4], LS_00000278a8994a90_0_16, LS_00000278a8994a90_0_20, LS_00000278a8994a90_0_24, LS_00000278a8994a90_0_28;
L_00000278a8994a90 .concat [ 16 16 0 0], LS_00000278a8994a90_1_0, LS_00000278a8994a90_1_4;
L_00000278a8994b30 .part L_00000278a8992830, 1, 1;
LS_00000278a8994bd0_0_0 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_0_4 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_0_8 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_0_12 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_0_16 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_0_20 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_0_24 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_0_28 .concat [ 1 1 1 1], L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0, L_00000278a89ad1e0;
LS_00000278a8994bd0_1_0 .concat [ 4 4 4 4], LS_00000278a8994bd0_0_0, LS_00000278a8994bd0_0_4, LS_00000278a8994bd0_0_8, LS_00000278a8994bd0_0_12;
LS_00000278a8994bd0_1_4 .concat [ 4 4 4 4], LS_00000278a8994bd0_0_16, LS_00000278a8994bd0_0_20, LS_00000278a8994bd0_0_24, LS_00000278a8994bd0_0_28;
L_00000278a8994bd0 .concat [ 16 16 0 0], LS_00000278a8994bd0_1_0, LS_00000278a8994bd0_1_4;
L_00000278a8995170 .part L_00000278a8992830, 0, 1;
LS_00000278a8994f90_0_0 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_0_4 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_0_8 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_0_12 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_0_16 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_0_20 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_0_24 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_0_28 .concat [ 1 1 1 1], L_00000278a8995170, L_00000278a8995170, L_00000278a8995170, L_00000278a8995170;
LS_00000278a8994f90_1_0 .concat [ 4 4 4 4], LS_00000278a8994f90_0_0, LS_00000278a8994f90_0_4, LS_00000278a8994f90_0_8, LS_00000278a8994f90_0_12;
LS_00000278a8994f90_1_4 .concat [ 4 4 4 4], LS_00000278a8994f90_0_16, LS_00000278a8994f90_0_20, LS_00000278a8994f90_0_24, LS_00000278a8994f90_0_28;
L_00000278a8994f90 .concat [ 16 16 0 0], LS_00000278a8994f90_1_0, LS_00000278a8994f90_1_4;
L_00000278a8995030 .part L_00000278a8992830, 1, 1;
LS_00000278a8993910_0_0 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_0_4 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_0_8 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_0_12 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_0_16 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_0_20 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_0_24 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_0_28 .concat [ 1 1 1 1], L_00000278a8995030, L_00000278a8995030, L_00000278a8995030, L_00000278a8995030;
LS_00000278a8993910_1_0 .concat [ 4 4 4 4], LS_00000278a8993910_0_0, LS_00000278a8993910_0_4, LS_00000278a8993910_0_8, LS_00000278a8993910_0_12;
LS_00000278a8993910_1_4 .concat [ 4 4 4 4], LS_00000278a8993910_0_16, LS_00000278a8993910_0_20, LS_00000278a8993910_0_24, LS_00000278a8993910_0_28;
L_00000278a8993910 .concat [ 16 16 0 0], LS_00000278a8993910_1_0, LS_00000278a8993910_1_4;
L_00000278a8993b90 .part L_00000278a8992830, 0, 1;
LS_00000278a8995530_0_0 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_0_4 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_0_8 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_0_12 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_0_16 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_0_20 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_0_24 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_0_28 .concat [ 1 1 1 1], L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090, L_00000278a89ad090;
LS_00000278a8995530_1_0 .concat [ 4 4 4 4], LS_00000278a8995530_0_0, LS_00000278a8995530_0_4, LS_00000278a8995530_0_8, LS_00000278a8995530_0_12;
LS_00000278a8995530_1_4 .concat [ 4 4 4 4], LS_00000278a8995530_0_16, LS_00000278a8995530_0_20, LS_00000278a8995530_0_24, LS_00000278a8995530_0_28;
L_00000278a8995530 .concat [ 16 16 0 0], LS_00000278a8995530_1_0, LS_00000278a8995530_1_4;
L_00000278a8995210 .part L_00000278a8992830, 1, 1;
LS_00000278a8995710_0_0 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_0_4 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_0_8 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_0_12 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_0_16 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_0_20 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_0_24 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_0_28 .concat [ 1 1 1 1], L_00000278a8995210, L_00000278a8995210, L_00000278a8995210, L_00000278a8995210;
LS_00000278a8995710_1_0 .concat [ 4 4 4 4], LS_00000278a8995710_0_0, LS_00000278a8995710_0_4, LS_00000278a8995710_0_8, LS_00000278a8995710_0_12;
LS_00000278a8995710_1_4 .concat [ 4 4 4 4], LS_00000278a8995710_0_16, LS_00000278a8995710_0_20, LS_00000278a8995710_0_24, LS_00000278a8995710_0_28;
L_00000278a8995710 .concat [ 16 16 0 0], LS_00000278a8995710_1_0, LS_00000278a8995710_1_4;
L_00000278a8995850 .part L_00000278a8992830, 0, 1;
LS_00000278a89958f0_0_0 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_0_4 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_0_8 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_0_12 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_0_16 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_0_20 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_0_24 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_0_28 .concat [ 1 1 1 1], L_00000278a8995850, L_00000278a8995850, L_00000278a8995850, L_00000278a8995850;
LS_00000278a89958f0_1_0 .concat [ 4 4 4 4], LS_00000278a89958f0_0_0, LS_00000278a89958f0_0_4, LS_00000278a89958f0_0_8, LS_00000278a89958f0_0_12;
LS_00000278a89958f0_1_4 .concat [ 4 4 4 4], LS_00000278a89958f0_0_16, LS_00000278a89958f0_0_20, LS_00000278a89958f0_0_24, LS_00000278a89958f0_0_28;
L_00000278a89958f0 .concat [ 16 16 0 0], LS_00000278a89958f0_1_0, LS_00000278a89958f0_1_4;
S_00000278a895cb10 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000278a895c4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a89ac6f0 .functor AND 32, L_00000278a8994ef0, L_00000278a8994a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a895d720_0 .net "in1", 31 0, L_00000278a8994ef0;  1 drivers
v00000278a8960c40_0 .net "in2", 31 0, L_00000278a8994a90;  1 drivers
v00000278a895fe80_0 .net "out", 31 0, L_00000278a89ac6f0;  alias, 1 drivers
S_00000278a895ce30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000278a895c4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a89ad170 .functor AND 32, L_00000278a8994bd0, L_00000278a8994f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a895ff20_0 .net "in1", 31 0, L_00000278a8994bd0;  1 drivers
v00000278a8960ce0_0 .net "in2", 31 0, L_00000278a8994f90;  1 drivers
v00000278a8960380_0 .net "out", 31 0, L_00000278a89ad170;  alias, 1 drivers
S_00000278a895c020 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000278a895c4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a89ad100 .functor AND 32, L_00000278a8993910, L_00000278a8995530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a8960240_0 .net "in1", 31 0, L_00000278a8993910;  1 drivers
v00000278a89602e0_0 .net "in2", 31 0, L_00000278a8995530;  1 drivers
v00000278a8960420_0 .net "out", 31 0, L_00000278a89ad100;  alias, 1 drivers
S_00000278a8961cc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000278a895c4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000278a89ad250 .functor AND 32, L_00000278a8995710, L_00000278a89958f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000278a8960a60_0 .net "in1", 31 0, L_00000278a8995710;  1 drivers
v00000278a895ffc0_0 .net "in2", 31 0, L_00000278a89958f0;  1 drivers
v00000278a8960b00_0 .net "out", 31 0, L_00000278a89ad250;  alias, 1 drivers
S_00000278a8962c60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000278a8967010 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a8967048 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a8967080 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a89670b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a89670f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a8967128 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a8967160 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a8967198 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a89671d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a8967208 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a8967240 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a8967278 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a89672b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a89672e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a8967320 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a8967358 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a8967390 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a89673c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a8967400 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a8967438 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a8967470 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a89674a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a89674e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a8967518 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a8967550 .param/l "xori" 0 9 12, C4<001110000000>;
v00000278a8965040_0 .var "EX1_PC", 31 0;
v00000278a8965220_0 .var "EX1_PFC", 31 0;
v00000278a8963740_0 .var "EX1_forward_to_B", 31 0;
v00000278a89632e0_0 .var "EX1_is_beq", 0 0;
v00000278a8964140_0 .var "EX1_is_bne", 0 0;
v00000278a8965360_0 .var "EX1_is_jal", 0 0;
v00000278a8964280_0 .var "EX1_is_jr", 0 0;
v00000278a8963f60_0 .var "EX1_is_oper2_immed", 0 0;
v00000278a8963420_0 .var "EX1_memread", 0 0;
v00000278a8965540_0 .var "EX1_memwrite", 0 0;
v00000278a8963380_0 .var "EX1_opcode", 11 0;
v00000278a89650e0_0 .var "EX1_predicted", 0 0;
v00000278a89634c0_0 .var "EX1_rd_ind", 4 0;
v00000278a8965680_0 .var "EX1_rd_indzero", 0 0;
v00000278a8963d80_0 .var "EX1_regwrite", 0 0;
v00000278a89648c0_0 .var "EX1_rs1", 31 0;
v00000278a8964a00_0 .var "EX1_rs1_ind", 4 0;
v00000278a8964dc0_0 .var "EX1_rs2", 31 0;
v00000278a8965400_0 .var "EX1_rs2_ind", 4 0;
v00000278a8965720_0 .net "FLUSH", 0 0, v00000278a896a260_0;  alias, 1 drivers
v00000278a89637e0_0 .net "ID_PC", 31 0, v00000278a89714c0_0;  alias, 1 drivers
v00000278a8964c80_0 .net "ID_PFC_to_EX", 31 0, L_00000278a8991250;  alias, 1 drivers
v00000278a8963880_0 .net "ID_forward_to_B", 31 0, L_00000278a8992bf0;  alias, 1 drivers
v00000278a8963e20_0 .net "ID_is_beq", 0 0, L_00000278a8992150;  alias, 1 drivers
v00000278a8963ec0_0 .net "ID_is_bne", 0 0, L_00000278a89921f0;  alias, 1 drivers
v00000278a8964e60_0 .net "ID_is_jal", 0 0, L_00000278a89939b0;  alias, 1 drivers
v00000278a8964640_0 .net "ID_is_jr", 0 0, L_00000278a8992470;  alias, 1 drivers
v00000278a89646e0_0 .net "ID_is_oper2_immed", 0 0, L_00000278a8997d40;  alias, 1 drivers
v00000278a89641e0_0 .net "ID_memread", 0 0, L_00000278a8994950;  alias, 1 drivers
v00000278a89652c0_0 .net "ID_memwrite", 0 0, L_00000278a89955d0;  alias, 1 drivers
v00000278a8964aa0_0 .net "ID_opcode", 11 0, v00000278a8988e70_0;  alias, 1 drivers
v00000278a89657c0_0 .net "ID_predicted", 0 0, v00000278a896b340_0;  alias, 1 drivers
v00000278a8963920_0 .net "ID_rd_ind", 4 0, v00000278a89874d0_0;  alias, 1 drivers
v00000278a8964320_0 .net "ID_rd_indzero", 0 0, L_00000278a8993f50;  1 drivers
v00000278a89643c0_0 .net "ID_regwrite", 0 0, L_00000278a89944f0;  alias, 1 drivers
v00000278a8964b40_0 .net "ID_rs1", 31 0, v00000278a8970ac0_0;  alias, 1 drivers
v00000278a89639c0_0 .net "ID_rs1_ind", 4 0, v00000278a8988dd0_0;  alias, 1 drivers
v00000278a8964460_0 .net "ID_rs2", 31 0, v00000278a8970e80_0;  alias, 1 drivers
v00000278a8963b00_0 .net "ID_rs2_ind", 4 0, v00000278a8989050_0;  alias, 1 drivers
v00000278a89645a0_0 .net "clk", 0 0, L_00000278a89982f0;  1 drivers
v00000278a89654a0_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
E_00000278a88db740 .event posedge, v00000278a8953990_0, v00000278a89645a0_0;
S_00000278a8962940 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000278a8967590 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a89675c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a8967600 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a8967638 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a8967670 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a89676a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a89676e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a8967718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a8967750 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a8967788 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a89677c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a89677f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a8967830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a8967868 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a89678a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a89678d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a8967910 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a8967948 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a8967980 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a89679b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a89679f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a8967a28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a8967a60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a8967a98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a8967ad0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000278a8963060_0 .net "EX1_ALU_OPER1", 31 0, L_00000278a8998440;  alias, 1 drivers
v00000278a89655e0_0 .net "EX1_ALU_OPER2", 31 0, L_00000278a89acf40;  alias, 1 drivers
v00000278a8963100_0 .net "EX1_PC", 31 0, v00000278a8965040_0;  alias, 1 drivers
v00000278a8963ba0_0 .net "EX1_PFC_to_IF", 31 0, L_00000278a8993cd0;  alias, 1 drivers
v00000278a8963c40_0 .net "EX1_forward_to_B", 31 0, v00000278a8963740_0;  alias, 1 drivers
v00000278a8966d00_0 .net "EX1_is_beq", 0 0, v00000278a89632e0_0;  alias, 1 drivers
v00000278a8965fe0_0 .net "EX1_is_bne", 0 0, v00000278a8964140_0;  alias, 1 drivers
v00000278a89659a0_0 .net "EX1_is_jal", 0 0, v00000278a8965360_0;  alias, 1 drivers
v00000278a8966440_0 .net "EX1_is_jr", 0 0, v00000278a8964280_0;  alias, 1 drivers
v00000278a8966580_0 .net "EX1_is_oper2_immed", 0 0, v00000278a8963f60_0;  alias, 1 drivers
v00000278a8965cc0_0 .net "EX1_memread", 0 0, v00000278a8963420_0;  alias, 1 drivers
v00000278a8966bc0_0 .net "EX1_memwrite", 0 0, v00000278a8965540_0;  alias, 1 drivers
v00000278a89664e0_0 .net "EX1_opcode", 11 0, v00000278a8963380_0;  alias, 1 drivers
v00000278a8965860_0 .net "EX1_predicted", 0 0, v00000278a89650e0_0;  alias, 1 drivers
v00000278a8965ea0_0 .net "EX1_rd_ind", 4 0, v00000278a89634c0_0;  alias, 1 drivers
v00000278a8966620_0 .net "EX1_rd_indzero", 0 0, v00000278a8965680_0;  alias, 1 drivers
v00000278a8966080_0 .net "EX1_regwrite", 0 0, v00000278a8963d80_0;  alias, 1 drivers
v00000278a8966300_0 .net "EX1_rs1", 31 0, v00000278a89648c0_0;  alias, 1 drivers
v00000278a8966da0_0 .net "EX1_rs1_ind", 4 0, v00000278a8964a00_0;  alias, 1 drivers
v00000278a8966c60_0 .net "EX1_rs2_ind", 4 0, v00000278a8965400_0;  alias, 1 drivers
v00000278a8965900_0 .net "EX1_rs2_out", 31 0, L_00000278a89ad3a0;  alias, 1 drivers
v00000278a8966940_0 .var "EX2_ALU_OPER1", 31 0;
v00000278a89663a0_0 .var "EX2_ALU_OPER2", 31 0;
v00000278a89666c0_0 .var "EX2_PC", 31 0;
v00000278a8966760_0 .var "EX2_PFC_to_IF", 31 0;
v00000278a8966ee0_0 .var "EX2_forward_to_B", 31 0;
v00000278a8966120_0 .var "EX2_is_beq", 0 0;
v00000278a8966e40_0 .var "EX2_is_bne", 0 0;
v00000278a8965a40_0 .var "EX2_is_jal", 0 0;
v00000278a8965ae0_0 .var "EX2_is_jr", 0 0;
v00000278a8965b80_0 .var "EX2_is_oper2_immed", 0 0;
v00000278a89669e0_0 .var "EX2_memread", 0 0;
v00000278a89661c0_0 .var "EX2_memwrite", 0 0;
v00000278a8966800_0 .var "EX2_opcode", 11 0;
v00000278a8965d60_0 .var "EX2_predicted", 0 0;
v00000278a89668a0_0 .var "EX2_rd_ind", 4 0;
v00000278a8966a80_0 .var "EX2_rd_indzero", 0 0;
v00000278a8966b20_0 .var "EX2_regwrite", 0 0;
v00000278a8966260_0 .var "EX2_rs1", 31 0;
v00000278a8965c20_0 .var "EX2_rs1_ind", 4 0;
v00000278a8965e00_0 .var "EX2_rs2_ind", 4 0;
v00000278a8965f40_0 .var "EX2_rs2_out", 31 0;
v00000278a8969f40_0 .net "FLUSH", 0 0, v00000278a896a440_0;  alias, 1 drivers
v00000278a896b200_0 .net "clk", 0 0, L_00000278a89ad480;  1 drivers
v00000278a896b2a0_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
E_00000278a88db880 .event posedge, v00000278a8953990_0, v00000278a896b200_0;
S_00000278a8962df0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000278a8971b30 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a8971b68 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a8971ba0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a8971bd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a8971c10 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a8971c48 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a8971c80 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a8971cb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a8971cf0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a8971d28 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a8971d60 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a8971d98 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a8971dd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a8971e08 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a8971e40 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a8971e78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a8971eb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a8971ee8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a8971f20 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a8971f58 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a8971f90 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a8971fc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a8972000 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a8972038 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a8972070 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000278a8998050 .functor OR 1, L_00000278a8992150, L_00000278a89921f0, C4<0>, C4<0>;
L_00000278a8996ed0 .functor AND 1, L_00000278a8998050, L_00000278a89974f0, C4<1>, C4<1>;
L_00000278a8997870 .functor OR 1, L_00000278a8992150, L_00000278a89921f0, C4<0>, C4<0>;
L_00000278a8997b80 .functor AND 1, L_00000278a8997870, L_00000278a89974f0, C4<1>, C4<1>;
L_00000278a8996d10 .functor OR 1, L_00000278a8992150, L_00000278a89921f0, C4<0>, C4<0>;
L_00000278a8997950 .functor AND 1, L_00000278a8996d10, v00000278a896b340_0, C4<1>, C4<1>;
v00000278a896fc60_0 .net "EX1_memread", 0 0, v00000278a8963420_0;  alias, 1 drivers
v00000278a8970b60_0 .net "EX1_opcode", 11 0, v00000278a8963380_0;  alias, 1 drivers
v00000278a8971060_0 .net "EX1_rd_ind", 4 0, v00000278a89634c0_0;  alias, 1 drivers
v00000278a896f800_0 .net "EX1_rd_indzero", 0 0, v00000278a8965680_0;  alias, 1 drivers
v00000278a896ee00_0 .net "EX2_memread", 0 0, v00000278a89669e0_0;  alias, 1 drivers
v00000278a896f4e0_0 .net "EX2_opcode", 11 0, v00000278a8966800_0;  alias, 1 drivers
v00000278a8970fc0_0 .net "EX2_rd_ind", 4 0, v00000278a89668a0_0;  alias, 1 drivers
v00000278a896fe40_0 .net "EX2_rd_indzero", 0 0, v00000278a8966a80_0;  alias, 1 drivers
v00000278a8970a20_0 .net "ID_EX1_flush", 0 0, v00000278a896a260_0;  alias, 1 drivers
v00000278a896fd00_0 .net "ID_EX2_flush", 0 0, v00000278a896a440_0;  alias, 1 drivers
v00000278a896f940_0 .net "ID_is_beq", 0 0, L_00000278a8992150;  alias, 1 drivers
v00000278a8970520_0 .net "ID_is_bne", 0 0, L_00000278a89921f0;  alias, 1 drivers
v00000278a896ecc0_0 .net "ID_is_j", 0 0, L_00000278a89946d0;  alias, 1 drivers
v00000278a8970020_0 .net "ID_is_jal", 0 0, L_00000278a89939b0;  alias, 1 drivers
v00000278a896f8a0_0 .net "ID_is_jr", 0 0, L_00000278a8992470;  alias, 1 drivers
v00000278a89705c0_0 .net "ID_opcode", 11 0, v00000278a8988e70_0;  alias, 1 drivers
v00000278a896eea0_0 .net "ID_rs1_ind", 4 0, v00000278a8988dd0_0;  alias, 1 drivers
v00000278a896fa80_0 .net "ID_rs2_ind", 4 0, v00000278a8989050_0;  alias, 1 drivers
v00000278a896f9e0_0 .net "IF_ID_flush", 0 0, v00000278a896c920_0;  alias, 1 drivers
v00000278a896f620_0 .net "IF_ID_write", 0 0, v00000278a896daa0_0;  alias, 1 drivers
v00000278a896fb20_0 .net "PC_src", 2 0, L_00000278a8991f70;  alias, 1 drivers
v00000278a896fbc0_0 .net "PFC_to_EX", 31 0, L_00000278a8991250;  alias, 1 drivers
v00000278a896efe0_0 .net "PFC_to_IF", 31 0, L_00000278a8991750;  alias, 1 drivers
v00000278a8970340_0 .net "WB_rd_ind", 4 0, v00000278a898a450_0;  alias, 1 drivers
v00000278a896fee0_0 .net "Wrong_prediction", 0 0, L_00000278a89ae2f0;  alias, 1 drivers
v00000278a8970700_0 .net *"_ivl_11", 0 0, L_00000278a8997b80;  1 drivers
v00000278a89702a0_0 .net *"_ivl_13", 10 0, L_00000278a8991b10;  1 drivers
v00000278a89703e0_0 .net *"_ivl_15", 10 0, L_00000278a8992ab0;  1 drivers
v00000278a8971100_0 .net *"_ivl_16", 10 0, L_00000278a8991ed0;  1 drivers
v00000278a896ef40_0 .net *"_ivl_19", 10 0, L_00000278a8992b50;  1 drivers
v00000278a8970660_0 .net *"_ivl_20", 10 0, L_00000278a8990fd0;  1 drivers
v00000278a896eb80_0 .net *"_ivl_25", 0 0, L_00000278a8996d10;  1 drivers
v00000278a896f1c0_0 .net *"_ivl_27", 0 0, L_00000278a8997950;  1 drivers
v00000278a8970200_0 .net *"_ivl_29", 10 0, L_00000278a8992010;  1 drivers
v00000278a896f3a0_0 .net *"_ivl_3", 0 0, L_00000278a8998050;  1 drivers
L_00000278a89b01f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000278a896f120_0 .net/2u *"_ivl_30", 10 0, L_00000278a89b01f0;  1 drivers
v00000278a896fda0_0 .net *"_ivl_32", 10 0, L_00000278a89911b0;  1 drivers
v00000278a896f260_0 .net *"_ivl_35", 10 0, L_00000278a89934b0;  1 drivers
v00000278a8971240_0 .net *"_ivl_37", 10 0, L_00000278a8992d30;  1 drivers
v00000278a896ff80_0 .net *"_ivl_38", 10 0, L_00000278a8991070;  1 drivers
v00000278a89700c0_0 .net *"_ivl_40", 10 0, L_00000278a89923d0;  1 drivers
L_00000278a89b0238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a89707a0_0 .net/2s *"_ivl_45", 20 0, L_00000278a89b0238;  1 drivers
L_00000278a89b0280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a896f440_0 .net/2s *"_ivl_50", 20 0, L_00000278a89b0280;  1 drivers
v00000278a8970160_0 .net *"_ivl_9", 0 0, L_00000278a8997870;  1 drivers
v00000278a8970840_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a896ec20_0 .net "forward_to_B", 31 0, L_00000278a8992bf0;  alias, 1 drivers
v00000278a8970980_0 .net "imm", 31 0, v00000278a896e4a0_0;  1 drivers
v00000278a8970c00_0 .net "inst", 31 0, v00000278a8971560_0;  alias, 1 drivers
v00000278a8970d40_0 .net "is_branch_and_taken", 0 0, L_00000278a8996ed0;  alias, 1 drivers
v00000278a896f6c0_0 .net "is_oper2_immed", 0 0, L_00000278a8997d40;  alias, 1 drivers
v00000278a8970ca0_0 .net "mem_read", 0 0, L_00000278a8994950;  alias, 1 drivers
v00000278a8970de0_0 .net "mem_write", 0 0, L_00000278a89955d0;  alias, 1 drivers
v00000278a8971880_0 .net "pc", 31 0, v00000278a89714c0_0;  alias, 1 drivers
v00000278a8971920_0 .net "pc_write", 0 0, v00000278a896e680_0;  alias, 1 drivers
v00000278a89719c0_0 .net "predicted", 0 0, L_00000278a89974f0;  1 drivers
v00000278a8971600_0 .net "predicted_to_EX", 0 0, v00000278a896b340_0;  alias, 1 drivers
v00000278a8971420_0 .net "reg_write", 0 0, L_00000278a89944f0;  alias, 1 drivers
v00000278a89716a0_0 .net "reg_write_from_wb", 0 0, v00000278a898a630_0;  alias, 1 drivers
v00000278a8971a60_0 .net "rs1", 31 0, v00000278a8970ac0_0;  alias, 1 drivers
v00000278a8971740_0 .net "rs2", 31 0, v00000278a8970e80_0;  alias, 1 drivers
v00000278a89717e0_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
v00000278a8971380_0 .net "wr_reg_data", 31 0, L_00000278a8a18410;  alias, 1 drivers
L_00000278a8992bf0 .functor MUXZ 32, v00000278a8970e80_0, v00000278a896e4a0_0, L_00000278a8997d40, C4<>;
L_00000278a8991b10 .part v00000278a89714c0_0, 0, 11;
L_00000278a8992ab0 .part v00000278a8971560_0, 0, 11;
L_00000278a8991ed0 .arith/sum 11, L_00000278a8991b10, L_00000278a8992ab0;
L_00000278a8992b50 .part v00000278a8971560_0, 0, 11;
L_00000278a8990fd0 .functor MUXZ 11, L_00000278a8992b50, L_00000278a8991ed0, L_00000278a8997b80, C4<>;
L_00000278a8992010 .part v00000278a89714c0_0, 0, 11;
L_00000278a89911b0 .arith/sum 11, L_00000278a8992010, L_00000278a89b01f0;
L_00000278a89934b0 .part v00000278a89714c0_0, 0, 11;
L_00000278a8992d30 .part v00000278a8971560_0, 0, 11;
L_00000278a8991070 .arith/sum 11, L_00000278a89934b0, L_00000278a8992d30;
L_00000278a89923d0 .functor MUXZ 11, L_00000278a8991070, L_00000278a89911b0, L_00000278a8997950, C4<>;
L_00000278a8991750 .concat8 [ 11 21 0 0], L_00000278a8990fd0, L_00000278a89b0238;
L_00000278a8991250 .concat8 [ 11 21 0 0], L_00000278a89923d0, L_00000278a89b0280;
S_00000278a8961e50 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000278a8962df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000278a89720b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a89720e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a8972120 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a8972158 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a8972190 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a89721c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a8972200 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a8972238 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a8972270 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a89722a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a89722e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a8972318 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a8972350 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a8972388 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a89723c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a89723f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a8972430 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a8972468 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a89724a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a89724d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a8972510 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a8972548 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a8972580 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a89725b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a89725f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000278a8997020 .functor OR 1, L_00000278a89974f0, L_00000278a8992dd0, C4<0>, C4<0>;
L_00000278a89980c0 .functor OR 1, L_00000278a8997020, L_00000278a8992fb0, C4<0>, C4<0>;
v00000278a896a8a0_0 .net "EX1_opcode", 11 0, v00000278a8963380_0;  alias, 1 drivers
v00000278a896a760_0 .net "EX2_opcode", 11 0, v00000278a8966800_0;  alias, 1 drivers
v00000278a896a940_0 .net "ID_opcode", 11 0, v00000278a8988e70_0;  alias, 1 drivers
v00000278a8969c20_0 .net "PC_src", 2 0, L_00000278a8991f70;  alias, 1 drivers
v00000278a896b660_0 .net "Wrong_prediction", 0 0, L_00000278a89ae2f0;  alias, 1 drivers
L_00000278a89b03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000278a896ac60_0 .net/2u *"_ivl_0", 2 0, L_00000278a89b03e8;  1 drivers
v00000278a896aee0_0 .net *"_ivl_10", 0 0, L_00000278a8991610;  1 drivers
L_00000278a89b0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000278a896ad00_0 .net/2u *"_ivl_12", 2 0, L_00000278a89b0508;  1 drivers
L_00000278a89b0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000278a896ada0_0 .net/2u *"_ivl_14", 11 0, L_00000278a89b0550;  1 drivers
v00000278a896a4e0_0 .net *"_ivl_16", 0 0, L_00000278a8992dd0;  1 drivers
v00000278a896b980_0 .net *"_ivl_19", 0 0, L_00000278a8997020;  1 drivers
L_00000278a89b0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000278a896c060_0 .net/2u *"_ivl_2", 11 0, L_00000278a89b0430;  1 drivers
L_00000278a89b0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000278a896a080_0 .net/2u *"_ivl_20", 11 0, L_00000278a89b0598;  1 drivers
v00000278a8969e00_0 .net *"_ivl_22", 0 0, L_00000278a8992fb0;  1 drivers
v00000278a896ae40_0 .net *"_ivl_25", 0 0, L_00000278a89980c0;  1 drivers
L_00000278a89b05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000278a896b3e0_0 .net/2u *"_ivl_26", 2 0, L_00000278a89b05e0;  1 drivers
L_00000278a89b0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000278a896b5c0_0 .net/2u *"_ivl_28", 2 0, L_00000278a89b0628;  1 drivers
v00000278a896b700_0 .net *"_ivl_30", 2 0, L_00000278a8991570;  1 drivers
v00000278a896b7a0_0 .net *"_ivl_32", 2 0, L_00000278a89916b0;  1 drivers
v00000278a896b840_0 .net *"_ivl_34", 2 0, L_00000278a8993050;  1 drivers
v00000278a896b8e0_0 .net *"_ivl_4", 0 0, L_00000278a89917f0;  1 drivers
L_00000278a89b0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000278a896bb60_0 .net/2u *"_ivl_6", 2 0, L_00000278a89b0478;  1 drivers
L_00000278a89b04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000278a896bc00_0 .net/2u *"_ivl_8", 11 0, L_00000278a89b04c0;  1 drivers
v00000278a896a120_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a896ba20_0 .net "predicted", 0 0, L_00000278a89974f0;  alias, 1 drivers
v00000278a896bac0_0 .net "predicted_to_EX", 0 0, v00000278a896b340_0;  alias, 1 drivers
v00000278a896bca0_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
v00000278a896bde0_0 .net "state", 1 0, v00000278a896bd40_0;  1 drivers
L_00000278a89917f0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0430;
L_00000278a8991610 .cmp/eq 12, v00000278a8963380_0, L_00000278a89b04c0;
L_00000278a8992dd0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0550;
L_00000278a8992fb0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0598;
L_00000278a8991570 .functor MUXZ 3, L_00000278a89b0628, L_00000278a89b05e0, L_00000278a89980c0, C4<>;
L_00000278a89916b0 .functor MUXZ 3, L_00000278a8991570, L_00000278a89b0508, L_00000278a8991610, C4<>;
L_00000278a8993050 .functor MUXZ 3, L_00000278a89916b0, L_00000278a89b0478, L_00000278a89917f0, C4<>;
L_00000278a8991f70 .functor MUXZ 3, L_00000278a8993050, L_00000278a89b03e8, L_00000278a89ae2f0, C4<>;
S_00000278a8961040 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000278a8961e50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000278a8972630 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a8972668 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a89726a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a89726d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a8972710 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a8972748 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a8972780 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a89727b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a89727f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a8972828 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a8972860 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a8972898 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a89728d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a8972908 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a8972940 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a8972978 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a89729b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a89729e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a8972a20 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a8972a58 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a8972a90 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a8972ac8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a8972b00 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a8972b38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a8972b70 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000278a8997bf0 .functor OR 1, L_00000278a89912f0, L_00000278a8991d90, C4<0>, C4<0>;
L_00000278a8996fb0 .functor OR 1, L_00000278a8991390, L_00000278a8991430, C4<0>, C4<0>;
L_00000278a8996d80 .functor AND 1, L_00000278a8997bf0, L_00000278a8996fb0, C4<1>, C4<1>;
L_00000278a8998210 .functor NOT 1, L_00000278a8996d80, C4<0>, C4<0>, C4<0>;
L_00000278a89976b0 .functor OR 1, v00000278a898ed70_0, L_00000278a8998210, C4<0>, C4<0>;
L_00000278a89974f0 .functor NOT 1, L_00000278a89976b0, C4<0>, C4<0>, C4<0>;
v00000278a896a620_0 .net "EX_opcode", 11 0, v00000278a8966800_0;  alias, 1 drivers
v00000278a896a1c0_0 .net "ID_opcode", 11 0, v00000278a8988e70_0;  alias, 1 drivers
v00000278a896b0c0_0 .net "Wrong_prediction", 0 0, L_00000278a89ae2f0;  alias, 1 drivers
L_00000278a89b02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000278a8969fe0_0 .net/2u *"_ivl_0", 11 0, L_00000278a89b02c8;  1 drivers
L_00000278a89b0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000278a896a800_0 .net/2u *"_ivl_10", 1 0, L_00000278a89b0358;  1 drivers
v00000278a896b520_0 .net *"_ivl_12", 0 0, L_00000278a8991390;  1 drivers
L_00000278a89b03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000278a896bf20_0 .net/2u *"_ivl_14", 1 0, L_00000278a89b03a0;  1 drivers
v00000278a896aa80_0 .net *"_ivl_16", 0 0, L_00000278a8991430;  1 drivers
v00000278a896b480_0 .net *"_ivl_19", 0 0, L_00000278a8996fb0;  1 drivers
v00000278a896a6c0_0 .net *"_ivl_2", 0 0, L_00000278a89912f0;  1 drivers
v00000278a896c100_0 .net *"_ivl_21", 0 0, L_00000278a8996d80;  1 drivers
v00000278a896a300_0 .net *"_ivl_22", 0 0, L_00000278a8998210;  1 drivers
v00000278a896b160_0 .net *"_ivl_25", 0 0, L_00000278a89976b0;  1 drivers
L_00000278a89b0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000278a896af80_0 .net/2u *"_ivl_4", 11 0, L_00000278a89b0310;  1 drivers
v00000278a896a580_0 .net *"_ivl_6", 0 0, L_00000278a8991d90;  1 drivers
v00000278a896ab20_0 .net *"_ivl_9", 0 0, L_00000278a8997bf0;  1 drivers
v00000278a896abc0_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a896b020_0 .net "predicted", 0 0, L_00000278a89974f0;  alias, 1 drivers
v00000278a896b340_0 .var "predicted_to_EX", 0 0;
v00000278a896a3a0_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
v00000278a896bd40_0 .var "state", 1 0;
E_00000278a88dafc0 .event posedge, v00000278a896abc0_0, v00000278a8953990_0;
L_00000278a89912f0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b02c8;
L_00000278a8991d90 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0310;
L_00000278a8991390 .cmp/eq 2, v00000278a896bd40_0, L_00000278a89b0358;
L_00000278a8991430 .cmp/eq 2, v00000278a896bd40_0, L_00000278a89b03a0;
S_00000278a8961360 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000278a8962df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000278a897abc0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a897abf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a897ac30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a897ac68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a897aca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a897acd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a897ad10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a897ad48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a897ad80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a897adb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a897adf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a897ae28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a897ae60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a897ae98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a897aed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a897af08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a897af40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a897af78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a897afb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a897afe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a897b020 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a897b058 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a897b090 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a897b0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a897b100 .param/l "xori" 0 9 12, C4<001110000000>;
v00000278a896be80_0 .net "EX1_memread", 0 0, v00000278a8963420_0;  alias, 1 drivers
v00000278a8969cc0_0 .net "EX1_rd_ind", 4 0, v00000278a89634c0_0;  alias, 1 drivers
v00000278a896bfc0_0 .net "EX1_rd_indzero", 0 0, v00000278a8965680_0;  alias, 1 drivers
v00000278a896c1a0_0 .net "EX2_memread", 0 0, v00000278a89669e0_0;  alias, 1 drivers
v00000278a896c240_0 .net "EX2_rd_ind", 4 0, v00000278a89668a0_0;  alias, 1 drivers
v00000278a896c2e0_0 .net "EX2_rd_indzero", 0 0, v00000278a8966a80_0;  alias, 1 drivers
v00000278a896a260_0 .var "ID_EX1_flush", 0 0;
v00000278a896a440_0 .var "ID_EX2_flush", 0 0;
v00000278a8969b80_0 .net "ID_opcode", 11 0, v00000278a8988e70_0;  alias, 1 drivers
v00000278a8969d60_0 .net "ID_rs1_ind", 4 0, v00000278a8988dd0_0;  alias, 1 drivers
v00000278a8969ea0_0 .net "ID_rs2_ind", 4 0, v00000278a8989050_0;  alias, 1 drivers
v00000278a896daa0_0 .var "IF_ID_Write", 0 0;
v00000278a896c920_0 .var "IF_ID_flush", 0 0;
v00000278a896e680_0 .var "PC_Write", 0 0;
v00000278a896c740_0 .net "Wrong_prediction", 0 0, L_00000278a89ae2f0;  alias, 1 drivers
E_00000278a88db280/0 .event anyedge, v00000278a89586c0_0, v00000278a8963420_0, v00000278a8965680_0, v00000278a89639c0_0;
E_00000278a88db280/1 .event anyedge, v00000278a89634c0_0, v00000278a8963b00_0, v00000278a8876990_0, v00000278a8966a80_0;
E_00000278a88db280/2 .event anyedge, v00000278a8955470_0, v00000278a8964aa0_0;
E_00000278a88db280 .event/or E_00000278a88db280/0, E_00000278a88db280/1, E_00000278a88db280/2;
S_00000278a8962300 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000278a8962df0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000278a897b140 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a897b178 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a897b1b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a897b1e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a897b220 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a897b258 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a897b290 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a897b2c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a897b300 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a897b338 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a897b370 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a897b3a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a897b3e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a897b418 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a897b450 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a897b488 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a897b4c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a897b4f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a897b530 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a897b568 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a897b5a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a897b5d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a897b610 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a897b648 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a897b680 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000278a89967d0 .functor OR 1, L_00000278a89930f0, L_00000278a8993190, C4<0>, C4<0>;
L_00000278a8997090 .functor OR 1, L_00000278a89967d0, L_00000278a8991cf0, C4<0>, C4<0>;
L_00000278a8997c60 .functor OR 1, L_00000278a8997090, L_00000278a8991930, C4<0>, C4<0>;
L_00000278a8998280 .functor OR 1, L_00000278a8997c60, L_00000278a8991c50, C4<0>, C4<0>;
L_00000278a8997cd0 .functor OR 1, L_00000278a8998280, L_00000278a8993550, C4<0>, C4<0>;
L_00000278a8997330 .functor OR 1, L_00000278a8997cd0, L_00000278a8991a70, C4<0>, C4<0>;
L_00000278a8997100 .functor OR 1, L_00000278a8997330, L_00000278a8991bb0, C4<0>, C4<0>;
L_00000278a8997d40 .functor OR 1, L_00000278a8997100, L_00000278a89920b0, C4<0>, C4<0>;
L_00000278a8997e90 .functor OR 1, L_00000278a8994c70, L_00000278a8995f30, C4<0>, C4<0>;
L_00000278a8997db0 .functor OR 1, L_00000278a8997e90, L_00000278a8995350, C4<0>, C4<0>;
L_00000278a8997170 .functor OR 1, L_00000278a8997db0, L_00000278a8994810, C4<0>, C4<0>;
L_00000278a8997e20 .functor OR 1, L_00000278a8997170, L_00000278a89943b0, C4<0>, C4<0>;
v00000278a896c560_0 .net "ID_opcode", 11 0, v00000278a8988e70_0;  alias, 1 drivers
L_00000278a89b0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000278a896c9c0_0 .net/2u *"_ivl_0", 11 0, L_00000278a89b0670;  1 drivers
L_00000278a89b0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000278a896c880_0 .net/2u *"_ivl_10", 11 0, L_00000278a89b0700;  1 drivers
L_00000278a89b0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000278a896ddc0_0 .net/2u *"_ivl_102", 11 0, L_00000278a89b0bc8;  1 drivers
L_00000278a89b0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000278a896d460_0 .net/2u *"_ivl_106", 11 0, L_00000278a89b0c10;  1 drivers
v00000278a896e360_0 .net *"_ivl_12", 0 0, L_00000278a8991cf0;  1 drivers
v00000278a896c420_0 .net *"_ivl_15", 0 0, L_00000278a8997090;  1 drivers
L_00000278a89b0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000278a896c7e0_0 .net/2u *"_ivl_16", 11 0, L_00000278a89b0748;  1 drivers
v00000278a896c600_0 .net *"_ivl_18", 0 0, L_00000278a8991930;  1 drivers
v00000278a896d500_0 .net *"_ivl_2", 0 0, L_00000278a89930f0;  1 drivers
v00000278a896dc80_0 .net *"_ivl_21", 0 0, L_00000278a8997c60;  1 drivers
L_00000278a89b0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000278a896cc40_0 .net/2u *"_ivl_22", 11 0, L_00000278a89b0790;  1 drivers
v00000278a896d3c0_0 .net *"_ivl_24", 0 0, L_00000278a8991c50;  1 drivers
v00000278a896dfa0_0 .net *"_ivl_27", 0 0, L_00000278a8998280;  1 drivers
L_00000278a89b07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000278a896c6a0_0 .net/2u *"_ivl_28", 11 0, L_00000278a89b07d8;  1 drivers
v00000278a896ca60_0 .net *"_ivl_30", 0 0, L_00000278a8993550;  1 drivers
v00000278a896cce0_0 .net *"_ivl_33", 0 0, L_00000278a8997cd0;  1 drivers
L_00000278a89b0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a896cb00_0 .net/2u *"_ivl_34", 11 0, L_00000278a89b0820;  1 drivers
v00000278a896e2c0_0 .net *"_ivl_36", 0 0, L_00000278a8991a70;  1 drivers
v00000278a896cba0_0 .net *"_ivl_39", 0 0, L_00000278a8997330;  1 drivers
L_00000278a89b06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000278a896e720_0 .net/2u *"_ivl_4", 11 0, L_00000278a89b06b8;  1 drivers
L_00000278a89b0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000278a896d0a0_0 .net/2u *"_ivl_40", 11 0, L_00000278a89b0868;  1 drivers
v00000278a896e180_0 .net *"_ivl_42", 0 0, L_00000278a8991bb0;  1 drivers
v00000278a896dd20_0 .net *"_ivl_45", 0 0, L_00000278a8997100;  1 drivers
L_00000278a89b08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000278a896cd80_0 .net/2u *"_ivl_46", 11 0, L_00000278a89b08b0;  1 drivers
v00000278a896df00_0 .net *"_ivl_48", 0 0, L_00000278a89920b0;  1 drivers
L_00000278a89b08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000278a896e7c0_0 .net/2u *"_ivl_52", 11 0, L_00000278a89b08f8;  1 drivers
L_00000278a89b0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000278a896e9a0_0 .net/2u *"_ivl_56", 11 0, L_00000278a89b0940;  1 drivers
v00000278a896ce20_0 .net *"_ivl_6", 0 0, L_00000278a8993190;  1 drivers
L_00000278a89b0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000278a896e040_0 .net/2u *"_ivl_60", 11 0, L_00000278a89b0988;  1 drivers
L_00000278a89b09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000278a896cec0_0 .net/2u *"_ivl_64", 11 0, L_00000278a89b09d0;  1 drivers
L_00000278a89b0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000278a896d140_0 .net/2u *"_ivl_68", 11 0, L_00000278a89b0a18;  1 drivers
L_00000278a89b0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000278a896cf60_0 .net/2u *"_ivl_72", 11 0, L_00000278a89b0a60;  1 drivers
v00000278a896d960_0 .net *"_ivl_74", 0 0, L_00000278a8994c70;  1 drivers
L_00000278a89b0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000278a896da00_0 .net/2u *"_ivl_76", 11 0, L_00000278a89b0aa8;  1 drivers
v00000278a896d000_0 .net *"_ivl_78", 0 0, L_00000278a8995f30;  1 drivers
v00000278a896d1e0_0 .net *"_ivl_81", 0 0, L_00000278a8997e90;  1 drivers
L_00000278a89b0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000278a896e860_0 .net/2u *"_ivl_82", 11 0, L_00000278a89b0af0;  1 drivers
v00000278a896d280_0 .net *"_ivl_84", 0 0, L_00000278a8995350;  1 drivers
v00000278a896d320_0 .net *"_ivl_87", 0 0, L_00000278a8997db0;  1 drivers
L_00000278a89b0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000278a896d5a0_0 .net/2u *"_ivl_88", 11 0, L_00000278a89b0b38;  1 drivers
v00000278a896d640_0 .net *"_ivl_9", 0 0, L_00000278a89967d0;  1 drivers
v00000278a896e220_0 .net *"_ivl_90", 0 0, L_00000278a8994810;  1 drivers
v00000278a896d6e0_0 .net *"_ivl_93", 0 0, L_00000278a8997170;  1 drivers
L_00000278a89b0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000278a896eae0_0 .net/2u *"_ivl_94", 11 0, L_00000278a89b0b80;  1 drivers
v00000278a896de60_0 .net *"_ivl_96", 0 0, L_00000278a89943b0;  1 drivers
v00000278a896c4c0_0 .net *"_ivl_99", 0 0, L_00000278a8997e20;  1 drivers
v00000278a896d820_0 .net "is_beq", 0 0, L_00000278a8992150;  alias, 1 drivers
v00000278a896d780_0 .net "is_bne", 0 0, L_00000278a89921f0;  alias, 1 drivers
v00000278a896e0e0_0 .net "is_j", 0 0, L_00000278a89946d0;  alias, 1 drivers
v00000278a896d8c0_0 .net "is_jal", 0 0, L_00000278a89939b0;  alias, 1 drivers
v00000278a896ea40_0 .net "is_jr", 0 0, L_00000278a8992470;  alias, 1 drivers
v00000278a896db40_0 .net "is_oper2_immed", 0 0, L_00000278a8997d40;  alias, 1 drivers
v00000278a896e400_0 .net "memread", 0 0, L_00000278a8994950;  alias, 1 drivers
v00000278a896dbe0_0 .net "memwrite", 0 0, L_00000278a89955d0;  alias, 1 drivers
v00000278a896e900_0 .net "regwrite", 0 0, L_00000278a89944f0;  alias, 1 drivers
L_00000278a89930f0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0670;
L_00000278a8993190 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b06b8;
L_00000278a8991cf0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0700;
L_00000278a8991930 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0748;
L_00000278a8991c50 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0790;
L_00000278a8993550 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b07d8;
L_00000278a8991a70 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0820;
L_00000278a8991bb0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0868;
L_00000278a89920b0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b08b0;
L_00000278a8992150 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b08f8;
L_00000278a89921f0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0940;
L_00000278a8992470 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0988;
L_00000278a89939b0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b09d0;
L_00000278a89946d0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0a18;
L_00000278a8994c70 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0a60;
L_00000278a8995f30 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0aa8;
L_00000278a8995350 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0af0;
L_00000278a8994810 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0b38;
L_00000278a89943b0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0b80;
L_00000278a89944f0 .reduce/nor L_00000278a8997e20;
L_00000278a8994950 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0bc8;
L_00000278a89955d0 .cmp/eq 12, v00000278a8988e70_0, L_00000278a89b0c10;
S_00000278a8962620 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000278a8962df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000278a897b6c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a897b6f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a897b730 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a897b768 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a897b7a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a897b7d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a897b810 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a897b848 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a897b880 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a897b8b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a897b8f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a897b928 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a897b960 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a897b998 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a897b9d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a897ba08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a897ba40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a897ba78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a897bab0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a897bae8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a897bb20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a897bb58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a897bb90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a897bbc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a897bc00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000278a896e4a0_0 .var "Immed", 31 0;
v00000278a896e540_0 .net "Inst", 31 0, v00000278a8971560_0;  alias, 1 drivers
v00000278a896e5e0_0 .net "opcode", 11 0, v00000278a8988e70_0;  alias, 1 drivers
E_00000278a88daa80 .event anyedge, v00000278a8964aa0_0, v00000278a896e540_0;
S_00000278a8961fe0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000278a8962df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000278a8970ac0_0 .var "Read_data1", 31 0;
v00000278a8970e80_0 .var "Read_data2", 31 0;
v00000278a896f580_0 .net "Read_reg1", 4 0, v00000278a8988dd0_0;  alias, 1 drivers
v00000278a8970480_0 .net "Read_reg2", 4 0, v00000278a8989050_0;  alias, 1 drivers
v00000278a89708e0_0 .net "Write_data", 31 0, L_00000278a8a18410;  alias, 1 drivers
v00000278a8970f20_0 .net "Write_en", 0 0, v00000278a898a630_0;  alias, 1 drivers
v00000278a89712e0_0 .net "Write_reg", 4 0, v00000278a898a450_0;  alias, 1 drivers
v00000278a896f080_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a896ed60_0 .var/i "i", 31 0;
v00000278a896f300 .array "reg_file", 0 31, 31 0;
v00000278a89711a0_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
E_00000278a88db080 .event posedge, v00000278a896abc0_0;
S_00000278a8962170 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000278a8961fe0;
 .timescale 0 0;
v00000278a896f760_0 .var/i "i", 31 0;
S_00000278a8962490 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000278a897bc40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a897bc78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a897bcb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a897bce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a897bd20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a897bd58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a897bd90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a897bdc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a897be00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a897be38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a897be70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a897bea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a897bee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a897bf18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a897bf50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a897bf88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a897bfc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a897bff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a897c030 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a897c068 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a897c0a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a897c0d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a897c110 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a897c148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a897c180 .param/l "xori" 0 9 12, C4<001110000000>;
v00000278a8971560_0 .var "ID_INST", 31 0;
v00000278a89714c0_0 .var "ID_PC", 31 0;
v00000278a8988e70_0 .var "ID_opcode", 11 0;
v00000278a89874d0_0 .var "ID_rd_ind", 4 0;
v00000278a8988dd0_0 .var "ID_rs1_ind", 4 0;
v00000278a8989050_0 .var "ID_rs2_ind", 4 0;
v00000278a8987430_0 .net "IF_FLUSH", 0 0, v00000278a896c920_0;  alias, 1 drivers
v00000278a89885b0_0 .net "IF_INST", 31 0, L_00000278a8997b10;  alias, 1 drivers
v00000278a89871b0_0 .net "IF_PC", 31 0, v00000278a8988d30_0;  alias, 1 drivers
v00000278a8988290_0 .net "clk", 0 0, L_00000278a89968b0;  1 drivers
v00000278a8987570_0 .net "if_id_Write", 0 0, v00000278a896daa0_0;  alias, 1 drivers
v00000278a8987070_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
E_00000278a88daac0 .event posedge, v00000278a8953990_0, v00000278a8988290_0;
S_00000278a89614f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000278a89894b0_0 .net "EX1_PFC", 31 0, L_00000278a8993cd0;  alias, 1 drivers
v00000278a898abd0_0 .net "EX2_PFC", 31 0, v00000278a8966760_0;  alias, 1 drivers
v00000278a8989370_0 .net "ID_PFC", 31 0, L_00000278a8991750;  alias, 1 drivers
v00000278a898a8b0_0 .net "PC_src", 2 0, L_00000278a8991f70;  alias, 1 drivers
v00000278a898a770_0 .net "PC_write", 0 0, v00000278a896e680_0;  alias, 1 drivers
L_00000278a89b0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000278a898a270_0 .net/2u *"_ivl_0", 31 0, L_00000278a89b0088;  1 drivers
v00000278a898a9f0_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a8989eb0_0 .net "inst", 31 0, L_00000278a8997b10;  alias, 1 drivers
v00000278a89897d0_0 .net "inst_mem_in", 31 0, v00000278a8988d30_0;  alias, 1 drivers
v00000278a8989690_0 .net "pc_reg_in", 31 0, L_00000278a89979c0;  1 drivers
v00000278a8989730_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
L_00000278a89928d0 .arith/sum 32, v00000278a8988d30_0, L_00000278a89b0088;
S_00000278a89627b0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000278a89614f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000278a8997b10 .functor BUFZ 32, L_00000278a89925b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278a8986df0_0 .net "Data_Out", 31 0, L_00000278a8997b10;  alias, 1 drivers
v00000278a8987890 .array "InstMem", 2047 0, 31 0;
v00000278a8986b70_0 .net *"_ivl_0", 31 0, L_00000278a89925b0;  1 drivers
v00000278a8987750_0 .net *"_ivl_3", 10 0, L_00000278a8992970;  1 drivers
v00000278a8986a30_0 .net *"_ivl_4", 12 0, L_00000278a8992a10;  1 drivers
L_00000278a89b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000278a8987930_0 .net *"_ivl_7", 1 0, L_00000278a89b01a8;  1 drivers
v00000278a8988650_0 .net "addr", 31 0, v00000278a8988d30_0;  alias, 1 drivers
v00000278a89879d0_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a8987110_0 .var/i "i", 31 0;
L_00000278a89925b0 .array/port v00000278a8987890, L_00000278a8992a10;
L_00000278a8992970 .part v00000278a8988d30_0, 0, 11;
L_00000278a8992a10 .concat [ 11 2 0 0], L_00000278a8992970, L_00000278a89b01a8;
S_00000278a8962ad0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000278a89614f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000278a88dac40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000278a8988150_0 .net "DataIn", 31 0, L_00000278a89979c0;  alias, 1 drivers
v00000278a8988d30_0 .var "DataOut", 31 0;
v00000278a8988330_0 .net "PC_Write", 0 0, v00000278a896e680_0;  alias, 1 drivers
v00000278a8988b50_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a8989190_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
S_00000278a89611d0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000278a89614f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000278a88db000 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000278a88d37c0 .functor NOT 1, L_00000278a8991110, C4<0>, C4<0>, C4<0>;
L_00000278a88d3590 .functor NOT 1, L_00000278a8993230, C4<0>, C4<0>, C4<0>;
L_00000278a88d38a0 .functor AND 1, L_00000278a88d37c0, L_00000278a88d3590, C4<1>, C4<1>;
L_00000278a886d960 .functor NOT 1, L_00000278a89926f0, C4<0>, C4<0>, C4<0>;
L_00000278a886d9d0 .functor AND 1, L_00000278a88d38a0, L_00000278a886d960, C4<1>, C4<1>;
L_00000278a886da40 .functor AND 32, L_00000278a8992650, L_00000278a89928d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a886d490 .functor NOT 1, L_00000278a8991e30, C4<0>, C4<0>, C4<0>;
L_00000278a8996a00 .functor NOT 1, L_00000278a8992f10, C4<0>, C4<0>, C4<0>;
L_00000278a8996840 .functor AND 1, L_00000278a886d490, L_00000278a8996a00, C4<1>, C4<1>;
L_00000278a8996c30 .functor AND 1, L_00000278a8996840, L_00000278a8992330, C4<1>, C4<1>;
L_00000278a8996920 .functor AND 32, L_00000278a8991890, L_00000278a8991750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89981a0 .functor OR 32, L_00000278a886da40, L_00000278a8996920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a8996df0 .functor NOT 1, L_00000278a8993690, C4<0>, C4<0>, C4<0>;
L_00000278a8998130 .functor AND 1, L_00000278a8996df0, L_00000278a8992510, C4<1>, C4<1>;
L_00000278a8998360 .functor NOT 1, L_00000278a8993370, C4<0>, C4<0>, C4<0>;
L_00000278a8996990 .functor AND 1, L_00000278a8998130, L_00000278a8998360, C4<1>, C4<1>;
L_00000278a8997720 .functor AND 32, L_00000278a89935f0, v00000278a8988d30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a8996a70 .functor OR 32, L_00000278a89981a0, L_00000278a8997720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a8996b50 .functor NOT 1, L_00000278a8993730, C4<0>, C4<0>, C4<0>;
L_00000278a8997a30 .functor AND 1, L_00000278a8996b50, L_00000278a8992290, C4<1>, C4<1>;
L_00000278a8997640 .functor AND 1, L_00000278a8997a30, L_00000278a89914d0, C4<1>, C4<1>;
L_00000278a8996e60 .functor AND 32, L_00000278a89932d0, L_00000278a8993cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a8996ca0 .functor OR 32, L_00000278a8996a70, L_00000278a8996e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000278a8996bc0 .functor NOT 1, L_00000278a8992e70, C4<0>, C4<0>, C4<0>;
L_00000278a8997aa0 .functor AND 1, L_00000278a8992c90, L_00000278a8996bc0, C4<1>, C4<1>;
L_00000278a8996ae0 .functor NOT 1, L_00000278a8993410, C4<0>, C4<0>, C4<0>;
L_00000278a8996f40 .functor AND 1, L_00000278a8997aa0, L_00000278a8996ae0, C4<1>, C4<1>;
L_00000278a8997f00 .functor AND 32, L_00000278a8992790, v00000278a8966760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89979c0 .functor OR 32, L_00000278a8996ca0, L_00000278a8997f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278a89886f0_0 .net *"_ivl_1", 0 0, L_00000278a8991110;  1 drivers
v00000278a8988510_0 .net *"_ivl_11", 0 0, L_00000278a89926f0;  1 drivers
v00000278a8987a70_0 .net *"_ivl_12", 0 0, L_00000278a886d960;  1 drivers
v00000278a89872f0_0 .net *"_ivl_14", 0 0, L_00000278a886d9d0;  1 drivers
v00000278a8987d90_0 .net *"_ivl_16", 31 0, L_00000278a8992650;  1 drivers
v00000278a8987b10_0 .net *"_ivl_18", 31 0, L_00000278a886da40;  1 drivers
v00000278a8988790_0 .net *"_ivl_2", 0 0, L_00000278a88d37c0;  1 drivers
v00000278a8986cb0_0 .net *"_ivl_21", 0 0, L_00000278a8991e30;  1 drivers
v00000278a89877f0_0 .net *"_ivl_22", 0 0, L_00000278a886d490;  1 drivers
v00000278a8987bb0_0 .net *"_ivl_25", 0 0, L_00000278a8992f10;  1 drivers
v00000278a8987c50_0 .net *"_ivl_26", 0 0, L_00000278a8996a00;  1 drivers
v00000278a8986f30_0 .net *"_ivl_28", 0 0, L_00000278a8996840;  1 drivers
v00000278a89880b0_0 .net *"_ivl_31", 0 0, L_00000278a8992330;  1 drivers
v00000278a8986ad0_0 .net *"_ivl_32", 0 0, L_00000278a8996c30;  1 drivers
v00000278a8988a10_0 .net *"_ivl_34", 31 0, L_00000278a8991890;  1 drivers
v00000278a8988ab0_0 .net *"_ivl_36", 31 0, L_00000278a8996920;  1 drivers
v00000278a8986e90_0 .net *"_ivl_38", 31 0, L_00000278a89981a0;  1 drivers
v00000278a8987610_0 .net *"_ivl_41", 0 0, L_00000278a8993690;  1 drivers
v00000278a89883d0_0 .net *"_ivl_42", 0 0, L_00000278a8996df0;  1 drivers
v00000278a8987cf0_0 .net *"_ivl_45", 0 0, L_00000278a8992510;  1 drivers
v00000278a8988fb0_0 .net *"_ivl_46", 0 0, L_00000278a8998130;  1 drivers
v00000278a8986c10_0 .net *"_ivl_49", 0 0, L_00000278a8993370;  1 drivers
v00000278a8986fd0_0 .net *"_ivl_5", 0 0, L_00000278a8993230;  1 drivers
v00000278a89890f0_0 .net *"_ivl_50", 0 0, L_00000278a8998360;  1 drivers
v00000278a8988830_0 .net *"_ivl_52", 0 0, L_00000278a8996990;  1 drivers
v00000278a8986d50_0 .net *"_ivl_54", 31 0, L_00000278a89935f0;  1 drivers
v00000278a8987390_0 .net *"_ivl_56", 31 0, L_00000278a8997720;  1 drivers
v00000278a8987e30_0 .net *"_ivl_58", 31 0, L_00000278a8996a70;  1 drivers
v00000278a89876b0_0 .net *"_ivl_6", 0 0, L_00000278a88d3590;  1 drivers
v00000278a8988bf0_0 .net *"_ivl_61", 0 0, L_00000278a8993730;  1 drivers
v00000278a89888d0_0 .net *"_ivl_62", 0 0, L_00000278a8996b50;  1 drivers
v00000278a8987250_0 .net *"_ivl_65", 0 0, L_00000278a8992290;  1 drivers
v00000278a8987ed0_0 .net *"_ivl_66", 0 0, L_00000278a8997a30;  1 drivers
v00000278a8987f70_0 .net *"_ivl_69", 0 0, L_00000278a89914d0;  1 drivers
v00000278a8988010_0 .net *"_ivl_70", 0 0, L_00000278a8997640;  1 drivers
v00000278a89881f0_0 .net *"_ivl_72", 31 0, L_00000278a89932d0;  1 drivers
v00000278a8988470_0 .net *"_ivl_74", 31 0, L_00000278a8996e60;  1 drivers
v00000278a8988970_0 .net *"_ivl_76", 31 0, L_00000278a8996ca0;  1 drivers
v00000278a8988c90_0 .net *"_ivl_79", 0 0, L_00000278a8992c90;  1 drivers
v00000278a898a310_0 .net *"_ivl_8", 0 0, L_00000278a88d38a0;  1 drivers
v00000278a8989550_0 .net *"_ivl_81", 0 0, L_00000278a8992e70;  1 drivers
v00000278a8989a50_0 .net *"_ivl_82", 0 0, L_00000278a8996bc0;  1 drivers
v00000278a8989410_0 .net *"_ivl_84", 0 0, L_00000278a8997aa0;  1 drivers
v00000278a8989f50_0 .net *"_ivl_87", 0 0, L_00000278a8993410;  1 drivers
v00000278a898a4f0_0 .net *"_ivl_88", 0 0, L_00000278a8996ae0;  1 drivers
v00000278a898ac70_0 .net *"_ivl_90", 0 0, L_00000278a8996f40;  1 drivers
v00000278a898b990_0 .net *"_ivl_92", 31 0, L_00000278a8992790;  1 drivers
v00000278a898ab30_0 .net *"_ivl_94", 31 0, L_00000278a8997f00;  1 drivers
v00000278a89895f0_0 .net "ina", 31 0, L_00000278a89928d0;  1 drivers
v00000278a8989ff0_0 .net "inb", 31 0, L_00000278a8991750;  alias, 1 drivers
v00000278a8989230_0 .net "inc", 31 0, v00000278a8988d30_0;  alias, 1 drivers
v00000278a898b850_0 .net "ind", 31 0, L_00000278a8993cd0;  alias, 1 drivers
v00000278a8989c30_0 .net "ine", 31 0, v00000278a8966760_0;  alias, 1 drivers
L_00000278a89b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a8989b90_0 .net "inf", 31 0, L_00000278a89b00d0;  1 drivers
L_00000278a89b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a898b5d0_0 .net "ing", 31 0, L_00000278a89b0118;  1 drivers
L_00000278a89b0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000278a89892d0_0 .net "inh", 31 0, L_00000278a89b0160;  1 drivers
v00000278a898aef0_0 .net "out", 31 0, L_00000278a89979c0;  alias, 1 drivers
v00000278a898b0d0_0 .net "sel", 2 0, L_00000278a8991f70;  alias, 1 drivers
L_00000278a8991110 .part L_00000278a8991f70, 2, 1;
L_00000278a8993230 .part L_00000278a8991f70, 1, 1;
L_00000278a89926f0 .part L_00000278a8991f70, 0, 1;
LS_00000278a8992650_0_0 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_0_4 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_0_8 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_0_12 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_0_16 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_0_20 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_0_24 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_0_28 .concat [ 1 1 1 1], L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0, L_00000278a886d9d0;
LS_00000278a8992650_1_0 .concat [ 4 4 4 4], LS_00000278a8992650_0_0, LS_00000278a8992650_0_4, LS_00000278a8992650_0_8, LS_00000278a8992650_0_12;
LS_00000278a8992650_1_4 .concat [ 4 4 4 4], LS_00000278a8992650_0_16, LS_00000278a8992650_0_20, LS_00000278a8992650_0_24, LS_00000278a8992650_0_28;
L_00000278a8992650 .concat [ 16 16 0 0], LS_00000278a8992650_1_0, LS_00000278a8992650_1_4;
L_00000278a8991e30 .part L_00000278a8991f70, 2, 1;
L_00000278a8992f10 .part L_00000278a8991f70, 1, 1;
L_00000278a8992330 .part L_00000278a8991f70, 0, 1;
LS_00000278a8991890_0_0 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_0_4 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_0_8 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_0_12 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_0_16 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_0_20 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_0_24 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_0_28 .concat [ 1 1 1 1], L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30, L_00000278a8996c30;
LS_00000278a8991890_1_0 .concat [ 4 4 4 4], LS_00000278a8991890_0_0, LS_00000278a8991890_0_4, LS_00000278a8991890_0_8, LS_00000278a8991890_0_12;
LS_00000278a8991890_1_4 .concat [ 4 4 4 4], LS_00000278a8991890_0_16, LS_00000278a8991890_0_20, LS_00000278a8991890_0_24, LS_00000278a8991890_0_28;
L_00000278a8991890 .concat [ 16 16 0 0], LS_00000278a8991890_1_0, LS_00000278a8991890_1_4;
L_00000278a8993690 .part L_00000278a8991f70, 2, 1;
L_00000278a8992510 .part L_00000278a8991f70, 1, 1;
L_00000278a8993370 .part L_00000278a8991f70, 0, 1;
LS_00000278a89935f0_0_0 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_0_4 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_0_8 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_0_12 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_0_16 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_0_20 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_0_24 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_0_28 .concat [ 1 1 1 1], L_00000278a8996990, L_00000278a8996990, L_00000278a8996990, L_00000278a8996990;
LS_00000278a89935f0_1_0 .concat [ 4 4 4 4], LS_00000278a89935f0_0_0, LS_00000278a89935f0_0_4, LS_00000278a89935f0_0_8, LS_00000278a89935f0_0_12;
LS_00000278a89935f0_1_4 .concat [ 4 4 4 4], LS_00000278a89935f0_0_16, LS_00000278a89935f0_0_20, LS_00000278a89935f0_0_24, LS_00000278a89935f0_0_28;
L_00000278a89935f0 .concat [ 16 16 0 0], LS_00000278a89935f0_1_0, LS_00000278a89935f0_1_4;
L_00000278a8993730 .part L_00000278a8991f70, 2, 1;
L_00000278a8992290 .part L_00000278a8991f70, 1, 1;
L_00000278a89914d0 .part L_00000278a8991f70, 0, 1;
LS_00000278a89932d0_0_0 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_0_4 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_0_8 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_0_12 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_0_16 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_0_20 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_0_24 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_0_28 .concat [ 1 1 1 1], L_00000278a8997640, L_00000278a8997640, L_00000278a8997640, L_00000278a8997640;
LS_00000278a89932d0_1_0 .concat [ 4 4 4 4], LS_00000278a89932d0_0_0, LS_00000278a89932d0_0_4, LS_00000278a89932d0_0_8, LS_00000278a89932d0_0_12;
LS_00000278a89932d0_1_4 .concat [ 4 4 4 4], LS_00000278a89932d0_0_16, LS_00000278a89932d0_0_20, LS_00000278a89932d0_0_24, LS_00000278a89932d0_0_28;
L_00000278a89932d0 .concat [ 16 16 0 0], LS_00000278a89932d0_1_0, LS_00000278a89932d0_1_4;
L_00000278a8992c90 .part L_00000278a8991f70, 2, 1;
L_00000278a8992e70 .part L_00000278a8991f70, 1, 1;
L_00000278a8993410 .part L_00000278a8991f70, 0, 1;
LS_00000278a8992790_0_0 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_0_4 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_0_8 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_0_12 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_0_16 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_0_20 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_0_24 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_0_28 .concat [ 1 1 1 1], L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40, L_00000278a8996f40;
LS_00000278a8992790_1_0 .concat [ 4 4 4 4], LS_00000278a8992790_0_0, LS_00000278a8992790_0_4, LS_00000278a8992790_0_8, LS_00000278a8992790_0_12;
LS_00000278a8992790_1_4 .concat [ 4 4 4 4], LS_00000278a8992790_0_16, LS_00000278a8992790_0_20, LS_00000278a8992790_0_24, LS_00000278a8992790_0_28;
L_00000278a8992790 .concat [ 16 16 0 0], LS_00000278a8992790_1_0, LS_00000278a8992790_1_4;
S_00000278a8961680 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000278a8989870_0 .net "Write_Data", 31 0, v00000278a8954250_0;  alias, 1 drivers
v00000278a898a590_0 .net "addr", 31 0, v00000278a89547f0_0;  alias, 1 drivers
v00000278a898ad10_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a898a950_0 .net "mem_out", 31 0, v00000278a898adb0_0;  alias, 1 drivers
v00000278a898b670_0 .net "mem_read", 0 0, v00000278a89550b0_0;  alias, 1 drivers
v00000278a8989910_0 .net "mem_write", 0 0, v00000278a89546b0_0;  alias, 1 drivers
S_00000278a8961810 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000278a8961680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000278a898a3b0 .array "DataMem", 2047 0, 31 0;
v00000278a898b3f0_0 .net "Data_In", 31 0, v00000278a8954250_0;  alias, 1 drivers
v00000278a898adb0_0 .var "Data_Out", 31 0;
v00000278a898b8f0_0 .net "Write_en", 0 0, v00000278a89546b0_0;  alias, 1 drivers
v00000278a8989cd0_0 .net "addr", 31 0, v00000278a89547f0_0;  alias, 1 drivers
v00000278a8989d70_0 .net "clk", 0 0, L_00000278a88d2d40;  alias, 1 drivers
v00000278a898a1d0_0 .var/i "i", 31 0;
S_00000278a89619a0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000278a898e1f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000278a898e228 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000278a898e260 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000278a898e298 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000278a898e2d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000278a898e308 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000278a898e340 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000278a898e378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000278a898e3b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000278a898e3e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000278a898e420 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000278a898e458 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000278a898e490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000278a898e4c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000278a898e500 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000278a898e538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000278a898e570 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000278a898e5a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000278a898e5e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000278a898e618 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000278a898e650 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000278a898e688 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000278a898e6c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000278a898e6f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000278a898e730 .param/l "xori" 0 9 12, C4<001110000000>;
v00000278a8989e10_0 .net "MEM_ALU_OUT", 31 0, v00000278a89547f0_0;  alias, 1 drivers
v00000278a89899b0_0 .net "MEM_Data_mem_out", 31 0, v00000278a898adb0_0;  alias, 1 drivers
v00000278a8989af0_0 .net "MEM_memread", 0 0, v00000278a89550b0_0;  alias, 1 drivers
v00000278a898af90_0 .net "MEM_opcode", 11 0, v00000278a8954570_0;  alias, 1 drivers
v00000278a898ae50_0 .net "MEM_rd_ind", 4 0, v00000278a8954890_0;  alias, 1 drivers
v00000278a898a090_0 .net "MEM_rd_indzero", 0 0, v00000278a89541b0_0;  alias, 1 drivers
v00000278a898b710_0 .net "MEM_regwrite", 0 0, v00000278a89551f0_0;  alias, 1 drivers
v00000278a898b2b0_0 .var "WB_ALU_OUT", 31 0;
v00000278a898a130_0 .var "WB_Data_mem_out", 31 0;
v00000278a898b030_0 .var "WB_memread", 0 0;
v00000278a898a450_0 .var "WB_rd_ind", 4 0;
v00000278a898aa90_0 .var "WB_rd_indzero", 0 0;
v00000278a898a630_0 .var "WB_regwrite", 0 0;
v00000278a898a6d0_0 .net "clk", 0 0, L_00000278a89ae3d0;  1 drivers
v00000278a898a810_0 .var "hlt", 0 0;
v00000278a898b170_0 .net "rst", 0 0, v00000278a898ed70_0;  alias, 1 drivers
E_00000278a88dac00 .event posedge, v00000278a8953990_0, v00000278a898a6d0_0;
S_00000278a8961b30 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000278a869a010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000278a89ae440 .functor AND 32, v00000278a898a130_0, L_00000278a8a04130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a89ae4b0 .functor NOT 1, v00000278a898b030_0, C4<0>, C4<0>, C4<0>;
L_00000278a89ae520 .functor AND 32, v00000278a898b2b0_0, L_00000278a8a048b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000278a8a18410 .functor OR 32, L_00000278a89ae440, L_00000278a89ae520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000278a898b210_0 .net "Write_Data_RegFile", 31 0, L_00000278a8a18410;  alias, 1 drivers
v00000278a898b7b0_0 .net *"_ivl_0", 31 0, L_00000278a8a04130;  1 drivers
v00000278a898b350_0 .net *"_ivl_2", 31 0, L_00000278a89ae440;  1 drivers
v00000278a898b490_0 .net *"_ivl_4", 0 0, L_00000278a89ae4b0;  1 drivers
v00000278a898b530_0 .net *"_ivl_6", 31 0, L_00000278a8a048b0;  1 drivers
v00000278a898bf30_0 .net *"_ivl_8", 31 0, L_00000278a89ae520;  1 drivers
v00000278a898bb70_0 .net "alu_out", 31 0, v00000278a898b2b0_0;  alias, 1 drivers
v00000278a898bcb0_0 .net "mem_out", 31 0, v00000278a898a130_0;  alias, 1 drivers
v00000278a898bc10_0 .net "mem_read", 0 0, v00000278a898b030_0;  alias, 1 drivers
LS_00000278a8a04130_0_0 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_0_4 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_0_8 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_0_12 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_0_16 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_0_20 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_0_24 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_0_28 .concat [ 1 1 1 1], v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0, v00000278a898b030_0;
LS_00000278a8a04130_1_0 .concat [ 4 4 4 4], LS_00000278a8a04130_0_0, LS_00000278a8a04130_0_4, LS_00000278a8a04130_0_8, LS_00000278a8a04130_0_12;
LS_00000278a8a04130_1_4 .concat [ 4 4 4 4], LS_00000278a8a04130_0_16, LS_00000278a8a04130_0_20, LS_00000278a8a04130_0_24, LS_00000278a8a04130_0_28;
L_00000278a8a04130 .concat [ 16 16 0 0], LS_00000278a8a04130_1_0, LS_00000278a8a04130_1_4;
LS_00000278a8a048b0_0_0 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_0_4 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_0_8 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_0_12 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_0_16 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_0_20 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_0_24 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_0_28 .concat [ 1 1 1 1], L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0, L_00000278a89ae4b0;
LS_00000278a8a048b0_1_0 .concat [ 4 4 4 4], LS_00000278a8a048b0_0_0, LS_00000278a8a048b0_0_4, LS_00000278a8a048b0_0_8, LS_00000278a8a048b0_0_12;
LS_00000278a8a048b0_1_4 .concat [ 4 4 4 4], LS_00000278a8a048b0_0_16, LS_00000278a8a048b0_0_20, LS_00000278a8a048b0_0_24, LS_00000278a8a048b0_0_28;
L_00000278a8a048b0 .concat [ 16 16 0 0], LS_00000278a8a048b0_1_0, LS_00000278a8a048b0_1_4;
    .scope S_00000278a8962ad0;
T_0 ;
    %wait E_00000278a88dafc0;
    %load/vec4 v00000278a8989190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000278a8988d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000278a8988330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000278a8988150_0;
    %assign/vec4 v00000278a8988d30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000278a89627b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278a8987110_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000278a8987110_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000278a8987110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %load/vec4 v00000278a8987110_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278a8987110_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a8987890, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000278a8962490;
T_2 ;
    %wait E_00000278a88daac0;
    %load/vec4 v00000278a8987070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000278a89714c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8971560_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a89874d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8989050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8988dd0_0, 0;
    %assign/vec4 v00000278a8988e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000278a8987570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000278a8987430_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000278a89714c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8971560_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a89874d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8989050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8988dd0_0, 0;
    %assign/vec4 v00000278a8988e70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000278a8987570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000278a89885b0_0;
    %assign/vec4 v00000278a8971560_0, 0;
    %load/vec4 v00000278a89871b0_0;
    %assign/vec4 v00000278a89714c0_0, 0;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000278a8989050_0, 0;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000278a8988e70_0, 4, 5;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000278a8988e70_0, 4, 5;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000278a89885b0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000278a8988dd0_0, 0;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000278a89874d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000278a89874d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000278a89885b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000278a89874d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000278a8961fe0;
T_3 ;
    %wait E_00000278a88dafc0;
    %load/vec4 v00000278a89711a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278a896ed60_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000278a896ed60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000278a896ed60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a896f300, 0, 4;
    %load/vec4 v00000278a896ed60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278a896ed60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000278a89712e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000278a8970f20_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000278a89708e0_0;
    %load/vec4 v00000278a89712e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a896f300, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a896f300, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000278a8961fe0;
T_4 ;
    %wait E_00000278a88db080;
    %load/vec4 v00000278a89712e0_0;
    %load/vec4 v00000278a896f580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000278a89712e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000278a8970f20_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000278a89708e0_0;
    %assign/vec4 v00000278a8970ac0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000278a896f580_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000278a896f300, 4;
    %assign/vec4 v00000278a8970ac0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000278a8961fe0;
T_5 ;
    %wait E_00000278a88db080;
    %load/vec4 v00000278a89712e0_0;
    %load/vec4 v00000278a8970480_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000278a89712e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000278a8970f20_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000278a89708e0_0;
    %assign/vec4 v00000278a8970e80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000278a8970480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000278a896f300, 4;
    %assign/vec4 v00000278a8970e80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000278a8961fe0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000278a8962170;
    %jmp t_0;
    .scope S_00000278a8962170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278a896f760_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000278a896f760_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000278a896f760_0;
    %ix/getv/s 4, v00000278a896f760_0;
    %load/vec4a v00000278a896f300, 4;
    %ix/getv/s 4, v00000278a896f760_0;
    %load/vec4a v00000278a896f300, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000278a896f760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278a896f760_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000278a8961fe0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000278a8962620;
T_7 ;
    %wait E_00000278a88daa80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278a896e4a0_0, 0, 32;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000278a896e540_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000278a896e4a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000278a896e540_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000278a896e4a0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896e5e0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000278a896e540_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000278a896e540_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000278a896e4a0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000278a8961040;
T_8 ;
    %wait E_00000278a88dafc0;
    %load/vec4 v00000278a896a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278a896bd40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000278a896a620_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000278a896a620_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000278a896bd40_0;
    %load/vec4 v00000278a896b0c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000278a896bd40_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278a896bd40_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000278a896bd40_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000278a896bd40_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000278a896bd40_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000278a896bd40_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000278a8961040;
T_9 ;
    %wait E_00000278a88dafc0;
    %load/vec4 v00000278a896a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896b340_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000278a896b020_0;
    %assign/vec4 v00000278a896b340_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000278a8961360;
T_10 ;
    %wait E_00000278a88db280;
    %load/vec4 v00000278a896c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896daa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896c920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896a260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896a440_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000278a896be80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000278a896bfc0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000278a8969d60_0;
    %load/vec4 v00000278a8969cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000278a8969ea0_0;
    %load/vec4 v00000278a8969cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000278a896c1a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000278a896c2e0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000278a8969d60_0;
    %load/vec4 v00000278a896c240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000278a8969ea0_0;
    %load/vec4 v00000278a896c240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896daa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896c920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896a260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896a440_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000278a8969b80_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896daa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896c920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896a260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896a440_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278a896daa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896c920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896a260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a896a440_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000278a8962c60;
T_11 ;
    %wait E_00000278a88db740;
    %load/vec4 v00000278a89654a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000278a8965680_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8963740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965360_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8964280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8964140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89632e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8963f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89650e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8965220_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965540_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8963420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8963d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8964dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a89648c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8965040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a89634c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8965400_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8964a00_0, 0;
    %assign/vec4 v00000278a8963380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000278a8965720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000278a8964aa0_0;
    %assign/vec4 v00000278a8963380_0, 0;
    %load/vec4 v00000278a89639c0_0;
    %assign/vec4 v00000278a8964a00_0, 0;
    %load/vec4 v00000278a8963b00_0;
    %assign/vec4 v00000278a8965400_0, 0;
    %load/vec4 v00000278a8963920_0;
    %assign/vec4 v00000278a89634c0_0, 0;
    %load/vec4 v00000278a89637e0_0;
    %assign/vec4 v00000278a8965040_0, 0;
    %load/vec4 v00000278a8964b40_0;
    %assign/vec4 v00000278a89648c0_0, 0;
    %load/vec4 v00000278a8964460_0;
    %assign/vec4 v00000278a8964dc0_0, 0;
    %load/vec4 v00000278a89643c0_0;
    %assign/vec4 v00000278a8963d80_0, 0;
    %load/vec4 v00000278a89641e0_0;
    %assign/vec4 v00000278a8963420_0, 0;
    %load/vec4 v00000278a89652c0_0;
    %assign/vec4 v00000278a8965540_0, 0;
    %load/vec4 v00000278a8964c80_0;
    %assign/vec4 v00000278a8965220_0, 0;
    %load/vec4 v00000278a89657c0_0;
    %assign/vec4 v00000278a89650e0_0, 0;
    %load/vec4 v00000278a89646e0_0;
    %assign/vec4 v00000278a8963f60_0, 0;
    %load/vec4 v00000278a8963e20_0;
    %assign/vec4 v00000278a89632e0_0, 0;
    %load/vec4 v00000278a8963ec0_0;
    %assign/vec4 v00000278a8964140_0, 0;
    %load/vec4 v00000278a8964640_0;
    %assign/vec4 v00000278a8964280_0, 0;
    %load/vec4 v00000278a8964e60_0;
    %assign/vec4 v00000278a8965360_0, 0;
    %load/vec4 v00000278a8963880_0;
    %assign/vec4 v00000278a8963740_0, 0;
    %load/vec4 v00000278a8964320_0;
    %assign/vec4 v00000278a8965680_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000278a8965680_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8963740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965360_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8964280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8964140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89632e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8963f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89650e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8965220_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965540_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8963420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8963d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8964dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a89648c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8965040_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a89634c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8965400_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8964a00_0, 0;
    %assign/vec4 v00000278a8963380_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000278a8962940;
T_12 ;
    %wait E_00000278a88db880;
    %load/vec4 v00000278a896b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000278a8966a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8966760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8966ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8966e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8966120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89661c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89669e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8966b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8965f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8966260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a89666c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a89668a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8965e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8965c20_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000278a8966800_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a89663a0_0, 0;
    %assign/vec4 v00000278a8966940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000278a8969f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000278a8963060_0;
    %assign/vec4 v00000278a8966940_0, 0;
    %load/vec4 v00000278a89655e0_0;
    %assign/vec4 v00000278a89663a0_0, 0;
    %load/vec4 v00000278a89664e0_0;
    %assign/vec4 v00000278a8966800_0, 0;
    %load/vec4 v00000278a8966da0_0;
    %assign/vec4 v00000278a8965c20_0, 0;
    %load/vec4 v00000278a8966c60_0;
    %assign/vec4 v00000278a8965e00_0, 0;
    %load/vec4 v00000278a8965ea0_0;
    %assign/vec4 v00000278a89668a0_0, 0;
    %load/vec4 v00000278a8963100_0;
    %assign/vec4 v00000278a89666c0_0, 0;
    %load/vec4 v00000278a8966300_0;
    %assign/vec4 v00000278a8966260_0, 0;
    %load/vec4 v00000278a8965900_0;
    %assign/vec4 v00000278a8965f40_0, 0;
    %load/vec4 v00000278a8966080_0;
    %assign/vec4 v00000278a8966b20_0, 0;
    %load/vec4 v00000278a8965cc0_0;
    %assign/vec4 v00000278a89669e0_0, 0;
    %load/vec4 v00000278a8966bc0_0;
    %assign/vec4 v00000278a89661c0_0, 0;
    %load/vec4 v00000278a8965860_0;
    %assign/vec4 v00000278a8965d60_0, 0;
    %load/vec4 v00000278a8966580_0;
    %assign/vec4 v00000278a8965b80_0, 0;
    %load/vec4 v00000278a8966d00_0;
    %assign/vec4 v00000278a8966120_0, 0;
    %load/vec4 v00000278a8965fe0_0;
    %assign/vec4 v00000278a8966e40_0, 0;
    %load/vec4 v00000278a8966440_0;
    %assign/vec4 v00000278a8965ae0_0, 0;
    %load/vec4 v00000278a89659a0_0;
    %assign/vec4 v00000278a8965a40_0, 0;
    %load/vec4 v00000278a8963c40_0;
    %assign/vec4 v00000278a8966ee0_0, 0;
    %load/vec4 v00000278a8963ba0_0;
    %assign/vec4 v00000278a8966760_0, 0;
    %load/vec4 v00000278a8966620_0;
    %assign/vec4 v00000278a8966a80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000278a8966a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8966760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8966ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8966e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8966120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8965d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89661c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89669e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a8966b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8965f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8966260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a89666c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a89668a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8965e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8965c20_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000278a8966800_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a89663a0_0, 0;
    %assign/vec4 v00000278a8966940_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000278a8689cf0;
T_13 ;
    %wait E_00000278a88dac80;
    %load/vec4 v00000278a89579a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000278a8959a20_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000278a895be40;
T_14 ;
    %wait E_00000278a88db400;
    %load/vec4 v00000278a8959980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000278a8958e40_0;
    %pad/u 33;
    %load/vec4 v00000278a8958f80_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000278a8957e00_0, 0;
    %assign/vec4 v00000278a8959de0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000278a8958e40_0;
    %pad/u 33;
    %load/vec4 v00000278a8958f80_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000278a8957e00_0, 0;
    %assign/vec4 v00000278a8959de0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000278a8958e40_0;
    %pad/u 33;
    %load/vec4 v00000278a8958f80_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000278a8957e00_0, 0;
    %assign/vec4 v00000278a8959de0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000278a8958e40_0;
    %pad/u 33;
    %load/vec4 v00000278a8958f80_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000278a8957e00_0, 0;
    %assign/vec4 v00000278a8959de0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000278a8958e40_0;
    %pad/u 33;
    %load/vec4 v00000278a8958f80_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000278a8957e00_0, 0;
    %assign/vec4 v00000278a8959de0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000278a8958e40_0;
    %pad/u 33;
    %load/vec4 v00000278a8958f80_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000278a8957e00_0, 0;
    %assign/vec4 v00000278a8959de0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000278a8958f80_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000278a8959de0_0;
    %load/vec4 v00000278a8958f80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000278a8958e40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000278a8958f80_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000278a8958f80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000278a8959de0_0, 0;
    %load/vec4 v00000278a8958e40_0;
    %ix/getv 4, v00000278a8958f80_0;
    %shiftl 4;
    %assign/vec4 v00000278a8957e00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000278a8958f80_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000278a8959de0_0;
    %load/vec4 v00000278a8958f80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000278a8958e40_0;
    %load/vec4 v00000278a8958f80_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000278a8958f80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000278a8959de0_0, 0;
    %load/vec4 v00000278a8958e40_0;
    %ix/getv 4, v00000278a8958f80_0;
    %shiftr 4;
    %assign/vec4 v00000278a8957e00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a8959de0_0, 0;
    %load/vec4 v00000278a8958e40_0;
    %load/vec4 v00000278a8958f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000278a8957e00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278a8959de0_0, 0;
    %load/vec4 v00000278a8958f80_0;
    %load/vec4 v00000278a8958e40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000278a8957e00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000278a86661f0;
T_15 ;
    %wait E_00000278a88db580;
    %load/vec4 v00000278a8953990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000278a89541b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89551f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89546b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a89550b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000278a8954570_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a8954890_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a8954250_0, 0;
    %assign/vec4 v00000278a89547f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000278a8875e50_0;
    %assign/vec4 v00000278a89547f0_0, 0;
    %load/vec4 v00000278a8954d90_0;
    %assign/vec4 v00000278a8954250_0, 0;
    %load/vec4 v00000278a8955470_0;
    %assign/vec4 v00000278a8954890_0, 0;
    %load/vec4 v00000278a8860230_0;
    %assign/vec4 v00000278a8954570_0, 0;
    %load/vec4 v00000278a8876990_0;
    %assign/vec4 v00000278a89550b0_0, 0;
    %load/vec4 v00000278a885fdd0_0;
    %assign/vec4 v00000278a89546b0_0, 0;
    %load/vec4 v00000278a8955830_0;
    %assign/vec4 v00000278a89551f0_0, 0;
    %load/vec4 v00000278a8955bf0_0;
    %assign/vec4 v00000278a89541b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000278a8961810;
T_16 ;
    %wait E_00000278a88db080;
    %load/vec4 v00000278a898b8f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000278a898b3f0_0;
    %load/vec4 v00000278a8989cd0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000278a8961810;
T_17 ;
    %wait E_00000278a88db080;
    %load/vec4 v00000278a8989cd0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000278a898a3b0, 4;
    %assign/vec4 v00000278a898adb0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000278a8961810;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278a898a1d0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000278a898a1d0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000278a898a1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %load/vec4 v00000278a898a1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278a898a1d0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000278a898a3b0, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000278a8961810;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278a898a1d0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000278a898a1d0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000278a898a1d0_0;
    %load/vec4a v00000278a898a3b0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000278a898a1d0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000278a898a1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000278a898a1d0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000278a89619a0;
T_20 ;
    %wait E_00000278a88dac00;
    %load/vec4 v00000278a898b170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000278a898aa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a898a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a898a630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000278a898b030_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000278a898a450_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000278a898a130_0, 0;
    %assign/vec4 v00000278a898b2b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000278a8989e10_0;
    %assign/vec4 v00000278a898b2b0_0, 0;
    %load/vec4 v00000278a89899b0_0;
    %assign/vec4 v00000278a898a130_0, 0;
    %load/vec4 v00000278a8989af0_0;
    %assign/vec4 v00000278a898b030_0, 0;
    %load/vec4 v00000278a898ae50_0;
    %assign/vec4 v00000278a898a450_0, 0;
    %load/vec4 v00000278a898b710_0;
    %assign/vec4 v00000278a898a630_0, 0;
    %load/vec4 v00000278a898a090_0;
    %assign/vec4 v00000278a898aa90_0, 0;
    %load/vec4 v00000278a898af90_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000278a898a810_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000278a869a010;
T_21 ;
    %wait E_00000278a88daa40;
    %load/vec4 v00000278a898ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000278a898f6d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000278a898f6d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000278a898f6d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000278a88fdc70;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278a898f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278a898ed70_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000278a88fdc70;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000278a898f310_0;
    %inv;
    %assign/vec4 v00000278a898f310_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000278a88fdc70;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./ScalarMultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278a898ed70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278a898ed70_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000278a8990df0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
