Flow report for GFIS_SEP_INICIO
Wed Jun 25 18:52:57 2025
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------------+
; Flow Summary                                                                               ;
+---------------------------------+----------------------------------------------------------+
; Flow Status                     ; Successful - Wed Jun 25 18:52:57 2025                    ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                   ; GFIS_SEP_INICIO                                          ;
; Top-level Entity Name           ; top_sistema                                              ;
; Family                          ; Cyclone V                                                ;
; Device                          ; 5CSEMA5F31C6                                             ;
; Timing Models                   ; Final                                                    ;
; Logic utilization (in ALMs)     ; 623 / 32,070 ( 2 % )                                     ;
; Total registers                 ; 1655                                                     ;
; Total pins                      ; 239 / 457 ( 52 % )                                       ;
; Total virtual pins              ; 0                                                        ;
; Total block memory bits         ; 305,152 / 4,065,280 ( 8 % )                              ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                           ;
; Total HSSI RX PCSs              ; 0                                                        ;
; Total HSSI PMA RX Deserializers ; 0                                                        ;
; Total HSSI TX PCSs              ; 0                                                        ;
; Total HSSI PMA TX Serializers   ; 0                                                        ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                           ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                            ;
+---------------------------------+----------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/25/2025 18:50:44 ;
; Main task         ; Compilation         ;
; Revision Name     ; GFIS_SEP_INICIO     ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+-------------------+
; Assignment Name                      ; Value                                                                                                                                                                                                                                                                     ; Default Value   ; Entity Name ; Section Id        ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+-------------------+
; COMPILER_SIGNATURE_ID                ; 84486696063803.175087024416792                                                                                                                                                                                                                                            ; --              ; --          ; --                ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                                                                                                                                        ; --              ; --          ; test_control_path ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; test_control_path                                                                                                                                                                                                                                                         ; --              ; --          ; eda_simulation    ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                                                                                                                                               ; --              ; --          ; eda_simulation    ;
; EDA_SIMULATION_TOOL                  ; QuestaSim (Verilog)                                                                                                                                                                                                                                                       ; <None>          ; --          ; --                ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                                                                                                           ; --              ; --          ; eda_simulation    ;
; EDA_TEST_BENCH_FILE                  ; Control_path_tb.v                                                                                                                                                                                                                                                         ; --              ; --          ; test_control_path ;
; EDA_TEST_BENCH_MODULE_NAME           ; control_path_tb                                                                                                                                                                                                                                                           ; --              ; --          ; test_control_path ;
; EDA_TEST_BENCH_NAME                  ; test_control_path                                                                                                                                                                                                                                                         ; --              ; --          ; eda_simulation    ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                                                                                                                                      ; --              ; --          ; eda_simulation    ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                                                                                                        ; --              ; --          ; --                ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                                                                                                        ; --              ; --          ; --                ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                                                                                                         ; --              ; --          ; --                ;
; MISC_FILE                            ; CLK125mhZ.cmp                                                                                                                                                                                                                                                             ; --              ; --          ; --                ;
; MISC_FILE                            ; CLK125mhZ_sim/CLK125mhZ.vo                                                                                                                                                                                                                                                ; --              ; --          ; --                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                                                                                                                                                    ; --              ; DE1_SOC_ADA ; Top               ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                                                                                                                                                    ; --              ; top_sistema ; Top               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                                                                                                                                                    ; --              ; DE1_SOC_ADA ; Top               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                                                                                                                                                    ; --              ; top_sistema ; Top               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                                                                                                                                                    ; --              ; DE1_SOC_ADA ; Top               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                                                                                                                                                    ; --              ; top_sistema ; Top               ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                                                                                                                                       ; --              ; --          ; --                ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                     ; --              ; --          ; --                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                                                                                                                              ; --              ; --          ; --                ;
; SLD_FILE                             ; db/stp1_auto_stripped.stp                                                                                                                                                                                                                                                 ; --              ; --          ; --                ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                                                                                                                       ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                                                                                                             ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                   ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                   ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                    ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                             ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=1024                                                                                                                                                                                                                                                     ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                            ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                         ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                    ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                              ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                 ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                       ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=1024                                                                                                                                                                                                                                                     ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                  ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                    ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                    ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                      ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                              ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                             ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_PIPELINE=1                                                                                                                                                                                                                                                        ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=74                                                                                                                                                                                                                                                          ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=74                                                                                                                                                                                                                                                       ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=74                                                                                                                                                                                                                                             ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --              ; --          ; auto_signaltap_0  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=246                                                                                                                                                                                                                                             ; --              ; --          ; auto_signaltap_0  ;
; SMART_RECOMPILE                      ; On                                                                                                                                                                                                                                                                        ; Off             ; --          ; --                ;
; SPD_FILE                             ; CLK125mhZ.spd                                                                                                                                                                                                                                                             ; --              ; --          ; --                ;
; SYNTHESIS_ONLY_QIP                   ; On                                                                                                                                                                                                                                                                        ; --              ; --          ; --                ;
; TOP_LEVEL_ENTITY                     ; top_sistema                                                                                                                                                                                                                                                               ; GFIS_SEP_INICIO ; --          ; --                ;
; USE_SIGNALTAP_FILE                   ; stp1.stp                                                                                                                                                                                                                                                                  ; --              ; --          ; --                ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:18     ; 1.0                     ; 5000 MB             ; 00:00:31                           ;
; Fitter                    ; 00:01:35     ; 1.1                     ; 7816 MB             ; 00:10:00                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 4864 MB             ; 00:00:04                           ;
; TimeQuest Timing Analyzer ; 00:00:09     ; 1.5                     ; 5365 MB             ; 00:00:12                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4894 MB             ; 00:00:02                           ;
; Total                     ; 00:02:09     ; --                      ; --                  ; 00:10:49                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; labpro04         ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; labpro04         ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; labpro04         ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; labpro04         ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; labpro04         ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c GFIS_SEP_INICIO
quartus_fit --read_settings_files=off --write_settings_files=off tarea_aceleracion -c GFIS_SEP_INICIO
quartus_asm --read_settings_files=off --write_settings_files=off tarea_aceleracion -c GFIS_SEP_INICIO
quartus_sta tarea_aceleracion -c GFIS_SEP_INICIO
quartus_eda --read_settings_files=off --write_settings_files=off tarea_aceleracion -c GFIS_SEP_INICIO



