// Seed: 795212045
module module_0;
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wor  id_3;
  wire id_4;
  wire id_5;
  always @(negedge (1'b0 == id_2)) id_3 = id_1;
  wire id_6;
  module_0();
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1[1'h0] - 1'b0;
  module_0();
endmodule
