<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>controller.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xc9500/data/xc9536.chp</devFile><mfdFile>controller.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 4-22-2024" design="controller" device="XC9536" eqnType="1" pkg="PC44" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time="  4:48PM" version="1.0"/><inputs id="ST"/><inputs id="N1_SPECSIG"/><inputs id="M2_SPECSIG"/><inputs id="M1_SPECSIG"/><inputs id="M3_SPECSIG"/><inputs id="N2_SPECSIG"/><inputs id="N3_SPECSIG"/><inputs id="N4_SPECSIG"/><inputs id="M4_SPECSIG"/><inputs id="R1PIN_SPECSIG" userloc="27"/><inputs id="R6PIN_SPECSIG" userloc="19"/><inputs id="R7PIN_SPECSIG" userloc="9"/><inputs id="R8PIN_SPECSIG" userloc="3"/><inputs id="R5PIN_SPECSIG" userloc="35"/><inputs id="R2PIN_SPECSIG" userloc="1"/><inputs id="R3PIN_SPECSIG" userloc="43"/><inputs id="R4PIN_SPECSIG" userloc="38"/><global_inputs id="CLK" pinnum="GCK1" use="GCK1" userloc="5"/><pin id="FB1_MC1_PIN2" pinnum="2" use="b_SPECSIG"/><pin id="FB1_MC2_PIN3" pinnum="3" signal="R8_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC3_PIN5" pinnum="5" signal="CLK" use="GCK"/><pin id="FB1_MC4_PIN4" pinnum="4" use="b_SPECSIG"/><pin id="FB1_MC5_PIN6" pinnum="6"/><pin id="FB1_MC6_PIN8" pinnum="8" signal="M2_SPECSIG" use="I"/><pin id="FB1_MC7_PIN7" pinnum="7" use="b_SPECSIG"/><pin id="FB1_MC8_PIN9" pinnum="9" signal="R7_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC9_PIN11" pinnum="11" signal="M1_SPECSIG" use="I"/><pin id="FB1_MC10_PIN12" pinnum="12" signal="M3_SPECSIG" use="I"/><pin id="FB1_MC11_PIN13" pinnum="13" signal="N3_SPECSIG" use="I"/><pin id="FB1_MC12_PIN14" pinnum="14" signal="N4_SPECSIG" use="I"/><pin id="FB1_MC13_PIN18" pinnum="18" use="b_SPECSIG"/><pin id="FB1_MC14_PIN19" pinnum="19" signal="R6_SPECSIG" use="IO_SPECSIG"/><pin id="FB1_MC15_PIN20" pinnum="20" use="b_SPECSIG"/><pin id="FB1_MC16_PIN22" pinnum="22"/><pin id="FB1_MC17_PIN24" pinnum="24"/><pin id="FB2_MC1_PIN1" pinnum="1" signal="R2_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC2_PIN44" pinnum="44" use="b_SPECSIG"/><pin id="FB2_MC3_PIN42" pinnum="42" use="b_SPECSIG"/><pin id="FB2_MC4_PIN43" pinnum="43" signal="R3_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC5_PIN40" pinnum="40" use="b_SPECSIG"/><pin id="FB2_MC6_PIN39" pinnum="39" use="b_SPECSIG"/><pin id="FB2_MC7_PIN38" pinnum="38" signal="R4_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC8_PIN37" pinnum="37" signal="ST" use="I"/><pin id="FB2_MC9_PIN36" pinnum="36" signal="M4_SPECSIG" use="I"/><pin id="FB2_MC10_PIN35" pinnum="35" signal="R5_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="N2_SPECSIG" use="I"/><pin id="FB2_MC12_PIN33" pinnum="33" signal="DONE" use="O"/><pin id="FB2_MC13_PIN29" pinnum="29" signal="N1_SPECSIG" use="I"/><pin id="FB2_MC14_PIN28" pinnum="28" signal="State1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC15_PIN27" pinnum="27" signal="R1_SPECSIG" use="IO_SPECSIG"/><pin id="FB2_MC16_PIN26" pinnum="26" signal="State0_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC17_PIN25" pinnum="25" use="b_SPECSIG"/><fblock id="FB1" inputUse="15" pinUse="8"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN2"><pterms pt1="FB1_1_1" pt2="FB1_1_2" pt3="FB1_1_3" pt4="FB1_1_4" pt5="FB1_1_5"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN3" sigUse="15" signal="R8_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4" pt5="FB1_2_5"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN5"><pterms pt1="FB1_3_1" pt2="FB1_3_2" pt3="FB1_3_3" pt4="FB1_3_4" pt5="FB1_3_5"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN4"><pterms pt1="FB1_4_1" pt2="FB1_4_2" pt3="FB1_4_3" pt4="FB1_4_4" pt5="FB1_4_5"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN6"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN8"><pterms pt1="FB1_6_1" pt2="FB1_6_2"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN7"><pterms pt1="FB1_7_1" pt2="FB1_7_2" pt3="FB1_7_3" pt4="FB1_7_4" pt5="FB1_7_5"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN9" sigUse="13" signal="R7_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3" pt4="FB1_8_4" pt5="FB1_8_5"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN11"><pterms pt1="FB1_9_1" pt2="FB1_9_2" pt3="FB1_9_3" pt4="FB1_9_4" pt5="FB1_9_5"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN12"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN13"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN14"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN18"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3" pt4="FB1_13_4"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN19" sigUse="11" signal="R6_SPECSIG"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3" pt4="FB1_14_4" pt5="FB1_14_5"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN22"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN24"/><macrocell id="FB1_MC18"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4"/></macrocell><fbinput id="FB1_I1" signal="ACC8_SPECSIG"/><fbinput id="FB1_I2" signal="M1_SPECSIG"/><fbinput id="FB1_I3" signal="M2_SPECSIG"/><fbinput id="FB1_I4" signal="M3_SPECSIG"/><fbinput id="FB1_I5" signal="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><fbinput fbk="PIN" id="FB1_I6" signal="R1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I7" signal="R5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I8" signal="R6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I9" signal="R7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I10" signal="R8PIN_SPECSIG"/><fbinput id="FB1_I11" signal="ST"/><fbinput id="FB1_I12" signal="State0_SPECSIG"/><fbinput id="FB1_I13" signal="State1_SPECSIG"/><fbinput id="FB1_I14" signal="State2_SPECSIG"/><fbinput id="FB1_I15" signal="State3_SPECSIG"/><pterm id="FB1_1_1"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB1_1_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_1_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M3_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="ACC8_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="ACC8_SPECSIG"/></pterm><pterm id="FB1_2_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="ACC8_SPECSIG"/></pterm><pterm id="FB1_2_4"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB1_2_5"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="ACC8_SPECSIG"/></pterm><pterm id="FB1_3_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="M2_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="M3_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M3_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_4_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_4_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_4_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_6_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R7PIN_SPECSIG" negated="ON"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB1_6_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R7PIN_SPECSIG" negated="ON"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB1_7_1"><signal id="State3_SPECSIG"/><signal id="State1_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_7_2"><signal id="State3_SPECSIG"/><signal id="State2_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_7_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB1_7_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="M2_SPECSIG" negated="ON"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/></pterm><pterm id="FB1_8_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_8_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M3_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_9_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_2"><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_3"><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG" negated="ON"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB1_10_1"><signal id="ST"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG" negated="ON"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="M2_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="M2_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB1_13_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_14_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_14_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_14_4"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB1_14_5"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB1_15_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_15_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB1_18_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="M2_SPECSIG" negated="ON"/><signal id="M3_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="M3_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB1_18_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG" negated="ON"/><signal id="M3_SPECSIG" negated="ON"/><signal id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><equation id="R8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/><eq_pterm ptindx="FB1_2_3"/><eq_pterm ptindx="FB1_2_4"/><eq_pterm ptindx="FB1_2_5"/><eq_pterm import="1" ptindx="FB1_1_1"/><eq_pterm import="1" ptindx="FB1_1_2"/><eq_pterm import="1" ptindx="FB1_1_3"/><eq_pterm import="1" ptindx="FB1_1_4"/><eq_pterm import="1" ptindx="FB1_1_5"/><eq_pterm import="1" ptindx="FB1_18_1"/><eq_pterm import="1" ptindx="FB1_18_2"/><eq_pterm import="1" ptindx="FB1_18_3"/><eq_pterm import="1" ptindx="FB1_18_4"/><eq_pterm import="1" ptindx="FB1_3_1"/><eq_pterm import="1" ptindx="FB1_3_2"/><eq_pterm import="1" ptindx="FB1_3_3"/><eq_pterm import="1" ptindx="FB1_3_4"/><eq_pterm import="1" ptindx="FB1_3_5"/><eq_pterm import="1" ptindx="FB1_4_1"/><eq_pterm import="1" ptindx="FB1_4_2"/><eq_pterm import="1" ptindx="FB1_4_3"/><eq_pterm import="1" ptindx="FB1_4_4"/><eq_pterm import="1" ptindx="FB1_4_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="R7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_8_1"/><eq_pterm ptindx="FB1_8_2"/><eq_pterm ptindx="FB1_8_3"/><eq_pterm ptindx="FB1_8_4"/><eq_pterm ptindx="FB1_8_5"/><eq_pterm import="1" ptindx="FB1_7_1"/><eq_pterm import="1" ptindx="FB1_7_2"/><eq_pterm import="1" ptindx="FB1_7_3"/><eq_pterm import="1" ptindx="FB1_7_4"/><eq_pterm import="1" ptindx="FB1_7_5"/><eq_pterm import="1" ptindx="FB1_6_1"/><eq_pterm import="1" ptindx="FB1_6_2"/><eq_pterm import="1" ptindx="FB1_9_1"/><eq_pterm import="1" ptindx="FB1_9_2"/><eq_pterm import="1" ptindx="FB1_9_3"/><eq_pterm import="1" ptindx="FB1_9_4"/><eq_pterm import="1" ptindx="FB1_9_5"/><eq_pterm import="1" ptindx="FB1_10_1"/><eq_pterm import="1" ptindx="FB1_10_2"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="R6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/><eq_pterm ptindx="FB1_14_3"/><eq_pterm ptindx="FB1_14_4"/><eq_pterm ptindx="FB1_14_5"/><eq_pterm import="1" ptindx="FB1_13_1"/><eq_pterm import="1" ptindx="FB1_13_2"/><eq_pterm import="1" ptindx="FB1_13_3"/><eq_pterm import="1" ptindx="FB1_13_4"/><eq_pterm import="1" ptindx="FB1_15_1"/><eq_pterm import="1" ptindx="FB1_15_2"/><eq_pterm import="1" ptindx="FB1_15_3"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="22" pinUse="10"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN1" sigUse="9" signal="R2_SPECSIG"><pterms pt1="FB2_1_1" pt2="FB2_1_2" pt3="FB2_1_3" pt4="FB2_1_4" pt5="FB2_1_5"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN44"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3" pt4="FB2_2_4" pt5="FB2_2_5"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN42"><pterms pt1="FB2_3_1" pt2="FB2_3_2" pt3="FB2_3_3"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN43" sigUse="9" signal="R3_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2" pt3="FB2_4_3" pt4="FB2_4_4" pt5="FB2_4_5"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN40"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN39"><pterms pt1="FB2_6_1" pt2="FB2_6_2"/></macrocell><macrocell id="FB2_MC7" pin="FB2_MC7_PIN38" sigUse="9" signal="R4_SPECSIG"><pterms pt1="FB2_7_1" pt2="FB2_7_2" pt3="FB2_7_3" pt4="FB2_7_4" pt5="FB2_7_5"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN37"><pterms pt1="FB2_8_1"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN36" sigUse="4" signal="State3_SPECSIG"><pterms pt1="FB2_9_1" pt2="FB2_9_2" pt3="FB2_9_3" pt4="FB2_9_4"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN35" sigUse="9" signal="R5_SPECSIG"><pterms pt1="FB2_10_1" pt2="FB2_10_2" pt3="FB2_10_3" pt4="FB2_10_4" pt5="FB2_10_5"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34" sigUse="4" signal="State2_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN33" sigUse="4" signal="DONE"><pterms pt1="FB2_12_1"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN29" sigUse="2" signal="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN28" sigUse="3" signal="State1_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3" pt4="FB2_14_4" pt5="FB2_14_5"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN27" sigUse="8" signal="R1_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3" pt4="FB2_15_4" pt5="FB2_15_5"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN26" sigUse="6" signal="State0_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3" pt4="FB2_16_4" pt5="FB2_16_5"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN25"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4" pt5="FB2_17_5"/></macrocell><macrocell id="FB2_MC18" sigUse="15" signal="ACC8_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4" pt5="FB2_18_5"/></macrocell><fbinput id="FB2_I1" signal="ACC8_SPECSIG"/><fbinput id="FB2_I2" signal="M1_SPECSIG"/><fbinput id="FB2_I3" signal="M2_SPECSIG"/><fbinput id="FB2_I4" signal="M3_SPECSIG"/><fbinput id="FB2_I5" signal="M4_SPECSIG"/><fbinput id="FB2_I6" signal="N1_SPECSIG"/><fbinput id="FB2_I7" signal="N2_SPECSIG"/><fbinput id="FB2_I8" signal="N3_SPECSIG"/><fbinput id="FB2_I9" signal="N4_SPECSIG"/><fbinput fbk="PIN" id="FB2_I10" signal="R1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I11" signal="R2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I12" signal="R3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I13" signal="R4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I14" signal="R5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I15" signal="R6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I16" signal="R7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB2_I17" signal="R8PIN_SPECSIG"/><fbinput id="FB2_I18" signal="ST"/><fbinput id="FB2_I19" signal="State0_SPECSIG"/><fbinput id="FB2_I20" signal="State1_SPECSIG"/><fbinput id="FB2_I21" signal="State2_SPECSIG"/><fbinput id="FB2_I22" signal="State3_SPECSIG"/><pterm id="FB2_1_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_1_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_1_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_1_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_1_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_2_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R2PIN_SPECSIG"/></pterm><pterm id="FB2_2_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/><signal id="R3PIN_SPECSIG"/></pterm><pterm id="FB2_2_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R3PIN_SPECSIG"/></pterm><pterm id="FB2_2_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R3PIN_SPECSIG"/></pterm><pterm id="FB2_2_5"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R2PIN_SPECSIG"/></pterm><pterm id="FB2_3_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R3PIN_SPECSIG"/></pterm><pterm id="FB2_3_2"><signal id="ST"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="N2_SPECSIG"/></pterm><pterm id="FB2_3_3"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R2PIN_SPECSIG"/></pterm><pterm id="FB2_4_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R3PIN_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/><signal id="R4PIN_SPECSIG"/></pterm><pterm id="FB2_4_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R4PIN_SPECSIG"/></pterm><pterm id="FB2_4_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R4PIN_SPECSIG"/></pterm><pterm id="FB2_4_5"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R3PIN_SPECSIG"/></pterm><pterm id="FB2_5_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R4PIN_SPECSIG"/></pterm><pterm id="FB2_5_2"><signal id="ST"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="N3_SPECSIG"/></pterm><pterm id="FB2_5_3"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R3PIN_SPECSIG"/></pterm><pterm id="FB2_6_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_6_2"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R4PIN_SPECSIG"/></pterm><pterm id="FB2_7_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R4PIN_SPECSIG"/></pterm><pterm id="FB2_7_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_7_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_7_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_7_5"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R4PIN_SPECSIG"/></pterm><pterm id="FB2_8_1"><signal id="ST"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="N4_SPECSIG"/></pterm><pterm id="FB2_9_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_9_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG"/><signal id="State2_SPECSIG"/></pterm><pterm id="FB2_9_3"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB2_9_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_10_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB2_10_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB2_10_4"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_10_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11_1"><signal id="State3_SPECSIG"/><signal id="State2_SPECSIG"/></pterm><pterm id="FB2_11_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG"/></pterm><pterm id="FB2_11_3"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_12_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13_1"><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB2_13_2"><signal id="M4_SPECSIG"/></pterm><pterm id="FB2_13_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/></pterm><pterm id="FB2_14_3"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R1PIN_SPECSIG"/></pterm><pterm id="FB2_14_4"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="R2PIN_SPECSIG"/></pterm><pterm id="FB2_14_5"><signal id="ST"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="N1_SPECSIG"/></pterm><pterm id="FB2_15_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R2PIN_SPECSIG"/></pterm><pterm id="FB2_15_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/><signal id="R2PIN_SPECSIG"/></pterm><pterm id="FB2_15_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/><signal id="R2PIN_SPECSIG"/></pterm><pterm id="FB2_15_5"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State2_SPECSIG"/></pterm><pterm id="FB2_16_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="R1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_16_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_17_1"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB2_17_3"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB2_17_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M2_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB2_17_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M1_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R6PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/><signal id="R5PIN_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="State3_SPECSIG"/><signal id="State0_SPECSIG"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="ACC8_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/></pterm><pterm id="FB2_18_3"><signal id="ST" negated="ON"/><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG" negated="ON"/><signal id="State1_SPECSIG" negated="ON"/><signal id="State2_SPECSIG" negated="ON"/><signal id="ACC8_SPECSIG"/></pterm><pterm id="FB2_18_4"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="M4_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/></pterm><pterm id="FB2_18_5"><signal id="State3_SPECSIG" negated="ON"/><signal id="State0_SPECSIG"/><signal id="M3_SPECSIG"/><signal id="R1PIN_SPECSIG"/><signal id="R7PIN_SPECSIG"/><signal id="R8PIN_SPECSIG"/></pterm><equation id="R2_SPECSIG" regUse="D"><d2><eq_pterm import="1" ptindx="FB2_2_1"/><eq_pterm import="1" ptindx="FB2_2_2"/><eq_pterm import="1" ptindx="FB2_2_3"/><eq_pterm import="1" ptindx="FB2_2_4"/><eq_pterm import="1" ptindx="FB2_2_5"/><eq_pterm import="1" ptindx="FB2_3_1"/><eq_pterm import="1" ptindx="FB2_3_2"/><eq_pterm import="1" ptindx="FB2_3_3"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="R3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_4_1"/><eq_pterm ptindx="FB2_4_2"/><eq_pterm ptindx="FB2_4_3"/><eq_pterm ptindx="FB2_4_4"/><eq_pterm ptindx="FB2_4_5"/><eq_pterm import="1" ptindx="FB2_5_1"/><eq_pterm import="1" ptindx="FB2_5_2"/><eq_pterm import="1" ptindx="FB2_5_3"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="R4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_7_1"/><eq_pterm ptindx="FB2_7_2"/><eq_pterm ptindx="FB2_7_3"/><eq_pterm ptindx="FB2_7_4"/><eq_pterm ptindx="FB2_7_5"/><eq_pterm import="1" ptindx="FB2_6_1"/><eq_pterm import="1" ptindx="FB2_6_2"/><eq_pterm import="1" ptindx="FB2_8_1"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="State3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_9_1"/><eq_pterm ptindx="FB2_9_2"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="R5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_10_1"/><eq_pterm ptindx="FB2_10_2"/><eq_pterm ptindx="FB2_10_3"/><eq_pterm ptindx="FB2_10_4"/><eq_pterm ptindx="FB2_10_5"/><eq_pterm import="1" ptindx="FB2_9_3"/><eq_pterm import="1" ptindx="FB2_9_4"/><eq_pterm import="1" ptindx="FB2_11_3"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="State2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_11_1"/><eq_pterm ptindx="FB2_11_2"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="DONE"><d2><eq_pterm ptindx="FB2_12_1"/></d2></equation><equation id="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG"><d1><eq_pterm ptindx="FB2_13_1"/></d1><d2><eq_pterm ptindx="FB2_13_2"/></d2></equation><equation id="State1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_14_1"/><eq_pterm import="1" ptindx="FB2_13_3"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="R1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/><eq_pterm ptindx="FB2_15_3"/><eq_pterm ptindx="FB2_15_4"/><eq_pterm import="1" ptindx="FB2_14_2"/><eq_pterm import="1" ptindx="FB2_14_3"/><eq_pterm import="1" ptindx="FB2_14_4"/><eq_pterm import="1" ptindx="FB2_14_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="State0_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB2_16_1"/><eq_pterm ptindx="FB2_16_2"/><eq_pterm ptindx="FB2_16_3"/><eq_pterm import="1" ptindx="FB2_15_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation><equation id="ACC8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/><eq_pterm ptindx="FB2_18_3"/><eq_pterm ptindx="FB2_18_4"/><eq_pterm ptindx="FB2_18_5"/><eq_pterm import="1" ptindx="FB2_1_1"/><eq_pterm import="1" ptindx="FB2_1_2"/><eq_pterm import="1" ptindx="FB2_1_3"/><eq_pterm import="1" ptindx="FB2_1_4"/><eq_pterm import="1" ptindx="FB2_1_5"/><eq_pterm import="1" ptindx="FB2_17_1"/><eq_pterm import="1" ptindx="FB2_17_2"/><eq_pterm import="1" ptindx="FB2_17_3"/><eq_pterm import="1" ptindx="FB2_17_4"/><eq_pterm import="1" ptindx="FB2_17_5"/><eq_pterm import="1" ptindx="FB2_16_4"/><eq_pterm import="1" ptindx="FB2_16_5"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'controller.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc95*-*-*" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="N1_SPECSIG" value="N&lt;1&gt;"/><specSig signal="M2_SPECSIG" value="M&lt;2&gt;"/><specSig signal="M1_SPECSIG" value="M&lt;1&gt;"/><specSig signal="M3_SPECSIG" value="M&lt;3&gt;"/><specSig signal="N2_SPECSIG" value="N&lt;2&gt;"/><specSig signal="N3_SPECSIG" value="N&lt;3&gt;"/><specSig signal="N4_SPECSIG" value="N&lt;4&gt;"/><specSig signal="M4_SPECSIG" value="M&lt;4&gt;"/><specSig signal="R1PIN_SPECSIG" value="R&lt;1&gt;.PIN"/><specSig signal="R6PIN_SPECSIG" value="R&lt;6&gt;.PIN"/><specSig signal="R7PIN_SPECSIG" value="R&lt;7&gt;.PIN"/><specSig signal="R8PIN_SPECSIG" value="R&lt;8&gt;.PIN"/><specSig signal="R5PIN_SPECSIG" value="R&lt;5&gt;.PIN"/><specSig signal="R2PIN_SPECSIG" value="R&lt;2&gt;.PIN"/><specSig signal="R3PIN_SPECSIG" value="R&lt;3&gt;.PIN"/><specSig signal="R4PIN_SPECSIG" value="R&lt;4&gt;.PIN"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="R8_SPECSIG" value="R&lt;8&gt;"/><specSig signal="R7_SPECSIG" value="R&lt;7&gt;"/><specSig signal="R6_SPECSIG" value="R&lt;6&gt;"/><specSig signal="R2_SPECSIG" value="R&lt;2&gt;"/><specSig signal="R3_SPECSIG" value="R&lt;3&gt;"/><specSig signal="R4_SPECSIG" value="R&lt;4&gt;"/><specSig signal="R5_SPECSIG" value="R&lt;5&gt;"/><specSig signal="State1_SPECSIG" value="State&lt;1&gt;"/><specSig signal="R1_SPECSIG" value="R&lt;1&gt;"/><specSig signal="State0_SPECSIG" value="State&lt;0&gt;"/><specSig signal="ACC8_SPECSIG" value="ACC&lt;8&gt;"/><specSig signal="Madd_ACC_8_4_add0000_Mxor_Result3__xor0000Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D_SPECSIG" value="Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000/Madd_ACC_8_4_add0000_Mxor_Result&lt;3&gt;__xor0000_D"/><specSig signal="State2_SPECSIG" value="State&lt;2&gt;"/><specSig signal="State3_SPECSIG" value="State&lt;3&gt;"/></document>
