// Seed: 2907114135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wor id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  ;
  assign id_4 = -1;
  uwire id_10;
  assign id_10 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd49,
    parameter id_8  = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  inout logic [7:0] id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  assign id_3 = id_11;
  assign id_4[id_8] = -1;
  assign id_10[-1] = id_1 == id_8;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_7,
      id_6,
      id_7,
      id_11
  );
  wire [-1 : -1] _id_13;
  assign id_9[-1'b0] = id_2[-1 : id_13];
endmodule
