<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_port_configuration Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_axi_port_configuration Class Reference</h1>
<p>Inheritance diagram for class svt_axi_port_configuration:</p>
 <input id="toggle_svt_axi_port_configuration" value="+" onclick=toggleDiv("hdiv_svt_axi_port_configuration","toggle_svt_axi_port_configuration") title="svt_axi_port_configuration class inheritence diagram" type="button"/><div id="hdiv_svt_axi_port_configuration" style="display:none;"><p><center><img src="svt_axi_port_configuration.png" USEMAP="#svt_axi_port_configuration" border="0" alt=""> </center>
</div><map id="svt_axi_port_configuration" name="svt_axi_port_configuration">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="60,5,137,35"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="55,83,143,112"/>
<area shape="rect" id="node4" href="class_uvm_transaction.html" title="uvm_transaction" alt="" coords="40,160,157,189"/>
<area shape="rect" id="node6" href="class_uvm_sequence_item.html" title="uvm_sequence_item" alt="" coords="28,237,169,267"/>
<area shape="rect" id="node8" href="class_svt_sequence_item_base.html" title="svt_sequence_item_base" alt="" coords="15,315,183,344"/>
<area shape="rect" id="node10" href="class_svt_configuration.html" title="svt_configuration" alt="" coords="39,392,159,421"/>
<area shape="rect" id="node12" href="class_svt_axi_port_configuration.html" title="svt_axi_port_configuration" alt="" coords="5,470,192,501"/>
</map>
<p><a href="class_svt_axi_port_configuration-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
Port configuration class contains configuration information which is  applicable to individual AXI master or slave components in the system component.  Some of the important information provided by port configuration class is: 
<ul><li>
 Active/Passive mode of the master/slave component  
</li><li>
 Enable/disable protocol checks  
</li><li>
 Enable/disable port level coverage  
</li><li>
 Interface type (AXI3/AXI4/AXI4 Lite/AXI_ACE)  
</li><li>
 Port configuration contains the virtual interface for the port 
</li></ul>

</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Class Member Groupings</h2></td></tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi_traffic_profile">Traffic profile related parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to support traffic profiles.</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi_tlm_generic_payload">TLM Generic Payload parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to support TLM Generic Payload feature.</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi_qvn_config">AXI QVN Configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure QVN features in a  system.</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi_performance_analysis">Performance Analysis configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to monitor performance of a  system based on measurement of latencies, throughput etc. The user sets the  performance constraints through performance analysis configuration  parameters and the VIP reports any violations on these constraints. The time  unit for all these parameters is the simulation time unit. Performance  metrics that involve aggregation of values over a time period are measured  over time intervals specified using configuration parameter  perf_recording_interval. Measurement of other performance parameters that do  not require aggregation of values over a time period are not affected by  this configuration parameter. VIP reports statistics for each performance  metric for each time interval. Each performance parameter can be enabled or  disabled at any time. Monitoring of a performance parameter is disabled by  passing a value of -1 to the parameter. Passing any other value enables the  performance parameter for measurement. If a value other than -1 is supplied,  it will take effect at the next time interval. If the performance  configuration parameter values are changed during simulation, the new  configuration will need to be passed to the VIP using the reconfigure()  method of the top level VIP component, for eg. reconfigure() method of AXI  System Env will need to be called if AXI system Env is used as top level  component.</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_protocol_analyzer">Protocol Analyzer configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to enable and disable XML file generation for Protocol Analyzer</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_master_slave_xact_association">Configuration parameters required for master and slave transactions association</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to associate master transactions to slave transactions </td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi4_stream_signal_width">AXI4 Stream signal width configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure signal width of AXI4 Stream signals</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_ace_signal_width">ACE signal width configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure signal width of ACE signals</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi4_signal_width">AXI4 signal width configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure signal width of AXI4 signals</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi3_signal_width">AXI3 signal width configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure signal width of AXI3 signals</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_default_ready">Default "Ready" signal value configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are specific to ACE protocol</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi_signal_idle_value">Signal idle value configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure idle values of signals (except "Ready" signals) when "Valid" is low.</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi_coverage_protocol_checks">Coverage and protocol checks related configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to enable and disable coverage and protocol checks</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_ace5_config">ACE5 configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are specific to ACE5 protocol   ARM-EPM-033524 Version 2.0</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_ace_config">ACE configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are specific to ACE protocol</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi3_4_timeout_config">Timeout values for AXI3 and AXI4</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are used to configure timeout values for AXI3 and AXI4 signals and transactions</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi3_4_config">AXI3 and AXI4 configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains attributes which are specific to AXI3 and AXI4 protocol</td>
</tr>
<tr>
  <td class="MemberListLeft" align="right" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#group_axi_generic_config">Generic configuration parameters</a></td>
  <td class="MemberListRight" valign="bottom">&nbsp;This group contains generic attributes which are used across all protocols</td>
</tr>

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<b>svt_pattern</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allocate_debug_feature_pattern">allocate_debug_feature_pattern</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_copy_dynamic_data">copy_dynamic_data</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_copy_static_data">copy_static_data</a>&nbsp;(
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_decode_prop_val">decode_prop_val</a>&nbsp;(
string prop_name , bit [1023:0]  prop_val , ref string prop_val_string , input svt_pattern_data :: type_enum typ   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<b>svt_pattern</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_do_copy">do_copy</a>&nbsp;(
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_do_is_valid">do_is_valid</a>&nbsp;(
bit silent  = 1, int kind  = RELEVANT  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_encode_prop_val">encode_prop_val</a>&nbsp;(
string prop_name , string prop_val_string , ref bit [1023:0]  prop_val , input svt_pattern_data :: type_enum typ   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_axi_interface_type">get_axi_interface_type</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_id_width">get_id_width</a>&nbsp;(
int rd_wr_type  = -1, bit use_min_width  = 1  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_max_val">get_max_val</a>&nbsp;(
string width_name  = "empty"  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_num_enabled_tagged_addr_attributes">get_num_enabled_tagged_addr_attributes</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_packer_max_bytes_required">get_packer_max_bytes_required</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_prop_val">get_prop_val</a>&nbsp;(
string prop_name , ref bit [1023:0]  prop_val , input int array_ix , ref <a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> data_obj   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_shareablity_domain_of_addr">get_shareablity_domain_of_addr</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] addr , output int domain_type   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_tagged_addr">get_tagged_addr</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] arg_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_tag   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_untagged_addr">get_untagged_addr</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] arg_addr   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_register_addr_space">is_register_addr_space</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> sys_cfg , <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> name   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_same_addr_attribute">is_same_addr_attribute</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attrib1 , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attrib2   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_slave_addr_in_range">is_slave_addr_in_range</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attribute  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_new">new</a>&nbsp;(
string name  = "svt_axi_port_configuration", AXI_MASTER_IF master_if  = null, AXI_SLAVE_IF slave_if  = null, AXI_PORT_STREAM_IF port_stream_if  = null  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_post_randomize">post_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_pre_randomize">pre_randomize</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;(
bit on_off   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_addr_range">set_addr_range</a>&nbsp;(
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attribute  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_cfg_for_rd_or_wr_only">set_cfg_for_rd_or_wr_only</a>&nbsp;(
int mode  = 0  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_master_if">set_master_if</a>&nbsp;(
AXI_MASTER_IF master_if   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_port_stream_if">set_port_stream_if</a>&nbsp;(
AXI_PORT_STREAM_IF port_stream_if   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_prop_val">set_prop_val</a>&nbsp;(
string prop_name , bit [1023:0]  prop_val , int array_ix   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_slave_if">set_slave_if</a>&nbsp;(
AXI_SLAVE_IF slave_if   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_static_rand_mode">static_rand_mode</a>&nbsp;(
bit on_off   )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wait_for_negedge_clock">wait_for_negedge_clock</a>&nbsp;(
int mode  = 0  )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ace_version_enum">ace_version_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ace_version">ace_version</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_addr_user_width">addr_user_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_USER_WIDTH">SVT_AXI_MAX_ADDR_USER_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_exclusive_store_without_exclusive_load">allow_exclusive_store_without_exclusive_load</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_first_exclusive_store_to_succeed">allow_first_exclusive_store_to_succeed</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_overlapped_read_and_write_channel_coherent_transactions">allow_overlapped_read_and_write_channel_coherent_transactions</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_was_unique_zero_in_unique_state">allow_was_unique_zero_in_unique_state</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_amba_system_port_id">amba_system_port_id</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_arqos_enable">arqos_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_arregion_enable">arregion_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_aruser_enable">aruser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_atomicity_size">atomicity_size</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_auto_gen_dvm_complete_enable">auto_gen_dvm_complete_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_awqos_enable">awqos_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_awregion_enable">awregion_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_awunique_enable">awunique_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_awuser_enable">awuser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_category_enum">axi_interface_category_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_port_kind_enum">axi_port_kind_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_rd_addr_buffer">axi_rd_addr_buffer</a> = 16;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_rd_resp_buffer">axi_rd_resp_buffer</a> = 4096;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_slv_channel_buffers_enable">axi_slv_channel_buffers_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_wr_addr_buffer">axi_wr_addr_buffer</a> = 16;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_wr_data_buffer">axi_wr_data_buffer</a> = 4096;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_wr_resp_buffer">axi_wr_resp_buffer</a> = 16;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_id_max">barrier_id_max</a> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>))-1);&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_id_min">barrier_id_min</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_id_overlap">barrier_id_overlap</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_buser_enable">buser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_byte_boundary_for_master_xact_split">byte_boundary_for_master_xact_split</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_BYTE_BOUNDARY_FOR_MASTER_XACT_SPLIT">SVT_AXI_MAX_BYTE_BOUNDARY_FOR_MASTER_XACT_SPLIT</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cache_line_size">cache_line_size</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_CACHE_LINE_SIZE">SVT_AXI_MAX_CACHE_LINE_SIZE</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_cache_line_state_change_type_enum">axi_cache_line_state_change_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cache_line_state_change_type">cache_line_state_change_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_recommended_xact_length_for_locked_sequence">check_recommended_xact_length_for_locked_sequence</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_type_enum">check_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_type">check_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_valid_data_bytes_only_enable">check_valid_data_bytes_only_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_clock_enable">clock_enable</a> = 1'b1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_connect_to_axi_system_monitor">connect_to_axi_system_monitor</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a> = 64;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a> = 64;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a> = 64;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_bvalid_dependency">cov_num_clks_arready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_rvalid_dependency">cov_num_clks_arready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_wready_dependency">cov_num_clks_arready_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_awvalid_dependency">cov_num_clks_awready_and_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_bvalid_dependency">cov_num_clks_awready_and_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_rvalid_dependency">cov_num_clks_awready_and_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_wvalid_dependency">cov_num_clks_awready_and_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bready_dependency">cov_num_clks_awvalid_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bvalid_dependency">cov_num_clks_awvalid_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rready_dependency">cov_num_clks_awvalid_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rvalid_dependency">cov_num_clks_awvalid_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wready_dependency">cov_num_clks_awvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awready_dependency">cov_num_clks_bready_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awvalid_dependency">cov_num_clks_bready_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_bvalid_dependency">cov_num_clks_bready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rready_dependency">cov_num_clks_bready_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rvalid_dependency">cov_num_clks_bready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wready_dependency">cov_num_clks_bready_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wvalid_dependency">cov_num_clks_bready_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_awready_dependency">cov_num_clks_bvalid_and_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_bready_dependency">cov_num_clks_bvalid_and_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_rready_dependency">cov_num_clks_bvalid_and_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_wready_dependency">cov_num_clks_bvalid_and_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_arready_dependency">cov_num_clks_bvalid_arready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_rvalid_dependency">cov_num_clks_bvalid_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_wready_dependency">cov_num_clks_bvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awready_dependency">cov_num_clks_rready_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awvalid_dependency">cov_num_clks_rready_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bready_dependency">cov_num_clks_rready_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bvalid_dependency">cov_num_clks_rready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_rvalid_dependency">cov_num_clks_rready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wready_dependency">cov_num_clks_rready_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wvalid_dependency">cov_num_clks_rready_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_awready_dependency">cov_num_clks_rvalid_and_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_bready_dependency">cov_num_clks_rvalid_and_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_rready_dependency">cov_num_clks_rvalid_and_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_wready_dependency">cov_num_clks_rvalid_and_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_arready_dependency">cov_num_clks_rvalid_arready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_bvalid_dependency">cov_num_clks_rvalid_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_wready_dependency">cov_num_clks_rvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_awvalid_dependency">cov_num_clks_wready_and_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_bready_dependency">cov_num_clks_wready_and_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_rready_dependency">cov_num_clks_wready_and_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_wvalid_dependency">cov_num_clks_wready_and_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_bvalid_dependency">cov_num_clks_wready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_rvalid_dependency">cov_num_clks_wready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awready_dependency">cov_num_clks_wvalid_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awvalid_dependency">cov_num_clks_wvalid_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bready_dependency">cov_num_clks_wvalid_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bvalid_dependency">cov_num_clks_wvalid_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rready_dependency">cov_num_clks_wvalid_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rvalid_dependency">cov_num_clks_wvalid_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_wready_dependency">cov_num_clks_wvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_outstanding_xacts_range_enable">cov_num_outstanding_xacts_range_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_dvm_tlbi_outstanding_xacts">cov_same_id_in_dvm_tlbi_outstanding_xacts</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_specific_id_in_back_to_back_xacts">cov_specific_id_in_back_to_back_xacts</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_trans_cross_slave_port_id_enable">cov_trans_cross_slave_port_id_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_data_trace_enable">data_trace_enable</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_data_transfer_for_makeinvalid_snoop_enable">data_transfer_for_makeinvalid_snoop_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_data_user_width">data_user_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DATA_USER_WIDTH">SVT_AXI_MAX_DATA_USER_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_data_width">data_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DATA_WIDTH">SVT_AXI_MAX_DATA_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_acready">default_acready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_arready">default_arready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_awready">default_awready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_bready">default_bready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_cdready">default_cdready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_crready">default_crready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_rready">default_rready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_tready">default_tready</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_wready">default_wready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dest_addr_mappers">dest_addr_mappers</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_device_xact_sent_from_interleaved_port">device_xact_sent_from_interleaved_port</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_display_xact_phase_messages">display_xact_phase_messages</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_id_max">dvm_id_max</a> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>))-1);&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_id_min">dvm_id_min</a> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>/2))-1);&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_id_overlap">dvm_id_overlap</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_sent_from_interleaved_port">dvm_sent_from_interleaved_port</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_delayed_response_port">enable_delayed_response_port</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_domain_based_addr_gen">enable_domain_based_addr_gen</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_memcore_xml_gen">enable_memcore_xml_gen</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_reporting">enable_reporting</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_tracing">enable_tracing</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_xml_gen">enable_xml_gen</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_error_response_policy_enum">error_response_policy_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_error_response_policy">error_response_policy</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_exclusive_access_enable">exclusive_access_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit [31:0] &nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_exclusive_monitor_error_control_reg">exclusive_monitor_error_control_reg</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_fifo_mem_addresses">fifo_mem_addresses</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_forward_cmos_to_slaves_check_enable">forward_cmos_to_slaves_check_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> = 1'b1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ignore_wstrb_check_for_wysiwyg_format">ignore_wstrb_check_for_wysiwyg_format</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wdata_val_enum">wdata_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_inactive_wdata_bytes_val">inactive_wdata_bytes_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_initialize_output_signals_at_start">initialize_output_signals_at_start</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_innershareable_end_addr">innershareable_end_addr</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_innershareable_start_addr">innershareable_start_addr</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_downstream_coherent">is_downstream_coherent</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_ic_port">is_ic_port</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_source_master_id_and_dest_slave_id_same">is_source_master_id_and_dest_slave_id_same</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_launch_auto_gen_dvm_complete_on_outstanding_xact_completion">launch_auto_gen_dvm_complete_on_outstanding_xact_completion</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_locked_access_enable">locked_access_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_master_slave_xact_association_cache_prot_check_enable">master_slave_xact_association_cache_prot_check_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_max_auto_gen_dvm_complete_delay">max_auto_gen_dvm_complete_delay</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DVM_COMPLETE_DELAY">SVT_AXI_MAX_DVM_COMPLETE_DELAY</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_max_num_exclusive_access">max_num_exclusive_access</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_NUM_EXCLUSIVE_ACCESS">SVT_AXI_MAX_NUM_EXCLUSIVE_ACCESS</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_max_num_outstanding_xacts_check_enable">max_num_outstanding_xacts_check_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_memory_update_for_pass_dirty_enable">memory_update_for_pass_dirty_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_memory_update_for_read_xact_enable">memory_update_for_read_xact_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_min_auto_gen_dvm_complete_delay">min_auto_gen_dvm_complete_delay</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_end_addr">nonshareable_end_addr</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_start_addr">nonshareable_start_addr</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_xact_address_range_in_systemshareable_mode_enum">nonshareable_xact_address_range_in_systemshareable_mode_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_xact_address_range_in_systemshareable_mode">nonshareable_xact_address_range_in_systemshareable_mode</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_addr_bits_used_in_exclusive_monitor">num_addr_bits_used_in_exclusive_monitor</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_cache_lines">num_cache_lines</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_NUM_CACHE_LINES">SVT_AXI_MAX_NUM_CACHE_LINES</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_fifo_mem">num_fifo_mem</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_id_bits_used_in_exclusive_monitor">num_id_bits_used_in_exclusive_monitor</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_initial_addr_bits_ignored_by_exclusive_monitor">num_initial_addr_bits_ignored_by_exclusive_monitor</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_snoop_xact">num_outstanding_snoop_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_outershareable_end_addr">outershareable_end_addr</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_outershareable_start_addr">outershareable_start_addr</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_pass_check_cov">pass_check_cov</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_path_cov_slave_names">path_cov_slave_names</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><b>format_type_enum</b>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_pa_format_type">pa_format_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_max_read_xact_latency">perf_avg_max_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_max_write_xact_latency">perf_avg_max_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_min_read_xact_latency">perf_avg_min_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_min_write_xact_latency">perf_avg_min_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_exclude_inactive_periods_for_throughput">perf_exclude_inactive_periods_for_throughput</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_inactivity_algorithm_type_enum">perf_inactivity_algorithm_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_inactivity_algorithm_type">perf_inactivity_algorithm_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_read_bandwidth">perf_max_read_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_read_throughput">perf_max_read_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_read_xact_latency">perf_max_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_write_bandwidth">perf_max_write_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_write_throughput">perf_max_write_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_write_xact_latency">perf_max_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_read_bandwidth">perf_min_read_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_read_throughput">perf_min_read_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_read_xact_latency">perf_min_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_write_bandwidth">perf_min_write_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_write_throughput">perf_min_write_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_write_xact_latency">perf_min_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_poison_enable">poison_enable</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_id">port_id</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_interleaving_enable">port_interleaving_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_interleaving_for_device_xact_enable">port_interleaving_for_device_xact_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_interleaving_group_id">port_interleaving_group_id</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_interleaving_index">port_interleaving_index</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_interleaving_size">port_interleaving_size</a> = 64;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_protocol_checks_coverage_enable">protocol_checks_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_protocol_checks_enable">protocol_checks_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_protocol_check_stats_enable">protocol_check_stats_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_addr_chan_idle_val">read_addr_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_data_chan_idle_val">read_data_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_data_interleave_size">read_data_interleave_size</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_data_reordering_depth">read_data_reordering_depth</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_algorithm_enum">reordering_algorithm_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_algorithm">reordering_algorithm</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_window_enum">reordering_window_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_window">reordering_window</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_exclusive_monitor_on_successful_exclusive_store">reset_exclusive_monitor_on_successful_exclusive_store</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_type_enum">reset_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_type">reset_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_resp_user_width">resp_user_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_BRESP_USER_WIDTH">SVT_AXI_MAX_BRESP_USER_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ruser_enable">ruser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_serial_read_write_access">serial_read_write_access</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_shareable_exclusive_access_from_acelite_ports_enable">shareable_exclusive_access_from_acelite_ports_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_silent_mode">silent_mode</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_enable">single_outstanding_per_id_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_kind_enum">single_outstanding_per_id_kind_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_kind">single_outstanding_per_id_kind</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_slave_addr_range.html">svt_axi_slave_addr_range</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_slave_addr_ranges">slave_addr_ranges</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_data_width">snoop_data_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_ACE_SNOOP_DATA_WIDTH">SVT_AXI_ACE_SNOOP_DATA_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_filter_enable">snoop_filter_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_data_transfer_mode_enum">snoop_response_data_transfer_mode_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_data_transfer_mode">snoop_response_data_transfer_mode</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_mode_during_mem_update_type_enum">snoop_response_mode_during_mem_update_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_mode_during_mem_update">snoop_response_mode_during_mem_update</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_addr_mappers">source_addr_mappers</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves">source_master_id_xmit_to_slaves</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves_type_enum">source_master_id_xmit_to_slaves_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves_type">source_master_id_xmit_to_slaves_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_requester_name">source_requester_name</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_state_coverage_enable">state_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_sys_cfg">sys_cfg</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tagged_address_space_attributes_enable">tagged_address_space_attributes_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tdata_width">tdata_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDATA_WIDTH">SVT_AXI_MAX_TDATA_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tdest_width">tdest_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDEST_WIDTH">SVT_AXI_MAX_TDEST_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tid_width">tid_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TID_WIDTH">SVT_AXI_MAX_TID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_toggle_coverage_enable">toggle_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_toggle_ready_signals_during_idle_period">toggle_ready_signals_during_idle_period</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_transaction_coverage_enable">transaction_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_barrier_outstanding_xact_enable">trans_ace_barrier_outstanding_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_barrier_pair_sequence_enable">trans_ace_barrier_pair_sequence_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable">trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_snoop_xacts_enable">trans_ace_num_outstanding_snoop_xacts_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ar_aw_stalled_for_ac_channel_enable">trans_ar_aw_stalled_for_ac_channel_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_back_to_back_read_burst_sequence_enable">trans_axi_back_to_back_read_burst_sequence_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_back_to_back_write_burst_sequence_enable">trans_axi_back_to_back_write_burst_sequence_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_four_excl_normal_sequence_cov_enable">trans_axi_four_excl_normal_sequence_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_four_state_rd_wr_burst_sequence_cov_enable">trans_axi_four_state_rd_wr_burst_sequence_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_arid_enable">trans_axi_num_outstanding_xacts_with_diff_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_arid_range_enable">trans_axi_num_outstanding_xacts_with_diff_arid_range_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_awid_enable">trans_axi_num_outstanding_xacts_with_diff_awid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_awid_range_enable">trans_axi_num_outstanding_xacts_with_diff_awid_range_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable">trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable">trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_same_arid_enable">trans_axi_num_outstanding_xacts_with_same_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_same_awid_enable">trans_axi_num_outstanding_xacts_with_same_awid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable">trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable">trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable">trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_snoop_enable">trans_axi_snoop_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable">trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable">trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable">trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_read_diff_id_completed_out_of_order_enable">trans_axi_write_read_diff_id_completed_out_of_order_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_read_same_id_completed_out_of_order_enable">trans_axi_write_read_same_id_completed_out_of_order_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable">trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acdvmmessage_acdvmresp_enable">trans_cross_ace_acdvmmessage_acdvmresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acaddr_enable">trans_cross_ace_acsnoop_acaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acprot_enable">trans_cross_ace_acsnoop_acprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_crresp_enable">trans_cross_ace_acsnoop_crresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_memory_sync_enable">trans_cross_ace_ardomain_arbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_enable">trans_cross_ace_ardomain_arbarrier_respect_ignore_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_ardvmmessage_ardvmresp_enable">trans_cross_ace_ardvmmessage_ardvmresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arprot_arbarrier_memory_sync_enable">trans_cross_ace_arprot_arbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_araddr_enable">trans_cross_ace_arsnoop_araddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arbar_enable">trans_cross_ace_arsnoop_arbar_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arburst_enable">trans_cross_ace_arsnoop_arburst_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arcache_enable">trans_cross_ace_arsnoop_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_arcache_enable">trans_cross_ace_arsnoop_ardomain_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_enable">trans_cross_ace_arsnoop_ardomain_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arlen_enable">trans_cross_ace_arsnoop_arlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_coh_rresp_enable">trans_cross_ace_arsnoop_coh_rresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awdomain_awbarrier_memory_sync_enable">trans_cross_ace_awdomain_awbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awdomain_awbarrier_respect_ignore_enable">trans_cross_ace_awdomain_awbarrier_respect_ignore_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awprot_awbarrier_memory_sync_enable">trans_cross_ace_awprot_awbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awaddr_enable">trans_cross_ace_awsnoop_awaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awbar_enable">trans_cross_ace_awsnoop_awbar_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awburst_enable">trans_cross_ace_awsnoop_awburst_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awcache_enable">trans_cross_ace_awsnoop_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awdomain_awcache_enable">trans_cross_ace_awsnoop_awdomain_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awdomain_bresp_enable">trans_cross_ace_awsnoop_awdomain_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awdomain_enable">trans_cross_ace_awsnoop_awdomain_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awlen_enable">trans_cross_ace_awsnoop_awlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awsize_enable">trans_cross_ace_awsnoop_awsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_bresp_enable">trans_cross_ace_awsnoop_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable">trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_readonce_ardomain_arprot_enable">trans_cross_ace_readonce_ardomain_arprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_writeunique_awdomain_awprot_enable">trans_cross_ace_writeunique_awdomain_awprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_enable">trans_cross_axi_arburst_arlen_araddr_arsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_araddr_enable">trans_cross_axi_arburst_arlen_araddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arcache_enable">trans_cross_axi_arburst_arlen_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arlock_enable">trans_cross_axi_arburst_arlen_arlock_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arprot_enable">trans_cross_axi_arburst_arlen_arprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arsize_enable">trans_cross_axi_arburst_arlen_arsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_enable">trans_cross_axi_arburst_arlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_rresp_enable">trans_cross_axi_arburst_arlen_rresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arqos_enable">trans_cross_axi_arburst_arqos_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_bresp_enable">trans_cross_axi_atomictype_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_exclusive_arcache_enable">trans_cross_axi_atomictype_exclusive_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_exclusive_awcache_enable">trans_cross_axi_atomictype_exclusive_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_rresp_enable">trans_cross_axi_atomictype_rresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_enable">trans_cross_axi_awburst_awlen_awaddr_awsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awaddr_enable">trans_cross_axi_awburst_awlen_awaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awcache_enable">trans_cross_axi_awburst_awlen_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awlock_enable">trans_cross_axi_awburst_awlen_awlock_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awprot_enable">trans_cross_axi_awburst_awlen_awprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awsize_enable">trans_cross_axi_awburst_awlen_awsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_bresp_enable">trans_cross_axi_awburst_awlen_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_enable">trans_cross_axi_awburst_awlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awqos_enable">trans_cross_axi_awburst_awqos_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_fixed_burst_wstrb_cov_enable">trans_cross_axi_fixed_burst_wstrb_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_ooo_read_response_depth_enable">trans_cross_axi_ooo_read_response_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_ooo_write_response_depth_enable">trans_cross_axi_ooo_write_response_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_outstanding_xact_enable">trans_cross_axi_outstanding_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_read_interleaving_depth_enable">trans_cross_axi_read_interleaving_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_enable">trans_cross_axi_read_narrow_transfer_arlen_araddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_read_unaligned_transfer_enable">trans_cross_axi_read_unaligned_transfer_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_interleaving_depth_enable">trans_cross_axi_write_interleaving_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable">trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_strobes_enable">trans_cross_axi_write_strobes_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_unaligned_transfer_enable">trans_cross_axi_write_unaligned_transfer_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_master_to_slave_path_access_cov_enable">trans_cross_master_to_slave_path_access_cov_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_stream_xact_type_tid_tdest_enable">trans_cross_stream_xact_type_tid_tdest_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_lock_followed_by_excl_sequence_enable">trans_lock_followed_by_excl_sequence_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_coherent_and_ace_snoop_response_association_enable">trans_master_ace_coherent_and_ace_snoop_response_association_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable">trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable">trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable">trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_meta_axi_read_enable">trans_meta_axi_read_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_meta_axi_write_enable">trans_meta_axi_write_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable">trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_outstanding_read_with_same_id_to_different_slaves_enable">trans_outstanding_read_with_same_id_to_different_slaves_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_outstanding_write_with_same_id_to_different_slaves_enable">trans_outstanding_write_with_same_id_to_different_slaves_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_xact_domain_after_innershareable_barrier_enable">trans_xact_domain_after_innershareable_barrier_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_xact_domain_after_nonshareable_barrier_enable">trans_xact_domain_after_nonshareable_barrier_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_xact_domain_after_outershareable_barrier_enable">trans_xact_domain_after_outershareable_barrier_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_xact_domain_after_systemshareable_barrier_enable">trans_xact_domain_after_systemshareable_barrier_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_xact_ordering_after_barrier_enable">trans_xact_ordering_after_barrier_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_transfer_snoop_data_always_if_valid_cacheline">transfer_snoop_data_always_if_valid_cacheline</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tuser_width">tuser_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TUSER_WIDTH">SVT_AXI_MAX_TUSER_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_update_cache_for_memory_attributes">update_cache_for_memory_attributes</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_update_cache_for_non_coherent_xacts">update_cache_for_non_coherent_xacts</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_update_cache_for_prot_type">update_cache_for_prot_type</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_update_memory_in_request_order">update_memory_in_request_order</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_debug_interface">use_debug_interface</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_pv_socket">use_pv_socket</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_secured_exclusive_monitor">use_secured_exclusive_monitor</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_tlm_generic_payload">use_tlm_generic_payload</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_uvm_reg_enable">uvm_reg_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_valid_ready_dependency_coverage_enable">valid_ready_dependency_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wdata_optimistic_flow_control_enable">wdata_optimistic_flow_control_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wid_for_non_axi3_enable">wid_for_non_axi3_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wready_wait_for_awaddr">wready_wait_for_awaddr</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_addr_chan_idle_val">write_addr_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_chan_id_width">write_chan_id_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_writeevict_enable">writeevict_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_data_chan_idle_val">write_data_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_data_interleave_depth">write_data_interleave_depth</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_WR_INTERLEAVE_DEPTH">SVT_AXI_MAX_WR_INTERLEAVE_DEPTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_resp_chan_idle_val">write_resp_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_resp_reordering_depth">write_resp_reordering_depth</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_resp_wait_for_addr_accept">write_resp_wait_for_addr_accept</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wuser_enable">wuser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wysiwyg_enable">wysiwyg_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_xact_inactivity_timeout">xact_inactivity_timeout</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_zero_delay_enable">zero_delay_enable</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Member Typedefs</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ace_version_enum">ace_version_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_cache_line_state_change_type_enum">axi_cache_line_state_change_type_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_category_enum">axi_interface_category_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_port_kind_enum">axi_port_kind_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_type_enum">check_type_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_error_response_policy_enum">error_response_policy_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_xact_address_range_in_systemshareable_mode_enum">nonshareable_xact_address_range_in_systemshareable_mode_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_inactivity_algorithm_type_enum">perf_inactivity_algorithm_type_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_algorithm_enum">reordering_algorithm_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_window_enum">reordering_window_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_type_enum">reset_type_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_kind_enum">single_outstanding_per_id_kind_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_data_transfer_mode_enum">snoop_response_data_transfer_mode_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_mode_during_mem_update_type_enum">snoop_response_mode_during_mem_update_type_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves_type_enum">source_master_id_xmit_to_slaves_type_enum</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef enum&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wdata_val_enum">wdata_val_enum</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Constraints</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_exclude_port_configuration_unimplemented_features">exclude_port_configuration_unimplemented_features &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_allow_exclusive_store_without_exclusive_load">reasonable_allow_exclusive_store_without_exclusive_load &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_allow_first_exclusive_store_to_succeed">reasonable_allow_first_exclusive_store_to_succeed &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_atomicity_size">reasonable_atomicity_size &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_auto_gen_dvm_complete_delay">reasonable_auto_gen_dvm_complete_delay &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_axi4_lite_addr_width">reasonable_axi4_lite_addr_width &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_barrier_id_val">reasonable_barrier_id_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_buffer_values_for_structural_dependency">reasonable_buffer_values_for_structural_dependency &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_buser_enable_val">reasonable_buser_enable_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_dvm_id_val">reasonable_dvm_id_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_exclusive_monitor_error_control_reg">reasonable_exclusive_monitor_error_control_reg &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_inactive_wdata_bytes_val">reasonable_inactive_wdata_bytes_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_locked_access_enable">reasonable_locked_access_enable &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_max_num_exclusive_access">reasonable_max_num_exclusive_access &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_nonshareable_xact_address_range_in_systemshareable_mode">reasonable_nonshareable_xact_address_range_in_systemshareable_mode &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_addr_bits_used_in_exclusive_monitor">reasonable_num_addr_bits_used_in_exclusive_monitor &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_id_bits_used_in_exclusive_monitor">reasonable_num_id_bits_used_in_exclusive_monitor &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_initial_addr_bits_ignored_by_exclusive_monitor">reasonable_num_initial_addr_bits_ignored_by_exclusive_monitor &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_outstanding_snoop_xact">reasonable_num_outstanding_snoop_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_outstanding_xact">reasonable_num_outstanding_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_read_outstanding_xact">reasonable_num_read_outstanding_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_num_write_outstanding_xact">reasonable_num_write_outstanding_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_read_addr_chan_idle_val">reasonable_read_addr_chan_idle_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_read_data_chan_idle_val">reasonable_read_data_chan_idle_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_reset_exclusive_monitor_on_successful_exclusive_store">reasonable_reset_exclusive_monitor_on_successful_exclusive_store &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_serial_read_write_access">reasonable_serial_read_write_access &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_shareable_exclusive_access_from_acelite_ports_enable">reasonable_shareable_exclusive_access_from_acelite_ports_enable &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_snoop_response_data_transfer_mode">reasonable_snoop_response_data_transfer_mode &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_use_secured_exclusive_monitor">reasonable_use_secured_exclusive_monitor &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_write_addr_chan_idle_val">reasonable_write_addr_chan_idle_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_write_data_chan_idle_val">reasonable_write_data_chan_idle_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_write_data_interleave_depth">reasonable_write_data_interleave_depth &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_write_resp_chan_idle_val">reasonable_write_resp_chan_idle_val &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_reasonable_write_resp_wait_for_addr_accept">reasonable_write_resp_wait_for_addr_accept &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_solve_order">solve_order &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">constraint&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_valid_ranges">valid_ranges &nbsp;(&nbsp;)</a></td>
</tr>

<tr><td colspan="2"><br><h2>Class Member Groupings</h2></td></tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_traffic_profile"></a>
<h2>Group: Traffic profile related parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to support traffic profiles.</td><tr><td colspan="2"><br></td></tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_tlm_generic_payload"></a>
<h2>Group: TLM Generic Payload parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to support TLM Generic Payload feature.</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_pv_socket">use_pv_socket</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_tlm_generic_payload">use_tlm_generic_payload</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_qvn_config"></a>
<h2>Group: AXI QVN Configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure QVN features in a  system.</td><tr><td colspan="2"><br></td></tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_performance_analysis"></a>
<h2>Group: Performance Analysis configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to monitor performance of a  system based on measurement of latencies, throughput etc. The user sets the  performance constraints through performance analysis configuration  parameters and the VIP reports any violations on these constraints. The time  unit for all these parameters is the simulation time unit. Performance  metrics that involve aggregation of values over a time period are measured  over time intervals specified using configuration parameter  perf_recording_interval. Measurement of other performance parameters that do  not require aggregation of values over a time period are not affected by  this configuration parameter. VIP reports statistics for each performance  metric for each time interval. Each performance parameter can be enabled or  disabled at any time. Monitoring of a performance parameter is disabled by  passing a value of -1 to the parameter. Passing any other value enables the  performance parameter for measurement. If a value other than -1 is supplied,  it will take effect at the next time interval. If the performance  configuration parameter values are changed during simulation, the new  configuration will need to be passed to the VIP using the reconfigure()  method of the top level VIP component, for eg. reconfigure() method of AXI  System Env will need to be called if AXI system Env is used as top level  component.</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_max_read_xact_latency">perf_avg_max_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_max_write_xact_latency">perf_avg_max_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_min_read_xact_latency">perf_avg_min_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_avg_min_write_xact_latency">perf_avg_min_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_exclude_inactive_periods_for_throughput">perf_exclude_inactive_periods_for_throughput</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_inactivity_algorithm_type_enum">perf_inactivity_algorithm_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_inactivity_algorithm_type">perf_inactivity_algorithm_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_read_bandwidth">perf_max_read_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_read_throughput">perf_max_read_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_read_xact_latency">perf_max_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_write_bandwidth">perf_max_write_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_write_throughput">perf_max_write_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_max_write_xact_latency">perf_max_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_read_bandwidth">perf_min_read_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_read_throughput">perf_min_read_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_read_xact_latency">perf_min_read_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_write_bandwidth">perf_min_write_bandwidth</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_write_throughput">perf_min_write_throughput</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_min_write_xact_latency">perf_min_write_xact_latency</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">real&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_protocol_analyzer"></a>
<h2>Group: Protocol Analyzer configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to enable and disable XML file generation for Protocol Analyzer</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_memcore_xml_gen">enable_memcore_xml_gen</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_xml_gen">enable_xml_gen</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_master_slave_xact_association"></a>
<h2>Group: Configuration parameters required for master and slave transactions association</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to associate master transactions to slave transactions </td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_master_slave_xact_association_cache_prot_check_enable">master_slave_xact_association_cache_prot_check_enable</a> = 1;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi4_stream_signal_width"></a>
<h2>Group: AXI4 Stream signal width configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure signal width of AXI4 Stream signals</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tdata_width">tdata_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDATA_WIDTH">SVT_AXI_MAX_TDATA_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tdest_width">tdest_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDEST_WIDTH">SVT_AXI_MAX_TDEST_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tid_width">tid_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TID_WIDTH">SVT_AXI_MAX_TID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tuser_width">tuser_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TUSER_WIDTH">SVT_AXI_MAX_TUSER_WIDTH</a>;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_ace_signal_width"></a>
<h2>Group: ACE signal width configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure signal width of ACE signals</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_data_width">snoop_data_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_ACE_SNOOP_DATA_WIDTH">SVT_AXI_ACE_SNOOP_DATA_WIDTH</a>;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi4_signal_width"></a>
<h2>Group: AXI4 signal width configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure signal width of AXI4 signals</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_addr_user_width">addr_user_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_USER_WIDTH">SVT_AXI_MAX_ADDR_USER_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_data_user_width">data_user_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DATA_USER_WIDTH">SVT_AXI_MAX_DATA_USER_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_resp_user_width">resp_user_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_BRESP_USER_WIDTH">SVT_AXI_MAX_BRESP_USER_WIDTH</a>;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi3_signal_width"></a>
<h2>Group: AXI3 signal width configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure signal width of AXI3 signals</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_addr_width">addr_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_data_width">data_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DATA_WIDTH">SVT_AXI_MAX_DATA_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_width">id_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_chan_id_width">read_chan_id_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_separate_rd_wr_chan_id_width">use_separate_rd_wr_chan_id_width</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_chan_id_width">write_chan_id_width</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_default_ready"></a>
<h2>Group: Default "Ready" signal value configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are specific to ACE protocol</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_acready">default_acready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_arready">default_arready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_awready">default_awready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_bready">default_bready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_cdready">default_cdready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_crready">default_crready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_rready">default_rready</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_tready">default_tready</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_default_wready">default_wready</a> = 1;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_signal_idle_value"></a>
<h2>Group: Signal idle value configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure idle values of signals (except "Ready" signals) when "Valid" is low.</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_addr_chan_idle_val">read_addr_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_data_chan_idle_val">read_data_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_toggle_ready_signals_during_idle_period">toggle_ready_signals_during_idle_period</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_addr_chan_idle_val">write_addr_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_data_chan_idle_val">write_data_chan_idle_val</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_resp_chan_idle_val">write_resp_chan_idle_val</a>&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_coverage_protocol_checks"></a>
<h2>Group: Coverage and protocol checks related configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to enable and disable coverage and protocol checks</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_valid_data_bytes_only_enable">check_valid_data_bytes_only_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_dvm_tlbi_num_outstanding_xacts">cov_bins_dvm_tlbi_num_outstanding_xacts</a> = 64;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_snoop_xacts">cov_bins_num_outstanding_snoop_xacts</a> = 64;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_bins_num_outstanding_xacts">cov_bins_num_outstanding_xacts</a> = 64;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_multi_same_ids">cov_multi_same_ids</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_bvalid_dependency">cov_num_clks_arready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_rvalid_dependency">cov_num_clks_arready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_arready_wready_dependency">cov_num_clks_arready_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_awvalid_dependency">cov_num_clks_awready_and_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_bvalid_dependency">cov_num_clks_awready_and_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_rvalid_dependency">cov_num_clks_awready_and_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awready_and_wvalid_dependency">cov_num_clks_awready_and_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_awready_dependency">cov_num_clks_awvalid_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bready_dependency">cov_num_clks_awvalid_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_bvalid_dependency">cov_num_clks_awvalid_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rready_dependency">cov_num_clks_awvalid_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_rvalid_dependency">cov_num_clks_awvalid_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wready_dependency">cov_num_clks_awvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_awvalid_wvalid_dependency">cov_num_clks_awvalid_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awready_dependency">cov_num_clks_bready_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_awvalid_dependency">cov_num_clks_bready_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_bvalid_dependency">cov_num_clks_bready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rready_dependency">cov_num_clks_bready_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_rvalid_dependency">cov_num_clks_bready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wready_dependency">cov_num_clks_bready_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bready_wvalid_dependency">cov_num_clks_bready_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_awready_dependency">cov_num_clks_bvalid_and_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_bready_dependency">cov_num_clks_bvalid_and_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_rready_dependency">cov_num_clks_bvalid_and_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_and_wready_dependency">cov_num_clks_bvalid_and_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_arready_dependency">cov_num_clks_bvalid_arready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_rvalid_dependency">cov_num_clks_bvalid_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_bvalid_wready_dependency">cov_num_clks_bvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awready_dependency">cov_num_clks_rready_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_awvalid_dependency">cov_num_clks_rready_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bready_dependency">cov_num_clks_rready_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_bvalid_dependency">cov_num_clks_rready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_rvalid_dependency">cov_num_clks_rready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wready_dependency">cov_num_clks_rready_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rready_wvalid_dependency">cov_num_clks_rready_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_awready_dependency">cov_num_clks_rvalid_and_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_bready_dependency">cov_num_clks_rvalid_and_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_rready_dependency">cov_num_clks_rvalid_and_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_and_wready_dependency">cov_num_clks_rvalid_and_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_arready_dependency">cov_num_clks_rvalid_arready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_bvalid_dependency">cov_num_clks_rvalid_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_rvalid_wready_dependency">cov_num_clks_rvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_awvalid_dependency">cov_num_clks_wready_and_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_bready_dependency">cov_num_clks_wready_and_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_rready_dependency">cov_num_clks_wready_and_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_and_wvalid_dependency">cov_num_clks_wready_and_wvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_arready_dependency">cov_num_clks_wready_arready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_bvalid_dependency">cov_num_clks_wready_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wready_rvalid_dependency">cov_num_clks_wready_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awready_dependency">cov_num_clks_wvalid_awready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_awvalid_dependency">cov_num_clks_wvalid_awvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bready_dependency">cov_num_clks_wvalid_bready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_bvalid_dependency">cov_num_clks_wvalid_bvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rready_dependency">cov_num_clks_wvalid_rready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_rvalid_dependency">cov_num_clks_wvalid_rvalid_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_clks_wvalid_wready_dependency">cov_num_clks_wvalid_wready_dependency</a> = 10;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_num_outstanding_xacts_range_enable">cov_num_outstanding_xacts_range_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_dvm_tlbi_outstanding_xacts">cov_same_id_in_dvm_tlbi_outstanding_xacts</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_same_id_in_outstanding_xacts">cov_same_id_in_outstanding_xacts</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_specific_id_in_back_to_back_xacts">cov_specific_id_in_back_to_back_xacts</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cov_trans_cross_slave_port_id_enable">cov_trans_cross_slave_port_id_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_pass_check_cov">pass_check_cov</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_protocol_checks_coverage_enable">protocol_checks_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_protocol_checks_enable">protocol_checks_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_protocol_check_stats_enable">protocol_check_stats_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_state_coverage_enable">state_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_toggle_coverage_enable">toggle_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_transaction_coverage_enable">transaction_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable">trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable">trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_ace_num_outstanding_snoop_xacts_enable">trans_ace_num_outstanding_snoop_xacts_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_back_to_back_read_burst_sequence_enable">trans_axi_back_to_back_read_burst_sequence_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_back_to_back_write_burst_sequence_enable">trans_axi_back_to_back_write_burst_sequence_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_four_excl_normal_sequence_cov_enable">trans_axi_four_excl_normal_sequence_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_four_state_rd_wr_burst_sequence_cov_enable">trans_axi_four_state_rd_wr_burst_sequence_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_arid_enable">trans_axi_num_outstanding_xacts_with_diff_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_arid_range_enable">trans_axi_num_outstanding_xacts_with_diff_arid_range_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_awid_enable">trans_axi_num_outstanding_xacts_with_diff_awid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_diff_awid_range_enable">trans_axi_num_outstanding_xacts_with_diff_awid_range_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable">trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable">trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_same_arid_enable">trans_axi_num_outstanding_xacts_with_same_arid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_num_outstanding_xacts_with_same_awid_enable">trans_axi_num_outstanding_xacts_with_same_awid_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable">trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable">trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable">trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable">trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable">trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable">trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_read_diff_id_completed_out_of_order_enable">trans_axi_write_read_diff_id_completed_out_of_order_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_write_read_same_id_completed_out_of_order_enable">trans_axi_write_read_same_id_completed_out_of_order_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable">trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acdvmmessage_acdvmresp_enable">trans_cross_ace_acdvmmessage_acdvmresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acaddr_enable">trans_cross_ace_acsnoop_acaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_acprot_enable">trans_cross_ace_acsnoop_acprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_acsnoop_crresp_enable">trans_cross_ace_acsnoop_crresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_memory_sync_enable">trans_cross_ace_ardomain_arbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_ardomain_arbarrier_respect_ignore_enable">trans_cross_ace_ardomain_arbarrier_respect_ignore_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_ardvmmessage_ardvmresp_enable">trans_cross_ace_ardvmmessage_ardvmresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arprot_arbarrier_memory_sync_enable">trans_cross_ace_arprot_arbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_araddr_enable">trans_cross_ace_arsnoop_araddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arbar_enable">trans_cross_ace_arsnoop_arbar_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arburst_enable">trans_cross_ace_arsnoop_arburst_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arcache_enable">trans_cross_ace_arsnoop_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_arcache_enable">trans_cross_ace_arsnoop_ardomain_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_ardomain_enable">trans_cross_ace_arsnoop_ardomain_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arlen_enable">trans_cross_ace_arsnoop_arlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_arsize_enable">trans_cross_ace_arsnoop_arsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_arsnoop_coh_rresp_enable">trans_cross_ace_arsnoop_coh_rresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awdomain_awbarrier_memory_sync_enable">trans_cross_ace_awdomain_awbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awdomain_awbarrier_respect_ignore_enable">trans_cross_ace_awdomain_awbarrier_respect_ignore_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awprot_awbarrier_memory_sync_enable">trans_cross_ace_awprot_awbarrier_memory_sync_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awaddr_enable">trans_cross_ace_awsnoop_awaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awbar_enable">trans_cross_ace_awsnoop_awbar_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awburst_enable">trans_cross_ace_awsnoop_awburst_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awcache_enable">trans_cross_ace_awsnoop_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awdomain_awcache_enable">trans_cross_ace_awsnoop_awdomain_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awdomain_bresp_enable">trans_cross_ace_awsnoop_awdomain_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awdomain_enable">trans_cross_ace_awsnoop_awdomain_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awlen_enable">trans_cross_ace_awsnoop_awlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_awsize_enable">trans_cross_ace_awsnoop_awsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_bresp_enable">trans_cross_ace_awsnoop_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable">trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable">trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_addr_range_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable">trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable">trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable">trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable">trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_readonce_ardomain_arprot_enable">trans_cross_ace_readonce_ardomain_arprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_ace_writeunique_awdomain_awprot_enable">trans_cross_ace_writeunique_awdomain_awprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_araddr_arsize_enable">trans_cross_axi_arburst_arlen_araddr_arsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_araddr_enable">trans_cross_axi_arburst_arlen_araddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arcache_enable">trans_cross_axi_arburst_arlen_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arlock_enable">trans_cross_axi_arburst_arlen_arlock_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arprot_enable">trans_cross_axi_arburst_arlen_arprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_arsize_enable">trans_cross_axi_arburst_arlen_arsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_enable">trans_cross_axi_arburst_arlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arlen_rresp_enable">trans_cross_axi_arburst_arlen_rresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arburst_arqos_enable">trans_cross_axi_arburst_arqos_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable">trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_bresp_enable">trans_cross_axi_atomictype_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_exclusive_arcache_enable">trans_cross_axi_atomictype_exclusive_arcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_exclusive_awcache_enable">trans_cross_axi_atomictype_exclusive_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_atomictype_rresp_enable">trans_cross_axi_atomictype_rresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awaddr_awsize_enable">trans_cross_axi_awburst_awlen_awaddr_awsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awaddr_enable">trans_cross_axi_awburst_awlen_awaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awcache_enable">trans_cross_axi_awburst_awlen_awcache_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awlock_enable">trans_cross_axi_awburst_awlen_awlock_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awprot_enable">trans_cross_axi_awburst_awlen_awprot_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_awsize_enable">trans_cross_axi_awburst_awlen_awsize_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_bresp_enable">trans_cross_axi_awburst_awlen_bresp_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awlen_enable">trans_cross_axi_awburst_awlen_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awburst_awqos_enable">trans_cross_axi_awburst_awqos_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable">trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_fixed_burst_wstrb_cov_enable">trans_cross_axi_fixed_burst_wstrb_cov_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_ooo_read_response_depth_enable">trans_cross_axi_ooo_read_response_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_ooo_write_response_depth_enable">trans_cross_axi_ooo_write_response_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_outstanding_xact_enable">trans_cross_axi_outstanding_xact_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_read_interleaving_depth_enable">trans_cross_axi_read_interleaving_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_read_narrow_transfer_arlen_araddr_enable">trans_cross_axi_read_narrow_transfer_arlen_araddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_read_unaligned_transfer_enable">trans_cross_axi_read_unaligned_transfer_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_interleaving_depth_enable">trans_cross_axi_write_interleaving_depth_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable">trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_strobes_enable">trans_cross_axi_write_strobes_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_axi_write_unaligned_transfer_enable">trans_cross_axi_write_unaligned_transfer_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_master_to_slave_path_access_cov_enable">trans_cross_master_to_slave_path_access_cov_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_cross_stream_xact_type_tid_tdest_enable">trans_cross_stream_xact_type_tid_tdest_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_lock_followed_by_excl_sequence_enable">trans_lock_followed_by_excl_sequence_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_coherent_and_ace_snoop_response_association_enable">trans_master_ace_coherent_and_ace_snoop_response_association_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable">trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable">trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable">trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_meta_axi_read_enable">trans_meta_axi_read_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_meta_axi_write_enable">trans_meta_axi_write_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_outstanding_read_with_same_id_to_different_slaves_enable">trans_outstanding_read_with_same_id_to_different_slaves_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_trans_outstanding_write_with_same_id_to_different_slaves_enable">trans_outstanding_write_with_same_id_to_different_slaves_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_valid_ready_dependency_coverage_enable">valid_ready_dependency_coverage_enable</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_ace5_config"></a>
<h2>Group: ACE5 configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are specific to ACE5 protocol   ARM-EPM-033524 Version 2.0</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ace_version_enum">ace_version_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ace_version">ace_version</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_type_enum">check_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_type">check_type</a>&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_ace_config"></a>
<h2>Group: ACE configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are specific to ACE protocol</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_exclusive_store_without_exclusive_load">allow_exclusive_store_without_exclusive_load</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_first_exclusive_store_to_succeed">allow_first_exclusive_store_to_succeed</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_auto_gen_dvm_complete_enable">auto_gen_dvm_complete_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_awunique_enable">awunique_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_enable">barrier_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_id_max">barrier_id_max</a> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>))-1);&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_id_min">barrier_id_min</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_barrier_id_overlap">barrier_id_overlap</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cache_line_size">cache_line_size</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_CACHE_LINE_SIZE">SVT_AXI_MAX_CACHE_LINE_SIZE</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_cache_line_state_change_type_enum">axi_cache_line_state_change_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_cache_line_state_change_type">cache_line_state_change_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_data_transfer_for_makeinvalid_snoop_enable">data_transfer_for_makeinvalid_snoop_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_enable">dvm_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_id_max">dvm_id_max</a> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>))-1);&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_id_min">dvm_id_min</a> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>/2))-1);&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_dvm_id_overlap">dvm_id_overlap</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit [31:0] &nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_exclusive_monitor_error_control_reg">exclusive_monitor_error_control_reg</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_forward_cmos_to_slaves_check_enable">forward_cmos_to_slaves_check_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_xact_address_range_in_systemshareable_mode_enum">nonshareable_xact_address_range_in_systemshareable_mode_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_xact_address_range_in_systemshareable_mode">nonshareable_xact_address_range_in_systemshareable_mode</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_addr_bits_used_in_exclusive_monitor">num_addr_bits_used_in_exclusive_monitor</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_cache_lines">num_cache_lines</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_NUM_CACHE_LINES">SVT_AXI_MAX_NUM_CACHE_LINES</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_id_bits_used_in_exclusive_monitor">num_id_bits_used_in_exclusive_monitor</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_initial_addr_bits_ignored_by_exclusive_monitor">num_initial_addr_bits_ignored_by_exclusive_monitor</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_snoop_xact">num_outstanding_snoop_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_exclusive_monitor_on_successful_exclusive_store">reset_exclusive_monitor_on_successful_exclusive_store</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_shareable_exclusive_access_from_acelite_ports_enable">shareable_exclusive_access_from_acelite_ports_enable</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_filter_enable">snoop_filter_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_data_transfer_mode_enum">snoop_response_data_transfer_mode_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_data_transfer_mode">snoop_response_data_transfer_mode</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_mode_during_mem_update_type_enum">snoop_response_mode_during_mem_update_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_mode_during_mem_update">snoop_response_mode_during_mem_update</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_speculative_read_enable">speculative_read_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_writeevict_enable">writeevict_enable</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi3_4_timeout_config"></a>
<h2>Group: Timeout values for AXI3 and AXI4</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are used to configure timeout values for AXI3 and AXI4 signals and transactions</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_xact_inactivity_timeout">xact_inactivity_timeout</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi3_4_config"></a>
<h2>Group: AXI3 and AXI4 configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains attributes which are specific to AXI3 and AXI4 protocol</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_aruser_enable">aruser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_atomicity_size">atomicity_size</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_awuser_enable">awuser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_category_enum">axi_interface_category_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_category">axi_interface_category</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_rd_addr_buffer">axi_rd_addr_buffer</a> = 16;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_rd_resp_buffer">axi_rd_resp_buffer</a> = 4096;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_slv_channel_buffers_enable">axi_slv_channel_buffers_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_wr_addr_buffer">axi_wr_addr_buffer</a> = 16;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_wr_data_buffer">axi_wr_data_buffer</a> = 4096;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand integer&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_wr_resp_buffer">axi_wr_resp_buffer</a> = 16;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_buser_enable">buser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_error_response_policy_enum">error_response_policy_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_error_response_policy">error_response_policy</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_exclusive_access_enable">exclusive_access_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_fifo_mem_addresses">fifo_mem_addresses</a> []&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ignore_wstrb_check_for_wysiwyg_format">ignore_wstrb_check_for_wysiwyg_format</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_locked_access_enable">locked_access_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_max_num_exclusive_access">max_num_exclusive_access</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_NUM_EXCLUSIVE_ACCESS">SVT_AXI_MAX_NUM_EXCLUSIVE_ACCESS</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_memory_update_for_read_xact_enable">memory_update_for_read_xact_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_fifo_mem">num_fifo_mem</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> = 4;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_data_interleave_size">read_data_interleave_size</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_read_data_reordering_depth">read_data_reordering_depth</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_algorithm_enum">reordering_algorithm_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_algorithm">reordering_algorithm</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_window_enum">reordering_window_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_window">reordering_window</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ruser_enable">ruser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_serial_read_write_access">serial_read_write_access</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wdata_optimistic_flow_control_enable">wdata_optimistic_flow_control_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wready_wait_for_awaddr">wready_wait_for_awaddr</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_data_interleave_depth">write_data_interleave_depth</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_WR_INTERLEAVE_DEPTH">SVT_AXI_MAX_WR_INTERLEAVE_DEPTH</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_resp_reordering_depth">write_resp_reordering_depth</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_write_resp_wait_for_addr_accept">write_resp_wait_for_addr_accept</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wuser_enable">wuser_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wysiwyg_enable">wysiwyg_enable</a> = 0;&nbsp;</td>
</tr>
<tr><td colspan="2">
<br><hr><a class="anchor" name="group_axi_generic_config"></a>
<h2>Group: Generic configuration parameters</h2></td></tr>
<tr><td colspan="2" align="left" valign="top">This group contains generic attributes which are used across all protocols</td><tr><td colspan="2"><br></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_overlapped_read_and_write_channel_coherent_transactions">allow_overlapped_read_and_write_channel_coherent_transactions</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_allow_was_unique_zero_in_unique_state">allow_was_unique_zero_in_unique_state</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_amba_system_port_id">amba_system_port_id</a> = -1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_port_kind_enum">axi_port_kind_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_port_kind">axi_port_kind</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_byte_boundary_for_master_xact_split">byte_boundary_for_master_xact_split</a> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_BYTE_BOUNDARY_FOR_MASTER_XACT_SPLIT">SVT_AXI_MAX_BYTE_BOUNDARY_FOR_MASTER_XACT_SPLIT</a>;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_recommended_xact_length_for_locked_sequence">check_recommended_xact_length_for_locked_sequence</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_clock_enable">clock_enable</a> = 1'b1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_connect_to_axi_system_monitor">connect_to_axi_system_monitor</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_display_xact_phase_messages">display_xact_phase_messages</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_enable_delayed_response_port">enable_delayed_response_port</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> = 1'b1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_initialize_output_signals_at_start">initialize_output_signals_at_start</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_active">is_active</a> = 1;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_downstream_coherent">is_downstream_coherent</a> = 1'b0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_ic_port">is_ic_port</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_source_master_id_and_dest_slave_id_same">is_source_master_id_and_dest_slave_id_same</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_max_num_outstanding_xacts_check_enable">max_num_outstanding_xacts_check_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_memory_update_for_pass_dirty_enable">memory_update_for_pass_dirty_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_id">port_id</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_interleaving_enable">port_interleaving_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_port_interleaving_for_device_xact_enable">port_interleaving_for_device_xact_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_type_enum">reset_type_enum</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_type">reset_type</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_silent_mode">silent_mode</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_enable">single_outstanding_per_id_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves">source_master_id_xmit_to_slaves</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_sys_cfg">sys_cfg</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0]&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_tagged_address_space_attributes_enable">tagged_address_space_attributes_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_update_memory_in_request_order">update_memory_in_request_order</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wid_for_non_axi3_enable">wid_for_non_axi3_enable</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">rand bit&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_zero_delay_enable">zero_delay_enable</a> = 0;&nbsp;</td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_allocate_debug_feature_pattern"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <b>svt_pattern</b><br>&nbsp;svt_axi_port_configuration::<b>allocate_debug_feature_pattern</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Need to enable enable_tracing and data_trace_enable 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_allocate_debug_feature_pattern">allocate_debug_feature_pattern</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_copy_dynamic_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>copy_dynamic_data</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Used to limit a copy to the dynamic configuration members of the object.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_copy_dynamic_data">copy_dynamic_data</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_copy_static_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>copy_static_data</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> to       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_copy_static_data">copy_static_data</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_decode_prop_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>decode_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string prop_name , bit [1023:0]  prop_val , ref string prop_val_string , input svt_pattern_data :: type_enum typ       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Simple utility used to convert 'bit [1023:0]' property value representation  into its equivalent string property value representation. Extended to support  decoding of enum values. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_decode_prop_val">prop_name</a></b> -  The name of the property being encoded.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_decode_prop_val">prop_val_string</a></b> -  The string describing the value to be encoded.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_decode_prop_val">prop_val</a></b> -  The bit vector encoding of prop_val_string.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_decode_prop_val">typ</a></b> -  Optional field type used to help in the encode effort.  
<p>
 <p><b>Return values - </b>  The enum value corresponding to the desc.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_decode_prop_val">decode_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_decode_prop_val">decode_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_allocate_pattern"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <b>svt_pattern</b><br>&nbsp;svt_axi_port_configuration::<b>do_allocate_pattern</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method allocates a pattern containing svt_pattern_data instances for  all of the primitive configuration fields in the object. The   name is set to the corresponding field name, the   value is set to 0. 
<p>
 <p><b>Return values - </b>  An svt_pattern instance containing entries for all of the   configuration fields.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_do_allocate_pattern">do_allocate_pattern</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_copy"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>do_copy</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_uvm_object.html">uvm_object</a> rhs       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Extend the UVM copy routine to copy the virtual interface 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_transaction.html">uvm_transaction</a> <b>::</b> <a class="ClassLink" href="class_uvm_transaction.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_do_copy">do_copy</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_do_is_valid"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>do_is_valid</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit silent  = 1, int kind  = RELEVANT      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Does basic validation of the object contents.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_do_is_valid">do_is_valid</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_encode_prop_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>encode_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string prop_name , string prop_val_string , ref bit [1023:0]  prop_val , input svt_pattern_data :: type_enum typ       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Simple utility used to convert string property value representation into its  equivalent 'bit [1023:0]' property value representation. Extended to support  encoding of enum values. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_encode_prop_val">prop_name</a></b> -  The name of the property being encoded.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_encode_prop_val">prop_val_string</a></b> -  The string describing the value to be encoded.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_encode_prop_val">prop_val</a></b> -  The bit vector encoding of prop_val_string.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_encode_prop_val">typ</a></b> -  Optional field type used to help in the encode effort.  
<p>
 <p><b>Return values - </b>  The enum value corresponding to the desc.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_encode_prop_val">encode_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_axi_interface_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a><br>&nbsp;svt_axi_port_configuration::<b>get_axi_interface_type</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method returns axi_interface_type as ACE_LITE if <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_downstream_coherent">is_downstream_coherent</a> is set   If not set axi_interface_type will not be changed.
</div></td></tr>
</table>
<a class="anchor" name="item_get_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_port_configuration::<b>get_id_width</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int rd_wr_type  = -1, bit use_min_width  = 1      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
returns ID width based on port configuration and user requirement.  If read and write channel ID widths are same then it just returns common 'id_width'  Otherwise, it returns read channel or write channel id_width if rd_wr_type is  set to '0' or '1' respectively.  If rd_wr_type is set to "-1" then by default it returns minimum of read and write  channel id width. If use_min_width == 0 then it return maximum of read and write  channel id width.
</div></td></tr>
</table>
<a class="anchor" name="item_get_max_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_port_configuration::<b>get_max_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string width_name  = "empty"      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method returns the maximum value for range check done <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_do_is_valid">do_is_valid</a>.  The max value will either be the MAX macro value or parameter value if   paramterized interface is used.
</div></td></tr>
</table>
<a class="anchor" name="item_get_mcd_class_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function string<br>&nbsp;svt_axi_port_configuration::<b>get_mcd_class_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Returns the class name for the object used for logging.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_get_mcd_class_name">get_mcd_class_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_num_enabled_tagged_addr_attributes"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_port_configuration::<b>get_num_enabled_tagged_addr_attributes</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
returns total number of address attribute tags which are enabled by setting to '1' 
</div></td></tr>
</table>
<a class="anchor" name="item_get_packer_max_bytes_required"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_port_configuration::<b>get_packer_max_bytes_required</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method returns the maximum packer bytes value required by the AXI SVT  suite. This is checked against UVM_MAX_PACKER_BYTES to make sure the specified  setting is sufficient for the AXI SVT suite.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_get_packer_max_bytes_required">get_packer_max_bytes_required</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_prop_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>get_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string prop_name , ref bit [1023:0]  prop_val , input int array_ix , ref <a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> data_obj       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
HDL Support: For <i>read</i> access to public configuration members of   this class.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_get_prop_val">get_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_shareablity_domain_of_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>get_shareablity_domain_of_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] addr , output int domain_type       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Gets the shareability domain of the address specified.  Returns 1 if a shareability domain could be found, else returns 0  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_shareablity_domain_of_addr">addr</a></b> -  The address whose shareability domain is to be got.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_get_shareablity_domain_of_addr">domain_type</a></b> -  The returned shareability domain type
</div></td></tr>
</table>
<a class="anchor" name="item_get_tagged_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]<br>&nbsp;svt_axi_port_configuration::<b>get_tagged_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] arg_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_tag       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
returns address prefixed with attribute tags for corresponding address region as MSB address bits 
</div></td></tr>
</table>
<a class="anchor" name="item_get_untagged_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]<br>&nbsp;svt_axi_port_configuration::<b>get_untagged_addr</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] arg_addr       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
if tagged address is passed then it returns only the address part corresponding to the configured addr_width  removing any address tag attributes appended at the MSB bits of the input address value 
</div></td></tr>
</table>
<a class="anchor" name="item_is_register_addr_space"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>is_register_addr_space</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> sys_cfg , <a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a> name       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This method returns 1 when corresponding slave port is same as path_cove_dest_names_enum name   and is_register_addr_space for particular slave port is programmed as 1
</div></td></tr>
</table>
<a class="anchor" name="item_is_same_addr_attribute"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>is_same_addr_attribute</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attrib1 , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attrib2       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
If indipendent secured and non-secured address space support is enabled then it compares two address  attributes and returns '1' if both are identical. Otherwise, if indipendent secured/non-secure address  space support is not enabled then it always returns '1'.
</div></td></tr>
</table>
<a class="anchor" name="item_is_slave_addr_in_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>is_slave_addr_in_range</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attribute  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Returns 1 if the given address is in the address range(s) configured for this slave.  This method must be used only if svt_axi_system_env and svt_axi_system_configuration are not used  Typically used in an environment where only one slave VIP is instantiated.  Note that, "addr" provided through argument should be untagged address i.e. address which doesn't  have any address tag attributes appended at MSB.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_is_slave_addr_in_range">addr</a></b> -  Address
</div></td></tr>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = "svt_axi_port_configuration", AXI_MASTER_IF master_if  = null, AXI_SLAVE_IF slave_if  = null, AXI_PORT_STREAM_IF port_stream_if  = null      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
CONSTRUCTOR: Create a new configuration instance, passing the appropriate  argument values to the parent class. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_new">name</a></b> -  Instance name of the configuration
</div></td></tr>
</table>
<a class="anchor" name="item_post_randomize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>post_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
post_randomize does the following  1) Aligns the address to no of Bytes for Exclusive Accesses
</div></td></tr>
</table>
<a class="anchor" name="item_pre_randomize"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>pre_randomize</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_reasonable_constraint_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_port_configuration::<b>reasonable_constraint_mode</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit on_off       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Method to turn reasonable constraints on/off as a block.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_reasonable_constraint_mode">reasonable_constraint_mode</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_set_addr_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>set_addr_range</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] start_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0] end_addr , bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0] addr_attribute  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Sets the address map of this slave component. This method can be called  multiple times to set multiple address ranges for a slave.  This method must be used only if svt_axi_system_env and svt_axi_system_configuration are not used  Typically used in an environment where only one slave VIP is instantiated.  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_addr_range">start_addr</a></b> -  The start address of this address range  <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_addr_range">end_addr</a></b> -  The end address of this address range
</div></td></tr>
</table>
<a class="anchor" name="item_set_cfg_for_rd_or_wr_only"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>set_cfg_for_rd_or_wr_only</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int mode  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
</table>
<a class="anchor" name="item_set_master_if"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>set_master_if</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
AXI_MASTER_IF master_if       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Assigns a master interface to this configuration. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_master_if">master_if</a></b> -  Interface for the AXI Port
</div></td></tr>
</table>
<a class="anchor" name="item_set_port_stream_if"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>set_port_stream_if</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
AXI_PORT_STREAM_IF port_stream_if       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Assigns a port stream interface to this configuration. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_port_stream_if">port_stream_if</a></b> -  Interface for the AXI Port stream
</div></td></tr>
</table>
<a class="anchor" name="item_set_prop_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function bit<br>&nbsp;svt_axi_port_configuration::<b>set_prop_val</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string prop_name , bit [1023:0]  prop_val , int array_ix       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
HDL Support: For <i>write</i> access to public configuration members of  this class.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence_item_base.html">svt_sequence_item_base</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence_item_base.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_set_prop_val">set_prop_val</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_set_slave_if"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_port_configuration::<b>set_slave_if</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
AXI_SLAVE_IF slave_if       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Assigns a slave interface to this configuration. 
<p>
 <p><b><a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_slave_if">slave_if</a></b> -  Interface for the AXI Port
</div></td></tr>
</table>
<a class="anchor" name="item_static_rand_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function int<br>&nbsp;svt_axi_port_configuration::<b>static_rand_mode</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
bit on_off       &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Method to turn static config param randomization on/off as a block.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_configuration.html">svt_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_configuration.html#item_static_rand_mode">static_rand_mode</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_wait_for_negedge_clock"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; task<br>&nbsp;svt_axi_port_configuration::<b>wait_for_negedge_clock</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
int mode  = 0      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Method to wait for next negative edge of internal common clock 
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_ace_version"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ace_version_enum">ace_version_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>ace_version</b> = ACE_VERSION_1_0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates supported version of ACE specefication by AMBA AXI_ACE VIP  Default value of this parameter is ace_version_1_0.User need to set this parameter if they wish to  to use new ACE spec which is ACE spec version 2.0  Configuration type:static
</div></td></tr>
</table>
<a class="anchor" name="item_addr_user_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>addr_user_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_USER_WIDTH">SVT_AXI_MAX_ADDR_USER_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Address user width of this port in bits. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_addr_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>addr_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Address width of this port in bits.  When <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI_ACE or ACE_LITE,  this parameter also sets the width of signal caddr. 
<p>
 NOTE: currently same address width is considered for both coherent read or write address  channels and snoop address channels. So, there is no separate snoop address width  parameter supported at the moment.  Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_allow_exclusive_store_without_exclusive_load"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>allow_exclusive_store_without_exclusive_load</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If set to '1' then VIP will not assert error if Master sends Exclusive Store without sending Exlusive Load.  However, if Exclusive Store is sent from the Invalid cacheline state then VIP will still assert error since,  that is not a valid state to start Exclusive Store.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_allow_first_exclusive_store_to_succeed"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>allow_first_exclusive_store_to_succeed</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If set to '1' then VIP will respond to very first Exclusive Store with EXOKAY response. This means that if  no master has performed any exclusive transaction after reset is de-asserted then the master that issues  exclusive store will be responded with EXOKAY or VIP will expect EXOKAY response from the coherent interconnect.  Note: reference point of first exclusive store is reset.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_allow_overlapped_read_and_write_channel_coherent_transactions"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>allow_overlapped_read_and_write_channel_coherent_transactions</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If set to '0' then Master VIP will not drive overlapped coherent transactions on Read and Write  channel at the same time. WRITE transactions received by the sequencer will be blocked from being  sent on the interface if there is another READ transaction to an overlapping address which is   already in progress. The same is true if a READ transaction is received from sequencer and a WRITE  transaction is in progress  Example: ReadShared started at 1000 ns and WriteBack received from sequencer at 1200 ns when   ReadShared is still active. At this point Master VIP will block WriteBack until ReadShared  is finished on the Read channel. 
<p>
 If set to '1' then Master VIP will drive coherent transactions on Read and Write  channel as it receives from the sequencer as per other coherent rules. It will not  block as mentioned above. 
<p>
 Configuration type: Static 
<p>
 This is applicable to only the Master in active mode 
</div></td></tr>
</table>
<a class="anchor" name="item_allow_was_unique_zero_in_unique_state"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>allow_was_unique_zero_in_unique_state</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If set to '1' then Master VIP can drive random snoop response for  WasUnique (BRRESP[4]) even if the snoop_initial_cache_line_state is in   UNIQUE state.  If set to '0' the Master VIP must set WasUnique (BRRESP[4]) to 1 if  the snoop_initial_cache_line_state is UNIQUE.
</div></td></tr>
</table>
<a class="anchor" name="item_amba_system_port_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>amba_system_port_id</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  A unique ID assigned to master/slave port corresponding to this port  configuration. This ID must be unique across all AMBA components  instantiated in the testbench. This is currently applicable only when the AMBA  system monitor is used and is configured using a configuration plain text  file (as opposed to a SystemVerilog code that sets the configuration). 
</div></td></tr>
</table>
<a class="anchor" name="item_arqos_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>arqos_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Signifies the presence of the ARQOS signal in the VIP   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_arregion_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>arregion_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Signifies the presence of the ARREGION signal in the VIP   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_aruser_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>aruser_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ARUSER sideband signal in the VIP. ARUSER signal can be used when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to  AXI3/AXI4/AXI4_LITE/AXI_ACE/ACE_LITE.   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_atomicity_size"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>atomicity_size</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  This parameter specifies the atomicity size required to check the address  alignment for a given transcation as per the atomicity of component.<br>  This parameter will not have effect if set to -1. The values specified  to this parameter should be power of 2, in terms of Bytes <br>  Default value: -1.<br>  Allowed values: should be power of 2, in terms of Bytes. <br>  For example: 8, 16, 32, 64 etc <br>  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_auto_gen_dvm_complete_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>auto_gen_dvm_complete_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only for active master   Enables automated generation of DVMCOMPLETE transactions  in response to DVM Sync Snoop transactions.   When this bit is unset, it is the user's responsibility to  send DVMCOMPLETE transactions from the sequence in response  to DVM Sync snoop transactions.  When this bit is set, the VIP master driver will auto generate   DVMCOMPLETE transaction in response to DVM Sync snoop transactions.  When this bit is set, any DVMCOMPLETE transaction received from the sequencer will be ignored.
</div></td></tr>
</table>
<a class="anchor" name="item_awqos_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>awqos_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Signifies the presence of the AWQOS signal in the VIP   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_awregion_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>awregion_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Signifies the presence of the AWREGION signal in the VIP   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_awunique_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>awunique_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AWUNIQUE signal   Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_awuser_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>awuser_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AWUSER sideband signal in the VIP. AWUSER signal can be used when   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to  AXI3/AXI4/AXI4_LITE/AXI_ACE/ACE_LITE.   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_axi_interface_category"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_category_enum">axi_interface_category_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_interface_category</b> = AXI_READ_WRITE</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  The AXI4 interface category (read-only, write-only, read-write) of this interface.   Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_axi_interface_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type_enum">axi_interface_type_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_interface_type</b> = AXI3</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  The AXI interface type that is being modelled. Please note that interface  type AXI_STREAM is not yet supported.  Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_axi_port_kind"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_port_kind_enum">axi_port_kind_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_port_kind</b> = AXI_MASTER</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates whether this port is a master or a slave. User does not need to  configure this parameter. It is set by the VIP to reflect whether the port  represented by this configuration is of kind master or slave.
</div></td></tr>
</table>
<a class="anchor" name="item_axi_rd_addr_buffer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand integer&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_rd_addr_buffer</b> = 16</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  This variable configures the depth of Read address buffer.  The default value is set to 16.
</div></td></tr>
</table>
<a class="anchor" name="item_axi_rd_resp_buffer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand integer&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_rd_resp_buffer</b> = 4096</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  This variable configures the depth of Read response buffer.  The default value is set to 4096.
</div></td></tr>
</table>
<a class="anchor" name="item_axi_slv_channel_buffers_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_slv_channel_buffers_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  This parameter is added to enable the structural dependency feature.  User has to set this bit to 1'b1 to enable the structural dependency feature.
</div></td></tr>
</table>
<a class="anchor" name="item_axi_wr_addr_buffer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand integer&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_wr_addr_buffer</b> = 16</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  This variable configures the depth of Write address buffer.  The default value is set to 16.
</div></td></tr>
</table>
<a class="anchor" name="item_axi_wr_data_buffer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand integer&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_wr_data_buffer</b> = 4096</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  This variable configures the depth of Write data buffer.  The default value is set to 4096.  This default value considers that the AMBA AXI supports maximum burst_length of 256. Since the default value of axi_wr_addr_buffer is 16, a value of 256*16 is reasonable 
</div></td></tr>
</table>
<a class="anchor" name="item_axi_wr_resp_buffer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand integer&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>axi_wr_resp_buffer</b> = 16</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  This variable configures the depth of Write response buffer.  The default value is set to 16.
</div></td></tr>
</table>
<a class="anchor" name="item_barrier_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>barrier_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  MASTER:  Enables generation of barrier transactions.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_barrier_id_max"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>barrier_id_max</b> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>))-1)</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If port is of kind MASTER:  This parameter defines the min ID value of the master for barrier transactions. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_barrier_id_min"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>barrier_id_min</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If port is of kind MASTER:  This parameter defines the min ID value of the master for barrier transactions. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_barrier_id_overlap"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>barrier_id_overlap</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If port is of kind MASTER:  This parameter defines whether Normal transactions IDs can overlap with barrier transactions IDs. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_buser_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>buser_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables BUSER sideband signal in the VIP. BUSER signal can be used when   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to  AXI3/AXI4/AXI4_LITE/AXI_ACE/ACE_LITE.   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_byte_boundary_for_master_xact_split"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>byte_boundary_for_master_xact_split</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_BYTE_BOUNDARY_FOR_MASTER_XACT_SPLIT">SVT_AXI_MAX_BYTE_BOUNDARY_FOR_MASTER_XACT_SPLIT</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  The byte boundary at which a master transaction is split to be  transmitted to two different slaves. This must be defined in cases where  pre_add_to_input_xact_queue callback in svt_axi_system_monitor_callback  is used to indicate that a master transaction is split and transmitted to  two different slaves. This parameter defines the boundary at which a  transaction is split 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_cache_line_size"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cache_line_size</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_CACHE_LINE_SIZE">SVT_AXI_MAX_CACHE_LINE_SIZE</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Cache line size in bytes for this master.  This parameter is applicable when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI_ACE or ACE_LITE. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_cache_line_state_change_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_cache_line_state_change_type_enum">axi_cache_line_state_change_type_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cache_line_state_change_type</b> = RECOMMENDED_CACHE_LINE_STATE_CHANGE</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a>  is ACE or ACE_LITE.  MASTER:  Determines the permissible cache line state transitions in the master.  For each transaction type, the section 5 of the specification provides   cache line state transitions for "expected (or recommended) end state",   "legal end state with snoop filter" and "legal end state without snoop filter".   This parameter determines which of the above state changes are to be  used. 
<p>
 Below are the supported values: 
<ul><li>
 RECOMMENDED_CACHE_LINE_STATE_CHANGE: The cache line state  changes as given in the "expected end state" of each table is used. 
</li><li>
 LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE: The cache   line state changes as given in the "legal end state with snoop filter"   of each table is used. To be able to use this cache line state transition,  the configuration member <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_filter_enable">snoop_filter_enable</a>  must be set to 1. The actual cache line state change can be done using  member <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_force_to_shared_state">force_to_shared_state</a>. 
</li><li>
 LEGAL_WITHOUT_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE: The cache   line state changes as given in the "legal end state without snoop filter"   of each table is used. To be able to use this cache line state transition,  the configuration member <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_filter_enable">snoop_filter_enable</a>  must be set to 0. The actual cache line state change can be done using  members <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_force_to_invalid_state">force_to_invalid_state</a> and  <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_force_to_shared_state">force_to_shared_state</a>. 
</li></ul>
 
<p>
 <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_check_recommended_xact_length_for_locked_sequence"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>check_recommended_xact_length_for_locked_sequence</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates that the monitor will check that recommended number of transactions are used in the locked sequence   Configuration type: Static  Applicable only to MASTER 
</div></td></tr>
</table>
<a class="anchor" name="item_check_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_check_type_enum">check_type_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>check_type</b> = FALSE</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Indicates whether data check parity feature is enable or not.  If set to ODD_PARITY_BYTE_DATA, then odd data check parity algorthim is used,  every 8bit of data is calculated and generated single bit of datachk parity bit.  By default this enum is set to FALSE, which means data check fetaure is disabled.
</div></td></tr>
</table>
<a class="anchor" name="item_check_valid_data_bytes_only_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>check_valid_data_bytes_only_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables checking of wdata/tdata only on valid byte lanes based on wstrb/tstrb.   In a disabled state, whole wdata/tdata as seen on the bus will be considered.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_clock_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>clock_enable</b> = 1'b1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Specifies whether clock should be disconnected to this agent.  
<ul><li>
 1: clock will be connected to this agent from the testbench,   based on the <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_common_clock_mode">common_clock_mode</a>. 
</li><li>
 0: clock will not be connected to this agent from the testbench.  Used to disable the agent as per the test requirement. 
</li></ul>
  Configuration type: Static <br>  Default value: 0 <br>
</div></td></tr>
</table>
<a class="anchor" name="item_connect_to_axi_system_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>connect_to_axi_system_monitor</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if the transactions on this port must be processed by the axi  system monitor. This configuration is applicable only to the  'system_monitor' of the instance of svt_axi_system_env within which the  component corresponding to this port configuration is instantiated.  It is not used in the AMBA system monitor instantiated in an instance of  svt_amba_system_env (system env used when multiple AMBA protocols are  used)
</div></td></tr>
</table>
<a class="anchor" name="item_cov_bins_dvm_tlbi_num_outstanding_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_bins_dvm_tlbi_num_outstanding_xacts</b> = 64</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates the number of bins which will be created for covergroup  trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid.  It should be programmed to a value less than or equal to configured value of   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> if   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which  indicates the number of outstanding transactions VIP can support.  If user does not program this variable it will create 64 bins for   covergroup trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_bins_num_outstanding_snoop_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_bins_num_outstanding_snoop_xacts</b> = 64</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates the number of bins which will be created for covergroup  trans_ace_num_outstanding_snoop_xacts.It should be programmed to   a value less than or equal to configured value of   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_snoop_xact">num_outstanding_snoop_xact</a> which  indicates the number of outstanding snoop transactions VIP can support. 
<p>
 If user does not program this variable it will create 64 bins for   covergroup trans_ace_num_outstanding_snoop_xact  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_bins_num_outstanding_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_bins_num_outstanding_xacts</b> = 64</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates the number of bins which will be created for covergroups  trans_axi_num_outstanding_xacts_with_same_awid and   trans_axi_num_outstanding_xacts_with_same_arid.  It should be programmed to a value less than or equal to configured value of   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> or   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> if   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> is set to -1 which  indicates the number of outstanding transactions VIP can support.  If user does not program this variable it will create 64 bins each for   covergroups trans_axi_num_outstanding_xacts_with_same_awid and   trans_axi_num_outstanding_xacts_with_same_awid  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_multi_same_ids"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_multi_same_ids[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Set of multiple ID values used for matching outstanding read/write transactions for  covergroups trans_axi_num_outstanding_xacts_with_multiple_same_arid and   trans_axi_num_outstanding_xacts_with_multiple_same_awid.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_arready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_arready_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which arready need to be deasserted after  bvalid deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_arready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_arready_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which arready need to be deasserted after  rvalid deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_arready_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_arready_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which arready need to be deasserted after  wready deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awready_and_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awready_and_awvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awready need to be deasserted after  awvalid deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awready_and_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awready_and_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awready need to be deasserted after  bvalid deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awready_and_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awready_and_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awready need to be deasserted after  rvalid deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awready_and_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awready_and_wvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awready need to be deasserted after  wvalid deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awvalid_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awvalid_awready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awvalid need to be deasserted after  awready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awvalid_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awvalid_bready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awvalid need to be deasserted after  bready deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awvalid_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awvalid_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awvalid need to be deasserted after  bvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awvalid_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awvalid_rready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awvalid need to be deasserted after  rready deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awvalid_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awvalid_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awvalid need to be deasserted after  rvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awvalid_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awvalid need to be deasserted after  wready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_awvalid_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_awvalid_wvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which awvalid need to be deasserted after  wvalid deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bready_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bready_awready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bready need to be deasserted after  awready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bready_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bready_awvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bready need to be deasserted after  awvalid deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bready_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bready need to be deasserted after  bvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bready_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bready_rready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bready need to be deasserted after  rready deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bready_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bready need to be deasserted after  rvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bready_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bready_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bready need to be deasserted after  wready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bready_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bready_wvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bready need to be deasserted after  wvalid deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bvalid_and_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bvalid_and_awready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bvalid need to be deasserted after  awready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bvalid_and_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bvalid_and_bready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bvalid need to be deasserted after  bready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bvalid_and_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bvalid_and_rready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bvalid need to be deasserted after  rready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bvalid_and_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bvalid_and_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bvalid need to be deasserted after  wready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bvalid_arready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bvalid_arready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bvalid need to be deasserted after  arready deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bvalid_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bvalid_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bvalid need to be deasserted after  rvalid deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_bvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_bvalid_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which bvalid need to be deasserted after  wready deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rready_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rready_awready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rready need to be deasserted after  awready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rready_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rready_awvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rready need to be deasserted after  awvalid deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rready_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rready_bready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rready need to be deasserted after  bready deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rready_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rready need to be deasserted after  bvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rready_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rready need to be deasserted after  rvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rready_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rready_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rready need to be deasserted after  wready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rready_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rready_wvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rready need to be deasserted after  wvalid deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rvalid_and_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rvalid_and_awready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rvalid need to be deasserted after  awready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rvalid_and_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rvalid_and_bready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rvalid need to be deasserted after  bready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rvalid_and_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rvalid_and_rready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rvalid need to be deasserted after  rready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rvalid_and_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rvalid_and_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rvalid need to be deasserted after  wready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rvalid_arready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rvalid_arready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rvalid need to be deasserted after  arready deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rvalid_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rvalid_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rvalid need to be deasserted after  bvalid deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_rvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_rvalid_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which rvalid need to be deasserted after  wready deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wready_and_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wready_and_awvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wready need to be deasserted after  awvalid deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wready_and_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wready_and_bready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wready need to be deasserted after  bready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wready_and_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wready_and_rready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wready need to be deasserted after  rready deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wready_and_wvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wready_and_wvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wready need to be deasserted after  wvalid deassertion for covergroup signal_slave_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wready_arready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wready_arready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wready need to be deasserted after  arready deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wready_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wready_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wready need to be deasserted after  bvalid deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wready_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wready_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wready need to be deasserted after  rvalid deassertion for covergroup signal_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wvalid_awready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wvalid_awready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wvalid need to be deasserted after  awready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wvalid_awvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wvalid_awvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wvalid need to be deasserted after  awvalid deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wvalid_bready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wvalid_bready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wvalid need to be deasserted after  bready deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wvalid_bvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wvalid_bvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wvalid need to be deasserted after  bvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wvalid_rready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wvalid_rready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wvalid need to be deasserted after  rready deassertion for covergroup signal_master_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wvalid_rvalid_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wvalid_rvalid_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wvalid need to be deasserted after  rvalid deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_clks_wvalid_wready_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_clks_wvalid_wready_dependency</b> = 10</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of clock cycles for which wvalid need to be deasserted after  wready deassertion for covergroup signal_master_slave_valid_ready_dependency.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_num_outstanding_xacts_range_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_num_outstanding_xacts_range_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if user wants to cover all the id_ranges of the outstanding  transactions. BY default , Only fixed number of outstanding transactions will be covered   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_same_id_in_dvm_tlbi_outstanding_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_same_id_in_dvm_tlbi_outstanding_xacts</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  ID value used for matching outstanding DVM TLBI transactions for  covergroup trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_same_id_in_outstanding_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_same_id_in_outstanding_xacts</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  ID value used for matching outstanding read/write transactions for  covergroups trans_axi_num_outstanding_xacts_with_same_awid and   trans_axi_num_outstanding_xacts_with_same_arid.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_specific_id_in_back_to_back_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_specific_id_in_back_to_back_xacts</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  ID value used for matching back to back write transactions for  covergroups trans_master_ace_lite_coherent_and_ace_snoop_response_association_with_specific_id.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_cov_trans_cross_slave_port_id_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>cov_trans_cross_slave_port_id_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables cross coverage of transaction parameters with slave port_id for  the following covergroups. 
<ul><li>
 trans_cross_ace_awsnoop_awsize 
</li><li>
 trans_cross_ace_arsnoop_arsize 
</li><li>
 trans_cross_ace_awsnoop_awlen 
</li><li>
 trans_cross_ace_arsnoop_arlen 
</li><li>
 trans_cross_ace_awsnoop_awdomain 
</li><li>
 trans_cross_ace_arsnoop_ardomain 
</li><li>
 trans_cross_ace_awsnoop_awcache 
</li><li>
 trans_cross_ace_arsnoop_arcache 
</li><li>
 trans_cross_ace_awsnoop_awburst 
</li><li>
 trans_cross_ace_arsnoop_arburst 
</li><li>
 trans_cross_ace_awsnoop_bresp 
</li><li>
 trans_cross_ace_arsnoop_coh_rresp  Basically, it covers if the transaction properties have been covered from the master to all the different slaves 
</li></ul>
  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_data_trace_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>data_trace_enable</b> = 1'b0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Applicable only when enable_tracing or enable_reporting is set.  Determines if transaction data should be included as part of trace file  generation/reporting. Takes effect only if the product of 'data width in  bytes' and 'max burst length in AXI3 (16)' is less than or equal to 1024.  This restriction is imposed to avoid an overlow of characters 
<p>

<ul><li>
 1'b1 : Enable data in trace file generation.  
</li><li>
 1'b0 : Disable data in trace file generation. 
</li></ul>
 
<p>
 <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_data_transfer_for_makeinvalid_snoop_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>data_transfer_for_makeinvalid_snoop_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   If this attribute is enabled it will allow snoop response data_transfer bit for  MAKEINVALID transaction to be set as 1. This behaviour is permitted by protocol  but it is not expected snoop response for MAKEINVALID 
</div></td></tr>
</table>
<a class="anchor" name="item_data_user_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>data_user_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DATA_USER_WIDTH">SVT_AXI_MAX_DATA_USER_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Data user width of this port in bits. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_data_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>data_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DATA_WIDTH">SVT_AXI_MAX_DATA_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Data width of this port in bits. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_default_acready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_acready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of ACREADY signal.  Applicable when axi_interface_type is ACE.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_default_arready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_arready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of ARREADY signal.   <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_default_awready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_awready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of AWREADY signal.   <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_default_bready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_bready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of BREADY signal.   <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_default_cdready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_cdready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of CDREADY signal.  Applicable when axi_interface_type is ACE.  Applicable only to SLAVE   <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_default_crready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_crready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of CRREADY signal.  Applicable when axi_interface_type is ACE.  Applicable only to SLAVE   <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_default_rready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_rready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of RREADY signal.   <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_default_tready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_tready</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of TREADY signal.  Applicable when axi_interface_type is AXI4_STREAM.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_default_wready"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>default_wready</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Default value of WREADY signal.   <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_dest_addr_mappers"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>dest_addr_mappers[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Address map that maps global address to a local address at destination  Typically applicable to slave components  Applicable only if <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a> is set
</div></td></tr>
</table>
<a class="anchor" name="item_device_xact_sent_from_interleaved_port"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>device_xact_sent_from_interleaved_port</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates that non coherent device traffic will be sent from this port  of corresponding port interleaving group.  This port will not take part in port interleaving for device traffic  as Device transaction addresses are not interleaved.  Applicable only when the port_interleaving_enable is set to 1.
</div></td></tr>
</table>
<a class="anchor" name="item_display_xact_phase_messages"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>display_xact_phase_messages</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If this parameter is set, AXI transaction phase level information is  printed in note verbosity. Messages related to start & end of address,  data and response phases are printed. If unset, AXI transaction phase  level information is printed only in debug verbosity.
</div></td></tr>
</table>
<a class="anchor" name="item_dvm_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>dvm_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  MASTER:  Enables generation of DVM transactions.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_dvm_id_max"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>dvm_id_max</b> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>))-1)</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If port is of kind MASTER:  This parameter defines the max ID value of the master for dvm transactions. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_dvm_id_min"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>dvm_id_min</b> = ((11(<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>/2))-1)</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If port is of kind MASTER:  This parameter defines the min ID value of the master for dvm transactions. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_dvm_id_overlap"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>dvm_id_overlap</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If port is of kind MASTER:  This parameter defines whether Normal transactions IDs can overlap with DVM transactions IDs. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_dvm_sent_from_interleaved_port"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>dvm_sent_from_interleaved_port</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indcates that DVM transactions will be sent form this port of corresponding port interleaving group  This port will not take part in port interleaving for DVM transactions   Applicable if port_interleaving_enable is set to 1.
</div></td></tr>
</table>
<a class="anchor" name="item_enable_delayed_response_port"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>enable_delayed_response_port</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
 
<p>
 Enables a separate port/export in the slave driver  (delayed_response_request_export) and sequencer  (delayed_response_request_port) through which the user can input response  data in a delayed manner. When disabled all data and response  information related to a transaction must be given back to the driver  from the sequencer in the same timestamp as it receives a transaction  from the monitor. When enabled, the user has flexibility to provide  response and data information at a later point in time through the  response port in the slave driver, although parameters related to the  delays to be applied for driving ARREADY, AWREADY and WREADY signals need  to be provided in the same timestamp.   Refer to the user guide for a detailed description of the usage of this  parameter.
</div></td></tr>
</table>
<a class="anchor" name="item_enable_domain_based_addr_gen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>enable_domain_based_addr_gen</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enables address generation based on the values configured  in {nonshareable_start_addr,nonshareable_end_addr},  {innershareable_start_addr,innershareable_start_addr} and  {outershareable_start_addr,outershareable_end_addr} which are set  through <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_create_new_domain">create_new_domain</a> and  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>.  This establishes a relationship between the addresses (<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_addr">addr</a>)  and domain_types(<a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_domain_type">domain_type</a>) generated in a transaction.
</div></td></tr>
</table>
<a class="anchor" name="item_enable_memcore_xml_gen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>enable_memcore_xml_gen</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates whether XML generation is included for memcore operations. The resulting  file can be loaded in Protocol Analyzer to obtain a graphical presenation of the  memcore activity. Set the value to 1 to enable the memcore XML generation.  Set the value to 0 to disable the memcore XML generation. 
<p>
 <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_enable_reporting"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>enable_reporting</b> = 1'b0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Determines if transaction reporting is enabled. 
<p>

<ul><li>
 1'b1 : Enable transaction reporting. 
</li><li>
 1'b0 : Disable transaction reporting.  
</li></ul>
 
<p>
 <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_enable_tracing"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>enable_tracing</b> = 1'b0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Determines if the transaction trace file generation is enabled. 
<p>

<ul><li>
 1'b1 : Enable trace file generation.  
</li><li>
 1'b0 : Disable trace file generation. 
</li></ul>
 
<p>
 <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_enable_xml_gen"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>enable_xml_gen</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Determines if XML generation is enabled.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_error_response_policy"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_error_response_policy_enum">error_response_policy_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>error_response_policy</b> = NO_ERROR</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates the way VIP reports error on receiving SLVERR or DECERR read or write response.  If set to <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_NO_ERROR">NO_ERROR</a>,vip doesn't report any error on receiving decerr  or slverr response.  If set to <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ERROR_ON_SLVERR">ERROR_ON_SLVERR</a>,vip reports error only on receiving   slverr response.  If set to <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ERROR_ON_DECERR">ERROR_ON_DECERR</a>,vip reports error only on receiving   decerr response.  If set to <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ERROR_ON_BOTH">ERROR_ON_BOTH</a>,vip reports error on receiving   decerr or slverr response.  Configuration type: Static 
<p>
 This is applicable to Master in both active and passive mode and to slave only in Passive mode.  The default enum type of error_response_policy is NO_ERROR and is user configurable.
</div></td></tr>
</table>
<a class="anchor" name="item_exclusive_access_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>exclusive_access_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  MASTER:  Enables generation of exclusive access transactions.  <br>  SLAVE:  Indicates whether the slave supports exclusive access or not.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_exclusive_monitor_error_control_reg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit [31:0] &nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>exclusive_monitor_error_control_reg</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  This control register indicates different modes of error conditions uded in exclusive monitor.  [0] => If set to '1' implies that Snoop Error will cause an exclusive sequence to fail only if  either data_transfer bit or pass_dirty bit is set to '1'. Otherwise, if snoop response  indicates error bit as asserted then regardless of data_transfer bit or pass_dirty bit  values exclusive sequence will fail.   [31:1] => Reserved bits.  Default Value :: 0x00000000
</div></td></tr>
</table>
<a class="anchor" name="item_fifo_mem_addresses"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>fifo_mem_addresses[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Addresses corresponding to each FIFO  The size of this array should be equal to <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_fifo_mem">num_fifo_mem</a>  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_forward_cmos_to_slaves_check_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>forward_cmos_to_slaves_check_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a>  is ACE_LITE. 
<p>
 SLAVE:  Checks that cache maintenance transactions received by an interconnect  from a master are forwarded to corresponding slaves. This check will  be performed only if the system monitor is enabled and correlation of  master and slave transactions are enabled by setting   id_based_correlation_enable in svt_axi_system_configuration and the associated  configuration properties.   <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_id_based_xact_correlation_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>id_based_xact_correlation_enable</b> = 1'b1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Applicable only when <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> is set  If this parameter is set to zero, system monitor will not do id based correlation  for any transactions initiated/received at this specific port, this provides the option  for the user to avoid or select id based correlation for specific ports   default value is 1.
</div></td></tr>
</table>
<a class="anchor" name="item_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>id_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If port is of kind MASTER:  This parameter defines the ID width of the master.  <br>  If port is of kind SLAVE:  This parameter defines the ID width of the slave. If an  interconnect is present, the ID width of the slave should  consider the maximum ID width of the masters in the system  and also consider additional bits required to represent  each master in the system.  <br>  Valid only when use_separate_rd_wr_chan_id_width is set to 0. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_ignore_wstrb_check_for_wysiwyg_format"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>ignore_wstrb_check_for_wysiwyg_format</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable when <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wysiwyg_enable">wysiwyg_enable</a> is set.  Indicates if the VIP should consider validity of wstrb in transactions  when <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wysiwyg_enable">wysiwyg_enable</a> is set. When wysiwyg_enable is set, the driver  checks that wstrb is set only for valid byte lanes of each beat. In  certain applications, wstrb may have to be asserted for other byte lanes  as well. In such applications, this bit should be set. This results in  the following:   <br>  Constraints in transaction are relaxed for wstrb. wstrb  values will be random and may be asserted for invalid byte lanes.   <br>  driver does not check for validity of wstrb in transaction based on valid  byte lanes.  <br>  Note that this will result in a non-AXI compliant behaviour, in that  wstrb may be asserted for invalid byte lanes based on what the user  programs. If this bit is set for the slave, and if the user wants memory  to be updated based on the transactions, the memory sequence shipped with  the VIP should not be used. For VMM based testbenches, the generator_type  should not be set to MEMORY_RESPONSE_GEN. This is because the APIs that  access memory are based on valid assertion of byte strobes. The user  must use user-defined APIs and sequences to access memory if this bit is  set in the slave.
</div></td></tr>
</table>
<a class="anchor" name="item_inactive_wdata_bytes_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_wdata_val_enum">wdata_val_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>inactive_wdata_bytes_val</b> = INACTIVE_WDATA_BYTE_UNCHANGED_VAL</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the VALID signal of the write data channel is high and wstrb is low, all  inactive wdata byte lane will take this value and valid wdata remains in the   active byte lane.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_initialize_output_signals_at_start"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>initialize_output_signals_at_start</b> = 1'b0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Specifies whether output signals from master/slave IFs should be  initialized to 0 asynchronously at 0 simulation time.  
<ul><li>
 1: Intializes output signals from master/slave IFs to 0   asynchronously at 0 simulation time. 
</li><li>
 0: Initializes output signals from master/slave IFs to Z  synchronously at 0 simulation time. 
</li></ul>
  Configuration type: Static <br>  Default value: 0 <br>
</div></td></tr>
</table>
<a class="anchor" name="item_innershareable_end_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>innershareable_end_addr[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
An array of end addresses corresponding to the innershareable  region of memory. Each member pairs with a corresponding  member of innershareable_start_addr to form an address range applicable  to a innershareable region.  This variable is not to be set directly by the user. It is set  internally by the model, when domain information is set using  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>  Applicable when interface_type is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a>  or <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ACE_LITE">ACE_LITE</a>
</div></td></tr>
</table>
<a class="anchor" name="item_innershareable_start_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>innershareable_start_addr[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
An array of start addresses corresponding to the innershareable  region of memory. Each member pairs with a corresponding  member of innershareable_end_addr to form an address range applicable  to a innershareable region.   This variable is not to be set directly by the user. It is set  internally by the model, when domain information is set using  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>  Applicable when interface_type is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a>  or <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ACE_LITE">ACE_LITE</a>
</div></td></tr>
</table>
<a class="anchor" name="item_is_active"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>is_active</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies if the agent is an active or passive component. Allowed values are: 
<ul><li>
 1: Configures component in active mode. Enables sequencer, driver and  monitor in the the agent.  
</li><li>
 0: Configures component in passive mode. Enables only the monitor in the agent. 
</li><li>
 Configuration type: Static 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_is_downstream_coherent"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>is_downstream_coherent</b> = 1'b0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  This is applicable only when interface_type is AXI3 or AXI4  If set to 1 and axi_interface_type is AXI3/AXI4, system monitor will update  the port_configuration member axi_interface_type as ACE_LITE .  In addition to that system monitor will update <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_xact_type">xact_type</a> as COHERENT.
</div></td></tr>
</table>
<a class="anchor" name="item_is_ic_port"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>is_ic_port</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates whether this port is a interconnect VIP port or not. User does not need to  configure this parameter. It is set by the VIP to reflect whether the port  represented by this configuration is a port of interconnect VIP or not.  .
</div></td></tr>
</table>
<a class="anchor" name="item_is_source_master_id_and_dest_slave_id_same"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>is_source_master_id_and_dest_slave_id_same</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> is set  and axi_port_kind is MASTER  Indicates that the ID from this master is passed through without any  change when the interconnect routes it to the slaves. If this is set,  all transactions from this master are not appended with source master  information when routing to slaves
</div></td></tr>
</table>
<a class="anchor" name="item_launch_auto_gen_dvm_complete_on_outstanding_xact_completion"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>launch_auto_gen_dvm_complete_on_outstanding_xact_completion</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
If this parameter is set, when a DVM snoop sync is received, the driver  takes a snapshot of active transactions whose address or data have been  sent on the interface. The DVMCOMPLETE on the read address channel is  then launched when these outstanding transactions are complete. The  parameter dvm_complete_delay is not applicable if this parameter is set. 
</div></td></tr>
</table>
<a class="anchor" name="item_locked_access_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>locked_access_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  MASTER:  Enables generation of locked access transactions.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_master_slave_xact_association_cache_prot_check_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>master_slave_xact_association_cache_prot_check_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  In Master Slave transaction association flow, for non monifiable transaction cache_type   and prot_type fields are compared.  By default this configuration parameter is set to 1 to enable cache_type and prot_type comparation,  if this parameter is set 0 then cache_type and prot_type comparations are dissabled  in master slave transaction association.  Note that to enable or dissable this feature, you also need to enable AXI  System Monitor using member system_monitor_enable.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_max_auto_gen_dvm_complete_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>max_auto_gen_dvm_complete_delay</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_DVM_COMPLETE_DELAY">SVT_AXI_MAX_DVM_COMPLETE_DELAY</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
The maximum delay that needs to be applied to an auto-generated  DVM Complete transaction before it is processed by the driver.  The delay is applied from the point that the DVM Sync snoop  transaction corresponding to the DVM COMPLETE ends. 
</div></td></tr>
</table>
<a class="anchor" name="item_max_num_exclusive_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>max_num_exclusive_access</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_NUM_EXCLUSIVE_ACCESS">SVT_AXI_MAX_NUM_EXCLUSIVE_ACCESS</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  MASTER:  The maximum number of active exclusive transactions that will be initiated by the master.  SLAVE:  The maximum number of active exclusive access monitors supported by the slave. Attempts to  exceed this max number results in a failed exclusive access read response of OKAY instead of EXOKAY.  <b>min val:</b> 0  <b>max val:</b> `SVT_AXI_MAX_NUM_EXCLUSIVE_ACCESS  NOTE: if it is set to '0' value then there are no restrictions on maximum number of active exclusive  transactions. VIP will not mark any exclusive sequence as failed because of this parameter.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_max_num_outstanding_xacts_check_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>max_num_outstanding_xacts_check_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if the port_monitor protocol check max_num_outstanding_xacts_check   is enabled or not .The max_num_outstanding_xacts_check checks that AXI master and AXI slave   are not exceeding the user configured maximum number of outstanding transactions (<a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>).   If <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> = -1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> will not be considered ,   instead <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> and <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> will be considered for read and write transactions respectively.
</div></td></tr>
</table>
<a class="anchor" name="item_memory_update_for_pass_dirty_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>memory_update_for_pass_dirty_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  This is applicable only when interconnect VIP is used, this is  applicable for all transactions.   So if set to 1, then the interconnect VIP will always update dirty data into main memory   if it receives dirty data from snoops corresponding to a transaction from this port
</div></td></tr>
</table>
<a class="anchor" name="item_memory_update_for_read_xact_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>memory_update_for_read_xact_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Passive slave memory needs to be aware of the backdoor writes to memory.  Setting this configuration allows passive slave memory to be updated according to  RDATA seen in the transaction coming from the slave. Note that the passive slave   memory is updated when all read data beats have been transmitted and accepted.  For an EXCLUSIVE transaction memory is updated only if all beats have an EXOKAY response.  For a normal transaction, memory is updated only if all beats have an OKAY response.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_min_auto_gen_dvm_complete_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>min_auto_gen_dvm_complete_delay</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
The minimum delay that needs to be applied to an auto-generated  DVM Complete transaction before it is processed by the driver  The delay is applied from the point that the DVM Sync snoop  transaction corresponding to the DVM COMPLETE ends. 
</div></td></tr>
</table>
<a class="anchor" name="item_nonshareable_end_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>nonshareable_end_addr[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
An array of end addresses corresponding to the nonshareable  region of memory. Each member pairs with a corresponding  member of nonshareable_start_addr to form an address range applicable  to a nonshareable region.  This variable is not to be set directly by the user. It is set  internally by the model, when domain information is set using  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>  Applicable when interface_type is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a>  or <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ACE_LITE">ACE_LITE</a>
</div></td></tr>
</table>
<a class="anchor" name="item_nonshareable_start_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>nonshareable_start_addr[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
An array of start addresses corresponding to the nonshareable  region of memory. Each member pairs with a corresponding  member of nonshareable_end_addr to form an address range applicable  to a nonshareable region.   This variable is not to be set directly by the user. It is set  internally by the model, when domain information is set using  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>  Applicable when interface_type is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a>  or <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ACE_LITE">ACE_LITE</a>
</div></td></tr>
</table>
<a class="anchor" name="item_nonshareable_xact_address_range_in_systemshareable_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_nonshareable_xact_address_range_in_systemshareable_mode_enum">nonshareable_xact_address_range_in_systemshareable_mode_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>nonshareable_xact_address_range_in_systemshareable_mode</b> = NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI_ACE or ACE_LITE and it is Master component 
<p>
 Describes various address randomization mode for nonshareable transaction with domain type SYSTEMSHAREABLE. It indicates what  address range should or shouldn't be used while randomizing axi master transaction based on the different enum values listed below. 
<p>
 NONSHAREABLE_XACT_FULL_ADDRESS_SPACE :: allows full address sapce to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE   NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE :: allows only address sapce outside inner, outer or nonshareable address range to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE   NONSHAREABLE_XACT_ADDR_WITHIN_NON_SHAREABLE_ADDR_RANGE :: allows only nonshareable address range to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE   NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_ADDR_RANGE :: allows only address sapce outside inner or outer address range to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE   default value :: NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE
</div></td></tr>
</table>
<a class="anchor" name="item_num_addr_bits_used_in_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_addr_bits_used_in_exclusive_monitor</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE  INTERCONNECT:  Number of ADDRESS bits that need to be monitored by the exclusive monitors for   current port in order to support one or more independent exclusive access  thread. 
<p>
 It can also be configured with ( -1 ) to indicate that address ranges for   each exclusive monitor is defined through user specified start and end address ranges.  For this, user should configure start_address_ranges_for_exclusive_monitor[] and  end_address_ranges_for_exclusive_monitor[] arrays in system configuration.  A set_exclusive_monitor_addr_range(bit [64-1:0] start_addr,  bit [64-1:0] end_addr) utility method can be used for this purpose. 
<p>
 NOTE: configuring with value 0 means, no address is being monitored by the   corresponding exclusive monitor and hence exclusive access to different address  may also affect current thread. 
<p>
 <b>specail value:</b> -1 indicates that num_addr_bits_used_in_exclusive_monitor and  num_initial_addr_bits_ignored_by_exclusive_monitor are not used. Instead address  ranges for exclusive monitors are defined by address_ranges_for_exclusive_monitor[] array. 
<p>
 <b>min val:</b> 0  <b>max val:</b> `SVT_AXI_MAX_ADDR_WIDTH-1  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_num_cache_lines"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_cache_lines</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_NUM_CACHE_LINES">SVT_AXI_MAX_NUM_CACHE_LINES</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Number of cache lines in the master.  This parameter is applicable when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI_ACE or ACE_LITE. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_num_fifo_mem"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_fifo_mem</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  Number of FIFO memories to be configured for this port.  Each FIFO memory has a specifc address and is given in  <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_fifo_mem_addresses">fifo_mem_addresses</a> []. Needs to be used in conjunction with  svt_axi_slave_memory_sequence for UVM/OVM. For VMM, generator_type must  be set to MEMORY_RESPONSE_GEN. If there is a FIXED type burst access  to one of these addresses, then data is written/read in the corresponding  FIFO. If there is a FIXED type burst access to an address that is not  configured in fifo_mem_addresses, a SLVERR response is issued. If there  is a FIFO underrun when a READ is issued, a SLVERR is given as response  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_num_id_bits_used_in_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_id_bits_used_in_exclusive_monitor</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a>  is ACE  INTERCONNECT:  Number of ID bits that need to be monitored by the exclusive monitors for   current port in order to support one or more independent exclusive access  thread.  NOTE: configuring with value 0 means, no id is being monitored by the   corresponding exclusive monitor and hence only single exclusive access thread  is supported for current port.  <b> This feature is not supported yet </b>  <b>min val:</b> 0  <b>max val:</b> `SVT_AXI_MAX_ID_WIDTH-1  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_num_initial_addr_bits_ignored_by_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_initial_addr_bits_ignored_by_exclusive_monitor</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is ACE  ACE Exclusive monitor will ignore number of initial address bits as  indicated by this configuration member.  Example: A coherent interconnect can divide its whole address space into  multiple ranges such that each PoS Exclusive monitor checks only  its corresponding address range. So, if it allocates 1/2 GB address space to each  of the 4 PoS exclusive monitors then num_initial_addr_bits_ignored_by_exclusive_monitor  needs to be configured as 29 (1.5GB - 2GB ~ 31 bits).
</div></td></tr>
</table>
<a class="anchor" name="item_num_outstanding_snoop_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_outstanding_snoop_xact</b> = 4</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies the number of outstanding snoop transactions a master  can support. Applicable when axi_interface_type == AXI_ACE.  If the number of outstanding snoop transactions is equal to   this number, the master will not assert ACREADY   until the number of outstanding transactions becomes less  than this parameter.  
<ul><li>
 <b>min val:</b> 1 
</li><li>
 <b>max val:</b> Value defined by macro SVT_AXI_MAX_NUM_OUTSTANDING_SNOOP_XACT. Default value is 10. 
</li><li>
 <b>type:</b> Static 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_num_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_outstanding_xact</b> = 4</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies the number of outstanding transactions a master/slave  can support.  num_outstanding_xact = -1 is not supported for AXI4_STREAM  <br>  MASTER:  If the number of outstanding transactions is equal to this  number, the master will refrain from initiating any new   transactions until the number of outstanding transactions  is less than this parameter.  <br>  SLAVE:  If the number of outstanding transactions is equal to   this number, the slave will not assert ARREADY/AWREADY  until the number of outstanding transactions becomes less  than this parameter.   <br>  If <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> = -1 then <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> will not   be considered , instead <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_read_outstanding_xact">num_read_outstanding_xact</a> and   <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_write_outstanding_xact">num_write_outstanding_xact</a> have an effect. 
<ul><li>
 <b>min val:</b> 1 
</li><li>
 <b>max val:</b> Value defined by macro SVT_AXI_MAX_NUM_OUTSTANDING_XACT. Default value is 10. 
</li><li>
 <b>type:</b> Static 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_num_read_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_read_outstanding_xact</b> = 4</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies the number of READ outstanding transactions a master/slave  can support.  <br>  MASTER:  If the number of outstanding transactions is equal to this  number, the master will refrain from initiating any new   transactions until the number of outstanding transactions  is less than this parameter.  <br>  SLAVE:  If the number of outstanding transactions is equal to   this number, the slave will not assert ARREADY  until the number of outstanding transactions becomes less  than this parameter.   <br>  This parameter will have an effect only if <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> = -1. 
<ul><li>
 <b>min val:</b> 1 
</li><li>
 <b>max val:</b> Value defined by macro SVT_AXI_MAX_NUM_OUTSTANDING_XACT. Default value is 10. 
</li><li>
 <b>type:</b> Static 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_num_write_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>num_write_outstanding_xact</b> = 4</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies the number of WRITE outstanding transactions a master/slave  can support.  <br>  MASTER:  If the number of outstanding transactions is equal to this  number, the master will refrain from initiating any new   transactions until the number of outstanding transactions  is less than this parameter.  <br>  SLAVE:  If the number of outstanding transactions is equal to   this number, the slave will not assert AWREADY  until the number of outstanding transactions becomes less  than this parameter.   <br>  This parameter will have an effect only if <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a> = -1. 
<ul><li>
 <b>min val:</b> 1 
</li><li>
 <b>max val:</b> Value defined by macro SVT_AXI_MAX_NUM_OUTSTANDING_XACT. Default value is 10. 
</li><li>
 <b>type:</b> Static 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_outershareable_end_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>outershareable_end_addr[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
An array of end addresses corresponding to the outershareable  region of memory. Each member pairs with a corresponding  member of outershareable_start_addr to form an address range applicable  to a outershareable region.  This variable is not to be set directly by the user. It is set  internally by the model, when domain information is set using  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>  Applicable when interface_type is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a>  or <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ACE_LITE">ACE_LITE</a>
</div></td></tr>
</table>
<a class="anchor" name="item_outershareable_start_addr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ADDR_WIDTH">SVT_AXI_MAX_ADDR_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>outershareable_start_addr[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
An array of start addresses corresponding to the outershareable  region of memory. Each member pairs with a corresponding  member of outershareable_end_addr to form an address range applicable  to a outershareable region.   This variable is not to be set directly by the user. It is set  internally by the model, when domain information is set using  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_set_addr_for_domain">set_addr_for_domain</a>  Applicable when interface_type is <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_AXI_ACE">AXI_ACE</a>  or <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_ACE_LITE">ACE_LITE</a>
</div></td></tr>
</table>
<a class="anchor" name="item_pass_check_cov"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>pass_check_cov</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables positive or negative protocol checks coverage.   When set to '1', enables positive protocol checks coverage.  When set to '0', enables negative protocol checks coverage.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_path_cov_slave_names"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a> <b>::</b> <a class="ClassLink" href="class_svt_amba_addr_mapper.html#item_path_cov_dest_names_enum">path_cov_dest_names_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>path_cov_slave_names[$]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This queue will hold the names of all the slaves, including non-AXI slaves,   to which an AXI master can communicate.
</div></td></tr>
</table>
<a class="anchor" name="item_pa_format_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<b>format_type_enum</b>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>pa_format_type</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Determines in which format the file should write the transaction data.  The enum value XML indicates XML format,   FSDB indicates FSDB format and   BOTH indicates both XML and FSDB formats.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_avg_max_read_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_avg_max_read_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum expected average duration for a read  transaction. The average is calculated over a time interval specified by  perf_recording_interval. A violation is reported if the computed average  duration is more than this parameter. The duration is measured as the time  when the the transaction is started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_avg_max_write_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_avg_max_write_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum expected average duration for a write  transaction. The average is calculated over a time interval specified by  perf_recording_interval. A violation is reported if the computed average  duration is more than this parameter. The duration is measured as the time  when the the transaction is started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_avg_min_read_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_avg_min_read_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum expected average duration for a read  transaction. The average is calculated over a time interval specified by  perf_recording_interval. A violation is reported if the computed average  duration is less than this parameter. The duration is measured as the time  when the the transaction is started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_avg_min_write_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_avg_min_write_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum expected average duration for a write  transaction. The average is calculated over a time interval specified by  perf_recording_interval. A violation is reported if the computed average  duration is less than this parameter. The duration is measured as the time  when the the transaction is started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_exclude_inactive_periods_for_throughput"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_exclude_inactive_periods_for_throughput</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if periods of transaction inactivity (ie, periods when no  transaction is active) must be excluded from the calculation of  throughput. The throughput is measured as (number of bytes transferred  in an interval)/(duration of interval). If this bit is set, inactive  periods will be deducted from the duration of the interval
</div></td></tr>
</table>
<a class="anchor" name="item_perf_inactivity_algorithm_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_inactivity_algorithm_type_enum">perf_inactivity_algorithm_type_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_inactivity_algorithm_type</b> = EXCLUDE_ALL</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates how the transaction inactivity (ie, periods when no  transaction is active) must be estimated for the calculation of  throughput.   Applicable only when svt_axi_port_configuration::  perf_exclude_inactive_periods_for_throughput is set to 1.   EXCLUDE_ALL: Excludes all the inactivity. This is the default value.   EXCLUDE_BEGIN_END: Excludes the inactivity only from time 0 to start of first   transaction, and from end of last transaction to end of simulation. 
</div></td></tr>
</table>
<a class="anchor" name="item_perf_max_read_bandwidth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_max_read_bandwidth</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum allowed bandwidth for read  transfers in a given time interval. The bandwidth is measured as   (number of bytes transferred in an interval)/(latency).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a bandwidth  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_max_read_throughput"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_max_read_throughput</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum allowed throughput for read  transfers in a given time interval. The throughput is measured as   (number of bytes transferred in an interval)/(duration of interval).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a throughput  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_max_read_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_max_read_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum allowed duration for a read  transaction to complete. The duration is measured as the time when the the  transaction is started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_max_write_bandwidth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_max_write_bandwidth</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum allowed bandwidth for write  transfers in a given time interval. The bandwidth is measured as   (number of bytes transferred in an interval)/(latency).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a bandwidth  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_max_write_throughput"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_max_write_throughput</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum allowed throughput for write  transfers in a given time interval. The throughput is measured as   (number of bytes transferred in an interval)/(duration of interval).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a throughput  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_max_write_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_max_write_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the maximum allowed duration for a write  transaction to complete. The duration is measured as the time when the  the transaction is started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_perf_min_read_bandwidth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_min_read_bandwidth</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum expected bandwidth for read  transfers in a given time interval. The bandwidth is measured as   (number of bytes transferred in an interval)/(latency).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a bandwidth  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_min_read_throughput"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_min_read_throughput</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum expected throughput for read  transfers in a given time interval. The throughput is measured as   (number of bytes transferred in an interval)/(duration of interval).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a throughput  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_min_read_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_min_read_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum duration for a read transaction to  complete. The duration is measured as the time when the the transaction is  started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_min_write_bandwidth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_min_write_bandwidth</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum expected bandwidth for write  transfers in a given time interval. The bandwidth is measured as   (number of bytes transferred in an interval)/(latency).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a bandwidth  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_min_write_throughput"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_min_write_throughput</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum expected throughput for write  transfers in a given time interval. The throughput is measured as   (number of bytes transferred in an interval)/(duration of interval).  The interval is specified in perf_recording_interval.  The unit for this is Bytes/Timescale Unit. For example, if a throughput  of 100 MB/s is to be configured and the timescale is 1ns/1ps, it translates  to (100 * 10^6) bytes per 10^9 ns and so this needs to be configured to 0.1.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_min_write_xact_latency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_min_write_xact_latency</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Performance constraint on the minimum duration for a write transaction to  complete. The duration is measured as the time when the the transaction  is started to the time when transaction ends.  A value of -1 indicates that no performance monitoring is done.  <b>type:</b> Dynamic   When <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_perf_recording_interval">perf_recording_interval</a> is set to -1, check related to this constraint is  performed only while the performance monitoring is active.
</div></td></tr>
</table>
<a class="anchor" name="item_perf_recording_interval"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;real&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>perf_recording_interval</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   The interval based on which performance parameters are monitored and  reported. The simulation time is divided into time intervals specified by this  parameter and performance parameters are monitored and reported based on  these. Typically, this interval affects measurement of performance  parameters that require aggregation of values across several transactions  such as the average latency for a transaction to complete. The unit for  this parameter is the same as the simulation time unit.  When set to 0, the total simulation time is not divided into time intervals.  For example, consider that this parameter is set to 1000 and that the  simulation time unit is 1ns. Then, all performance metrics that require  aggregation will be measured separately for each 1000 ns. Also, min and max  performance parameters will be reported separately for each time interval.  If this parameter is changed dynamically, the new value will take effect  only after the current time interval elapses.  <br>  When set to -1, <a class="ClassLink" href="class_svt_axi_port_perf_status.html">svt_axi_port_perf_status</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_perf_status.html#item_start_performance_monitoring">start_performance_monitoring</a> and  <a class="ClassLink" href="class_svt_axi_port_perf_status.html">svt_axi_port_perf_status</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_perf_status.html#item_stop_performance_monitoring">stop_performance_monitoring</a> needs to be used to  indicate the start and stop events for the performance monitoring. If the  start and stop events are not indicated, the performance monitoring will not   be enabled. If the stop event is not indicated after issuing a start event,  the port monitor stops the performance monitoring in the extract phase.  Note that any constraint checks will be performed only during the monitoring period.  <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_poison_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>poison_enable</b> = 1'b0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates if this port supports the setting of Poison field. <br> 
<ul><li>
 Default value: 0. 
</li></ul>

</div></td></tr>
</table>
<a class="anchor" name="item_port_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>port_id</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  A unique ID assigned to the master/slave port corresponding  to this port configuration. This ID must be unique across  all masters/slaves of the AXI system configuration to which  this port belongs. A master and a slave may share the same  port_id, but two masters or two slaves cannot share the   same port_id. If not assigned by the user, it is auto  assigned by the VIP. 
</div></td></tr>
</table>
<a class="anchor" name="item_port_interleaving_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>port_interleaving_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if this port is interleaved based on address to be accessed by this port
</div></td></tr>
</table>
<a class="anchor" name="item_port_interleaving_for_device_xact_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>port_interleaving_for_device_xact_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables port inteleaving for this port for the device type xact.  The port configuration parameter device_xact_sent_from_interleaved_port  is not applicable if this bit is set to 1.  If this bit is set to 1, the device type transaction is interleaved like   any non-dvm transaction.
</div></td></tr>
</table>
<a class="anchor" name="item_port_interleaving_group_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>port_interleaving_group_id</b> = -1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates the group id of all the ports participating in one interleaving scheme  All the ports which are in the same interleave group must be configured to have same   port_interleave_group_id  Default is set to -1 .   Applicable if the port_interleaving_enable is set to 1.  Its value must be unique across master and slaves .All the port_ids having same port_interleaving_group_id  must be contigous.
</div></td></tr>
</table>
<a class="anchor" name="item_port_interleaving_index"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>port_interleaving_index</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates the order of this port in a port interleaving scheme.  For example : If the port is 3rd in a group of 4 ports .If port_interleaving_size of the group is 512 bytes  This port will have access to addresses with addr[10:9] == 3.  This parameter determines which address bits to look for an interleaved port.  Default value of this is set to 0 
</div></td></tr>
</table>
<a class="anchor" name="item_port_interleaving_size"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>port_interleaving_size</b> = 64</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates the port interleaving boundary. The value must be in form of bytes.  For example if interleaving szie is 64 . It means interleaving boundary os 64 bytes.  This port will access address locations based on interleaving size.  Default value is set as 64.  Applicable if the port_interleaving_enable is set to 1 for this port.
</div></td></tr>
</table>
<a class="anchor" name="item_protocol_checks_coverage_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>protocol_checks_coverage_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables protocol checks coverage.   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_protocol_checks_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>protocol_checks_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables protocol checking. In a disabled state, no protocol  violation messages (error or warning) are issued.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_protocol_check_stats_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>protocol_check_stats_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables protocol check statistics collection. In a disabled state, statistics   on checks executed are not collected. Enabling this has a run-time performance impact  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_read_addr_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>read_addr_chan_idle_val</b> = INACTIVE_CHAN_PREV_VAL</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the VALID signal of the read address channel is low, all other  signals (except the READY signal) in that channel will take this value.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_read_chan_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>read_chan_id_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Represents the width of ARID and RID.   Valid only when use_separate_rd_wr_chan_id_width is set to 1.  For slaves, the same considerations given for id_width are applicable. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_read_data_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>read_data_chan_idle_val</b> = INACTIVE_CHAN_PREV_VAL</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the VALID signal of the read data channel is low, all other signals   (except the READY signal) in that channel will take this value.   <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_read_data_interleave_size"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>read_data_interleave_size</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies the number of beats of read data that must stay   together before it can be interleaved with read data from a  different transaction.  When set to 0, interleaving is not allowed.  When set to 1, there is no restriction on interleaving.  <b>min val:</b> 0  <b>max val:</b> `SVT_AXI_MAX_READ_DATA_INTERLEAVE_SIZE   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_read_data_reordering_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>read_data_reordering_depth</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  The number of addresses pending in the slave that can be   reordered. A slave that processes all transactions in   order has a read ordering depth of one.  This parameters max value is defined by macro SVT_AXI_MAX_READ_DATA_REORDERING_DEPTH.   The default value of this macro is 8, and is user configurable.   Refer section 3.3.7 of AXI user manual for more info on System Constants.  <b>min val:</b> 1  <b>max val:</b> `SVT_AXI_MAX_READ_DATA_REORDERING_DEPTH (Value defined by macro SVT_AXI_MAX_READ_DATA_REORDERING_DEPTH. Default value is 8.)  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_reordering_algorithm"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_algorithm_enum">reordering_algorithm_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>reordering_algorithm</b> = ROUND_ROBIN</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies the reordering algorithm used for reordering the   transactions or responses. 
<p>
 Applicable only to the READ data and WRITE resp transactions processed by ACTIVE Slave.
</div></td></tr>
</table>
<a class="anchor" name="item_reordering_window"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reordering_window_enum">reordering_window_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>reordering_window</b> = MOVING</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies how the reordering depth of transactions moves. 
<p>
 Applicable only to the READ data and WRITE resp transactions processed by ACTIVE Slave.
</div></td></tr>
</table>
<a class="anchor" name="item_reset_exclusive_monitor_on_successful_exclusive_store"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>reset_exclusive_monitor_on_successful_exclusive_store</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If set to '1' then Exclusive Monitor will get reset once Exclusive Store is successful.  If set to '0' then Exclusive Monitor will remain set even if Exclusive Store is successful.  Please Note that, VIP will still reset Exclusive Monitor for failed Exclusive Store attempt  regardless of the value set for this parameter.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_reset_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_reset_type_enum">reset_type_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>reset_type</b> = EXCLUDE_UNSTARTED_XACT</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If set to <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_RESET_ALL_XACT">RESET_ALL_XACT</a>,all transactions which have  already started along with the ones which have not yet started but are  present in the internal queue are ABORTED.  If set to <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_EXCLUDE_UNSTARTED_XACT">EXCLUDE_UNSTARTED_XACT</a>,only those transactions  which have gone out on the interface will be ABORTED.  Configuration type: Static 
<p>
 This is applicable to only the Master in active mode because in passive mode  or for the slave all transactions which are in the queue are already started
</div></td></tr>
</table>
<a class="anchor" name="item_resp_user_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>resp_user_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_BRESP_USER_WIDTH">SVT_AXI_MAX_BRESP_USER_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Response user width of this port in bits. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_ruser_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>ruser_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables RUSER sideband signal in the VIP. RUSER signal can be used when   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to  AXI3/AXI4/AXI4_LITE/AXI_ACE/ACE_LITE.   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_serial_read_write_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>serial_read_write_access</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only to MASTER when axi_interface_type is   AXI3/AXI4/AXI4_LITE.  When set to 1, accesses to the read address channel and   write address channel are serialized. Thus, awvalid and  arvalid will never be asserted at the same time. The  address information driven on the write address channel  will have to be accepted before any address information  on the read address channel is driven and viceversa.   When set to 0, activity on the read address channel and  write address channel occur in parallel.
</div></td></tr>
</table>
<a class="anchor" name="item_shareable_exclusive_access_from_acelite_ports_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>shareable_exclusive_access_from_acelite_ports_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If shareable exclusive access needs to be supported from ace-lite port then this parameter  should be set to '1'. If it is set to '1' then VIP will allow READONCE or WRITEUNIQUE  transactions to be of exclusive type.  Default Value: '0' i.e. shareable exclusive access from ace-lite port is not allowed. Only  non-shareable exclusive transactions as READNOSNOOP or WRITENOSNOOP are allowed.
</div></td></tr>
</table>
<a class="anchor" name="item_silent_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>silent_mode</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Runs the component in silent mode where "Transaction started"  and "Transaction ended" messages are not printed in default verbosity.
</div></td></tr>
</table>
<a class="anchor" name="item_single_outstanding_per_id_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>single_outstanding_per_id_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If this parameter is set, maximum number of outstanding transactions  per AxID is limited to 1 for Non-Device and Non-DVM transactions.  This can be further controlled by configuration  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_kind">single_outstanding_per_id_kind</a>. 
</div></td></tr>
</table>
<a class="anchor" name="item_single_outstanding_per_id_kind"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_kind_enum">single_outstanding_per_id_kind_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>single_outstanding_per_id_kind</b> = WAIT_FOR_COMPLETION_OF_SAME_ID</td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_slave_addr_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_slave_addr_range.html">svt_axi_slave_addr_range</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>slave_addr_ranges[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only to slave VIP  Address map for this slave   Must be used only if the svt_axi_system_env and svt_axi_system_configuration is not used.  Typically used in an environment where only one slave VIP is instantiated.
</div></td></tr>
</table>
<a class="anchor" name="item_snoop_data_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>snoop_data_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_ACE_SNOOP_DATA_WIDTH">SVT_AXI_ACE_SNOOP_DATA_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Snoop Data width of the cddata port in bits.  This parameter is applicable when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI_ACE. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_snoop_filter_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>snoop_filter_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a>  is ACE or ACE_LITE. 
<p>
 MASTER:  Enables restrictions in the master for support of an external  snoop filter.  <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_snoop_response_data_transfer_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_data_transfer_mode_enum">snoop_response_data_transfer_mode_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>snoop_response_data_transfer_mode</b> = SNOOP_RESP_DATA_TRANSFER_USING_CDDATA</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to ACE and it is Master component 
<p>
 Indicates how dirty data in cache should be transferred on receiving a snoop.  As per section C5.2.2 of the AXI specification, a cached master can ensure that data in a dirty cacheline  is available to a snoop other than MAKEINVALID in one of two ways:  1. returning data when the master completes the snoop  2. carrying out a memory update, using a WRITEBACK or WRITECLEAN before responding to the snoop  This configuration indicates which of the above two methods will be used for returning data  Note that if there is an outstanding WRITEUNIQUE or WRITELINEUNIQUE transaction in the  queue of the master, then data will be returned with the snoop transaction. This is to comply with  restrictions on WRITEUNIQUE and WRITELINEUNIQUE while a snoop is in progress as per section  C4.8.7 of the spec
</div></td></tr>
</table>
<a class="anchor" name="item_snoop_response_mode_during_mem_update"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_snoop_response_mode_during_mem_update_type_enum">snoop_response_mode_during_mem_update_type_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>snoop_response_mode_during_mem_update</b> = SUSPEND_SNOOP_DURING_MEM_UPDATE</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to ACE and it is Master component. 
<p>
 Specifies how master will process incoming snoop request when memory update transaction is in progress.  if it is set to SUSPEND_SNOOP_DURING_MEM_UPDATE then master will suspend incoming snoop request and will respond  after current memory update transaction is complete. This is the default response mode.  If it is set to RESPOND_SNOOP_DURING_MEM_UPDATE then master will not suspend incoming snoop request. Instead it will  respond to the incoming snoop request as allowed by ACE specification.  If it is set to EITHER_RESPOND_OR_SUSPEND_SNOOP_DURING_MEM_UPDATE then master will randomly decide to choose between  either of the above two behaviour i.e. either suspend incoming snoop or respond to it. 
<p>
 Configuration type: Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_source_addr_mappers"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_amba_addr_mapper.html">svt_amba_addr_mapper</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>source_addr_mappers[]</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Address map that maps a local address to a global address at a source  Typically applicable to master components. However, it can be applicable to  a slave component if that is connected downstream through another interconnect/bridge to  components which are further downstream. Applicable only if  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_enable_complex_memory_map">enable_complex_memory_map</a> is set
</div></td></tr>
</table>
<a class="anchor" name="item_source_master_id_xmit_to_slaves"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>source_master_id_xmit_to_slaves</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Applicable only when  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a> is set  If port is of kind MASTER:  This parameter defines the value that the interconnect assigns when  routing transactions to slave for all transactions originating from this  master. This value is specified in some bits of AxID of the transaction  that is routed to slave. This value must be based on the max value that  can be supported based on  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a>. For example, if the  interconnect uses 3 bits of AxID of the outgoing slave transaction to  specify the source master of the transaction,  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_source_master_info_id_width">source_master_info_id_width</a> must be set to 3 and  this value must be less than 7. For more details, please refer  <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_id_based_xact_correlation_enable">id_based_xact_correlation_enable</a>
</div></td></tr>
</table>
<a class="anchor" name="item_source_master_id_xmit_to_slaves_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves_type_enum">source_master_id_xmit_to_slaves_type_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>source_master_id_xmit_to_slaves_type</b> = STATIC_SOURCE_MASTER_ID_XMIT_TO_SLAVES</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Indicates how the information regarding the source master is   transmitted to the slave  If set to STATIC_SOURCE_MASTER_ID_XMIT_TO_SLAVES, the source master information  is static and is defined by <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_source_master_id_xmit_to_slaves">source_master_id_xmit_to_slaves</a>  If set to DYNAMIC_SOURCE_MASTER_ID_XMIT_TO_SLAVES, the source master information  is based on the value defined in <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_dynamic_source_master_id_xmit_to_slaves">dynamic_source_master_id_xmit_to_slaves</a>  The value in dynamic_source_master_id_xmit_to_slaves must be populated by the user  in a system monitor callback issued at the start of the transaction.  If set to CUSTOM_SOURCE_MASTER_ID_XMIT_TO_SLAVES, the user must define   <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_configuration.html#item_is_master_id_and_slave_id_correlated">is_master_id_and_slave_id_correlated</a> to indicate  whether ID requirements for master and slave transactions are met 
</div></td></tr>
</table>
<a class="anchor" name="item_source_requester_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;string&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>source_requester_name</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Name of the master as used in path coverage  This field can also be used to specify master specific  slave address mapping. Refer to the documentation of  svt_amba_addr_mapper for more details
</div></td></tr>
</table>
<a class="anchor" name="item_speculative_read_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>speculative_read_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a>  is ACE or ACE_LITE. 
<p>
 MASTER:  Enables speculative read.  A speculative read is defined as a read of a cache line that a master may  already be holding in its cache. Consider a case when user generates a  coherent transaction for read of a cache line that a master already holds  in its cache. 
<p>
 When speculative read is enabled, the master will transmit this coherent  transaction. Also, the master will support cache state transitions as  defined in second set of tables in sections 5.5.1 to 5.5.11 in ACE  proposal 0.27. 
<p>
 When speculative read is disabled, the master will not transmit this  coherent transaction. In this case, the master will only support cache  state transitions as defined in first set of tables in sections 5.5.1 to  5.5.11 in ACE proposal 0.27. 
<p>
 Whether a transaction is a speculative read is indicated by read-only  transaction class member <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_is_speculative_read">is_speculative_read</a>. 
<p>
 <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_state_coverage_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>state_coverage_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables state coverage of signals.  State Coverage covers all possible states of a signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_sys_cfg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>sys_cfg</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Handle to the system configuration object
</div></td></tr>
</table>
<a class="anchor" name="item_tagged_address_space_attributes_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit [<a class="ClassLink" href="macros.html#item_SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH">SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH</a>-1:0]&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>tagged_address_space_attributes_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if VIP would use separate address spaces for each tagged attribute. This simply means that,  if a coherent master or interconnect or a slave attached to such system, recieves both secure and non-secure  transactions then both transactions will operate on completely separate address spaces and result of one transaction  will not be visible to the other. 
<p>
 Slave for which separate secure & non-secure address space is enabled i.e. bit [0] is set to '1', it will accept both secure  and non-secure transactions targeted for the same address. However, while updating memory it will use tagged address i.e.   address attribute, in this case security bit, will be appended to the original address as the MSB bits. 
<p>
 Slave for which separate secure & non-secure address space is disabled i.e. bit [0] is set to '0' but, configured with secured  regions i.e. addr_attribute[0] is set to '1' in svt_axi_slave_addr_range class via task set_addr_range() in system configuration  then it will accept only secure transactions for secure regions and all transactions for non-secure regions.   With this configuration slave will use orginal address while updating memory and will not use tagged address. Hence, secure and  non-secure transactions to the same address will affect each other, if targeted to non-secure regions. However, if it is targeted  to secure regions then only secure transations will be able to update memory and access for non-secure transactions will be declined as if address doesn't exist. 
<p>
 Slaves can be configured with secure region by calling /<a class="ClassLink" href="class_svt_axi_port_configuration.html#item_set_addr_range">set_addr_range</a>(<start_addr>,<end_addr>,<addres_attribute, ex: 1 [secured]>) 
<p>
 [0] => represents separate address spaces for secure and non-secure attribute if set to '1'  [`SVT_AXI_ADDR_TAG_ATTRIBUTES_WIDTH-1:1] => RESERVED and should be set to 0 
<p>
 Configuration type: Static  Applicable only to MASTER 
</div></td></tr>
</table>
<a class="anchor" name="item_tdata_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>tdata_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDATA_WIDTH">SVT_AXI_MAX_TDATA_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Width of TDATA signal. Applicable when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI4_STREAM.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_tdest_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>tdest_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TDEST_WIDTH">SVT_AXI_MAX_TDEST_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Width of TDEST signal. Applicable when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI4_STREAM.   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_tid_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>tid_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TID_WIDTH">SVT_AXI_MAX_TID_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Width of TID signal. Applicable when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI4_STREAM.  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_toggle_coverage_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>toggle_coverage_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables toggle coverage.  Toggle Coverage gives us information on whether a bit  toggled from 0 to 1 and back from 1 to 0. This does not  indicate that every value of a multi-bit vector was seen, but  measures if individual bits of a multi-bit vector toggled.  This coverage gives information on whether a system is connected  properly or not.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_toggle_ready_signals_during_idle_period"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>toggle_ready_signals_during_idle_period</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables toggling of ready signals when corresponding valid is low  The exact manner in which the ready signals are toggled depends on  the values set in <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_idle_addr_ready_delay">idle_addr_ready_delay</a>,  <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_idle_wready_delay">idle_wready_delay</a>, <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_idle_rready_delay">idle_rready_delay</a>  and <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_idle_bready_delay">idle_bready_delay</a>  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_transaction_coverage_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>transaction_coverage_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables transaction level coverage. This parameter also enables delay  coverage. Delay coverage is coverage on various delays between valid & ready signals.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_barrier_outstanding_xact_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_barrier_outstanding_xact_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_ace_barrier_outstanding_xact coverage group for  axi barrier outstanding transaction  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_barrier_pair_sequence_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_barrier_pair_sequence_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_ace_barrier_pair_sequence coverage group for  read and write barrier pair transaction  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group   <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html">svt_axi_port_monitor_def_cov_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp">trans_ace_concurrent_non_overlapping_awsnoop_acsnoop_crresp</a>   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_concurrent_overlapping_arsnoop_acsnoop_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group   <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html">svt_axi_port_monitor_def_cov_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_arsnoop_acsnoop">trans_ace_concurrent_overlapping_arsnoop_acsnoop</a>   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group   <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html">svt_axi_port_monitor_def_cov_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_enabled</a>   <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html">svt_axi_port_monitor_def_cov_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled">trans_ace_concurrent_overlapping_awsnoop_acsnoop_crresp_writeevict_disabled</a>  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_diff_arid_range coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_ace_num_outstanding_dvm_tlb_invalidate_xacts_with_same_arid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ace_num_outstanding_snoop_xacts_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ace_num_outstanding_snoop_xacts_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_ace_num_outstanding_snoop_xacts coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_ar_aw_stalled_for_ac_channel_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_ar_aw_stalled_for_ac_channel_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for transactions on  AR, AW channel waiting for snoop response  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_back_to_back_read_burst_sequence_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_back_to_back_read_burst_sequence_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level axi_back_to_back_read_burst_sequence coverage group for  back to back read pair transaction  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_back_to_back_write_burst_sequence_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_back_to_back_write_burst_sequence_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level axi_back_to_back_write_burst_sequence coverage group for  back to back write pair transaction  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_four_excl_normal_sequence_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_four_excl_normal_sequence_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level axi_four_excl_normal_sequence coverage group  This cover group covers specific combinations of exclusive and normal transactions  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_four_state_rd_wr_burst_sequence_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_four_state_rd_wr_burst_sequence_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level axi_four_state_RD_WR_burst_sequence coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_arid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_diff_arid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_num_outstanding_xacts_with_diff_arid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_arid_range_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_diff_arid_range_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_num_outstanding_xacts_with_diff_arid_range coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_awid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_diff_awid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_num_outstanding_xacts_with_diff_awid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_diff_awid_range_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_diff_awid_range_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_num_outstanding_xacts_with_diff_awid_range coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_multiple_same_arid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_num_outstanding_xacts_with_multiple_same_arid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_multiple_same_awid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level  trans_axi_num_outstanding_xacts_with_multiple_same_awid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_same_arid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_same_arid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_num_outstanding_xacts_with_same_arid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_num_outstanding_xacts_with_same_awid_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_num_outstanding_xacts_with_same_awid_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_num_outstanding_xacts_with_same_awid coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_read_outstanding_xact_diff_arid_cache_modifiable_bit_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_read_outstanding_xact_diff_arid_cache_modifiable_bit coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_read_outstanding_xact_diff_arid_device_cacheable_bit coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_read_outstanding_xact_same_arid_cache_modifiable_bit_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_read_outstanding_xact_same_arid_cache_modifiable_bit coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_snoop_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_snoop_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for snoop transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_write_outstanding_xact_diff_awid_cache_modifiable_bit_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_write_outstanding_xact_diff_awid_cache_modifiable_bit coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_axi_write_outstanding_xact_diff_awid_device_cacheable_bit coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_write_outstanding_xact_same_awid_cache_modifiable_bit_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_write_outstanding_xact_same_awid_cache_modifiable_bit coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_read_diff_id_completed_out_of_order_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_write_read_diff_id_completed_out_of_order_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level axi_write_read_diff_id_completed_out_of_order coverage group for  WRITE/READ transactions with diff ID completed OOO  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_write_read_same_id_completed_out_of_order_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_write_read_same_id_completed_out_of_order_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level axi_write_read_same_id_completed_out_of_order coverage group for  WRITE/READ transactions with same ID completed OOO  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_axi_wstrb_to_signal_unaligned_start_address_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level axi_wstrb_to_signal_unaligned_start_address coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acdvmmessage_acdvmresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_acdvmmessage_acdvmresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between acdvmmessages  and acdvmresp.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_acaddr_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_acsnoop_acaddr_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between acsnoop and   acaddr signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_acprot_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_acsnoop_acprot_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between acsnoop and   acprot signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_acsnoop_cacheinitialstate_cachefinalstate_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between acsnoop  initial cache line status and final cache line status.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_acsnoop_crresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_acsnoop_crresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between acsnoop and   ace rresp signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_ardomain_arbarrier_memory_sync_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_ardomain_arbarrier_memory_sync_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arbarrier (MEMORY_BARRIER and SYNC_BARRIER) and   ardomain signal.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_ardomain_arbarrier_respect_ignore_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_ardomain_arbarrier_respect_ignore_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arbarrier (NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER) and   ardomain signal.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_ardvmmessage_ardvmresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_ardvmmessage_ardvmresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between ardvmmessage and   ardvmresp signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arprot_arbarrier_memory_sync_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arprot_arbarrier_memory_sync_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_ace_arprot_arbarrier_memory_sync coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_araddr_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_araddr_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   araddr signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arbar_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_arbar_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   arbar signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arburst_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_arburst_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Enables ACE transaction level coverage group for cross coverage between arsnoop and   arburst signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_arcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   arcache signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_ardomain_arcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_ardomain_arcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   ardomain and arcache signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_ardomain_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_ardomain_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   ardomain signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arlen_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_arlen_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   arlen signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_arsize_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_arsize_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   arsize signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_cacheinitialstate_cachefinalstate_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop  initial cache line status and final cache line status.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_arsnoop_coh_rresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_arsnoop_coh_rresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between arsnoop and   rresp signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awdomain_awbarrier_memory_sync_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awdomain_awbarrier_memory_sync_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awbarrier (MEMORY_BARRIER and SYNC_BARRIER) and   awdomain signal.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awdomain_awbarrier_respect_ignore_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awdomain_awbarrier_respect_ignore_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awbarrier (NORMAL_ACCESS_RESPECT_BARRIER and NORMAL_ACCESS_IGNORE_BARRIER) and   awdomain signal.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awprot_awbarrier_memory_sync_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awprot_awbarrier_memory_sync_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_ace_awprot_awbarrier_memory_sync coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awaddr_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awaddr_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop and   awaddr signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awbar_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awbar_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop and   awbar signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awburst_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awburst_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop and   awburst signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop and   awcache signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awdomain_awcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awdomain_awcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Enables ACE transaction level coverage group for cross coverage between awsnoop and   awdomain and awcache signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awdomain_bresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awdomain_bresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop, awdomain   and bresp signal.  The EXOKAY response is permitted for WriteNoSnoop for NONSHAREABLE and SYSTEMSHAREABLE domains.   <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awdomain_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awdomain_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
   Enables ACE transaction level coverage group for cross coverage between awsnoop and   awdomain signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awlen_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awlen_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop and   awlen signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_awsize_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_awsize_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop and   awsize signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_bresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_bresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop and   bresp signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_awsnoop_cacheinitialstate_cachefinalstate_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for cross coverage between awsnoop  initial cache line status and final cache line status.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_dvm_branch_predictor_invl_modes_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction coverage group for trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_width48 ,  trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_width40,trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_width32,  trans_cross_ace_dvm_branch_predictor_invl_modes_virtaddr_width24 depending on cfg.addr_width  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_addr_range_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_dvm_firstpart_addr_range_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction coverage group for trans_cross_ace_dvm_firstpart_addr_range_width48,  trans_cross_ace_dvm_firstpart_addr_range_width40,trans_cross_ace_dvm_firstpart_addr_range_width32,  trans_cross_ace_dvm_firstpart_addr_range_width24 depending on cfg.addr_width  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_dvm_firstpart_secondpart_addr_range_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction coverage group for trans_cross_ace_dvm_firstpart_secondpart_addr_range_width65,  trans_cross_ace_dvm_firstpart_secondpart_addr_range56,trans_cross_ace_dvm_firstpart_secondpart_addr_range32  trans_cross_ace_dvm_firstpart_secondpart_addr_range24 depending on cfg.addr_width  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_dvm_phy_inst_cache_invl_modes_modes_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction coverage group for trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_width48,  trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_width40,trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_width32,  trans_cross_ace_dvm_phy_inst_cache_invl_modes_virtaddr_width24 depending on cfg.addr_width  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_dvm_tlbinvl_modes_virtaddr_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction coverage group for trans_cross_ace_dvm_tlbinvl_modes_virtaddr_width48 ,  trans_cross_ace_dvm_tlbinvl_modes_virtaddr_width40,trans_cross_ace_dvm_tlbinvl_modes_virtaddr_width32,  trans_cross_ace_dvm_tlbinvl_modes_virtaddr_width24 depending on cfg.addr_width  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_dvm_virt_inst_cache_invl_modes_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction coverage group for trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_width48,  trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_width40,trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_width32  trans_cross_ace_dvm_virt_inst_cache_invl_modes_virtaddr_width24 depending on cfg.addr_width  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_readonce_ardomain_arprot_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_readonce_ardomain_arprot_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_ace_arsnoop_ardomain_arprot coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_ace_writeunique_awdomain_awprot_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_ace_writeunique_awdomain_awprot_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_ace_awsnoop_awdomain_awprot coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_araddr_arsize_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_araddr_arsize_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst,  arlen, araddr and arsize signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_araddr_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_araddr_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst, arlen  and araddr signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_arcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_arcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst, arlen  and arcache signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_arlock_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_arlock_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst, arlen  and arlock signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_arprot_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_arprot_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst, arlen  and arprot signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_arsize_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_arsize_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst, arlen  and arsize signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst and  arlen signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arlen_rresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arlen_rresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst, arlen  and rresp signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arburst_arqos_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arburst_arqos_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between arburst and   arqos signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_axi_arcache_modifiable_bit_read_unaligned_transfer_cov_enable coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_bresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_atomictype_bresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between atomic_type,bresp signal.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_exclusive_arcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_atomictype_exclusive_arcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_axi_atomictype_exclusive_arcache coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_exclusive_awcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_atomictype_exclusive_awcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_axi_atomictype_exclusive_awcache coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_atomictype_rresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_atomictype_rresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between atomic_type,rresp signal.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_awaddr_awsize_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_awaddr_awsize_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst,  awlen, awaddr and awsize signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_awaddr_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_awaddr_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst, awlen  and awaddr signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_awcache_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_awcache_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst, awlen  and awcache signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_awlock_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_awlock_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst, awlen  and awlock signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_awprot_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_awprot_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst, awlen  and awprot signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_awsize_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_awsize_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst,  awlen and awsize signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_bresp_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_bresp_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst, awlen  and bresp signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awlen_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awlen_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst and  awlen signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awburst_awqos_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awburst_awqos_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for cross coverage between awburst and  awqos signal.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_axi_awcache_modifiable_bit_write_unaligned_transfer coverage group   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_fixed_burst_wstrb_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_fixed_burst_wstrb_cov_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_cross_axi_fixed_burst_wstrb coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_ooo_read_response_depth_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_ooo_read_response_depth_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level out-of-order response coverage group for read transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_ooo_write_response_depth_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_ooo_write_response_depth_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level out-of-order response coverage group for write transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_outstanding_xact_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_outstanding_xact_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for axi outstanding transaction  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_read_interleaving_depth_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_read_interleaving_depth_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for read interleaving depth  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_read_narrow_transfer_arlen_araddr_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_read_narrow_transfer_arlen_araddr_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for read narror transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_read_unaligned_transfer_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_read_unaligned_transfer_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for unaligned read transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_interleaving_depth_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_write_interleaving_depth_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for write interleaving depth  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_write_narrow_transfer_awlen_awaddr_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for write narror transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_strobes_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_write_strobes_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for write strobes   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_axi_write_unaligned_transfer_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_axi_write_unaligned_transfer_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group for unaligned write transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_master_to_slave_path_access_cov_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_master_to_slave_path_access_cov_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction coverage group for master_to_slave_path_access  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_cross_stream_xact_type_tid_tdest_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_cross_stream_xact_type_tid_tdest_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI STREAM transaction level coverage group for cross coverage  between stream transaction type, tid and tdest.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_lock_followed_by_excl_sequence_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_lock_followed_by_excl_sequence_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_lock_followed_by_excl_sequence coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_coherent_and_ace_snoop_response_association_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_master_ace_coherent_and_ace_snoop_response_association_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables trans_master_ace_coherent_and_ace_snoop_response_association  covergroup  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables trans_master_ace_lite_coherent_and_ace_snoop_response_association_back_to_back_xact_with_specific_id  covergroup  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_master_ace_lite_coherent_and_ace_snoop_response_association_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables trans_master_ace_lite_coherent_and_ace_snoop_response_association  covergroup  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables trans_master_ace_lite_coherent_and_ace_snoop_response_association_specific_id  covergroup  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_meta_axi_read_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_meta_axi_read_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level meta coverage group for read transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_meta_axi_write_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_meta_axi_write_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level meta coverage group for write transfer  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_non_barrier_xact_after_256_outstanding_barrier_xact_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level trans_non_barrier_xact_after_256_outstanding_barrier_xact coverage group  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_outstanding_read_with_same_id_to_different_slaves_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_outstanding_read_with_same_id_to_different_slaves_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group   <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html">svt_axi_port_monitor_def_cov_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_outstanding_read_with_same_id_to_different_slaves">trans_outstanding_read_with_same_id_to_different_slaves</a>  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_outstanding_write_with_same_id_to_different_slaves_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_outstanding_write_with_same_id_to_different_slaves_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables AXI transaction level coverage group   <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html">svt_axi_port_monitor_def_cov_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_monitor_def_cov_callback.html#item_trans_outstanding_read_with_same_id_to_different_slaves">trans_outstanding_read_with_same_id_to_different_slaves</a>  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_innershareable_barrier_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_xact_domain_after_innershareable_barrier_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for transaction domain  after innershareable barrier  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_nonshareable_barrier_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_xact_domain_after_nonshareable_barrier_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for transaction domain  after nonshareable barrier  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_outershareable_barrier_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_xact_domain_after_outershareable_barrier_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for transaction domain  after outershareable barrier  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_domain_after_systemshareable_barrier_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_xact_domain_after_systemshareable_barrier_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for transaction domain  after systemshareable barrier  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_trans_xact_ordering_after_barrier_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>trans_xact_ordering_after_barrier_enable</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables ACE transaction level coverage group for transaction ordering  after barrier  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_transfer_snoop_data_always_if_valid_cacheline"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>transfer_snoop_data_always_if_valid_cacheline</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Applicable only when axi_interface_type is set to AXI_ACE. Indicates if  data must always be supplied for READONCE, READCLEAN, READSHARED,  READNOTSHAREDDIRTY and READUNIQUE snoop transactions on the snoop data  channel if the cacheline is in a valid state. If this value is set to 0, data may or may not be transferred based on randomization
</div></td></tr>
</table>
<a class="anchor" name="item_tuser_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>tuser_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_TUSER_WIDTH">SVT_AXI_MAX_TUSER_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Width of TUSER signal. Applicable when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to AXI4_STREAM.   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_update_cache_for_memory_attributes"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>update_cache_for_memory_attributes</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Applicable only when axi_interface_type is set to AXI_ACE. Indicates if  the cache must be updated with the memory attributes(as indicated by  <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_cache_type">cache_type</a>) of the transaction that makes an entry in  the cache. If the VIP auto-generates a transaction for evicting an entry  from cache or for cleaning a cacheline before sending a cache maintenance  transaction, the memory attributes recorded in the cache are set for the  auto-generated transaction
</div></td></tr>
</table>
<a class="anchor" name="item_update_cache_for_non_coherent_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>update_cache_for_non_coherent_xacts</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Applicable only when axi_interface_type is set to AXI_ACE. Indicates if  the cache must be updated for WRITENOSNOOP and READNOSNOOP transactions.  Currently supported only if cache_line_state_change_type is set to  RECOMMENDED_CACHE_LINE_STATE_CHANGE. Cache is updated only if  transactions are a full cacheline access. Transactions with sparse write  strobes are also allowed. If transactions with partial or multiple  cacheline accesses are received by the master driver, existing entries in  the cache for the corresponding address(s) will be deleted. If this bit  is set and <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_force_xact_to_cache_line_size">force_xact_to_cache_line_size</a> is set, a  constraint in the master transaction forces all WRITENOSNOOP and  READNOSNOOP to be of a full cacheline access and FIXED types bursts are  not allowed. The specification allows a cacheline to move from the  invalid state to a valid state only for a full cacheline access.  Therefore any backdoor access to the cache to write into non-shareable  region must write into all bytes of the cacheline. For a WRITENOSNOOP  transaction, if the cacheline is dirty and a transaction with partial  write strobes is received, the VIP merges dirty data from the cache and  the data in the transaction and transmits it. If the cacheline is clean,  no merging of data is performed. If the cacheline does not exist,  allocations are not made for a WRITENOSNOOP transaction based on section  C4.8.1 and Table C4-20 of the specification, since there are no cacheline  state transitions from an invalid state to a valid state. Hence, a  WRITENOSNOOP will modify cache contents only if the cache is already  allocated either through a READNOSNOOP or through backdoor access of  cache. For a READNOSNOOP transaction, if there is no entry in the cache,  a new cacheline is allocated only if  <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_allocate_in_cache">allocate_in_cache</a> is set. If there is already an  entry in the cache, the status of the cache is updated, but the data is  not because this indicates a speculative read and the data in cache may  be the latest copy. Cacheline state transitions for READNOSNOOP  transactions correspond to section C4.5.1 of the specification. 
</div></td></tr>
</table>
<a class="anchor" name="item_update_cache_for_prot_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>update_cache_for_prot_type</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Applicable only when axi_interface_type is set to AXI_ACE. Indicates if  the cache must be updated with the protection type (as indicated by  <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_prot_type">prot_type</a>) of the transaction that makes an entry in  the cache. If the VIP auto-generates a transaction for evicting an entry  from cache or for cleaning a cacheline before sending a cache maintenance  transaction, the protection type properties recorded in the cache are set  for the auto-generated transaction
</div></td></tr>
</table>
<a class="anchor" name="item_update_memory_in_request_order"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>update_memory_in_request_order</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Field for updating slave memory in request order  When set to 1, updates slave memory in request order that is even though response  is received out of order, memory will still be updated in request order at the last  data phase.   Default value is 0.  Configuration type: Static  Applicable only to SLAVE
</div></td></tr>
</table>
<a class="anchor" name="item_use_debug_interface"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>use_debug_interface</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
If this parameter is set, debug information is driven on the debug ports.  The transaction id as well as the transfer id corresponding to   each beat is driven on the debug ports. 
<p>
 This parameter is not supported. 
<p>
 <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_use_pv_socket"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>use_pv_socket</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  In active mode, creates an AMBA-PV-compatible socket that can be used to  connect AXI Master VIP component to an AMBA-PV master model.  
<p>
 Enabling this functionality causes the instantiation of socket b_fwd of  type uvm_tlm_b_target_socket, and socket b_snoop of type  uvm_tlm_b_initiator_socket, in class svt_axi_master_agent. 
<p>
 Generic payload transactions received through the forward b_fwd interface  are executed on the tlm_generic_payload_sequencer in the agent. 
<p>
 When this option is set, the svt_axi_ace_snoop_request_to_tlm_gp_sequence  reactive sequence is started on the AXI VIP master snoop sequencer. Snoop  transaction requests received by the AXI VIP master snoop sequencer are translated to  equivalent tlm_generic_payload transactions with the  <a class="ClassLink" href="class_svt_amba_pv_extension.html">svt_amba_pv_extension</a>
 attached. The extended Generic Payload transactions  are then sent to the AMBA-PV master model via the backward b_snoop interface.  The receive response from AMBA-PV master model is then interpreted to  complete the snoop transaction request and executed on the AXI VIP master snoop  sequencer. 
<p>
 Should the AXI VIP master fulfill the snoop requests natively (i.e. the  default behavior when this option is not set), the snoop response sequence  should be restored to the default using: 
<p>
 <code>  uvm_config_db#(uvm_object_wrapper)::set(this, "master[0].snoop_sequencer.run_phase", "default_sequence",  svt_axi_ace_master_snoop_response_sequence::type_id::get());  </code> 
<p>
 When this option is set, it implies that <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_use_tlm_generic_payload">use_tlm_generic_payload</a> is also set, whether  it actually is or not.
</div></td></tr>
</table>
<a class="anchor" name="item_use_secured_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>use_secured_exclusive_monitor</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_use_separate_rd_wr_chan_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>use_separate_rd_wr_chan_id_width</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if separate widths are required for ID of write channel   (AWID,WID and BID) and for ID of read channel(ARID and RID).  If set to 1, read_chan_id_width and write_chan_id_width are used  for setting the widths of the ID signals of corresponding channels.  If set to 0, id_width is used for setting the widths of all  ID signals.  This value must be consistent across all the ports in the system. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_use_tlm_generic_payload"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>use_tlm_generic_payload</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  In active mode, creates a tlm_generic_payload_sequencer sequencer capable  of generating UVM TLM Generic Payload transactions and connects the  master sequencer to it. The master sequencer starts a layering sequence that gets  transactions from the tlm_generic_payload_sequencer, converts them to (one or more) AXI  transaction(s) and sends them to the driver.  Snoop requests are still fulfilled by the svt_axi_master_snoop_sequencer. 
<p>
 AXI transactions observed by the agent  are also made available as TLM GP transactions through the  tlm_generic_payload_observed_port in the monitor. Note that the TLM GP  transactions issued through the analysis port may not match one to one with GP  sequence items created by the tlm_generic_payload_sequencer because the  GP sequence items may have to be mapped  to multiple AXI transactions according to protocol requirements. The  TLM GP that is available through the tlm_generic_payload_observed_port of  the monitor is a direct mapping of the observed AXI transactions converted to a TLM GP.  No attempt is made to re-assemble a set of AXI transaction into a larger TLM GP. 
<p>
 The layering sequence that converts the TLM GP to AXI transactions is the  svt_axi_tlm_gp_to_axi_sequence and is available at  $DESIGNWAREHOME/vip/svt/amba_svt/<ver>/axi_master_agent_svt/sverilog/src/vcs/svt_axi_tlm_gp_sequence_collection.svp   Transactions created by the layering sequence are of type  cust_svt_tlm_gp_to_axi_master_transaction. Any user constraints specific  to AXI must be provided in a class extended from this class. 
<p>
 In passive mode, observed AXI transactions are made available as TLM GP  transactions through the tlm_generic_payload_observed_port in the  monitor.
</div></td></tr>
</table>
<a class="anchor" name="item_uvm_reg_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>uvm_reg_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enables the UVM REG feature of the AXI agent.   Applicable only when <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is AXI3.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_valid_ready_dependency_coverage_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>valid_ready_dependency_coverage_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables valid_ready_dependency_coverage   <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_wdata_optimistic_flow_control_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>wdata_optimistic_flow_control_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables optimistic flow control for Write Data channel in the VIP.   The flow control of the write data channel is determined by the settings   in num_outstanding_xact and num_outstanding_write_xact. Based on these   settings wready is deasserted when the number of outstanding transactions  reach the threshold set by these parameters. This parameter controls the   deassertion of wready when the threshold is reached. Since AXI allows data   before address, a new transaction can start with data. When this parameter   is disabled, both awready and wready are deasserted when threshold of maximum  outstanding transactions are reached. Note however that this will prevent data  of any already outstanding transactions from being continuously accepted  (that is with wready continuously high) and therefore can reduce throughput  If this parameter is set, only awready is deasserted when the threshold is reached.  This allows data of outstanding write transactions to be continously accepted  with wready maintained high continuosly. wready is deasserted only on observing  a new transaction which will cross the threshold. Thus, setting this configuration  assumes that write data before address doesn't come once the threshold for maximum  outstanding transactions is reached and thus keeps wready asserted.   Whereas disabling this configuration assumes that write data before address might   come and thus deasserts wready when number of outstanding transactions  reach the threshold.  <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_wid_for_non_axi3_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>wid_for_non_axi3_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Indicates if WID must be driven for AXI4, AXI_ACE,ACE_LITE,AXI4_LITE interfaces   Configuration type: Static  Applicable only to MASTER 
</div></td></tr>
</table>
<a class="anchor" name="item_wready_wait_for_awaddr"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>wready_wait_for_awaddr</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Applicalbe only to slave.  Waits for address to be received before driving wready.  Applicable to a transaction where data arrives before address. In such a  scenario, if this parameter is set, wready is asserted only after the  corresponding AWVALID is received.
</div></td></tr>
</table>
<a class="anchor" name="item_write_addr_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>write_addr_chan_idle_val</b> = INACTIVE_CHAN_PREV_VAL</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the VALID signal of the write address channel is low, all other  signals (except the READY signal) in that channel will take this value.  <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_write_chan_id_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>write_chan_id_width</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_ID_WIDTH">SVT_AXI_MAX_ID_WIDTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Represents the width of AWID, WID and BID.   Valid only when use_separate_rd_wr_chan_id_width is set to 1.  For slaves, the same considerations given for id_width are applicable. 
<p>
 Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_writeevict_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>writeevict_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables support for WriteEvict transaction  Configuration type: Static
</div></td></tr>
</table>
<a class="anchor" name="item_write_data_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>write_data_chan_idle_val</b> = INACTIVE_CHAN_PREV_VAL</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the VALID signal of the write data channel is low, all other signals   (except the READY signal) in that channel will take this value.   <b>type:</b> Dynamic 
</div></td></tr>
</table>
<a class="anchor" name="item_write_data_interleave_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>write_data_interleave_depth</b> = <a class="ClassLink" href="macros.html#item_SVT_AXI_MAX_WR_INTERLEAVE_DEPTH">SVT_AXI_MAX_WR_INTERLEAVE_DEPTH</a></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Specifies the number of write transactions that can be interleaved  This parameter should not be greater than <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_num_outstanding_xact">num_outstanding_xact</a>.  When set to 1, interleaving is not allowed.  MASTER:   Does not interleave transmitted write data beyond this value.  SLAVE:   Checks that received write data is not interleaved beyond this value.   An error is issued if write data is interleaved   beyond this value.  <b>min val:</b> 1  <b>max val:</b> `SVT_AXI_MAX_WR_INTERLEAVE_DEPTH  <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_write_resp_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_idle_val_enum">idle_val_enum</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>write_resp_chan_idle_val</b> = INACTIVE_CHAN_PREV_VAL</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  When the VALID signal of the write response channel is low, all other   signals (except the READY signal) in that channel will take this value.   <b>type:</b> Dynamic
</div></td></tr>
</table>
<a class="anchor" name="item_write_resp_reordering_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>write_resp_reordering_depth</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  The number of responses pending in the slave that can be   reordered. A slave that processes all transactions in   order has a write resp ordering depth of one.  This parameters max value is defined by macro SVT_AXI_MAX_WRITE_RESP_REORDERING_DEPTH.   The default value of this macro is 8, and is user configurable.   Refer section 3.3.7 of AXI user manual for more info on System Constants.  <b>min val:</b> 1  <b>max val:</b> `SVT_AXI_MAX_WRITE_RESP_REORDERING_DEPTH (Value defined by macro SVT_AXI_MAX_WRITE_RESP_REORDERING_DEPTH. Default value is 8.)  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_write_resp_wait_for_addr_accept"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>write_resp_wait_for_addr_accept</b> = 1</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  The AXI3 protocol requires that the write response for write   transactions must not be given until the clock cycle   after the acceptance of the last data transfer.  In addition, the AXI4 protocol requires that the write response for  write transactions must not be given until the clock  cycle after address acceptance. Setting this  parameter to 1, enforces this second condition in AXI3  based systems as well. It is illegal to set this parameter to 0  in an AXI4 based system.  <b>type:</b> Static 
</div></td></tr>
</table>
<a class="anchor" name="item_wuser_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>wuser_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Enables WUSER sideband signal in the VIP. WUSER signal can be used when   <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_axi_interface_type">axi_interface_type</a> is set to  AXI3/AXI4/AXI4_LITE/AXI_ACE/ACE_LITE.   <b>type:</b> Static
</div></td></tr>
</table>
<a class="anchor" name="item_wysiwyg_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>wysiwyg_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  Acronym for "What You See is What You Get". Applicable to the  <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_data">data</a> and <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_wstrb">wstrb</a> fields of a  transaction. If this bit is set to 1, whatever is configured in the  <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_data">data</a> and <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_wstrb">wstrb</a> fields is  transmitted "as is" by the master. Also, in the transaction object  generated by monitor, the monitor populates the <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_data">data</a>  and <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_wstrb">wstrb</a> fields "as is", as seen on the bus. If  this bit is set to 0 (default), the data must be stored right-justified by  the user. The model will drive the data on the correct lanes. 
<p>
 Refer to the documentation of <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_data">data</a> and   <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_wstrb">wstrb</a> for more details
</div></td></tr>
</table>
<a class="anchor" name="item_xact_inactivity_timeout"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>xact_inactivity_timeout</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  A timer which is started when a transaction starts. If the transaction  does not complete by the set time, an error is repoted. The timer is  incremented by 1 every clock and is reset when the transaction ends.   If set to 0, the timer is not started
</div></td></tr>
</table>
<a class="anchor" name="item_zero_delay_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;rand bit&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_port_configuration::<b>zero_delay_enable</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
  If this parameter is set to 1, all delay related parameters will be set  to 0. Note however, that actual delay on interface will vary based on  outstanding transactions.
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Typedef Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_ace_version_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>ace_version_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type for enabling a particular version of ACE spec 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">ACE_VERSION_1_0(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">ACE_VERSION_2_0(1)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_axi_cache_line_state_change_type_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>axi_cache_line_state_change_type_enum</b></td>
    </tr>
    </tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">RECOMMENDED_CACHE_LINE_STATE_CHANGE(<a class="ClassLink" href="macros.html#item_SVT_AXI_RECOMMENDED_CACHE_LINE_STATE_CHANGE"> `SVT_AXI_RECOMMENDED_CACHE_LINE_STATE_CHANGE </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE(<a class="ClassLink" href="macros.html#item_SVT_AXI_LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE"> `SVT_AXI_LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">LEGAL_WITHOUT_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE(<a class="ClassLink" href="macros.html#item_SVT_AXI_LEGAL_WITHOUT_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE"> `SVT_AXI_LEGAL_WITHOUT_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE </a>)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_axi_interface_category_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>axi_interface_category_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated types that identify the AXI interface category. 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">AXI_READ_WRITE(<a class="ClassLink" href="macros.html#item_SVT_AXI_READ_WRITE"> `SVT_AXI_READ_WRITE </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI_READ_ONLY(<a class="ClassLink" href="macros.html#item_SVT_AXI_READ_ONLY"> `SVT_AXI_READ_ONLY </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI_WRITE_ONLY(<a class="ClassLink" href="macros.html#item_SVT_AXI_WRITE_ONLY"> `SVT_AXI_WRITE_ONLY </a>)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_axi_interface_type_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>axi_interface_type_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated types that identify the type of the AXI interface. 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">AXI3(<a class="ClassLink" href="macros.html#item_SVT_AXI_INTERFACE_AXI3"> `SVT_AXI_INTERFACE_AXI3 </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI4(<a class="ClassLink" href="macros.html#item_SVT_AXI_INTERFACE_AXI4"> `SVT_AXI_INTERFACE_AXI4 </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI4_LITE(<a class="ClassLink" href="macros.html#item_SVT_AXI_INTERFACE_AXI4_LITE"> `SVT_AXI_INTERFACE_AXI4_LITE </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI4_STREAM(<a class="ClassLink" href="macros.html#item_SVT_AXI_INTERFACE_AXI4_STREAM"> `SVT_AXI_INTERFACE_AXI4_STREAM </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI_ACE(<a class="ClassLink" href="macros.html#item_SVT_AXI_INTERFACE_ACE"> `SVT_AXI_INTERFACE_ACE </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">ACE_LITE(<a class="ClassLink" href="macros.html#item_SVT_AXI_INTERFACE_ACE_LITE"> `SVT_AXI_INTERFACE_ACE_LITE </a>)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_axi_port_kind_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>axi_port_kind_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated typed for the port kind
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">AXI_MASTER(<a class="ClassLink" href="macros.html#item_SVT_AXI_MASTER"> `SVT_AXI_MASTER </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">AXI_SLAVE(<a class="ClassLink" href="macros.html#item_SVT_AXI_SLAVE"> `SVT_AXI_SLAVE </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">GP_MASTER(<a class="ClassLink" href="macros.html#item_SVT_AMBA_GP_MASTER"> `SVT_AMBA_GP_MASTER </a>)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">GP_SLAVE(<a class="ClassLink" href="macros.html#item_SVT_AMBA_GP_SLAVE"> `SVT_AMBA_GP_SLAVE </a>)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_check_type_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>check_type_enum</b></td>
    </tr>
    </tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">ODD_PARITY_BYTE_DATA(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">FALSE(1)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_error_response_policy_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>error_response_policy_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated types that tells ERROR response handling policy for AXI Master and Slave.
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">NO_ERROR(0)</span></td><td><div style="margin-left: 10;">When set to NO_ERROR,vip should not report an error on receiving decerr or slverr response. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">ERROR_ON_SLVERR(1)</span></td><td><div style="margin-left: 10;">When set to ERROR_ON_SLVERR,vip should report an error only on receiving slverr response. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">ERROR_ON_DECERR(2)</span></td><td><div style="margin-left: 10;">When set to ERROR_ON_DECERR,vip should report an error only on receiving decerr response. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">ERROR_ON_BOTH(3)</span></td><td><div style="margin-left: 10;">When set to ERROR_ON_BOTH,vip should report an error on receiving decerr or slverr response. </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_idle_val_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>idle_val_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type to specify idle state of signals. 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_CHAN_LOW_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_CHAN_LOW_VAL"> `SVT_AXI_INACTIVE_CHAN_LOW_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to 0. For multi-bit signals each bit is driven to 0. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_CHAN_HIGH_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_CHAN_HIGH_VAL"> `SVT_AXI_INACTIVE_CHAN_HIGH_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to 1. For multi-bit signals each bit is driven to 1. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_CHAN_PREV_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_CHAN_PREV_VAL"> `SVT_AXI_INACTIVE_CHAN_PREV_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to the previous value, ie, the value that it was driven to when the  corresponding VALID signal was asserted. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_CHAN_X_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_CHAN_X_VAL"> `SVT_AXI_INACTIVE_CHAN_X_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to X. For multi-bit signals each bit is driven to X. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_CHAN_Z_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_CHAN_Z_VAL"> `SVT_AXI_INACTIVE_CHAN_Z_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to Z. For multi-bit signals each bit is driven to Z. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_CHAN_RAND_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_CHAN_RAND_VAL"> `SVT_AXI_INACTIVE_CHAN_RAND_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to a random value. </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_nonshareable_xact_address_range_in_systemshareable_mode_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>nonshareable_xact_address_range_in_systemshareable_mode_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
enum description for various address randomization mode for nonshareable transaction with domain type SYSTEMSHAREABLE 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">NONSHAREABLE_XACT_FULL_ADDRESS_SPACE(0)</span></td><td><div style="margin-left: 10;">allows full address sapce to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE(1)</span></td><td><div style="margin-left: 10;">allows only address sapce outside inner, outer or nonshareable address range to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">NONSHAREABLE_XACT_ADDR_WITHIN_NON_SHAREABLE_ADDR_RANGE(2)</span></td><td><div style="margin-left: 10;">allows only nonshareable address range to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_ADDR_RANGE(3)</span></td><td><div style="margin-left: 10;">allows only address sapce outside inner or outer address range to be used for nonshareable transaciton with domain type SYSTEMSHAREABLE </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_perf_inactivity_algorithm_type_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>perf_inactivity_algorithm_type_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type for the kind of inactivity period for throughput calculation
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">EXCLUDE_ALL(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">EXCLUDE_BEGIN_END(1)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_reordering_algorithm_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>reordering_algorithm_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type that indicates the reordering algorithm   used for ordering the transactions or responses.
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">ROUND_ROBIN(<a class="ClassLink" href="macros.html#item_SVT_AXI_REORDERING_ROUND_ROBIN"> `SVT_AXI_REORDERING_ROUND_ROBIN </a>)</span></td><td><div style="margin-left: 10;">Transactions will be   processed in the order they are received. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">RANDOM(<a class="ClassLink" href="macros.html#item_SVT_AXI_REORDERING_RANDOM"> `SVT_AXI_REORDERING_RANDOM </a>)</span></td><td><div style="margin-left: 10;">Transactions will be   processed in any random order, irrespective of the order they are received. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">PRIORITIZED(<a class="ClassLink" href="macros.html#item_SVT_AXI_REORDERING_PRIORITIZED"> `SVT_AXI_REORDERING_PRIORITIZED </a>)</span></td><td><div style="margin-left: 10;">Transactions will be  processed in a prioritized order. The priority of a transaction is known from  the <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_reordering_priority">reordering_priority</a> attribute of that transaction. </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_reordering_window_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>reordering_window_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type that indicates how the reordering depth   of transactions moves. 
<p>
 Example:  Consider the read data reordering depth of 2; R1, R2, R3 and R4 are the read  transactions to be responded. The behavior for different types reordering depth  is as follows: 
<ul><li>
 STATIC:  Once both R1 and R2 are complete, then only the reordering depth moves:  {R1, R2} -- to --> {R3, R4} 
</li><li>
 MOVING:  If any of the R1 or R2 is complete, then the reordering depth moves. Suppose  that R2 is complete before R1. Then the reordering depth window moves as:  {R1, R2} -- to --> {R1, R3} 
</li></ul>

</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">STATIC(<a class="ClassLink" href="macros.html#item_SVT_REORDERING_WINDOW_STATIC"> `SVT_REORDERING_WINDOW_STATIC </a>)</span></td><td><div style="margin-left: 10;">The reordering depth moves  when all transactions within the current reordering depth are complete. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">MOVING(<a class="ClassLink" href="macros.html#item_SVT_REORDERING_WINDOW_MOVING"> `SVT_REORDERING_WINDOW_MOVING </a>)</span></td><td><div style="margin-left: 10;">A new transaction is considered  for access to send read data as part of the given reordering depth when any transaction  within the current reordering depth is complete. </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_reset_type_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>reset_type_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type that defines the behaviour of the VIP during reset
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">EXCLUDE_UNSTARTED_XACT(<a class="ClassLink" href="macros.html#item_SVT_AXI_EXCLUDE_UNSTARTED_XACT"> `SVT_AXI_EXCLUDE_UNSTARTED_XACT </a>)</span></td><td><div style="margin-left: 10;">Only those transactions which have gone out on the interface are ABORTED. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">RESET_ALL_XACT(<a class="ClassLink" href="macros.html#item_SVT_AXI_RESET_ALL_XACT"> `SVT_AXI_RESET_ALL_XACT </a>)</span></td><td><div style="margin-left: 10;">All transactions which have already started along with the ones which have not yet started but are present in the internal queue are ABORTED. </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_single_outstanding_per_id_kind_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>single_outstanding_per_id_kind_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This enumerated type controls the AxID when  <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_enable">single_outstanding_per_id_enable</a> is set to 1. 
<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_kind">single_outstanding_per_id_kind</a> is set to  'MODIFY_SAME_ID': If AxID of a new Non Device or Non DVM transaction matches  AxID of an active transaction, the VIP modifies the AxID such that the AxID   is not overlapping with AxID of any active Non Device or Non DVM transactions. 
<p>
 For example, a new Non Device or Non DVM transaction with AxID = 6 is initiated  by the user sequence. At this time, another Non Device or Non DVM with AxID = 6  is already in progress. In this case, VIP will check the active queue, and modify  the AxID of the new transaction to an un-used AxID. For example, VIP will modify   the AxID of new transaction to 4, if this is not used by any active transactions. 
<p>
 If <a class="ClassLink" href="class_svt_axi_port_configuration.html">svt_axi_port_configuration</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_port_configuration.html#item_single_outstanding_per_id_kind">single_outstanding_per_id_kind</a> is set to  WAIT_FOR_COMPLETION_OF_SAME_ID': If AxID of a new Non Device or Non DVM transaction  matches AxID of an active Non Device or Non DVM transaction, the VIP waits till the  corresponding active Non Device or Non DVM transaction is complete. Only when the  active Non Device or Non DVM transaction is complete, VIP adds the new Non Device  or Non DVM transaction to the active queue. This ensures that only 1 active Non Device  or Non DVM transaction exists for a given AxID. 
<p>
 For example, a new Non Device or Non DVM transaction with AxID = 6 is initiated by  the user sequence. At this time, another Non Device or Non DVM with AxID = 6 is already  in progress. In this case, VIP will wait for the active transaction to complete. After  active transaction is complete, VIP will add the new transaction with AxID = 6 to the  active queue.
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">MODIFY_SAME_ID(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">WAIT_FOR_COMPLETION_OF_SAME_ID(1)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_snoop_response_data_transfer_mode_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>snoop_response_data_transfer_mode_enum</b></td>
    </tr>
    </tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">SNOOP_RESP_DATA_TRANSFER_USING_CDDATA(<a class="ClassLink" href="macros.html#item_SVT_AXI_SNOOP_RESP_DATA_TRANSFER_USING_CDDATA"> `SVT_AXI_SNOOP_RESP_DATA_TRANSFER_USING_CDDATA </a>)</span></td><td><div style="margin-left: 10;">Transfers cache data of dirty line using CDDATA channel </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">SNOOP_RESP_DATA_TRANSFER_USING_WB_WC(<a class="ClassLink" href="macros.html#item_SVT_AXI_SNOOP_RESP_DATA_TRANSFER_USING_WB_WC"> `SVT_AXI_SNOOP_RESP_DATA_TRANSFER_USING_WB_WC </a>)</span></td><td><div style="margin-left: 10;">Transfers cache data of dirty line using WRITEBACK or WRITECLEAN </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_snoop_response_mode_during_mem_update_type_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>snoop_response_mode_during_mem_update_type_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type that defines the snoop response mode during memory update transactions
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">SUSPEND_SNOOP_DURING_MEM_UPDATE(0)</span></td><td><div style="margin-left: 10;">Master suspends incoming snoop request if memory update transaction is found in the buffer, or is active at the time of receiving snoop request and provides response to that snoop request only after the current ongoing memory update transaction is complete </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">SUSPEND_SNOOP_DURING_MEM_UPDATE_IN_PROGRESS(1)</span></td><td><div style="margin-left: 10;">Master suspends incoming snoop request if memory update transaction is found to be active (addres/data phase started or about to start in current clock) at the time of receiving snoop request and provides response to that snoop request only after the current ongoing memory update transaction is complete </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">RESPOND_SNOOP_DURING_MEM_UPDATE(2)</span></td><td><div style="margin-left: 10;">Master doesn't suspend incoming snoop request even if memory update transaction is found to be active at the time of receiving snoop request. Instead it responds to the snoop request with allowed snoop response while memory update transaction is in progress.</div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">EITHER_RESPOND_OR_SUSPEND_SNOOP_DURING_MEM_UPDATE(3)</span></td><td><div style="margin-left: 10;">Master either suspends incoming snoop request or respond to the snoop request while memory update transaction is in progress in a random manner.</div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_source_master_id_xmit_to_slaves_type_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>source_master_id_xmit_to_slaves_type_enum</b></td>
    </tr>
    </tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">STATIC_SOURCE_MASTER_ID_XMIT_TO_SLAVES(0)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">DYNAMIC_SOURCE_MASTER_ID_XMIT_TO_SLAVES(1)</span></td><td></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">CUSTOM_SOURCE_MASTER_ID_XMIT_TO_SLAVES(2)</span></td><td></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_wdata_val_enum"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef enum&nbsp;&nbsp;svt_axi_port_configuration::<b>wdata_val_enum</b></td>
    </tr>
    </tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Enumerated type to specify inactive wdata bytes of signals. 
</div><hr></td></tr>
    <tr><td>
        <span style="margin-left: 10;"><table border="0">
          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_WDATA_BYTE_LOW_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_WDATA_BYTE_LOW_VAL"> `SVT_AXI_INACTIVE_WDATA_BYTE_LOW_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to 0. For multi-bit signals each bit is driven to 0. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_WDATA_BYTE_HIGH_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_WDATA_BYTE_HIGH_VAL"> `SVT_AXI_INACTIVE_WDATA_BYTE_HIGH_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to 1. For multi-bit signals each bit is driven to 1. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_WDATA_BYTE_X_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_WDATA_BYTE_X_VAL"> `SVT_AXI_INACTIVE_WDATA_BYTE_X_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to X. For multi-bit signals each bit is driven to X. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_WDATA_BYTE_Z_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_WDATA_BYTE_Z_VAL"> `SVT_AXI_INACTIVE_WDATA_BYTE_Z_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to Z. For multi-bit signals each bit is driven to Z. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_WDATA_BYTE_RAND_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_WDATA_BYTE_RAND_VAL"> `SVT_AXI_INACTIVE_WDATA_BYTE_RAND_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to a random value. </div></td></tr>          <tr><td valign="top"><span style="margin-left: 10;">INACTIVE_WDATA_BYTE_UNCHANGED_VAL(<a class="ClassLink" href="macros.html#item_SVT_AXI_INACTIVE_WDATA_BYTE_UNCHANGED_VAL"> `SVT_AXI_INACTIVE_WDATA_BYTE_UNCHANGED_VAL </a>)</span></td><td><div style="margin-left: 10;">Signal is  driven to initial value. </div></td></tr>        </table></span></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Constraint Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_exclude_port_configuration_unimplemented_features"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>exclude_port_configuration_unimplemented_features</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
This constraint insures that unimplemented features are avoided during randomization.
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint exclude_port_configuration_unimplemented_features {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((axi_interface_type == AXI4) || (axi_interface_type == AXI_ACE) || (axi_interface_type == ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category != AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlock_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awcache_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wlast_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awregion_enable == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awqos_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category != AXI_WRITE_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlock_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arcache_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rlast_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arregion_enable == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arqos_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_type == AXI4_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category != AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category != AXI_WRITE_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_allow_exclusive_store_without_exclusive_load"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_allow_exclusive_store_without_exclusive_load</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_allow_exclusive_store_without_exclusive_load {<br>
&nbsp;&nbsp;&nbsp;&nbsp;allow_exclusive_store_without_exclusive_load == 1'b0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_allow_first_exclusive_store_to_succeed"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_allow_first_exclusive_store_to_succeed</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_allow_first_exclusive_store_to_succeed {<br>
&nbsp;&nbsp;&nbsp;&nbsp;allow_first_exclusive_store_to_succeed == 1'b0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_atomicity_size"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_atomicity_size</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_atomicity_size {<br>
&nbsp;&nbsp;&nbsp;&nbsp;atomicity_size == -1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_auto_gen_dvm_complete_delay"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_auto_gen_dvm_complete_delay</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_auto_gen_dvm_complete_delay {<br>
&nbsp;&nbsp;&nbsp;&nbsp;min_auto_gen_dvm_complete_delay inside {[0:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;max_auto_gen_dvm_complete_delay inside {[0:16]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;max_auto_gen_dvm_complete_delay &gt;= min_auto_gen_dvm_complete_delay;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_axi4_lite_addr_width"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_axi4_lite_addr_width</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_axi4_lite_addr_width {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_type == svt_axi_port_configuration::AXI4_LITE) { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_width &gt;= (log_base_2_data_width - 3);<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_barrier_id_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_barrier_id_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_barrier_id_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (barrier_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min inside { [ ((1&lt;&lt;id_width)/2) : (((3*(1&lt;&lt;id_width))/4)) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else if (read_chan_id_width &lt; write_chan_id_width) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min inside { [ ((1&lt;&lt;read_chan_id_width)/2) : (((3*(1&lt;&lt;read_chan_id_width))/4)) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min inside { [ ((1&lt;&lt;write_chan_id_width)/2) : (((3*(1&lt;&lt;write_chan_id_width))/4)) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max inside { [ ((1&lt;&lt;id_width)/2) : (((3*(1&lt;&lt;id_width))/4)) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else if (read_chan_id_width &lt; write_chan_id_width) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max inside { [ ((1&lt;&lt;read_chan_id_width)/2) : (((3*(1&lt;&lt;read_chan_id_width))/4)) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max inside { [ ((1&lt;&lt;write_chan_id_width)/2) : (((3*(1&lt;&lt;write_chan_id_width))/4)) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max &gt; barrier_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_buffer_values_for_structural_dependency"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_buffer_values_for_structural_dependency</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_buffer_values_for_structural_dependency {<br>
&nbsp;&nbsp;&nbsp;axi_slv_channel_buffers_enable == 0;<br>
&nbsp;&nbsp;&nbsp;axi_wr_addr_buffer  == 16; <br>
&nbsp;&nbsp;&nbsp;axi_wr_data_buffer  == 4096;<br>
&nbsp;&nbsp;&nbsp;axi_wr_resp_buffer  == 16;<br>
&nbsp;&nbsp;&nbsp;axi_rd_addr_buffer  == 16;<br>
&nbsp;&nbsp;&nbsp;axi_rd_resp_buffer  == 4096;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_buser_enable_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_buser_enable_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_buser_enable_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;buser_enable &lt;= bresp_enable ;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_dvm_id_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_dvm_id_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_dvm_id_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;if (dvm_id_overlap == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_min inside { [ (((3*(1&lt;&lt;id_width))/4))+1 : ((1&lt;&lt;id_width)-1) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_min inside { [ (((3*(1&lt;&lt;read_chan_id_width))/4))+1 : ((1&lt;&lt;read_chan_id_width)-1) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_max inside { [ (((3*(1&lt;&lt;id_width))/4))+1 : ((1&lt;&lt;id_width)-1) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_max inside { [ (((3*(1&lt;&lt;read_chan_id_width))/4))+1 : ((1&lt;&lt;read_chan_id_width)-1) ] };<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_max &gt; dvm_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_exclusive_monitor_error_control_reg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_exclusive_monitor_error_control_reg</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_exclusive_monitor_error_control_reg {<br>
&nbsp;&nbsp;&nbsp;&nbsp;exclusive_monitor_error_control_reg == 0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_inactive_wdata_bytes_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_inactive_wdata_bytes_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_inactive_wdata_bytes_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;inactive_wdata_bytes_val == INACTIVE_WDATA_BYTE_LOW_VAL;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_locked_access_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_locked_access_enable</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_locked_access_enable {<br>
&nbsp;&nbsp;&nbsp;&nbsp;locked_access_enable == 0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_max_num_exclusive_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_max_num_exclusive_access</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_max_num_exclusive_access {<br>
&nbsp;&nbsp;&nbsp;&nbsp;max_num_exclusive_access == 4;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_nonshareable_xact_address_range_in_systemshareable_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_nonshareable_xact_address_range_in_systemshareable_mode</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_nonshareable_xact_address_range_in_systemshareable_mode {<br>
&nbsp;&nbsp;&nbsp;&nbsp;nonshareable_xact_address_range_in_systemshareable_mode == NONSHAREABLE_XACT_ADDR_OUTSIDE_INNER_OUTER_NON_SHAREABLE_ADDR_RANGE;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_addr_bits_used_in_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_num_addr_bits_used_in_exclusive_monitor</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_addr_bits_used_in_exclusive_monitor {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_addr_bits_used_in_exclusive_monitor ==   64-1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_id_bits_used_in_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_num_id_bits_used_in_exclusive_monitor</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_id_bits_used_in_exclusive_monitor {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_id_bits_used_in_exclusive_monitor ==   8-1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_initial_addr_bits_ignored_by_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_num_initial_addr_bits_ignored_by_exclusive_monitor</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_initial_addr_bits_ignored_by_exclusive_monitor {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_initial_addr_bits_ignored_by_exclusive_monitor == 0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_outstanding_snoop_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_num_outstanding_snoop_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_outstanding_snoop_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_snoop_xact == 4;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_num_outstanding_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_outstanding_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_xact == 4;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_read_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_num_read_outstanding_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_read_outstanding_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_read_outstanding_xact == 4;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_num_write_outstanding_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_num_write_outstanding_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_num_write_outstanding_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;num_write_outstanding_xact == 4;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_read_addr_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_read_addr_chan_idle_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_read_addr_chan_idle_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;read_addr_chan_idle_val == INACTIVE_CHAN_PREV_VAL;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_read_data_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_read_data_chan_idle_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_read_data_chan_idle_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;read_data_chan_idle_val == INACTIVE_CHAN_PREV_VAL;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_reset_exclusive_monitor_on_successful_exclusive_store"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_reset_exclusive_monitor_on_successful_exclusive_store</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_reset_exclusive_monitor_on_successful_exclusive_store {<br>
&nbsp;&nbsp;&nbsp;reset_exclusive_monitor_on_successful_exclusive_store  == 1'b1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_serial_read_write_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_serial_read_write_access</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_serial_read_write_access {<br>
&nbsp;&nbsp;&nbsp;&nbsp;serial_read_write_access == 0;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_shareable_exclusive_access_from_acelite_ports_enable"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_shareable_exclusive_access_from_acelite_ports_enable</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_shareable_exclusive_access_from_acelite_ports_enable {<br>
&nbsp;&nbsp;&nbsp;shareable_exclusive_access_from_acelite_ports_enable  == 1'b1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_snoop_response_data_transfer_mode"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_snoop_response_data_transfer_mode</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_snoop_response_data_transfer_mode {<br>
&nbsp;&nbsp;&nbsp;&nbsp;snoop_response_data_transfer_mode == SNOOP_RESP_DATA_TRANSFER_USING_CDDATA;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_use_secured_exclusive_monitor"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_use_secured_exclusive_monitor</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_use_secured_exclusive_monitor {<br>
&nbsp;&nbsp;&nbsp;&nbsp;use_secured_exclusive_monitor == 1'b1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_write_addr_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_write_addr_chan_idle_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_write_addr_chan_idle_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;write_addr_chan_idle_val == INACTIVE_CHAN_PREV_VAL;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_write_data_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_write_data_chan_idle_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_write_data_chan_idle_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;write_data_chan_idle_val == INACTIVE_CHAN_PREV_VAL;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_write_data_interleave_depth"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_write_data_interleave_depth</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_write_data_interleave_depth {<br>
&nbsp;&nbsp;&nbsp;&nbsp;write_data_interleave_depth == 1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_write_resp_chan_idle_val"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_write_resp_chan_idle_val</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_write_resp_chan_idle_val {<br>
&nbsp;&nbsp;&nbsp;&nbsp;write_resp_chan_idle_val == INACTIVE_CHAN_PREV_VAL;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_reasonable_write_resp_wait_for_addr_accept"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>reasonable_write_resp_wait_for_addr_accept</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint reasonable_write_resp_wait_for_addr_accept {<br>
&nbsp;&nbsp;&nbsp;&nbsp;write_resp_wait_for_addr_accept == 1;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_solve_order"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>solve_order</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint solve_order {<br>
&nbsp;&nbsp;&nbsp;&nbsp;primary_props == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve log_base_2_data_width before data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve log_base_2_data_width before log_base_2_cache_line_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve log_base_2_cache_line_size before cache_line_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve log_base_2_cache_line_size before log_base_2_snoop_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve log_base_2_atomicity_size before atomicity_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve axi_interface_type before axi_interface_category;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve log_base_2_snoop_data_width before snoop_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve barrier_id_overlap before barrier_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve barrier_id_overlap before barrier_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve read_chan_id_width before barrier_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve write_chan_id_width before barrier_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve read_chan_id_width before barrier_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve write_chan_id_width before barrier_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve id_width before barrier_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve id_width before barrier_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve id_width before dvm_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve id_width before dvm_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve read_chan_id_width before dvm_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve write_chan_id_width before dvm_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve read_chan_id_width before dvm_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve write_chan_id_width before dvm_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve dvm_id_overlap before dvm_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve dvm_id_overlap before dvm_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve axi_interface_type before primary_props;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve axi_interface_category before primary_props;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before addr_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before addr_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before data_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before resp_user_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before snoop_data_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before use_separate_rd_wr_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before read_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before write_chan_id_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before barrier_id_overlap;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before barrier_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before barrier_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before dvm_id_overlap;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before dvm_id_min;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before dvm_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before writeevict_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awunique_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before num_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before num_read_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before num_write_outstanding_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before num_outstanding_snoop_xact;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before max_num_exclusive_access;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before use_secured_exclusive_monitor;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before allow_exclusive_store_without_exclusive_load;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before allow_first_exclusive_store_to_succeed;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before reset_exclusive_monitor_on_successful_exclusive_store;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before shareable_exclusive_access_from_acelite_ports_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before num_id_bits_used_in_exclusive_monitor;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before num_addr_bits_used_in_exclusive_monitor;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before num_initial_addr_bits_ignored_by_exclusive_monitor;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before exclusive_monitor_error_control_reg;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before write_data_interleave_depth;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before tdata_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before tstrb_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before tdata_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before tid_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before tdest_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before tuser_width;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before wysiwyg_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awid_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awlen_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awsize_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awburst_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awlock_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awcache_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awprot_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before wstrb_enable; <br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before wlast_enable; <br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before bid_enable; <br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before bresp_enable; <br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arid_enable; <br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arlen_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arsize_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arburst_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arlock_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arcache_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arprot_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before rid_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before rresp_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before rlast_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awregion_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awqos_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arregion_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before arqos_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before awuser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before wuser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before buser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before aruser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before ruser_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before wdata_optimistic_flow_control_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before memory_update_for_read_xact_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before read_data_reordering_depth;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before write_resp_reordering_depth;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before read_data_interleave_size;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before write_resp_wait_for_addr_accept;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before exclusive_access_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before exclusive_monitor_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before locked_access_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before barrier_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before dvm_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before speculative_read_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before snoop_filter_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before forward_cmos_to_slaves_check_enable;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before cache_line_state_change_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before snoop_response_mode_during_mem_update;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before snoop_response_data_transfer_mode;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before nonshareable_xact_address_range_in_systemshareable_mode;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before reordering_algorithm;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve primary_props before reordering_window;<br>
&nbsp;&nbsp;&nbsp;&nbsp;solve dvm_enable before addr_width;<br>
&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_valid_ranges"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;constraint<br>&nbsp;svt_axi_port_configuration::<b>valid_ranges</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
constraint valid_ranges {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_line_state_change_type inside {RECOMMENDED_CACHE_LINE_STATE_CHANGE,LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE,LEGAL_WITHOUT_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(axi_interface_type == AXI3 || axi_interface_type == AXI4_LITE ||<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_interface_type == AXI_ACE || axi_interface_type == ACE_LITE ) -&gt; (axi_interface_category == AXI_READ_WRITE);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;id_width inside {[0:  8]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_chan_id_width inside {[0:  8]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_chan_id_width inside {[0:  8]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_port_kind == AXI_MASTER)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((axi_interface_category ==  AXI_READ_ONLY)|| (axi_interface_category == AXI_WRITE_ONLY))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;{<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;exclusive_access_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;exclusive_monitor_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min &gt;= 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min &lt;= ((1&lt;&lt;(id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else if (read_chan_id_width &lt; write_chan_id_width) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min &lt;= ((1&lt;&lt;(read_chan_id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min &lt;= ((1&lt;&lt;(write_chan_id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max &gt;= 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max &lt;= ((1&lt;&lt;(id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else if (read_chan_id_width &lt; write_chan_id_width) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max &lt;= ((1&lt;&lt;(read_chan_id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_max &lt;= ((1&lt;&lt;(write_chan_id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_id_min &lt; barrier_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_min &gt;= 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_min &lt;= ((1&lt;&lt;(id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_min &lt;= ((1&lt;&lt;(read_chan_id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_max &gt;= 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (use_separate_rd_wr_chan_id_width == 0) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_max &lt;= ((1&lt;&lt;(id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_max &lt;= ((1&lt;&lt;(read_chan_id_width))-1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_id_min &lt; dvm_id_max;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_width inside {[1:(  64-num_enabled_tagged_addr_attributes)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_user_width inside {[1:  4]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;log_base_2_data_width inside {[  3:log_base_2_max_data_width]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (log_base_2_data_width &lt; 8) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;log_base_2_cache_line_size inside {[4:((log_base_2_data_width-3)+4)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;log_base_2_cache_line_size inside {[(log_base_2_data_width-3):(((log_base_2_data_width-3)+4))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (log_base_2_data_width &lt; 8) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;log_base_2_atomicity_size inside {[4:((log_base_2_data_width-3)+4)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;log_base_2_atomicity_size inside {[(log_base_2_data_width-3):(((log_base_2_data_width-3)+4))]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (log_base_2_max_snoop_data_width &lt; (log_base_2_cache_line_size+3))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;log_base_2_snoop_data_width inside {[((log_base_2_cache_line_size+3)-4):log_base_2_max_snoop_data_width]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;log_base_2_snoop_data_width inside {[((log_base_2_cache_line_size+3)-4):(log_base_2_cache_line_size+3)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_width == (1 &lt;&lt; log_base_2_data_width);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_user_width inside {[1:  4]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;resp_user_width inside {[1:  4]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_line_size == (1 &lt;&lt; log_base_2_cache_line_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_data_width == (1 &lt;&lt; log_base_2_snoop_data_width);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ( atomicity_size &gt; -1)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;atomicity_size == (1 &lt;&lt; log_base_2_atomicity_size);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_cache_lines inside {[  1:  1024]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_xact inside {-1,[1:  128]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_read_outstanding_xact inside {[1:  128]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_write_outstanding_xact inside {[1:  128]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_snoop_xact inside {[1:  10]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;max_num_exclusive_access inside {[0:  4]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_id_bits_used_in_exclusive_monitor inside {[0:  8-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(num_addr_bits_used_in_exclusive_monitor+num_initial_addr_bits_ignored_by_exclusive_monitor) inside {[0:  64-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_data_interleave_depth inside {[1:  1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_data_reordering_depth inside {[1:  8]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;read_data_interleave_size inside {[1:  4]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_resp_reordering_depth inside {[1:  8]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(tdata_enable == 0) -&gt; (tstrb_enable == 0);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tdata_width inside {[8:  128]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tdata_width == ((tdata_width &gt;&gt; 3) &lt;&lt; 3);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tid_width   inside {[1:  8]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tdest_width inside {[1:  4]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;tuser_width inside {[1:  8]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_type == AXI3) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlock_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awcache_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wlast_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlock_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arcache_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rlast_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awregion_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awqos_enable        == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arregion_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arqos_enable        == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} else {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;locked_access_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_type == AXI4_LITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlen_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlen_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsize_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsize_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awburst_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arburst_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlock_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlock_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awcache_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arcache_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wlast_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rlast_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_width inside {32, 64};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (id_reflection_enable == 1) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awid_enable == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bid_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rid_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;exclusive_access_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;exclusive_monitor_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;barrier_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;dvm_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;if ((axi_interface_type == AXI_ACE) || (axi_interface_type == ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (snoop_filter_enable == 1)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_line_state_change_type != LEGAL_WITHOUT_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cache_line_state_change_type != LEGAL_WITH_SNOOP_FILTER_CACHE_LINE_STATE_CHANGE;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if((axi_interface_type == AXI_ACE) && (dvm_enable == 1))<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_width &gt;= 32;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((axi_port_kind == AXI_MASTER) && <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;((axi_interface_type == AXI4) || (axi_interface_type == AXI_ACE) || (axi_interface_type == ACE_LITE))) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category == AXI_READ_WRITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_enable == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wlast_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_enable == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category == AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_enable == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awid_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlen_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsize_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awburst_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlock_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awregion_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awcache_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awqos_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category == AXI_WRITE_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wlast_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arid_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlen_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsize_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arburst_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlock_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arregion_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arcache_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arqos_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_port_kind == AXI_SLAVE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((axi_interface_type == AXI4) || (axi_interface_type == AXI_ACE) || (axi_interface_type == ACE_LITE)) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;write_resp_wait_for_addr_accept == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category == AXI_READ_WRITE) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rlast_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category == AXI_READ_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rlast_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awid_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlen_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsize_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awburst_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bid_enable      == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awregion_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awcache_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awqos_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlock_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wlast_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bresp_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_category == AXI_WRITE_ONLY) {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awid_enable     == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awlen_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awsize_enable   == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awburst_enable  == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_enable    == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bid_enable      == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arid_enable     == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlen_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arsize_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arburst_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rid_enable      == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rlast_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arregion_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arcache_enable  == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arqos_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arlock_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_enable   == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rresp_enable    == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_interface_type == ACE_LITE)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;writeevict_enable == 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (writeevict_enable == 1) awunique_enable == 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (locked_access_enable)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;num_outstanding_xact != -1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (axi_slv_channel_buffers_enable)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;toggle_ready_signals_during_idle_period == 0; <br>
&nbsp;&nbsp;&nbsp;}<br>
<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
