$date
  Sat Jan 23 15:49:37 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 3 # countout[2:0] $end
$scope module mapping $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 3 & countout[2:0] $end
$var reg 3 ' count[2:0] $end
$upscope $end
$enddefinitions $end
#0
0!
U"
b000 #
0$
U%
b000 &
b000 '
#10000000
1!
b001 #
1$
b001 &
b001 '
#20000000
0!
0$
#30000000
1!
b010 #
1$
b010 &
b010 '
#40000000
0!
0$
#50000000
1!
b011 #
1$
b011 &
b011 '
#60000000
0!
0$
#70000000
1!
b100 #
1$
b100 &
b100 '
#80000000
0!
0$
#90000000
1!
b101 #
1$
b101 &
b101 '
#100000000
0!
0$
#110000000
1!
b110 #
1$
b110 &
b110 '
#120000000
0!
0$
#130000000
1!
b111 #
1$
b111 &
b111 '
#140000000
0!
0$
#150000000
1!
b000 #
1$
b000 &
b000 '
#160000000
0!
0$
#170000000
1!
b001 #
1$
b001 &
b001 '
#180000000
0!
0$
#190000000
1!
b010 #
1$
b010 &
b010 '
#200000000
0!
0$
#210000000
1!
b011 #
1$
b011 &
b011 '
#220000000
0!
0$
#230000000
