{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-48-Bare-Metal-AMP/ba-p/515105\nAMP\u306b\u3066CPU0\u304b\u3089CPU1\u3092\u8d77\u52d5\u3059\u308b\u30b3\u30fc\u30c9\u4f8b\nint main()\n{\n    int delay;\n\n    //Disable cache on OCM\n    Xil_SetTibAttributes(0xFFFF0000,0x14de2);  // S=b1 TEX=b100 AP=b1111, C=b0, B=b0\n    SetupIntrSystem(&IntcInstancePtr);\n    print(\"CPU0: writing start address for cpu1\\n\\r\");\n    Xil_Out32(CPU1STARTADR, 0x00200000);\n    dmb(); // waits until write has finished\n\n    print(\"CPU0: sending the SEV to wake up CPU1\\n\\r\");\n    sev();\n\n    while(1) {\n       for( delay = 0; delay < OP_DELAYl delay++) // wait\n       {}\n       print(\"CPU 0\\n\\r\");\n    }\n    return 0;\n}\n\nhttp://japan.xilinx.com/support/answers/46911.html\n\n1 \u3064\u76ee\u306e\u30d7\u30ed\u30bb\u30c3\u30b5\u304c 2 \u3064\u76ee\u306e\u30b3\u30a2\u3092\u8d77\u52d5\u3055\u305b\u308b\u5fc5\u8981\u304c\u3042\u308b\u5834\u5408\u306f\u3001\u30ed\u30b1\u30fc\u30b7\u30e7\u30f3 0xFFFFFFF0 \u306b\u76ee\u7684\u306e pc \u5024\u3092\u66f8\u304d\u8fbc\u307f\u3001sev (\u30a4\u30d9\u30f3\u30c8\u9001\u4fe1) \u547d\u4ee4\u3092\u9001\u4fe1\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-48-Bare-Metal-AMP/ba-p/515105\n\nAMP\u306b\u3066CPU0\u304b\u3089CPU1\u3092\u8d77\u52d5\u3059\u308b\u30b3\u30fc\u30c9\u4f8b\n\n```c\nint main()\n{\n    int delay;\n\n    //Disable cache on OCM\n    Xil_SetTibAttributes(0xFFFF0000,0x14de2);  // S=b1 TEX=b100 AP=b1111, C=b0, B=b0\n    SetupIntrSystem(&IntcInstancePtr);\n    print(\"CPU0: writing start address for cpu1\\n\\r\");\n    Xil_Out32(CPU1STARTADR, 0x00200000);\n    dmb(); // waits until write has finished\n\n    print(\"CPU0: sending the SEV to wake up CPU1\\n\\r\");\n    sev();\n\n    while(1) {\n       for( delay = 0; delay < OP_DELAYl delay++) // wait\n       {}\n       print(\"CPU 0\\n\\r\");\n    }\n    return 0;\n}\n```\n\n\nhttp://japan.xilinx.com/support/answers/46911.html\n> \n1 \u3064\u76ee\u306e\u30d7\u30ed\u30bb\u30c3\u30b5\u304c 2 \u3064\u76ee\u306e\u30b3\u30a2\u3092\u8d77\u52d5\u3055\u305b\u308b\u5fc5\u8981\u304c\u3042\u308b\u5834\u5408\u306f\u3001\u30ed\u30b1\u30fc\u30b7\u30e7\u30f3 0xFFFFFFF0 \u306b\u76ee\u7684\u306e pc \u5024\u3092\u66f8\u304d\u8fbc\u307f\u3001sev (\u30a4\u30d9\u30f3\u30c8\u9001\u4fe1) \u547d\u4ee4\u3092\u9001\u4fe1\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n", "tags": ["adamTaylor", "AMP"]}