// Seed: 517209917
module module_0 #(
    parameter id_3 = 32'd56
) (
    input  uwire id_0,
    output uwire id_1
);
  wire _id_3;
  ;
  wire ['b0 : id_3] id_4;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_10 = 32'd29
) (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input wire id_8,
    input tri1 id_9,
    input wire _id_10,
    output wire id_11,
    output supply1 id_12,
    output tri1 id_13,
    input tri1 id_14,
    output wor id_15
);
  logic id_17;
  ;
  int [$realtime : id_10] id_18;
  module_0 modCall_1 (
      id_6,
      id_12
  );
  assign id_12 = id_8 ? 1 : -1'b0 + 1'b0;
endmodule
