// Seed: 604809929
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  final $display(1 == id_2);
  supply1 id_4;
  reg id_5 = 1;
  assign id_2 = id_4;
  tri1 id_6 = id_1 ^ 1;
  always_latch @(id_4 or posedge 1'b0) id_5 <= !id_3;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output wor id_2,
    output wire id_3,
    input tri1 id_4,
    output uwire id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    input wand id_12,
    output uwire id_13,
    input wand id_14,
    output supply0 id_15,
    input wire id_16
    , id_26,
    input tri1 id_17,
    input supply1 id_18,
    input wor id_19,
    input supply0 id_20,
    output wire id_21,
    input supply0 id_22,
    output wand id_23,
    output supply0 id_24
);
  assign id_21 = id_11;
  wire id_27;
  wire id_28;
  module_0(
      id_28, id_26, id_26
  );
endmodule
