{
  "name": "ostd::<arch::cpu::context::CpuExceptionType as core::fmt::Debug>::fmt",
  "span": "ostd/src/arch/x86/cpu/context/mod.rs:361:38: 361:43",
  "mir": "fn ostd::<arch::cpu::context::CpuExceptionType as core::fmt::Debug>::fmt(_1: &arch::cpu::context::CpuExceptionType, _2: &mut core::fmt::Formatter<'_>) -> core::result::Result<(), core::fmt::Error> {\n    let mut _0: core::result::Result<(), core::fmt::Error>;\n    let mut _3: &str;\n    let mut _4: isize;\n    debug self => _1;\n    debug f => _2;\n    bb0: {\n        StorageLive(_3);\n        _4 = discriminant((*_1));\n        switchInt(move _4) -> [0: bb7, 1: bb6, 2: bb5, 3: bb4, 4: bb3, 5: bb2, otherwise: bb1];\n    }\n    bb1: {\n        unreachable;\n    }\n    bb2: {\n        _3 = \"Reserved\";\n        goto -> bb8;\n    }\n    bb3: {\n        _3 = \"Abort\";\n        goto -> bb8;\n    }\n    bb4: {\n        _3 = \"Interrupt\";\n        goto -> bb8;\n    }\n    bb5: {\n        _3 = \"FaultOrTrap\";\n        goto -> bb8;\n    }\n    bb6: {\n        _3 = \"Trap\";\n        goto -> bb8;\n    }\n    bb7: {\n        _3 = \"Fault\";\n        goto -> bb8;\n    }\n    bb8: {\n        _0 = core::fmt::Formatter::<'_>::write_str(_2, move _3) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}