#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021c36aeaf70 .scope module, "hello_tb" "hello_tb" 2 5;
 .timescale -9 -9;
v0000021c36b49ad0_0 .var "clk", 0 0;
v0000021c36b4b290_0 .net "q", 3 0, L_0000021c36b4b790;  1 drivers
v0000021c36b4ae30_0 .var "resetn", 0 0;
S_0000021c36aeabe0 .scope module, "uut" "hello" 2 9, 3 1 0, S_0000021c36aeaf70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
L_0000021c36aec270 .functor NOT 1, L_0000021c36b4a570, C4<0>, C4<0>, C4<0>;
v0000021c36aebf30_0 .net *"_ivl_13", 0 0, L_0000021c36b4a6b0;  1 drivers
v0000021c36aec070_0 .net *"_ivl_18", 0 0, L_0000021c36b49b70;  1 drivers
v0000021c36b4b1f0_0 .net *"_ivl_3", 0 0, L_0000021c36b4a570;  1 drivers
v0000021c36b49d50_0 .net *"_ivl_4", 0 0, L_0000021c36aec270;  1 drivers
v0000021c36b4b510_0 .net *"_ivl_9", 0 0, L_0000021c36b4ab10;  1 drivers
v0000021c36b49f30_0 .net "clk", 0 0, v0000021c36b49ad0_0;  1 drivers
v0000021c36b4acf0_0 .net "d", 3 0, L_0000021c36b4b6f0;  1 drivers
v0000021c36b4b330_0 .net "q", 3 0, L_0000021c36b4b790;  alias, 1 drivers
v0000021c36b4ac50_0 .net "resetn", 0 0, v0000021c36b4ae30_0;  1 drivers
L_0000021c36b4a570 .part L_0000021c36b4b790, 0, 1;
L_0000021c36b4ab10 .part L_0000021c36b4b790, 3, 1;
L_0000021c36b4a6b0 .part L_0000021c36b4b790, 2, 1;
L_0000021c36b4b6f0 .concat8 [ 1 1 1 1], L_0000021c36b49b70, L_0000021c36b4a6b0, L_0000021c36b4ab10, L_0000021c36aec270;
L_0000021c36b49b70 .part L_0000021c36b4b790, 1, 1;
L_0000021c36b4a750 .part L_0000021c36b4b6f0, 0, 1;
L_0000021c36b4a250 .part L_0000021c36b4b6f0, 1, 1;
L_0000021c36b4abb0 .part L_0000021c36b4b6f0, 2, 1;
L_0000021c36b4b790 .concat8 [ 1 1 1 1], v0000021c36aec110_0, v0000021c36aebdf0_0, v0000021c36aebfd0_0, v0000021c36aeb850_0;
L_0000021c36b4a610 .part L_0000021c36b4b6f0, 3, 1;
S_0000021c36bbe620 .scope module, "D0" "dflipflop" 3 11, 4 1 0, S_0000021c36aeabe0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "resetn";
    .port_info 4 /INPUT 1 "startingvalue";
v0000021c36aebb70_0 .net "clk", 0 0, v0000021c36b49ad0_0;  alias, 1 drivers
v0000021c36aeb2b0_0 .net "d", 0 0, L_0000021c36b4a750;  1 drivers
v0000021c36aec110_0 .var "q", 0 0;
v0000021c36aebd50_0 .net "resetn", 0 0, v0000021c36b4ae30_0;  alias, 1 drivers
L_0000021c36b4b8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c36aec1b0_0 .net "startingvalue", 0 0, L_0000021c36b4b8b8;  1 drivers
E_0000021c36ae6ee0/0 .event negedge, v0000021c36aebd50_0;
E_0000021c36ae6ee0/1 .event posedge, v0000021c36aebb70_0;
E_0000021c36ae6ee0 .event/or E_0000021c36ae6ee0/0, E_0000021c36ae6ee0/1;
S_0000021c36bbe7b0 .scope module, "D1" "dflipflop" 3 12, 4 1 0, S_0000021c36aeabe0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "resetn";
    .port_info 4 /INPUT 1 "startingvalue";
v0000021c36aeb710_0 .net "clk", 0 0, v0000021c36b49ad0_0;  alias, 1 drivers
v0000021c36aeb530_0 .net "d", 0 0, L_0000021c36b4a250;  1 drivers
v0000021c36aebdf0_0 .var "q", 0 0;
v0000021c36aebcb0_0 .net "resetn", 0 0, v0000021c36b4ae30_0;  alias, 1 drivers
L_0000021c36b4b900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c36aeb350_0 .net "startingvalue", 0 0, L_0000021c36b4b900;  1 drivers
S_0000021c36af3f60 .scope module, "D2" "dflipflop" 3 13, 4 1 0, S_0000021c36aeabe0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "resetn";
    .port_info 4 /INPUT 1 "startingvalue";
v0000021c36aeb490_0 .net "clk", 0 0, v0000021c36b49ad0_0;  alias, 1 drivers
v0000021c36aebe90_0 .net "d", 0 0, L_0000021c36b4abb0;  1 drivers
v0000021c36aebfd0_0 .var "q", 0 0;
v0000021c36aeba30_0 .net "resetn", 0 0, v0000021c36b4ae30_0;  alias, 1 drivers
L_0000021c36b4b948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c36aeb5d0_0 .net "startingvalue", 0 0, L_0000021c36b4b948;  1 drivers
S_0000021c36af40f0 .scope module, "D3" "dflipflop" 3 14, 4 1 0, S_0000021c36aeabe0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "resetn";
    .port_info 4 /INPUT 1 "startingvalue";
v0000021c36aeb670_0 .net "clk", 0 0, v0000021c36b49ad0_0;  alias, 1 drivers
v0000021c36aeb7b0_0 .net "d", 0 0, L_0000021c36b4a610;  1 drivers
v0000021c36aeb850_0 .var "q", 0 0;
v0000021c36aebad0_0 .net "resetn", 0 0, v0000021c36b4ae30_0;  alias, 1 drivers
L_0000021c36b4b990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021c36aebc10_0 .net "startingvalue", 0 0, L_0000021c36b4b990;  1 drivers
    .scope S_0000021c36bbe620;
T_0 ;
    %wait E_0000021c36ae6ee0;
    %load/vec4 v0000021c36aebd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021c36aec1b0_0;
    %assign/vec4 v0000021c36aec110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021c36aeb2b0_0;
    %assign/vec4 v0000021c36aec110_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021c36bbe7b0;
T_1 ;
    %wait E_0000021c36ae6ee0;
    %load/vec4 v0000021c36aebcb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000021c36aeb350_0;
    %assign/vec4 v0000021c36aebdf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021c36aeb530_0;
    %assign/vec4 v0000021c36aebdf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021c36af3f60;
T_2 ;
    %wait E_0000021c36ae6ee0;
    %load/vec4 v0000021c36aeba30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000021c36aeb5d0_0;
    %assign/vec4 v0000021c36aebfd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021c36aebe90_0;
    %assign/vec4 v0000021c36aebfd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021c36af40f0;
T_3 ;
    %wait E_0000021c36ae6ee0;
    %load/vec4 v0000021c36aebad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021c36aebc10_0;
    %assign/vec4 v0000021c36aeb850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021c36aeb7b0_0;
    %assign/vec4 v0000021c36aeb850_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021c36aeaf70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c36b49ad0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0000021c36b49ad0_0;
    %inv;
    %store/vec4 v0000021c36b49ad0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000021c36aeaf70;
T_5 ;
    %vpi_call 2 18 "$dumpfile", "hello_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c36aeaf70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c36b4ae30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c36b4ae30_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "hello_tb.v";
    "./hello.v";
    "./dflipflop.v";
