--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml union_1.twx union_1.ncd -o union_1.twr union_1.pcf -ucf
Nexys3_master.ucf

Design file:              union_1.ncd
Physical constraint file: union_1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.100ns.
--------------------------------------------------------------------------------

Paths for end point divisor/counter_16 (SLICE_X21Y23.C1), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_1 (FF)
  Destination:          divisor/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.054ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_1 to divisor/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.BQ      Tcko                  0.391   divisor/counter<3>
                                                       divisor/counter_1
    SLICE_X20Y22.B1      net (fanout=2)        0.619   divisor/counter<1>
    SLICE_X20Y22.COUT    Topcyb                0.375   divisor/Mcount_counter_cy<3>
                                                       divisor/counter<1>_rt
                                                       divisor/Mcount_counter_cy<3>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<3>
    SLICE_X20Y23.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<7>
                                                       divisor/Mcount_counter_cy<7>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   divisor/Mcount_counter_cy<7>
    SLICE_X20Y24.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<11>
                                                       divisor/Mcount_counter_cy<11>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<11>
    SLICE_X20Y25.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<15>
                                                       divisor/Mcount_counter_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<15>
    SLICE_X20Y26.AMUX    Tcina                 0.177   Result<16>
                                                       divisor/Mcount_counter_xor<16>
    SLICE_X21Y23.C1      net (fanout=1)        0.851   Result<16>
    SLICE_X21Y23.CLK     Tas                   0.322   divisor/counter<16>
                                                       divisor/counter_16_rstpot
                                                       divisor/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (1.493ns logic, 1.561ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_0 (FF)
  Destination:          divisor/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_0 to divisor/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.AQ      Tcko                  0.391   divisor/counter<3>
                                                       divisor/counter_0
    SLICE_X20Y22.A2      net (fanout=2)        0.577   divisor/counter<0>
    SLICE_X20Y22.COUT    Topcya                0.395   divisor/Mcount_counter_cy<3>
                                                       divisor/Mcount_counter_lut<0>_INV_0
                                                       divisor/Mcount_counter_cy<3>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<3>
    SLICE_X20Y23.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<7>
                                                       divisor/Mcount_counter_cy<7>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   divisor/Mcount_counter_cy<7>
    SLICE_X20Y24.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<11>
                                                       divisor/Mcount_counter_cy<11>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<11>
    SLICE_X20Y25.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<15>
                                                       divisor/Mcount_counter_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<15>
    SLICE_X20Y26.AMUX    Tcina                 0.177   Result<16>
                                                       divisor/Mcount_counter_xor<16>
    SLICE_X21Y23.C1      net (fanout=1)        0.851   Result<16>
    SLICE_X21Y23.CLK     Tas                   0.322   divisor/counter<16>
                                                       divisor/counter_16_rstpot
                                                       divisor/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (1.513ns logic, 1.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_2 (FF)
  Destination:          divisor/counter_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.009ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_2 to divisor/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.CQ      Tcko                  0.391   divisor/counter<3>
                                                       divisor/counter_2
    SLICE_X20Y22.C1      net (fanout=19)       0.654   divisor/counter<2>
    SLICE_X20Y22.COUT    Topcyc                0.295   divisor/Mcount_counter_cy<3>
                                                       divisor/counter<2>_rt
                                                       divisor/Mcount_counter_cy<3>
    SLICE_X20Y23.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<3>
    SLICE_X20Y23.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<7>
                                                       divisor/Mcount_counter_cy<7>
    SLICE_X20Y24.CIN     net (fanout=1)        0.082   divisor/Mcount_counter_cy<7>
    SLICE_X20Y24.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<11>
                                                       divisor/Mcount_counter_cy<11>
    SLICE_X20Y25.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<11>
    SLICE_X20Y25.COUT    Tbyp                  0.076   divisor/Mcount_counter_cy<15>
                                                       divisor/Mcount_counter_cy<15>
    SLICE_X20Y26.CIN     net (fanout=1)        0.003   divisor/Mcount_counter_cy<15>
    SLICE_X20Y26.AMUX    Tcina                 0.177   Result<16>
                                                       divisor/Mcount_counter_xor<16>
    SLICE_X21Y23.C1      net (fanout=1)        0.851   Result<16>
    SLICE_X21Y23.CLK     Tas                   0.322   divisor/counter<16>
                                                       divisor/counter_16_rstpot
                                                       divisor/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (1.413ns logic, 1.596ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point divisor/counter_10 (SLICE_X21Y24.C2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_14 (FF)
  Destination:          divisor/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.694ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_14 to divisor/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.CQ      Tcko                  0.391   divisor/counter<15>
                                                       divisor/counter_14
    SLICE_X19Y24.A1      net (fanout=2)        0.787   divisor/counter<14>
    SLICE_X19Y24.A       Tilo                  0.259   divisor/counter[16]_GND_3_o_equal_2_o<16>
                                                       divisor/counter[16]_GND_3_o_equal_2_o<16>1
    SLICE_X21Y24.C2      net (fanout=18)       0.935   divisor/counter[16]_GND_3_o_equal_2_o<16>
    SLICE_X21Y24.CLK     Tas                   0.322   divisor/counter<11>
                                                       divisor/counter_10_rstpot
                                                       divisor/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (0.972ns logic, 1.722ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_6 (FF)
  Destination:          divisor/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.237 - 0.246)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_6 to divisor/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.CQ      Tcko                  0.447   divisor/counter<7>
                                                       divisor/counter_6
    SLICE_X19Y24.A2      net (fanout=2)        0.631   divisor/counter<6>
    SLICE_X19Y24.A       Tilo                  0.259   divisor/counter[16]_GND_3_o_equal_2_o<16>
                                                       divisor/counter[16]_GND_3_o_equal_2_o<16>1
    SLICE_X21Y24.C2      net (fanout=18)       0.935   divisor/counter[16]_GND_3_o_equal_2_o<16>
    SLICE_X21Y24.CLK     Tas                   0.322   divisor/counter<11>
                                                       divisor/counter_10_rstpot
                                                       divisor/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (1.028ns logic, 1.566ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_15 (FF)
  Destination:          divisor/counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.415ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_15 to divisor/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   divisor/counter<15>
                                                       divisor/counter_15
    SLICE_X19Y24.A3      net (fanout=2)        0.508   divisor/counter<15>
    SLICE_X19Y24.A       Tilo                  0.259   divisor/counter[16]_GND_3_o_equal_2_o<16>
                                                       divisor/counter[16]_GND_3_o_equal_2_o<16>1
    SLICE_X21Y24.C2      net (fanout=18)       0.935   divisor/counter[16]_GND_3_o_equal_2_o<16>
    SLICE_X21Y24.CLK     Tas                   0.322   divisor/counter<11>
                                                       divisor/counter_10_rstpot
                                                       divisor/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (0.972ns logic, 1.443ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point divisor/counter_2 (SLICE_X21Y22.C2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_14 (FF)
  Destination:          divisor/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_14 to divisor/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.CQ      Tcko                  0.391   divisor/counter<15>
                                                       divisor/counter_14
    SLICE_X19Y24.A1      net (fanout=2)        0.787   divisor/counter<14>
    SLICE_X19Y24.A       Tilo                  0.259   divisor/counter[16]_GND_3_o_equal_2_o<16>
                                                       divisor/counter[16]_GND_3_o_equal_2_o<16>1
    SLICE_X21Y22.C2      net (fanout=18)       0.914   divisor/counter[16]_GND_3_o_equal_2_o<16>
    SLICE_X21Y22.CLK     Tas                   0.322   divisor/counter<3>
                                                       divisor/counter_2_rstpot
                                                       divisor/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (0.972ns logic, 1.701ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_6 (FF)
  Destination:          divisor/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.573ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_6 to divisor/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.CQ      Tcko                  0.447   divisor/counter<7>
                                                       divisor/counter_6
    SLICE_X19Y24.A2      net (fanout=2)        0.631   divisor/counter<6>
    SLICE_X19Y24.A       Tilo                  0.259   divisor/counter[16]_GND_3_o_equal_2_o<16>
                                                       divisor/counter[16]_GND_3_o_equal_2_o<16>1
    SLICE_X21Y22.C2      net (fanout=18)       0.914   divisor/counter[16]_GND_3_o_equal_2_o<16>
    SLICE_X21Y22.CLK     Tas                   0.322   divisor/counter<3>
                                                       divisor/counter_2_rstpot
                                                       divisor/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (1.028ns logic, 1.545ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divisor/counter_15 (FF)
  Destination:          divisor/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: divisor/counter_15 to divisor/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.DQ      Tcko                  0.391   divisor/counter<15>
                                                       divisor/counter_15
    SLICE_X19Y24.A3      net (fanout=2)        0.508   divisor/counter<15>
    SLICE_X19Y24.A       Tilo                  0.259   divisor/counter[16]_GND_3_o_equal_2_o<16>
                                                       divisor/counter[16]_GND_3_o_equal_2_o<16>1
    SLICE_X21Y22.C2      net (fanout=18)       0.914   divisor/counter[16]_GND_3_o_equal_2_o<16>
    SLICE_X21Y22.CLK     Tas                   0.322   divisor/counter<3>
                                                       divisor/counter_2_rstpot
                                                       divisor/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.972ns logic, 1.422ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divisor/clk_out (SLICE_X21Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divisor/clk_out (FF)
  Destination:          divisor/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divisor/clk_out to divisor/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.AQ      Tcko                  0.198   divisor/counter<16>
                                                       divisor/clk_out
    SLICE_X21Y23.A6      net (fanout=3)        0.025   divisor/clk_out
    SLICE_X21Y23.CLK     Tah         (-Th)    -0.215   divisor/counter<16>
                                                       divisor/clk_out_rstpot
                                                       divisor/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point divisor/counter_3 (SLICE_X21Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divisor/counter_3 (FF)
  Destination:          divisor/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divisor/counter_3 to divisor/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.DQ      Tcko                  0.198   divisor/counter<3>
                                                       divisor/counter_3
    SLICE_X21Y22.D6      net (fanout=19)       0.052   divisor/counter<3>
    SLICE_X21Y22.CLK     Tah         (-Th)    -0.215   divisor/counter<3>
                                                       divisor/counter_3_rstpot
                                                       divisor/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.413ns logic, 0.052ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Paths for end point divisor/counter_2 (SLICE_X21Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divisor/counter_2 (FF)
  Destination:          divisor/counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divisor/counter_2 to divisor/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.CQ      Tcko                  0.198   divisor/counter<3>
                                                       divisor/counter_2
    SLICE_X21Y22.C5      net (fanout=19)       0.090   divisor/counter<2>
    SLICE_X21Y22.CLK     Tah         (-Th)    -0.215   divisor/counter<3>
                                                       divisor/counter_2_rstpot
                                                       divisor/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.413ns logic, 0.090ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: divisor/counter<7>/CLK
  Logical resource: divisor/counter_4/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: divisor/counter<7>/CLK
  Logical resource: divisor/counter_5/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.100|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 460 paths, 0 nets, and 150 connections

Design statistics:
   Minimum period:   3.100ns{1}   (Maximum frequency: 322.581MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 08 17:54:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



