Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Sat Jan 11 19:24:15 2025
| Host             : e16fpga01 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file SAMPA_PON_v2_0_power_routed.rpt -pb SAMPA_PON_v2_0_power_summary_routed.pb -rpx SAMPA_PON_v2_0_power_routed.rpx
| Design           : SAMPA_PON_v2_0
| Device           : xcau15p-sbvb484-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.547        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.287        |
| Device Static (W)        | 0.260        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 87.6         |
| Junction Temperature (C) | 37.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.048 |      230 |       --- |             --- |
|   LUT as Logic |     0.043 |       55 |     77760 |            0.07 |
|   Register     |     0.004 |      170 |    155520 |            0.11 |
|   BUFG         |    <0.001 |        1 |        24 |            4.17 |
|   Others       |     0.000 |        3 |       --- |             --- |
| Signals        |     0.153 |      239 |       --- |             --- |
| I/O            |     4.085 |       89 |       204 |           43.63 |
| Static Power   |     0.260 |          |           |                 |
| Total          |     4.547 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.850 |     0.337 |       0.258 |      0.079 |       NA    | Unspecified | NA         |
| Vccint_io |       0.850 |     0.289 |       0.261 |      0.028 |       NA    | Unspecified | NA         |
| Vccbram   |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.062 |       0.000 |      0.062 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.490 |       0.467 |      0.023 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     1.670 |       1.670 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| SAMPA_PON_v2_0                |     4.287 |
|   SAMPA_PON_v2_0_S00_AXI_inst |     0.099 |
|   s00_axi_aclk_IBUF_inst      |     0.004 |
|   s00_axi_araddr_IBUF[2]_inst |     0.005 |
|   s00_axi_araddr_IBUF[3]_inst |     0.006 |
|   s00_axi_arvalid_IBUF_inst   |     0.006 |
|   s00_axi_awaddr_IBUF[2]_inst |     0.005 |
|   s00_axi_awaddr_IBUF[3]_inst |     0.005 |
|   s00_axi_awvalid_IBUF_inst   |     0.007 |
|   s00_axi_bready_IBUF_inst    |     0.005 |
|   s00_axi_rready_IBUF_inst    |     0.005 |
|   s00_axi_wdata_IBUF[0]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[10]_inst |     0.008 |
|   s00_axi_wdata_IBUF[11]_inst |     0.008 |
|   s00_axi_wdata_IBUF[12]_inst |     0.008 |
|   s00_axi_wdata_IBUF[13]_inst |     0.008 |
|   s00_axi_wdata_IBUF[14]_inst |     0.009 |
|   s00_axi_wdata_IBUF[15]_inst |     0.008 |
|   s00_axi_wdata_IBUF[16]_inst |     0.008 |
|   s00_axi_wdata_IBUF[17]_inst |     0.008 |
|   s00_axi_wdata_IBUF[18]_inst |     0.008 |
|   s00_axi_wdata_IBUF[19]_inst |     0.009 |
|   s00_axi_wdata_IBUF[1]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[20]_inst |     0.008 |
|   s00_axi_wdata_IBUF[21]_inst |     0.008 |
|   s00_axi_wdata_IBUF[22]_inst |     0.008 |
|   s00_axi_wdata_IBUF[23]_inst |     0.008 |
|   s00_axi_wdata_IBUF[24]_inst |     0.008 |
|   s00_axi_wdata_IBUF[25]_inst |     0.009 |
|   s00_axi_wdata_IBUF[26]_inst |     0.008 |
|   s00_axi_wdata_IBUF[27]_inst |     0.009 |
|   s00_axi_wdata_IBUF[28]_inst |     0.009 |
|   s00_axi_wdata_IBUF[29]_inst |     0.009 |
|   s00_axi_wdata_IBUF[2]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[30]_inst |     0.009 |
|   s00_axi_wdata_IBUF[31]_inst |     0.009 |
|   s00_axi_wdata_IBUF[3]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[4]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[5]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[6]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[7]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[8]_inst  |     0.008 |
|   s00_axi_wdata_IBUF[9]_inst  |     0.008 |
|   s00_axi_wstrb_IBUF[0]_inst  |     0.006 |
|   s00_axi_wstrb_IBUF[1]_inst  |     0.005 |
|   s00_axi_wstrb_IBUF[2]_inst  |     0.006 |
|   s00_axi_wstrb_IBUF[3]_inst  |     0.006 |
|   s00_axi_wvalid_IBUF_inst    |     0.006 |
+-------------------------------+-----------+


