library ieee;
library work;
use ieee.std_logic_1164.all;
use work.adder_32;
use work.xor_gate_32;

entity add_sub_32 is 
  port(
  a,b    : in std_logic_vector(31 downto 0);
  invert : in std_logic_vector(31 downto 0);
  sum    : out std_logic_vector(31 downto 0);
  cout   : out std_logic
  );
end add_sub_32;

architecture behavior of add_sub_32 is
  signal out_xor: std_logic_vector(31 downto 0);
  begin
    xor_1: entity xor_gate_32
      port map(b,invert,out_xor);
    cum: entity adder_32(plus)
      port map(a,out_xor,invert(0),cout,sum);
end behavior;