{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1945, "design__instance__area": 19523.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 20, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0030970019288361073, "power__switching__total": 0.0016088280826807022, "power__leakage__total": 2.1084659351799928e-08, "power__total": 0.004705850966274738, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.039557, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.039557, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.332286, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.456574, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.332286, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.563581, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 20, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.068286, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.068286, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.615948, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.023052, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.069042, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.023052, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.905097, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 5, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.112012, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 20, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.031371, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.031371, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.113591, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.078472, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113591, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.978827, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 15, "design__max_fanout_violation__count": 20, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.073721, "clock__skew__worst_setup": 0.028652, "timing__hold__ws": 0.111917, "timing__setup__ws": -0.052744, "timing__hold__tns": 0.0, "timing__setup__tns": -0.245161, "timing__hold__wns": 0.0, "timing__setup__wns": -0.052744, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111917, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 15, "timing__setup_r2r__ws": 1.895021, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.72 172.44", "design__core__bbox": "5.52 10.88 155.94 160.48", "design__io": 65, "design__die__area": 27887, "design__core__area": 22502.8, "design__instance__count__stdcell": 1945, "design__instance__area__stdcell": 19523.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.867612, "design__instance__utilization__stdcell": 0.867612, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3745837, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 49035, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 287, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "route__net": 1672, "route__net__special": 2, "route__drc_errors__iter:1": 1744, "route__wirelength__iter:1": 58500, "route__drc_errors__iter:2": 763, "route__wirelength__iter:2": 57825, "route__drc_errors__iter:3": 868, "route__wirelength__iter:3": 57435, "route__drc_errors__iter:4": 80, "route__wirelength__iter:4": 57302, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 57301, "route__drc_errors": 0, "route__wirelength": 57301, "route__vias": 12548, "route__vias__singlecut": 12548, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 419.06, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 20, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0381, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0381, "timing__hold__ws__corner:min_tt_025C_1v80": 0.328171, "timing__setup__ws__corner:min_tt_025C_1v80": 4.469424, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.328171, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.568826, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 6, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 20, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.066408, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.066408, "timing__hold__ws__corner:min_ss_100C_1v60": 0.617894, "timing__setup__ws__corner:min_ss_100C_1v60": 0.002091, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.895093, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.340823, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 20, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.028652, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.028652, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.111917, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.089834, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111917, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.982456, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 20, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.045484, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.045484, "timing__hold__ws__corner:max_tt_025C_1v80": 0.335302, "timing__setup__ws__corner:max_tt_025C_1v80": 4.442428, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.335302, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.558561, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 20, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.073721, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.073721, "timing__hold__ws__corner:max_ss_100C_1v60": 0.595229, "timing__setup__ws__corner:max_ss_100C_1v60": -0.052744, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.245161, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.052744, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.913702, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 10, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.895021, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 20, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.036535, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.036535, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.115223, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.07271, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.115223, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.975436, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79613, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000990642, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00387079, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00291827, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000951177, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00291827, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000991, "ir__drop__worst": 0.00387, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}