(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-datatypes ((Tree!1015 0)) (((Leaf!1016) (Node!1017 (left!1018 Tree!1015) (value!1019 (_ BitVec 32)) (right!1020 Tree!1015) (rank!1021 (_ BitVec 32))))
))
(declare-fun error_value!1022 () (_ BitVec 32))
(declare-fun size!224 (Tree!1015) (_ BitVec 32))
(declare-fun error_value!1023 () (_ BitVec 32))
(assert (forall ((t!223 Tree!1015)) (= (size!224 t!223) (ite ((_ is Leaf!1016) t!223) (_ bv0 32) (ite ((_ is Node!1017) t!223) (bvadd (bvadd (size!224 (left!1018 t!223)) (_ bv1 32)) (size!224 (right!1020 t!223))) error_value!1022))) ))
(assert (exists ((t!223 Tree!1015)) (not (bvsge (ite ((_ is Leaf!1016) t!223) (_ bv0 32) (ite ((_ is Node!1017) t!223) (bvadd (bvadd (size!224 (left!1018 t!223)) (_ bv1 32)) (size!224 (right!1020 t!223))) error_value!1023)) (_ bv0 32))) ))
(check-sat)
(exit)

