{"Source Block": ["verilog-ethernet/rtl/axis_demux_4.v@81:91@HdlIdDef", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_demux_64_4.v@87:97", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@85:95", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@87:97", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@79:89", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@90:100", "reg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@81:91", ");\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@84:94", "reg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@85:95", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@79:89", "    input  wire                   enable,\n    input  wire [1:0]             select\n);\n\nreg [1:0] select_reg = 0, select_next;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\n"]], "Diff Content": {"Delete": [[86, "reg input_axis_tready_reg = 0, input_axis_tready_next;\n"]], "Add": [[86, "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"]]}}