/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by fltg from Logical Table definition files.
 *
 * Tool: $SDK/INTERNAL/fltg/bin/fltg
 *
 * Edits to this file will be lost when it is regenerated.
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#ifndef BCM56990_B0_LTD_STR_H
#define BCM56990_B0_LTD_STR_H
#ifndef DOXYGEN_IGNORE_AUTOGEN


#ifndef ABILITY_TYPEs
#define ABILITY_TYPEs ("ABILITY_TYPE")
#endif
#ifndef ACCEPT_ALLs
#define ACCEPT_ALLs ("ACCEPT_ALL")
#endif
#ifndef ACCEPT_REDs
#define ACCEPT_REDs ("ACCEPT_RED")
#endif
#ifndef ACCEPT_YELLOW_REDs
#define ACCEPT_YELLOW_REDs ("ACCEPT_YELLOW_RED")
#endif
#ifndef ACTIONs
#define ACTIONs ("ACTION")
#endif
#ifndef ACTION_ADD_INNER_TAGs
#define ACTION_ADD_INNER_TAGs ("ACTION_ADD_INNER_TAG")
#endif
#ifndef ACTION_ADD_OUTER_TAGs
#define ACTION_ADD_OUTER_TAGs ("ACTION_ADD_OUTER_TAG")
#endif
#ifndef ACTION_ARP_RARP_TERMINATIONs
#define ACTION_ARP_RARP_TERMINATIONs ("ACTION_ARP_RARP_TERMINATION")
#endif
#ifndef ACTION_BFD_ENABLEs
#define ACTION_BFD_ENABLEs ("ACTION_BFD_ENABLE")
#endif
#ifndef ACTION_CHANGE_PKT_L2_FIELDSs
#define ACTION_CHANGE_PKT_L2_FIELDSs ("ACTION_CHANGE_PKT_L2_FIELDS")
#endif
#ifndef ACTION_CHANGE_PKT_L2_FIELDS_CANCELs
#define ACTION_CHANGE_PKT_L2_FIELDS_CANCELs ("ACTION_CHANGE_PKT_L2_FIELDS_CANCEL")
#endif
#ifndef ACTION_COPY_TO_CPUs
#define ACTION_COPY_TO_CPUs ("ACTION_COPY_TO_CPU")
#endif
#ifndef ACTION_COPY_TO_CPU_CANCELs
#define ACTION_COPY_TO_CPU_CANCELs ("ACTION_COPY_TO_CPU_CANCEL")
#endif
#ifndef ACTION_COPY_TO_CPU_OFFSETs
#define ACTION_COPY_TO_CPU_OFFSETs ("ACTION_COPY_TO_CPU_OFFSET")
#endif
#ifndef ACTION_COPY_TO_CPU_ORDERs
#define ACTION_COPY_TO_CPU_ORDERs ("ACTION_COPY_TO_CPU_ORDER")
#endif
#ifndef ACTION_COPY_TO_CPU_WIDTHs
#define ACTION_COPY_TO_CPU_WIDTHs ("ACTION_COPY_TO_CPU_WIDTH")
#endif
#ifndef ACTION_CTR_ENABLEs
#define ACTION_CTR_ENABLEs ("ACTION_CTR_ENABLE")
#endif
#ifndef ACTION_DCN_DISABLEs
#define ACTION_DCN_DISABLEs ("ACTION_DCN_DISABLE")
#endif
#ifndef ACTION_DCN_ENABLEs
#define ACTION_DCN_ENABLEs ("ACTION_DCN_ENABLE")
#endif
#ifndef ACTION_DELAYED_DROP_ENABLEs
#define ACTION_DELAYED_DROP_ENABLEs ("ACTION_DELAYED_DROP_ENABLE")
#endif
#ifndef ACTION_DELAYED_REDIRECT_ENABLEs
#define ACTION_DELAYED_REDIRECT_ENABLEs ("ACTION_DELAYED_REDIRECT_ENABLE")
#endif
#ifndef ACTION_DELAYED_REDIRECT_PORTs
#define ACTION_DELAYED_REDIRECT_PORTs ("ACTION_DELAYED_REDIRECT_PORT")
#endif
#ifndef ACTION_DELETE_INNER_TAGs
#define ACTION_DELETE_INNER_TAGs ("ACTION_DELETE_INNER_TAG")
#endif
#ifndef ACTION_DGMs
#define ACTION_DGMs ("ACTION_DGM")
#endif
#ifndef ACTION_DGM_BIASs
#define ACTION_DGM_BIASs ("ACTION_DGM_BIAS")
#endif
#ifndef ACTION_DGM_COSTs
#define ACTION_DGM_COSTs ("ACTION_DGM_COST")
#endif
#ifndef ACTION_DGM_THRESHOLDs
#define ACTION_DGM_THRESHOLDs ("ACTION_DGM_THRESHOLD")
#endif
#ifndef ACTION_DISABLE_SRC_PRUNINGs
#define ACTION_DISABLE_SRC_PRUNINGs ("ACTION_DISABLE_SRC_PRUNING")
#endif
#ifndef ACTION_DISABLE_VLAN_CHECKs
#define ACTION_DISABLE_VLAN_CHECKs ("ACTION_DISABLE_VLAN_CHECK")
#endif
#ifndef ACTION_DLB_ECMP_MONITOR_DISABLEs
#define ACTION_DLB_ECMP_MONITOR_DISABLEs ("ACTION_DLB_ECMP_MONITOR_DISABLE")
#endif
#ifndef ACTION_DLB_ECMP_MONITOR_ENABLEs
#define ACTION_DLB_ECMP_MONITOR_ENABLEs ("ACTION_DLB_ECMP_MONITOR_ENABLE")
#endif
#ifndef ACTION_DO_NOT_CHANGE_TTLs
#define ACTION_DO_NOT_CHANGE_TTLs ("ACTION_DO_NOT_CHANGE_TTL")
#endif
#ifndef ACTION_DO_NOT_CUT_THROUGHs
#define ACTION_DO_NOT_CUT_THROUGHs ("ACTION_DO_NOT_CUT_THROUGH")
#endif
#ifndef ACTION_DO_NOT_LEARNs
#define ACTION_DO_NOT_LEARNs ("ACTION_DO_NOT_LEARN")
#endif
#ifndef ACTION_DO_NOT_NATs
#define ACTION_DO_NOT_NATs ("ACTION_DO_NOT_NAT")
#endif
#ifndef ACTION_DO_NOT_URPFs
#define ACTION_DO_NOT_URPFs ("ACTION_DO_NOT_URPF")
#endif
#ifndef ACTION_DROPs
#define ACTION_DROPs ("ACTION_DROP")
#endif
#ifndef ACTION_DROP_CANCELs
#define ACTION_DROP_CANCELs ("ACTION_DROP_CANCEL")
#endif
#ifndef ACTION_DSCP_MASKs
#define ACTION_DSCP_MASKs ("ACTION_DSCP_MASK")
#endif
#ifndef ACTION_DYNAMIC_ECMP_CANCELs
#define ACTION_DYNAMIC_ECMP_CANCELs ("ACTION_DYNAMIC_ECMP_CANCEL")
#endif
#ifndef ACTION_DYNAMIC_ECMP_ENABLEs
#define ACTION_DYNAMIC_ECMP_ENABLEs ("ACTION_DYNAMIC_ECMP_ENABLE")
#endif
#ifndef ACTION_ECMP_HASHs
#define ACTION_ECMP_HASHs ("ACTION_ECMP_HASH")
#endif
#ifndef ACTION_ECMP_SPRAY_HASH_CANCELs
#define ACTION_ECMP_SPRAY_HASH_CANCELs ("ACTION_ECMP_SPRAY_HASH_CANCEL")
#endif
#ifndef ACTION_ECN_MASKs
#define ACTION_ECN_MASKs ("ACTION_ECN_MASK")
#endif
#ifndef ACTION_EGR_TIMESTAMP_INSERTs
#define ACTION_EGR_TIMESTAMP_INSERTs ("ACTION_EGR_TIMESTAMP_INSERT")
#endif
#ifndef ACTION_EGR_TIMESTAMP_INSERT_CANCELs
#define ACTION_EGR_TIMESTAMP_INSERT_CANCELs ("ACTION_EGR_TIMESTAMP_INSERT_CANCEL")
#endif
#ifndef ACTION_ENABLE_VLAN_CHECKs
#define ACTION_ENABLE_VLAN_CHECKs ("ACTION_ENABLE_VLAN_CHECK")
#endif
#ifndef ACTION_ETRAP_COLOR_DISABLEs
#define ACTION_ETRAP_COLOR_DISABLEs ("ACTION_ETRAP_COLOR_DISABLE")
#endif
#ifndef ACTION_ETRAP_COLOR_ENABLEs
#define ACTION_ETRAP_COLOR_ENABLEs ("ACTION_ETRAP_COLOR_ENABLE")
#endif
#ifndef ACTION_ETRAP_LOOKUP_DISABLEs
#define ACTION_ETRAP_LOOKUP_DISABLEs ("ACTION_ETRAP_LOOKUP_DISABLE")
#endif
#ifndef ACTION_ETRAP_LOOKUP_ENABLEs
#define ACTION_ETRAP_LOOKUP_ENABLEs ("ACTION_ETRAP_LOOKUP_ENABLE")
#endif
#ifndef ACTION_ETRAP_QUEUE_DISABLEs
#define ACTION_ETRAP_QUEUE_DISABLEs ("ACTION_ETRAP_QUEUE_DISABLE")
#endif
#ifndef ACTION_ETRAP_QUEUE_ENABLEs
#define ACTION_ETRAP_QUEUE_ENABLEs ("ACTION_ETRAP_QUEUE_ENABLE")
#endif
#ifndef ACTION_EXACT_MATCH_CLASS_IDs
#define ACTION_EXACT_MATCH_CLASS_IDs ("ACTION_EXACT_MATCH_CLASS_ID")
#endif
#ifndef ACTION_FLEX_CTR_G_COUNTs
#define ACTION_FLEX_CTR_G_COUNTs ("ACTION_FLEX_CTR_G_COUNT")
#endif
#ifndef ACTION_FLEX_CTR_OFFSETs
#define ACTION_FLEX_CTR_OFFSETs ("ACTION_FLEX_CTR_OFFSET")
#endif
#ifndef ACTION_FLEX_CTR_R_COUNTs
#define ACTION_FLEX_CTR_R_COUNTs ("ACTION_FLEX_CTR_R_COUNT")
#endif
#ifndef ACTION_FLEX_CTR_WIDTHs
#define ACTION_FLEX_CTR_WIDTHs ("ACTION_FLEX_CTR_WIDTH")
#endif
#ifndef ACTION_FLEX_CTR_Y_COUNTs
#define ACTION_FLEX_CTR_Y_COUNTs ("ACTION_FLEX_CTR_Y_COUNT")
#endif
#ifndef ACTION_FP_DELAYED_DROP_IDs
#define ACTION_FP_DELAYED_DROP_IDs ("ACTION_FP_DELAYED_DROP_ID")
#endif
#ifndef ACTION_FP_DELAYED_REDIRECT_IDs
#define ACTION_FP_DELAYED_REDIRECT_IDs ("ACTION_FP_DELAYED_REDIRECT_ID")
#endif
#ifndef ACTION_FP_ING_ADD_REDIRECT_DATA_IDs
#define ACTION_FP_ING_ADD_REDIRECT_DATA_IDs ("ACTION_FP_ING_ADD_REDIRECT_DATA_ID")
#endif
#ifndef ACTION_FP_ING_CLASS_IDs
#define ACTION_FP_ING_CLASS_IDs ("ACTION_FP_ING_CLASS_ID")
#endif
#ifndef ACTION_FP_ING_REDIRECT_DATA_IDs
#define ACTION_FP_ING_REDIRECT_DATA_IDs ("ACTION_FP_ING_REDIRECT_DATA_ID")
#endif
#ifndef ACTION_FP_ING_REMOVE_REDIRECT_DATA_IDs
#define ACTION_FP_ING_REMOVE_REDIRECT_DATA_IDs ("ACTION_FP_ING_REMOVE_REDIRECT_DATA_ID")
#endif
#ifndef ACTION_GREEN_TO_PIDs
#define ACTION_GREEN_TO_PIDs ("ACTION_GREEN_TO_PID")
#endif
#ifndef ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCELs
#define ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCELs ("ACTION_G_COPY_AND_SWITCH_TO_CPU_CANCEL")
#endif
#ifndef ACTION_G_COPY_TO_CPUs
#define ACTION_G_COPY_TO_CPUs ("ACTION_G_COPY_TO_CPU")
#endif
#ifndef ACTION_G_COPY_TO_CPU_CANCELs
#define ACTION_G_COPY_TO_CPU_CANCELs ("ACTION_G_COPY_TO_CPU_CANCEL")
#endif
#ifndef ACTION_G_COPY_TO_CPU_WITH_TIMESTAMPs
#define ACTION_G_COPY_TO_CPU_WITH_TIMESTAMPs ("ACTION_G_COPY_TO_CPU_WITH_TIMESTAMP")
#endif
#ifndef ACTION_G_DOT1P_UPDATES_CANCELs
#define ACTION_G_DOT1P_UPDATES_CANCELs ("ACTION_G_DOT1P_UPDATES_CANCEL")
#endif
#ifndef ACTION_G_DROPs
#define ACTION_G_DROPs ("ACTION_G_DROP")
#endif
#ifndef ACTION_G_DROP_CANCELs
#define ACTION_G_DROP_CANCELs ("ACTION_G_DROP_CANCEL")
#endif
#ifndef ACTION_G_DSCP_UPDATES_CANCELs
#define ACTION_G_DSCP_UPDATES_CANCELs ("ACTION_G_DSCP_UPDATES_CANCEL")
#endif
#ifndef ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_IDs
#define ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_IDs ("ACTION_G_FP_ING_COS_Q_INT_PRI_MAP_ID")
#endif
#ifndef ACTION_G_INTPRI_TO_INNER_DOT1Ps
#define ACTION_G_INTPRI_TO_INNER_DOT1Ps ("ACTION_G_INTPRI_TO_INNER_DOT1P")
#endif
#ifndef ACTION_G_INTPRI_TO_TOSs
#define ACTION_G_INTPRI_TO_TOSs ("ACTION_G_INTPRI_TO_TOS")
#endif
#ifndef ACTION_G_INTPRI_UPDATES_CANCELs
#define ACTION_G_INTPRI_UPDATES_CANCELs ("ACTION_G_INTPRI_UPDATES_CANCEL")
#endif
#ifndef ACTION_G_NEW_COLORs
#define ACTION_G_NEW_COLORs ("ACTION_G_NEW_COLOR")
#endif
#ifndef ACTION_G_NEW_COSs
#define ACTION_G_NEW_COSs ("ACTION_G_NEW_COS")
#endif
#ifndef ACTION_G_NEW_DSCPs
#define ACTION_G_NEW_DSCPs ("ACTION_G_NEW_DSCP")
#endif
#ifndef ACTION_G_NEW_ECNs
#define ACTION_G_NEW_ECNs ("ACTION_G_NEW_ECN")
#endif
#ifndef ACTION_G_NEW_INNER_CFIs
#define ACTION_G_NEW_INNER_CFIs ("ACTION_G_NEW_INNER_CFI")
#endif
#ifndef ACTION_G_NEW_INNER_PRIs
#define ACTION_G_NEW_INNER_PRIs ("ACTION_G_NEW_INNER_PRI")
#endif
#ifndef ACTION_G_NEW_INTCNs
#define ACTION_G_NEW_INTCNs ("ACTION_G_NEW_INTCN")
#endif
#ifndef ACTION_G_NEW_INTPRIs
#define ACTION_G_NEW_INTPRIs ("ACTION_G_NEW_INTPRI")
#endif
#ifndef ACTION_G_NEW_MC_COSs
#define ACTION_G_NEW_MC_COSs ("ACTION_G_NEW_MC_COS")
#endif
#ifndef ACTION_G_NEW_OUTER_CFIs
#define ACTION_G_NEW_OUTER_CFIs ("ACTION_G_NEW_OUTER_CFI")
#endif
#ifndef ACTION_G_NEW_OUTER_DOT1Ps
#define ACTION_G_NEW_OUTER_DOT1Ps ("ACTION_G_NEW_OUTER_DOT1P")
#endif
#ifndef ACTION_G_NEW_TOSs
#define ACTION_G_NEW_TOSs ("ACTION_G_NEW_TOS")
#endif
#ifndef ACTION_G_NEW_UC_COSs
#define ACTION_G_NEW_UC_COSs ("ACTION_G_NEW_UC_COS")
#endif
#ifndef ACTION_G_OUTER_DOT1P_TO_INNER_DOT1Ps
#define ACTION_G_OUTER_DOT1P_TO_INNER_DOT1Ps ("ACTION_G_OUTER_DOT1P_TO_INNER_DOT1P")
#endif
#ifndef ACTION_G_OUTER_DOT1P_TO_TOSs
#define ACTION_G_OUTER_DOT1P_TO_TOSs ("ACTION_G_OUTER_DOT1P_TO_TOS")
#endif
#ifndef ACTION_G_PRESERVE_DOT1Ps
#define ACTION_G_PRESERVE_DOT1Ps ("ACTION_G_PRESERVE_DOT1P")
#endif
#ifndef ACTION_G_PRESERVE_DSCPs
#define ACTION_G_PRESERVE_DSCPs ("ACTION_G_PRESERVE_DSCP")
#endif
#ifndef ACTION_G_SWITCH_TO_CPU_CANCELs
#define ACTION_G_SWITCH_TO_CPU_CANCELs ("ACTION_G_SWITCH_TO_CPU_CANCEL")
#endif
#ifndef ACTION_G_SWITCH_TO_CPU_REINSATEs
#define ACTION_G_SWITCH_TO_CPU_REINSATEs ("ACTION_G_SWITCH_TO_CPU_REINSATE")
#endif
#ifndef ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1Ps
#define ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1Ps ("ACTION_G_TOS_TO_PRE_FP_ING_OUTER_DOT1P")
#endif
#ifndef ACTION_HGT_SPRAY_HASH_CANCELs
#define ACTION_HGT_SPRAY_HASH_CANCELs ("ACTION_HGT_SPRAY_HASH_CANCEL")
#endif
#ifndef ACTION_HIGIG_CLASS_ID_SELECTs
#define ACTION_HIGIG_CLASS_ID_SELECTs ("ACTION_HIGIG_CLASS_ID_SELECT")
#endif
#ifndef ACTION_HIGIG_EH_MASK_PROFILE_IDs
#define ACTION_HIGIG_EH_MASK_PROFILE_IDs ("ACTION_HIGIG_EH_MASK_PROFILE_ID")
#endif
#ifndef ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDXs
#define ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDXs ("ACTION_INBAND_TELEMETRY_EGR_LOOPBACK_PROFILE_IDX")
#endif
#ifndef ACTION_INBAND_TELEMETRY_ENCAP_DISABLEs
#define ACTION_INBAND_TELEMETRY_ENCAP_DISABLEs ("ACTION_INBAND_TELEMETRY_ENCAP_DISABLE")
#endif
#ifndef ACTION_INBAND_TELEMETRY_ENCAP_ENABLEs
#define ACTION_INBAND_TELEMETRY_ENCAP_ENABLEs ("ACTION_INBAND_TELEMETRY_ENCAP_ENABLE")
#endif
#ifndef ACTION_INBAND_TELEMETRY_FLOW_CLASS_IDs
#define ACTION_INBAND_TELEMETRY_FLOW_CLASS_IDs ("ACTION_INBAND_TELEMETRY_FLOW_CLASS_ID")
#endif
#ifndef ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0s
#define ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0s ("ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_0")
#endif
#ifndef ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1s
#define ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1s ("ACTION_INBAND_TELEMETRY_MMU_STAT_REQ_1")
#endif
#ifndef ACTION_INBAND_TELEMETRY_PROFILE_IDXs
#define ACTION_INBAND_TELEMETRY_PROFILE_IDXs ("ACTION_INBAND_TELEMETRY_PROFILE_IDX")
#endif
#ifndef ACTION_INBAND_TELEMETRY_SAMPLE_ENABLEs
#define ACTION_INBAND_TELEMETRY_SAMPLE_ENABLEs ("ACTION_INBAND_TELEMETRY_SAMPLE_ENABLE")
#endif
#ifndef ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDXs
#define ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDXs ("ACTION_INBAND_TELEMETRY_TERM_ACTION_PROFILE_IDX")
#endif
#ifndef ACTION_ING_CLASS_ID_SELECTs
#define ACTION_ING_CLASS_ID_SELECTs ("ACTION_ING_CLASS_ID_SELECT")
#endif
#ifndef ACTION_ING_TIMESTAMP_INSERTs
#define ACTION_ING_TIMESTAMP_INSERTs ("ACTION_ING_TIMESTAMP_INSERT")
#endif
#ifndef ACTION_ING_TIMESTAMP_INSERT_CANCELs
#define ACTION_ING_TIMESTAMP_INSERT_CANCELs ("ACTION_ING_TIMESTAMP_INSERT_CANCEL")
#endif
#ifndef ACTION_INNER_CFI_TO_OUTER_CFIs
#define ACTION_INNER_CFI_TO_OUTER_CFIs ("ACTION_INNER_CFI_TO_OUTER_CFI")
#endif
#ifndef ACTION_INNER_DOT1P_TO_OUTER_DOT1Ps
#define ACTION_INNER_DOT1P_TO_OUTER_DOT1Ps ("ACTION_INNER_DOT1P_TO_OUTER_DOT1P")
#endif
#ifndef ACTION_INNER_HDR_DSCP_CHANGE_DISABLEs
#define ACTION_INNER_HDR_DSCP_CHANGE_DISABLEs ("ACTION_INNER_HDR_DSCP_CHANGE_DISABLE")
#endif
#ifndef ACTION_INNER_VLANID_TO_OUTER_VLANIDs
#define ACTION_INNER_VLANID_TO_OUTER_VLANIDs ("ACTION_INNER_VLANID_TO_OUTER_VLANID")
#endif
#ifndef ACTION_IPV4_MC_TERMINATIONs
#define ACTION_IPV4_MC_TERMINATIONs ("ACTION_IPV4_MC_TERMINATION")
#endif
#ifndef ACTION_IPV4_TERMINATIONs
#define ACTION_IPV4_TERMINATIONs ("ACTION_IPV4_TERMINATION")
#endif
#ifndef ACTION_IPV6_MC_TERMINATIONs
#define ACTION_IPV6_MC_TERMINATIONs ("ACTION_IPV6_MC_TERMINATION")
#endif
#ifndef ACTION_IPV6_TERMINATIONs
#define ACTION_IPV6_TERMINATIONs ("ACTION_IPV6_TERMINATION")
#endif
#ifndef ACTION_L3_IIF_SETs
#define ACTION_L3_IIF_SETs ("ACTION_L3_IIF_SET")
#endif
#ifndef ACTION_L3_SWITCH_CANCELs
#define ACTION_L3_SWITCH_CANCELs ("ACTION_L3_SWITCH_CANCEL")
#endif
#ifndef ACTION_L3_TNL_TERMINATIONs
#define ACTION_L3_TNL_TERMINATIONs ("ACTION_L3_TNL_TERMINATION")
#endif
#ifndef ACTION_L3_TNL_TYPEs
#define ACTION_L3_TNL_TYPEs ("ACTION_L3_TNL_TYPE")
#endif
#ifndef ACTION_LATENCY_MONITOR_DISABLEs
#define ACTION_LATENCY_MONITOR_DISABLEs ("ACTION_LATENCY_MONITOR_DISABLE")
#endif
#ifndef ACTION_LATENCY_MONITOR_ENABLEs
#define ACTION_LATENCY_MONITOR_ENABLEs ("ACTION_LATENCY_MONITOR_ENABLE")
#endif
#ifndef ACTION_MATCH_IDs
#define ACTION_MATCH_IDs ("ACTION_MATCH_ID")
#endif
#ifndef ACTION_METER_ENABLEs
#define ACTION_METER_ENABLEs ("ACTION_METER_ENABLE")
#endif
#ifndef ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_IDs
#define ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_IDs ("ACTION_MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID")
#endif
#ifndef ACTION_MIRROR_FLOW_CLASSs
#define ACTION_MIRROR_FLOW_CLASSs ("ACTION_MIRROR_FLOW_CLASS")
#endif
#ifndef ACTION_MIRROR_FLOW_CLASS_ENABLEs
#define ACTION_MIRROR_FLOW_CLASS_ENABLEs ("ACTION_MIRROR_FLOW_CLASS_ENABLE")
#endif
#ifndef ACTION_MIRROR_ING_FLEX_SFLOW_IDs
#define ACTION_MIRROR_ING_FLEX_SFLOW_IDs ("ACTION_MIRROR_ING_FLEX_SFLOW_ID")
#endif
#ifndef ACTION_MIRROR_INSTANCE_ENABLEs
#define ACTION_MIRROR_INSTANCE_ENABLEs ("ACTION_MIRROR_INSTANCE_ENABLE")
#endif
#ifndef ACTION_MIRROR_INSTANCE_IDs
#define ACTION_MIRROR_INSTANCE_IDs ("ACTION_MIRROR_INSTANCE_ID")
#endif
#ifndef ACTION_MIRROR_ON_DROP_TM_DISABLEs
#define ACTION_MIRROR_ON_DROP_TM_DISABLEs ("ACTION_MIRROR_ON_DROP_TM_DISABLE")
#endif
#ifndef ACTION_MIRROR_ON_DROP_TM_ENABLEs
#define ACTION_MIRROR_ON_DROP_TM_ENABLEs ("ACTION_MIRROR_ON_DROP_TM_ENABLE")
#endif
#ifndef ACTION_MIRROR_ON_DROP_TM_PROFILE_IDs
#define ACTION_MIRROR_ON_DROP_TM_PROFILE_IDs ("ACTION_MIRROR_ON_DROP_TM_PROFILE_ID")
#endif
#ifndef ACTION_MIRROR_OVERRIDEs
#define ACTION_MIRROR_OVERRIDEs ("ACTION_MIRROR_OVERRIDE")
#endif
#ifndef ACTION_MISCONFIGs
#define ACTION_MISCONFIGs ("ACTION_MISCONFIG")
#endif
#ifndef ACTION_MISMATCHs
#define ACTION_MISMATCHs ("ACTION_MISMATCH")
#endif
#ifndef ACTION_MPLS_DISABLEs
#define ACTION_MPLS_DISABLEs ("ACTION_MPLS_DISABLE")
#endif
#ifndef ACTION_MPLS_ENABLEs
#define ACTION_MPLS_ENABLEs ("ACTION_MPLS_ENABLE")
#endif
#ifndef ACTION_MPLS_TERMINATIONs
#define ACTION_MPLS_TERMINATIONs ("ACTION_MPLS_TERMINATION")
#endif
#ifndef ACTION_NAT_EGR_OVERRIDEs
#define ACTION_NAT_EGR_OVERRIDEs ("ACTION_NAT_EGR_OVERRIDE")
#endif
#ifndef ACTION_NEW_BFD_SEESSION_IDXs
#define ACTION_NEW_BFD_SEESSION_IDXs ("ACTION_NEW_BFD_SEESSION_IDX")
#endif
#ifndef ACTION_NEW_CLASSIFICATION_TAGs
#define ACTION_NEW_CLASSIFICATION_TAGs ("ACTION_NEW_CLASSIFICATION_TAG")
#endif
#ifndef ACTION_NEW_COLORs
#define ACTION_NEW_COLORs ("ACTION_NEW_COLOR")
#endif
#ifndef ACTION_NEW_CPU_COSs
#define ACTION_NEW_CPU_COSs ("ACTION_NEW_CPU_COS")
#endif
#ifndef ACTION_NEW_DSCPs
#define ACTION_NEW_DSCPs ("ACTION_NEW_DSCP")
#endif
#ifndef ACTION_NEW_ECNs
#define ACTION_NEW_ECNs ("ACTION_NEW_ECN")
#endif
#ifndef ACTION_NEW_HIGIG_EHs
#define ACTION_NEW_HIGIG_EHs ("ACTION_NEW_HIGIG_EH")
#endif
#ifndef ACTION_NEW_INNER_CFIs
#define ACTION_NEW_INNER_CFIs ("ACTION_NEW_INNER_CFI")
#endif
#ifndef ACTION_NEW_INNER_DOT1Ps
#define ACTION_NEW_INNER_DOT1Ps ("ACTION_NEW_INNER_DOT1P")
#endif
#ifndef ACTION_NEW_INNER_VLANIDs
#define ACTION_NEW_INNER_VLANIDs ("ACTION_NEW_INNER_VLANID")
#endif
#ifndef ACTION_NEW_INTPRIs
#define ACTION_NEW_INTPRIs ("ACTION_NEW_INTPRI")
#endif
#ifndef ACTION_NEW_LOOPBACK_PACKET_PROFILEs
#define ACTION_NEW_LOOPBACK_PACKET_PROFILEs ("ACTION_NEW_LOOPBACK_PACKET_PROFILE")
#endif
#ifndef ACTION_NEW_LOOPBACK_PP_PORTs
#define ACTION_NEW_LOOPBACK_PP_PORTs ("ACTION_NEW_LOOPBACK_PP_PORT")
#endif
#ifndef ACTION_NEW_LOOPBACK_SRC_PORTs
#define ACTION_NEW_LOOPBACK_SRC_PORTs ("ACTION_NEW_LOOPBACK_SRC_PORT")
#endif
#ifndef ACTION_NEW_LOOPBACK_TYPEs
#define ACTION_NEW_LOOPBACK_TYPEs ("ACTION_NEW_LOOPBACK_TYPE")
#endif
#ifndef ACTION_NEW_MPLS_EXPs
#define ACTION_NEW_MPLS_EXPs ("ACTION_NEW_MPLS_EXP")
#endif
#ifndef ACTION_NEW_OUTER_CFIs
#define ACTION_NEW_OUTER_CFIs ("ACTION_NEW_OUTER_CFI")
#endif
#ifndef ACTION_NEW_OUTER_DOT1Ps
#define ACTION_NEW_OUTER_DOT1Ps ("ACTION_NEW_OUTER_DOT1P")
#endif
#ifndef ACTION_NEW_OUTER_TPIDs
#define ACTION_NEW_OUTER_TPIDs ("ACTION_NEW_OUTER_TPID")
#endif
#ifndef ACTION_NEW_OUTER_VLANIDs
#define ACTION_NEW_OUTER_VLANIDs ("ACTION_NEW_OUTER_VLANID")
#endif
#ifndef ACTION_NEW_SERVICE_POOL_IDs
#define ACTION_NEW_SERVICE_POOL_IDs ("ACTION_NEW_SERVICE_POOL_ID")
#endif
#ifndef ACTION_NEW_SERVICE_POOL_PRECEDENCEs
#define ACTION_NEW_SERVICE_POOL_PRECEDENCEs ("ACTION_NEW_SERVICE_POOL_PRECEDENCE")
#endif
#ifndef ACTION_NEW_SVPs
#define ACTION_NEW_SVPs ("ACTION_NEW_SVP")
#endif
#ifndef ACTION_NEW_UNTAG_PKT_PRIORITYs
#define ACTION_NEW_UNTAG_PKT_PRIORITYs ("ACTION_NEW_UNTAG_PKT_PRIORITY")
#endif
#ifndef ACTION_NEW_VFIs
#define ACTION_NEW_VFIs ("ACTION_NEW_VFI")
#endif
#ifndef ACTION_NEW_VRFs
#define ACTION_NEW_VRFs ("ACTION_NEW_VRF")
#endif
#ifndef ACTION_OPAQUE_OBJ0_OFFSETs
#define ACTION_OPAQUE_OBJ0_OFFSETs ("ACTION_OPAQUE_OBJ0_OFFSET")
#endif
#ifndef ACTION_OPAQUE_OBJ0_WIDTHs
#define ACTION_OPAQUE_OBJ0_WIDTHs ("ACTION_OPAQUE_OBJ0_WIDTH")
#endif
#ifndef ACTION_OUTER_CFI_TO_INNER_CFIs
#define ACTION_OUTER_CFI_TO_INNER_CFIs ("ACTION_OUTER_CFI_TO_INNER_CFI")
#endif
#ifndef ACTION_OUTER_DOT1P_TO_INNER_DOT1Ps
#define ACTION_OUTER_DOT1P_TO_INNER_DOT1Ps ("ACTION_OUTER_DOT1P_TO_INNER_DOT1P")
#endif
#ifndef ACTION_OUTER_VLANID_TO_INNER_VLANIDs
#define ACTION_OUTER_VLANID_TO_INNER_VLANIDs ("ACTION_OUTER_VLANID_TO_INNER_VLANID")
#endif
#ifndef ACTION_PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_IDs
#define ACTION_PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_IDs ("ACTION_PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_ID")
#endif
#ifndef ACTION_PRI_MODIFIERs
#define ACTION_PRI_MODIFIERs ("ACTION_PRI_MODIFIER")
#endif
#ifndef ACTION_PROTECTION_SWITCHING_DROP_OVERRIDEs
#define ACTION_PROTECTION_SWITCHING_DROP_OVERRIDEs ("ACTION_PROTECTION_SWITCHING_DROP_OVERRIDE")
#endif
#ifndef ACTION_REDIRECT_ADD_PORTS_BROADCASTs
#define ACTION_REDIRECT_ADD_PORTS_BROADCASTs ("ACTION_REDIRECT_ADD_PORTS_BROADCAST")
#endif
#ifndef ACTION_REDIRECT_L2_MC_GROUP_IDs
#define ACTION_REDIRECT_L2_MC_GROUP_IDs ("ACTION_REDIRECT_L2_MC_GROUP_ID")
#endif
#ifndef ACTION_REDIRECT_L3_MC_NHOP_IDs
#define ACTION_REDIRECT_L3_MC_NHOP_IDs ("ACTION_REDIRECT_L3_MC_NHOP_ID")
#endif
#ifndef ACTION_REDIRECT_PORTS_BROADCAST_PKTs
#define ACTION_REDIRECT_PORTS_BROADCAST_PKTs ("ACTION_REDIRECT_PORTS_BROADCAST_PKT")
#endif
#ifndef ACTION_REDIRECT_PORTS_VLAN_BROADCASTs
#define ACTION_REDIRECT_PORTS_VLAN_BROADCASTs ("ACTION_REDIRECT_PORTS_VLAN_BROADCAST")
#endif
#ifndef ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_INGs
#define ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_INGs ("ACTION_REDIRECT_PORTS_VLAN_BROADCAST_FP_ING")
#endif
#ifndef ACTION_REDIRECT_REMOVE_PORTS_BROADCASTs
#define ACTION_REDIRECT_REMOVE_PORTS_BROADCASTs ("ACTION_REDIRECT_REMOVE_PORTS_BROADCAST")
#endif
#ifndef ACTION_REDIRECT_TO_DVPs
#define ACTION_REDIRECT_TO_DVPs ("ACTION_REDIRECT_TO_DVP")
#endif
#ifndef ACTION_REDIRECT_TO_ECMPs
#define ACTION_REDIRECT_TO_ECMPs ("ACTION_REDIRECT_TO_ECMP")
#endif
#ifndef ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_IDs
#define ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_IDs ("ACTION_REDIRECT_TO_ECMP_RESET_OVERLAY_NHOP_ID")
#endif
#ifndef ACTION_REDIRECT_TO_MODULEs
#define ACTION_REDIRECT_TO_MODULEs ("ACTION_REDIRECT_TO_MODULE")
#endif
#ifndef ACTION_REDIRECT_TO_NHOPs
#define ACTION_REDIRECT_TO_NHOPs ("ACTION_REDIRECT_TO_NHOP")
#endif
#ifndef ACTION_REDIRECT_TO_PORTs
#define ACTION_REDIRECT_TO_PORTs ("ACTION_REDIRECT_TO_PORT")
#endif
#ifndef ACTION_REDIRECT_TO_TRUNKs
#define ACTION_REDIRECT_TO_TRUNKs ("ACTION_REDIRECT_TO_TRUNK")
#endif
#ifndef ACTION_REDIRECT_UC_CANCELs
#define ACTION_REDIRECT_UC_CANCELs ("ACTION_REDIRECT_UC_CANCEL")
#endif
#ifndef ACTION_REPLACE_INNER_TAGs
#define ACTION_REPLACE_INNER_TAGs ("ACTION_REPLACE_INNER_TAG")
#endif
#ifndef ACTION_REPLACE_OUTER_TAGs
#define ACTION_REPLACE_OUTER_TAGs ("ACTION_REPLACE_OUTER_TAG")
#endif
#ifndef ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCELs
#define ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCELs ("ACTION_R_COPY_AND_SWITCH_TO_CPU_CANCEL")
#endif
#ifndef ACTION_R_COPY_TO_CPUs
#define ACTION_R_COPY_TO_CPUs ("ACTION_R_COPY_TO_CPU")
#endif
#ifndef ACTION_R_COPY_TO_CPU_CANCELs
#define ACTION_R_COPY_TO_CPU_CANCELs ("ACTION_R_COPY_TO_CPU_CANCEL")
#endif
#ifndef ACTION_R_COPY_TO_CPU_WITH_TIMESTAMPs
#define ACTION_R_COPY_TO_CPU_WITH_TIMESTAMPs ("ACTION_R_COPY_TO_CPU_WITH_TIMESTAMP")
#endif
#ifndef ACTION_R_DOT1P_UPDATES_CANCELs
#define ACTION_R_DOT1P_UPDATES_CANCELs ("ACTION_R_DOT1P_UPDATES_CANCEL")
#endif
#ifndef ACTION_R_DROPs
#define ACTION_R_DROPs ("ACTION_R_DROP")
#endif
#ifndef ACTION_R_DROP_CANCELs
#define ACTION_R_DROP_CANCELs ("ACTION_R_DROP_CANCEL")
#endif
#ifndef ACTION_R_DSCP_UPDATES_CANCELs
#define ACTION_R_DSCP_UPDATES_CANCELs ("ACTION_R_DSCP_UPDATES_CANCEL")
#endif
#ifndef ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_IDs
#define ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_IDs ("ACTION_R_FP_ING_COS_Q_INT_PRI_MAP_ID")
#endif
#ifndef ACTION_R_INTPRI_TO_INNER_DOT1Ps
#define ACTION_R_INTPRI_TO_INNER_DOT1Ps ("ACTION_R_INTPRI_TO_INNER_DOT1P")
#endif
#ifndef ACTION_R_INTPRI_TO_TOSs
#define ACTION_R_INTPRI_TO_TOSs ("ACTION_R_INTPRI_TO_TOS")
#endif
#ifndef ACTION_R_INTPRI_UPDATES_CANCELs
#define ACTION_R_INTPRI_UPDATES_CANCELs ("ACTION_R_INTPRI_UPDATES_CANCEL")
#endif
#ifndef ACTION_R_NEW_COLORs
#define ACTION_R_NEW_COLORs ("ACTION_R_NEW_COLOR")
#endif
#ifndef ACTION_R_NEW_COSs
#define ACTION_R_NEW_COSs ("ACTION_R_NEW_COS")
#endif
#ifndef ACTION_R_NEW_DSCPs
#define ACTION_R_NEW_DSCPs ("ACTION_R_NEW_DSCP")
#endif
#ifndef ACTION_R_NEW_ECNs
#define ACTION_R_NEW_ECNs ("ACTION_R_NEW_ECN")
#endif
#ifndef ACTION_R_NEW_INNER_CFIs
#define ACTION_R_NEW_INNER_CFIs ("ACTION_R_NEW_INNER_CFI")
#endif
#ifndef ACTION_R_NEW_INNER_PRIs
#define ACTION_R_NEW_INNER_PRIs ("ACTION_R_NEW_INNER_PRI")
#endif
#ifndef ACTION_R_NEW_INTCNs
#define ACTION_R_NEW_INTCNs ("ACTION_R_NEW_INTCN")
#endif
#ifndef ACTION_R_NEW_INTPRIs
#define ACTION_R_NEW_INTPRIs ("ACTION_R_NEW_INTPRI")
#endif
#ifndef ACTION_R_NEW_MC_COSs
#define ACTION_R_NEW_MC_COSs ("ACTION_R_NEW_MC_COS")
#endif
#ifndef ACTION_R_NEW_OUTER_CFIs
#define ACTION_R_NEW_OUTER_CFIs ("ACTION_R_NEW_OUTER_CFI")
#endif
#ifndef ACTION_R_NEW_OUTER_DOT1Ps
#define ACTION_R_NEW_OUTER_DOT1Ps ("ACTION_R_NEW_OUTER_DOT1P")
#endif
#ifndef ACTION_R_NEW_UC_COSs
#define ACTION_R_NEW_UC_COSs ("ACTION_R_NEW_UC_COS")
#endif
#ifndef ACTION_R_OUTER_DOT1P_TO_INNER_DOT1Ps
#define ACTION_R_OUTER_DOT1P_TO_INNER_DOT1Ps ("ACTION_R_OUTER_DOT1P_TO_INNER_DOT1P")
#endif
#ifndef ACTION_R_OUTER_DOT1P_TO_TOSs
#define ACTION_R_OUTER_DOT1P_TO_TOSs ("ACTION_R_OUTER_DOT1P_TO_TOS")
#endif
#ifndef ACTION_R_PRESERVE_DOT1Ps
#define ACTION_R_PRESERVE_DOT1Ps ("ACTION_R_PRESERVE_DOT1P")
#endif
#ifndef ACTION_R_PRESERVE_DSCPs
#define ACTION_R_PRESERVE_DSCPs ("ACTION_R_PRESERVE_DSCP")
#endif
#ifndef ACTION_R_SWITCH_TO_CPU_CANCELs
#define ACTION_R_SWITCH_TO_CPU_CANCELs ("ACTION_R_SWITCH_TO_CPU_CANCEL")
#endif
#ifndef ACTION_R_SWITCH_TO_CPU_REINSATEs
#define ACTION_R_SWITCH_TO_CPU_REINSATEs ("ACTION_R_SWITCH_TO_CPU_REINSATE")
#endif
#ifndef ACTION_SET_FWD_VLAN_TAGs
#define ACTION_SET_FWD_VLAN_TAGs ("ACTION_SET_FWD_VLAN_TAG")
#endif
#ifndef ACTION_SET_VXLAN_FLAGSs
#define ACTION_SET_VXLAN_FLAGSs ("ACTION_SET_VXLAN_FLAGS")
#endif
#ifndef ACTION_SET_VXLAN_HEADER_56_63s
#define ACTION_SET_VXLAN_HEADER_56_63s ("ACTION_SET_VXLAN_HEADER_56_63")
#endif
#ifndef ACTION_SET_VXLAN_HEADER_8_31s
#define ACTION_SET_VXLAN_HEADER_8_31s ("ACTION_SET_VXLAN_HEADER_8_31")
#endif
#ifndef ACTION_SFLOW_ENABLEs
#define ACTION_SFLOW_ENABLEs ("ACTION_SFLOW_ENABLE")
#endif
#ifndef ACTION_SWITCH_TO_ECMPs
#define ACTION_SWITCH_TO_ECMPs ("ACTION_SWITCH_TO_ECMP")
#endif
#ifndef ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_IDs
#define ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_IDs ("ACTION_SWITCH_TO_ECMP_RESET_OVERLAY_NHOP_ID")
#endif
#ifndef ACTION_SWITCH_TO_L3UCs
#define ACTION_SWITCH_TO_L3UCs ("ACTION_SWITCH_TO_L3UC")
#endif
#ifndef ACTION_TNL_AUTOs
#define ACTION_TNL_AUTOs ("ACTION_TNL_AUTO")
#endif
#ifndef ACTION_TRUNK_SPRAY_HASH_CANCELs
#define ACTION_TRUNK_SPRAY_HASH_CANCELs ("ACTION_TRUNK_SPRAY_HASH_CANCEL")
#endif
#ifndef ACTION_UNMODIFIED_REDIRECT_TO_MODULEs
#define ACTION_UNMODIFIED_REDIRECT_TO_MODULEs ("ACTION_UNMODIFIED_REDIRECT_TO_MODULE")
#endif
#ifndef ACTION_UNMODIFIED_REDIRECT_TO_PORTs
#define ACTION_UNMODIFIED_REDIRECT_TO_PORTs ("ACTION_UNMODIFIED_REDIRECT_TO_PORT")
#endif
#ifndef ACTION_UNMODIFIED_REDIRECT_TO_TRUNKs
#define ACTION_UNMODIFIED_REDIRECT_TO_TRUNKs ("ACTION_UNMODIFIED_REDIRECT_TO_TRUNK")
#endif
#ifndef ACTION_USE_OUTER_HDR_DSCPs
#define ACTION_USE_OUTER_HDR_DSCPs ("ACTION_USE_OUTER_HDR_DSCP")
#endif
#ifndef ACTION_USE_OUTER_HDR_TTLs
#define ACTION_USE_OUTER_HDR_TTLs ("ACTION_USE_OUTER_HDR_TTL")
#endif
#ifndef ACTION_VISIBILITY_ENABLEs
#define ACTION_VISIBILITY_ENABLEs ("ACTION_VISIBILITY_ENABLE")
#endif
#ifndef ACTION_VLAN_CLASS_0s
#define ACTION_VLAN_CLASS_0s ("ACTION_VLAN_CLASS_0")
#endif
#ifndef ACTION_VLAN_CLASS_1s
#define ACTION_VLAN_CLASS_1s ("ACTION_VLAN_CLASS_1")
#endif
#ifndef ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCELs
#define ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCELs ("ACTION_Y_COPY_AND_SWITCH_TO_CPU_CANCEL")
#endif
#ifndef ACTION_Y_COPY_TO_CPUs
#define ACTION_Y_COPY_TO_CPUs ("ACTION_Y_COPY_TO_CPU")
#endif
#ifndef ACTION_Y_COPY_TO_CPU_CANCELs
#define ACTION_Y_COPY_TO_CPU_CANCELs ("ACTION_Y_COPY_TO_CPU_CANCEL")
#endif
#ifndef ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMPs
#define ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMPs ("ACTION_Y_COPY_TO_CPU_WITH_TIMESTAMP")
#endif
#ifndef ACTION_Y_DOT1P_UPDATES_CANCELs
#define ACTION_Y_DOT1P_UPDATES_CANCELs ("ACTION_Y_DOT1P_UPDATES_CANCEL")
#endif
#ifndef ACTION_Y_DROPs
#define ACTION_Y_DROPs ("ACTION_Y_DROP")
#endif
#ifndef ACTION_Y_DROP_CANCELs
#define ACTION_Y_DROP_CANCELs ("ACTION_Y_DROP_CANCEL")
#endif
#ifndef ACTION_Y_DSCP_UPDATES_CANCELs
#define ACTION_Y_DSCP_UPDATES_CANCELs ("ACTION_Y_DSCP_UPDATES_CANCEL")
#endif
#ifndef ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_IDs
#define ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_IDs ("ACTION_Y_FP_ING_COS_Q_INT_PRI_MAP_ID")
#endif
#ifndef ACTION_Y_INTPRI_TO_INNER_DOT1Ps
#define ACTION_Y_INTPRI_TO_INNER_DOT1Ps ("ACTION_Y_INTPRI_TO_INNER_DOT1P")
#endif
#ifndef ACTION_Y_INTPRI_TO_TOSs
#define ACTION_Y_INTPRI_TO_TOSs ("ACTION_Y_INTPRI_TO_TOS")
#endif
#ifndef ACTION_Y_INTPRI_UPDATES_CANCELs
#define ACTION_Y_INTPRI_UPDATES_CANCELs ("ACTION_Y_INTPRI_UPDATES_CANCEL")
#endif
#ifndef ACTION_Y_NEW_COLORs
#define ACTION_Y_NEW_COLORs ("ACTION_Y_NEW_COLOR")
#endif
#ifndef ACTION_Y_NEW_COSs
#define ACTION_Y_NEW_COSs ("ACTION_Y_NEW_COS")
#endif
#ifndef ACTION_Y_NEW_DSCPs
#define ACTION_Y_NEW_DSCPs ("ACTION_Y_NEW_DSCP")
#endif
#ifndef ACTION_Y_NEW_ECNs
#define ACTION_Y_NEW_ECNs ("ACTION_Y_NEW_ECN")
#endif
#ifndef ACTION_Y_NEW_INNER_CFIs
#define ACTION_Y_NEW_INNER_CFIs ("ACTION_Y_NEW_INNER_CFI")
#endif
#ifndef ACTION_Y_NEW_INNER_PRIs
#define ACTION_Y_NEW_INNER_PRIs ("ACTION_Y_NEW_INNER_PRI")
#endif
#ifndef ACTION_Y_NEW_INTCNs
#define ACTION_Y_NEW_INTCNs ("ACTION_Y_NEW_INTCN")
#endif
#ifndef ACTION_Y_NEW_INTPRIs
#define ACTION_Y_NEW_INTPRIs ("ACTION_Y_NEW_INTPRI")
#endif
#ifndef ACTION_Y_NEW_MC_COSs
#define ACTION_Y_NEW_MC_COSs ("ACTION_Y_NEW_MC_COS")
#endif
#ifndef ACTION_Y_NEW_OUTER_CFIs
#define ACTION_Y_NEW_OUTER_CFIs ("ACTION_Y_NEW_OUTER_CFI")
#endif
#ifndef ACTION_Y_NEW_OUTER_DOT1Ps
#define ACTION_Y_NEW_OUTER_DOT1Ps ("ACTION_Y_NEW_OUTER_DOT1P")
#endif
#ifndef ACTION_Y_NEW_UC_COSs
#define ACTION_Y_NEW_UC_COSs ("ACTION_Y_NEW_UC_COS")
#endif
#ifndef ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1Ps
#define ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1Ps ("ACTION_Y_OUTER_DOT1P_TO_INNER_DOT1P")
#endif
#ifndef ACTION_Y_OUTER_DOT1P_TO_TOSs
#define ACTION_Y_OUTER_DOT1P_TO_TOSs ("ACTION_Y_OUTER_DOT1P_TO_TOS")
#endif
#ifndef ACTION_Y_PRESERVE_DOT1Ps
#define ACTION_Y_PRESERVE_DOT1Ps ("ACTION_Y_PRESERVE_DOT1P")
#endif
#ifndef ACTION_Y_PRESERVE_DSCPs
#define ACTION_Y_PRESERVE_DSCPs ("ACTION_Y_PRESERVE_DSCP")
#endif
#ifndef ACTION_Y_SWITCH_TO_CPU_CANCELs
#define ACTION_Y_SWITCH_TO_CPU_CANCELs ("ACTION_Y_SWITCH_TO_CPU_CANCEL")
#endif
#ifndef ACTION_Y_SWITCH_TO_CPU_REINSATEs
#define ACTION_Y_SWITCH_TO_CPU_REINSATEs ("ACTION_Y_SWITCH_TO_CPU_REINSATE")
#endif
#ifndef ACTIVEs
#define ACTIVEs ("ACTIVE")
#endif
#ifndef ACTIVE_LANE_MASKs
#define ACTIVE_LANE_MASKs ("ACTIVE_LANE_MASK")
#endif
#ifndef ADAPTIVE_DYNAMICs
#define ADAPTIVE_DYNAMICs ("ADAPTIVE_DYNAMIC")
#endif
#ifndef ADAPT_RAM_CONTROLRs
#define ADAPT_RAM_CONTROLRs ("ADAPT_RAM_CONTROLR")
#endif
#ifndef ADAPT_SER_CONTROLRs
#define ADAPT_SER_CONTROLRs ("ADAPT_SER_CONTROLR")
#endif
#ifndef ADDs
#define ADDs ("ADD")
#endif
#ifndef ADD_VLAN_TPIDs
#define ADD_VLAN_TPIDs ("ADD_VLAN_TPID")
#endif
#ifndef ADJUSTs
#define ADJUSTs ("ADJUST")
#endif
#ifndef ADJUST_METERSs
#define ADJUST_METERSs ("ADJUST_METERS")
#endif
#ifndef ADJUST_OPERs
#define ADJUST_OPERs ("ADJUST_OPER")
#endif
#ifndef ADMINISTRATIVELY_DOWNs
#define ADMINISTRATIVELY_DOWNs ("ADMINISTRATIVELY_DOWN")
#endif
#ifndef ADMIN_DOWNs
#define ADMIN_DOWNs ("ADMIN_DOWN")
#endif
#ifndef ADVERT_SPEEDs
#define ADVERT_SPEEDs ("ADVERT_SPEED")
#endif
#ifndef AGG_LIST_MEMBERs
#define AGG_LIST_MEMBERs ("AGG_LIST_MEMBER")
#endif
#ifndef ALLs
#define ALLs ("ALL")
#endif
#ifndef ALLOWs
#define ALLOWs ("ALLOW")
#endif
#ifndef ALLOWED_PORT_BITMAP_PROFILEMs
#define ALLOWED_PORT_BITMAP_PROFILEMs ("ALLOWED_PORT_BITMAP_PROFILEM")
#endif
#ifndef ALLOW_GLOBAL_ROUTEs
#define ALLOW_GLOBAL_ROUTEs ("ALLOW_GLOBAL_ROUTE")
#endif
#ifndef ALL_ONESs
#define ALL_ONESs ("ALL_ONES")
#endif
#ifndef ALPHA_1s
#define ALPHA_1s ("ALPHA_1")
#endif
#ifndef ALPHA_1_128s
#define ALPHA_1_128s ("ALPHA_1_128")
#endif
#ifndef ALPHA_1_16s
#define ALPHA_1_16s ("ALPHA_1_16")
#endif
#ifndef ALPHA_1_2s
#define ALPHA_1_2s ("ALPHA_1_2")
#endif
#ifndef ALPHA_1_32s
#define ALPHA_1_32s ("ALPHA_1_32")
#endif
#ifndef ALPHA_1_4s
#define ALPHA_1_4s ("ALPHA_1_4")
#endif
#ifndef ALPHA_1_64s
#define ALPHA_1_64s ("ALPHA_1_64")
#endif
#ifndef ALPHA_1_8s
#define ALPHA_1_8s ("ALPHA_1_8")
#endif
#ifndef ALPHA_2s
#define ALPHA_2s ("ALPHA_2")
#endif
#ifndef ALPHA_4s
#define ALPHA_4s ("ALPHA_4")
#endif
#ifndef ALPHA_8s
#define ALPHA_8s ("ALPHA_8")
#endif
#ifndef ALPM1_DATAs
#define ALPM1_DATAs ("ALPM1_DATA")
#endif
#ifndef ALPM2_DATAs
#define ALPM2_DATAs ("ALPM2_DATA")
#endif
#ifndef ALPM_COMPRESSION_DSTs
#define ALPM_COMPRESSION_DSTs ("ALPM_COMPRESSION_DST")
#endif
#ifndef ALPM_COMPRESSION_SRCs
#define ALPM_COMPRESSION_SRCs ("ALPM_COMPRESSION_SRC")
#endif
#ifndef ALPM_COMP_KEY_FULLs
#define ALPM_COMP_KEY_FULLs ("ALPM_COMP_KEY_FULL")
#endif
#ifndef ALPM_COMP_KEY_L4_PORTs
#define ALPM_COMP_KEY_L4_PORTs ("ALPM_COMP_KEY_L4_PORT")
#endif
#ifndef ALPM_COMP_KEY_VRFs
#define ALPM_COMP_KEY_VRFs ("ALPM_COMP_KEY_VRF")
#endif
#ifndef ALPM_DB_0s
#define ALPM_DB_0s ("ALPM_DB_0")
#endif
#ifndef ALPM_DB_1s
#define ALPM_DB_1s ("ALPM_DB_1")
#endif
#ifndef ALPM_DB_2s
#define ALPM_DB_2s ("ALPM_DB_2")
#endif
#ifndef ALPM_DB_3s
#define ALPM_DB_3s ("ALPM_DB_3")
#endif
#ifndef ALPM_DST_LOOKUPs
#define ALPM_DST_LOOKUPs ("ALPM_DST_LOOKUP")
#endif
#ifndef ALPM_FLEX_CTR_CONTROLRs
#define ALPM_FLEX_CTR_CONTROLRs ("ALPM_FLEX_CTR_CONTROLR")
#endif
#ifndef ALPM_HIT_MODE_DISABLEs
#define ALPM_HIT_MODE_DISABLEs ("ALPM_HIT_MODE_DISABLE")
#endif
#ifndef ALPM_HIT_MODE_FORCE_CLEARs
#define ALPM_HIT_MODE_FORCE_CLEARs ("ALPM_HIT_MODE_FORCE_CLEAR")
#endif
#ifndef ALPM_HIT_MODE_FORCE_SETs
#define ALPM_HIT_MODE_FORCE_SETs ("ALPM_HIT_MODE_FORCE_SET")
#endif
#ifndef ALPM_KEY_INPUT_FP_COMP_DSTs
#define ALPM_KEY_INPUT_FP_COMP_DSTs ("ALPM_KEY_INPUT_FP_COMP_DST")
#endif
#ifndef ALPM_KEY_INPUT_FP_COMP_SRCs
#define ALPM_KEY_INPUT_FP_COMP_SRCs ("ALPM_KEY_INPUT_FP_COMP_SRC")
#endif
#ifndef ALPM_KEY_INPUT_LPM_DST_DOUBLEs
#define ALPM_KEY_INPUT_LPM_DST_DOUBLEs ("ALPM_KEY_INPUT_LPM_DST_DOUBLE")
#endif
#ifndef ALPM_KEY_INPUT_LPM_DST_QUADs
#define ALPM_KEY_INPUT_LPM_DST_QUADs ("ALPM_KEY_INPUT_LPM_DST_QUAD")
#endif
#ifndef ALPM_KEY_INPUT_LPM_DST_SINGLEs
#define ALPM_KEY_INPUT_LPM_DST_SINGLEs ("ALPM_KEY_INPUT_LPM_DST_SINGLE")
#endif
#ifndef ALPM_KEY_INPUT_LPM_L3MC_DOUBLEs
#define ALPM_KEY_INPUT_LPM_L3MC_DOUBLEs ("ALPM_KEY_INPUT_LPM_L3MC_DOUBLE")
#endif
#ifndef ALPM_KEY_INPUT_LPM_L3MC_QUADs
#define ALPM_KEY_INPUT_LPM_L3MC_QUADs ("ALPM_KEY_INPUT_LPM_L3MC_QUAD")
#endif
#ifndef ALPM_KEY_INPUT_LPM_SRC_DOUBLEs
#define ALPM_KEY_INPUT_LPM_SRC_DOUBLEs ("ALPM_KEY_INPUT_LPM_SRC_DOUBLE")
#endif
#ifndef ALPM_KEY_INPUT_LPM_SRC_QUADs
#define ALPM_KEY_INPUT_LPM_SRC_QUADs ("ALPM_KEY_INPUT_LPM_SRC_QUAD")
#endif
#ifndef ALPM_KEY_INPUT_LPM_SRC_SINGLEs
#define ALPM_KEY_INPUT_LPM_SRC_SINGLEs ("ALPM_KEY_INPUT_LPM_SRC_SINGLE")
#endif
#ifndef ALPM_KEY_MUX_FORMATs
#define ALPM_KEY_MUX_FORMATs ("ALPM_KEY_MUX_FORMAT")
#endif
#ifndef ALPM_LEVEL2_GROUPs
#define ALPM_LEVEL2_GROUPs ("ALPM_LEVEL2_GROUP")
#endif
#ifndef ALPM_LEVEL3_GROUPs
#define ALPM_LEVEL3_GROUPs ("ALPM_LEVEL3_GROUP")
#endif
#ifndef ALPM_MODEs
#define ALPM_MODEs ("ALPM_MODE")
#endif
#ifndef ALPM_SRC_LOOKUPs
#define ALPM_SRC_LOOKUPs ("ALPM_SRC_LOOKUP")
#endif
#ifndef ALTERNATE_NHOP_IDs
#define ALTERNATE_NHOP_IDs ("ALTERNATE_NHOP_ID")
#endif
#ifndef ALTERNATE_NUM_PATHSs
#define ALTERNATE_NUM_PATHSs ("ALTERNATE_NUM_PATHS")
#endif
#ifndef ALTERNATE_PATH_BIASs
#define ALTERNATE_PATH_BIASs ("ALTERNATE_PATH_BIAS")
#endif
#ifndef ALTERNATE_PATH_COSTs
#define ALTERNATE_PATH_COSTs ("ALTERNATE_PATH_COST")
#endif
#ifndef ALTERNATE_PORT_IDs
#define ALTERNATE_PORT_IDs ("ALTERNATE_PORT_ID")
#endif
#ifndef ALT_TTL_FNMs
#define ALT_TTL_FNMs ("ALT_TTL_FNM")
#endif
#ifndef ALWAYS_COUNTs
#define ALWAYS_COUNTs ("ALWAYS_COUNT")
#endif
#ifndef AMTs
#define AMTs ("AMT")
#endif
#ifndef AMT_CONTROLs
#define AMT_CONTROLs ("AMT_CONTROL")
#endif
#ifndef AMT_CONTROL_MASKs
#define AMT_CONTROL_MASKs ("AMT_CONTROL_MASK")
#endif
#ifndef AM_TABLEMs
#define AM_TABLEMs ("AM_TABLEM")
#endif
#ifndef ANYs
#define ANYs ("ANY")
#endif
#ifndef ANY_IP4s
#define ANY_IP4s ("ANY_IP4")
#endif
#ifndef ANY_IP6s
#define ANY_IP6s ("ANY_IP6")
#endif
#ifndef ANY_LOOKUP_HITs
#define ANY_LOOKUP_HITs ("ANY_LOOKUP_HIT")
#endif
#ifndef AN_PARALLEL_DETECTs
#define AN_PARALLEL_DETECTs ("AN_PARALLEL_DETECT")
#endif
#ifndef APP_COMMUNICATION_FAILUREs
#define APP_COMMUNICATION_FAILUREs ("APP_COMMUNICATION_FAILURE")
#endif
#ifndef APP_NOT_INITIALIZEDs
#define APP_NOT_INITIALIZEDs ("APP_NOT_INITIALIZED")
#endif
#ifndef APP_NOT_RESPONDINGs
#define APP_NOT_RESPONDINGs ("APP_NOT_RESPONDING")
#endif
#ifndef APP_RUNNINGs
#define APP_RUNNINGs ("APP_RUNNING")
#endif
#ifndef ARMEDs
#define ARMEDs ("ARMED")
#endif
#ifndef ARMED_PASSIVEs
#define ARMED_PASSIVEs ("ARMED_PASSIVE")
#endif
#ifndef ARPs
#define ARPs ("ARP")
#endif
#ifndef ARP_PROTOCOLs
#define ARP_PROTOCOLs ("ARP_PROTOCOL")
#endif
#ifndef ARP_PROTOCOL_MASKs
#define ARP_PROTOCOL_MASKs ("ARP_PROTOCOL_MASK")
#endif
#ifndef ARP_RARP_TERMINATIONs
#define ARP_RARP_TERMINATIONs ("ARP_RARP_TERMINATION")
#endif
#ifndef ARP_REPLs
#define ARP_REPLs ("ARP_REPL")
#endif
#ifndef ARP_REPLYs
#define ARP_REPLYs ("ARP_REPLY")
#endif
#ifndef ARP_REPLY_DROPs
#define ARP_REPLY_DROPs ("ARP_REPLY_DROP")
#endif
#ifndef ARP_REPLY_TO_CPUs
#define ARP_REPLY_TO_CPUs ("ARP_REPLY_TO_CPU")
#endif
#ifndef ARP_REQUESTs
#define ARP_REQUESTs ("ARP_REQUEST")
#endif
#ifndef ARP_REQUEST_DROPs
#define ARP_REQUEST_DROPs ("ARP_REQUEST_DROP")
#endif
#ifndef ARP_REQUEST_TO_CPUs
#define ARP_REQUEST_TO_CPUs ("ARP_REQUEST_TO_CPU")
#endif
#ifndef ARRAY_DEPTHs
#define ARRAY_DEPTHs ("ARRAY_DEPTH")
#endif
#ifndef ASSIGNMENT_MODEs
#define ASSIGNMENT_MODEs ("ASSIGNMENT_MODE")
#endif
#ifndef ASSIGN_DEFAULT_NETWORK_SVPs
#define ASSIGN_DEFAULT_NETWORK_SVPs ("ASSIGN_DEFAULT_NETWORK_SVP")
#endif
#ifndef ASSIGN_INT_PRIs
#define ASSIGN_INT_PRIs ("ASSIGN_INT_PRI")
#endif
#ifndef ASSOC_DATA_FULLs
#define ASSOC_DATA_FULLs ("ASSOC_DATA_FULL")
#endif
#ifndef ASSOC_DATA_REDUCEDs
#define ASSOC_DATA_REDUCEDs ("ASSOC_DATA_REDUCED")
#endif
#ifndef ASYNCHRONOUSs
#define ASYNCHRONOUSs ("ASYNCHRONOUS")
#endif
#ifndef ATTRIBUTESs
#define ATTRIBUTESs ("ATTRIBUTES")
#endif
#ifndef ATTR_TEMPLATE_INSTANCES_EXCEEDEDs
#define ATTR_TEMPLATE_INSTANCES_EXCEEDEDs ("ATTR_TEMPLATE_INSTANCES_EXCEEDED")
#endif
#ifndef ATTR_TEMPLATE_NOT_PRESENTs
#define ATTR_TEMPLATE_NOT_PRESENTs ("ATTR_TEMPLATE_NOT_PRESENT")
#endif
#ifndef AUTH_NOT_EXISTSs
#define AUTH_NOT_EXISTSs ("AUTH_NOT_EXISTS")
#endif
#ifndef AUTOs
#define AUTOs ("AUTO")
#endif
#ifndef AUTONEGs
#define AUTONEGs ("AUTONEG")
#endif
#ifndef AUTONEG_DONEs
#define AUTONEG_DONEs ("AUTONEG_DONE")
#endif
#ifndef AUTONEG_MODEs
#define AUTONEG_MODEs ("AUTONEG_MODE")
#endif
#ifndef AUTO_EXPANDs
#define AUTO_EXPANDs ("AUTO_EXPAND")
#endif
#ifndef AUTO_SWITCHOVERs
#define AUTO_SWITCHOVERs ("AUTO_SWITCHOVER")
#endif
#ifndef AVGs
#define AVGs ("AVG")
#endif
#ifndef AVG_Q_SIZEs
#define AVG_Q_SIZEs ("AVG_Q_SIZE")
#endif
#ifndef AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSRs
#define AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSRs ("AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSR")
#endif
#ifndef AVS_CEN_ROSC_STATUSRs
#define AVS_CEN_ROSC_STATUSRs ("AVS_CEN_ROSC_STATUSR")
#endif
#ifndef AVS_CLEAR_PMB_ERROR_STATUSRs
#define AVS_CLEAR_PMB_ERROR_STATUSRs ("AVS_CLEAR_PMB_ERROR_STATUSR")
#endif
#ifndef AVS_HW_MNTR_AC_DCN_CEN_ROSC_0Rs
#define AVS_HW_MNTR_AC_DCN_CEN_ROSC_0Rs ("AVS_HW_MNTR_AC_DCN_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_AC_PATGEN_HI_LO_DURRs
#define AVS_HW_MNTR_AC_PATGEN_HI_LO_DURRs ("AVS_HW_MNTR_AC_PATGEN_HI_LO_DURR")
#endif
#ifndef AVS_HW_MNTR_ADC_SETTLING_TIMERs
#define AVS_HW_MNTR_ADC_SETTLING_TIMERs ("AVS_HW_MNTR_ADC_SETTLING_TIMER")
#endif
#ifndef AVS_HW_MNTR_AVS_INTR_FLAGSRs
#define AVS_HW_MNTR_AVS_INTR_FLAGSRs ("AVS_HW_MNTR_AVS_INTR_FLAGSR")
#endif
#ifndef AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARRs
#define AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARRs ("AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARR")
#endif
#ifndef AVS_HW_MNTR_AVS_REGISTERS_LOCKSRs
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKSRs ("AVS_HW_MNTR_AVS_REGISTERS_LOCKSR")
#endif
#ifndef AVS_HW_MNTR_AVS_SPARERs
#define AVS_HW_MNTR_AVS_SPARERs ("AVS_HW_MNTR_AVS_SPARER")
#endif
#ifndef AVS_HW_MNTR_AVS_SPARE_0Rs
#define AVS_HW_MNTR_AVS_SPARE_0Rs ("AVS_HW_MNTR_AVS_SPARE_0R")
#endif
#ifndef AVS_HW_MNTR_AVS_SPARE_1Rs
#define AVS_HW_MNTR_AVS_SPARE_1Rs ("AVS_HW_MNTR_AVS_SPARE_1R")
#endif
#ifndef AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0Rs
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0Rs ("AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRRs
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRRs ("AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRR")
#endif
#ifndef AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0Rs
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0Rs ("AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_ENRs
#define AVS_HW_MNTR_INTR_POW_WDOG_ENRs ("AVS_HW_MNTR_INTR_POW_WDOG_ENR")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_EN_1Rs
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_1Rs ("AVS_HW_MNTR_INTR_POW_WDOG_EN_1R")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_EN_2Rs
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_2Rs ("AVS_HW_MNTR_INTR_POW_WDOG_EN_2R")
#endif
#ifndef AVS_HW_MNTR_INTR_POW_WDOG_EN_3Rs
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_3Rs ("AVS_HW_MNTR_INTR_POW_WDOG_EN_3R")
#endif
#ifndef AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENRs
#define AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENRs ("AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENR")
#endif
#ifndef AVS_HW_MNTR_LAST_MEASURED_SENSORRs
#define AVS_HW_MNTR_LAST_MEASURED_SENSORRs ("AVS_HW_MNTR_LAST_MEASURED_SENSORR")
#endif
#ifndef AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0Rs
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0Rs ("AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGRs
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGRs ("AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGR")
#endif
#ifndef AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRRs
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRRs ("AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRR")
#endif
#ifndef AVS_HW_MNTR_ROSC_COUNTING_MODERs
#define AVS_HW_MNTR_ROSC_COUNTING_MODERs ("AVS_HW_MNTR_ROSC_COUNTING_MODER")
#endif
#ifndef AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLRs
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLRs ("AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLR")
#endif
#ifndef AVS_HW_MNTR_SEQUENCER_INITRs
#define AVS_HW_MNTR_SEQUENCER_INITRs ("AVS_HW_MNTR_SEQUENCER_INITR")
#endif
#ifndef AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0Rs
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0Rs ("AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0R")
#endif
#ifndef AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRRs
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRRs ("AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRR")
#endif
#ifndef AVS_HW_MNTR_SW_CONTROLSRs
#define AVS_HW_MNTR_SW_CONTROLSRs ("AVS_HW_MNTR_SW_CONTROLSR")
#endif
#ifndef AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYRs
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYRs ("AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYR")
#endif
#ifndef AVS_HW_MNTR_TEMPERATURE_RESET_ENABLERs
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLERs ("AVS_HW_MNTR_TEMPERATURE_RESET_ENABLER")
#endif
#ifndef AVS_HW_MNTR_TEMPERATURE_THRESHOLDRs
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLDRs ("AVS_HW_MNTR_TEMPERATURE_THRESHOLDR")
#endif
#ifndef AVS_MISC_CONTROL_0Rs
#define AVS_MISC_CONTROL_0Rs ("AVS_MISC_CONTROL_0R")
#endif
#ifndef AVS_MISC_CONTROL_1Rs
#define AVS_MISC_CONTROL_1Rs ("AVS_MISC_CONTROL_1R")
#endif
#ifndef AVS_MISC_CONTROL_2Rs
#define AVS_MISC_CONTROL_2Rs ("AVS_MISC_CONTROL_2R")
#endif
#ifndef AVS_MISC_CONTROL_3Rs
#define AVS_MISC_CONTROL_3Rs ("AVS_MISC_CONTROL_3R")
#endif
#ifndef AVS_MISC_STATUSRs
#define AVS_MISC_STATUSRs ("AVS_MISC_STATUSR")
#endif
#ifndef AVS_MISC_STATUS_0Rs
#define AVS_MISC_STATUS_0Rs ("AVS_MISC_STATUS_0R")
#endif
#ifndef AVS_MISC_STATUS_1Rs
#define AVS_MISC_STATUS_1Rs ("AVS_MISC_STATUS_1R")
#endif
#ifndef AVS_PMB_ERROR_STATUSRs
#define AVS_PMB_ERROR_STATUSRs ("AVS_PMB_ERROR_STATUSR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLRs
#define AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLRs ("AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_PWD_CONTROLRs
#define AVS_PMB_SLAVE_AVS_PWD_CONTROLRs ("AVS_PMB_SLAVE_AVS_PWD_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTRs
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTRs ("AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTR")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLRs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLRs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLR")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0R")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1R")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2R")
#endif
#ifndef AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3Rs
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3Rs ("AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3R")
#endif
#ifndef AVS_PMB_TIMEOUTRs
#define AVS_PMB_TIMEOUTRs ("AVS_PMB_TIMEOUTR")
#endif
#ifndef AVS_PVT_LOCAL_DIODE_SENSOR_STATUSRs
#define AVS_PVT_LOCAL_DIODE_SENSOR_STATUSRs ("AVS_PVT_LOCAL_DIODE_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_MAIN_THERMAL_SENSOR_STATUSRs
#define AVS_PVT_MAIN_THERMAL_SENSOR_STATUSRs ("AVS_PVT_MAIN_THERMAL_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_DAC_CODERs
#define AVS_PVT_MNTR_CONFIG_DAC_CODERs ("AVS_PVT_MNTR_CONFIG_DAC_CODER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLERs
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLERs ("AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_MAX_DAC_CODERs
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODERs ("AVS_PVT_MNTR_CONFIG_MAX_DAC_CODER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_MIN_DAC_CODERs
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODERs ("AVS_PVT_MNTR_CONFIG_MIN_DAC_CODER")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLRs
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLRs ("AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLR")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBRs
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBRs ("AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBR")
#endif
#ifndef AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLERs
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLERs ("AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLER")
#endif
#ifndef AVS_PVT_PAD_ADC_STATUSRs
#define AVS_PVT_PAD_ADC_STATUSRs ("AVS_PVT_PAD_ADC_STATUSR")
#endif
#ifndef AVS_PVT_PAD_DAC_STATUSRs
#define AVS_PVT_PAD_DAC_STATUSRs ("AVS_PVT_PAD_DAC_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_0_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_0_SENSOR_STATUSRs ("AVS_PVT_REMOTE_0_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_1_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_1_SENSOR_STATUSRs ("AVS_PVT_REMOTE_1_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_2_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_2_SENSOR_STATUSRs ("AVS_PVT_REMOTE_2_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_3_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_3_SENSOR_STATUSRs ("AVS_PVT_REMOTE_3_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_4_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_4_SENSOR_STATUSRs ("AVS_PVT_REMOTE_4_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_5_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_5_SENSOR_STATUSRs ("AVS_PVT_REMOTE_5_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_6_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_6_SENSOR_STATUSRs ("AVS_PVT_REMOTE_6_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_7_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_7_SENSOR_STATUSRs ("AVS_PVT_REMOTE_7_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_REMOTE_SENSOR_STATUSRs
#define AVS_PVT_REMOTE_SENSOR_STATUSRs ("AVS_PVT_REMOTE_SENSOR_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1P8V_STATUSRs
#define AVS_PVT_VMON_1P8V_STATUSRs ("AVS_PVT_VMON_1P8V_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_0_STATUSRs
#define AVS_PVT_VMON_1V_0_STATUSRs ("AVS_PVT_VMON_1V_0_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_1_STATUSRs
#define AVS_PVT_VMON_1V_1_STATUSRs ("AVS_PVT_VMON_1V_1_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_2_STATUSRs
#define AVS_PVT_VMON_1V_2_STATUSRs ("AVS_PVT_VMON_1V_2_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_3_STATUSRs
#define AVS_PVT_VMON_1V_3_STATUSRs ("AVS_PVT_VMON_1V_3_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_4_STATUSRs
#define AVS_PVT_VMON_1V_4_STATUSRs ("AVS_PVT_VMON_1V_4_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_5_STATUSRs
#define AVS_PVT_VMON_1V_5_STATUSRs ("AVS_PVT_VMON_1V_5_STATUSR")
#endif
#ifndef AVS_PVT_VMON_1V_STATUSRs
#define AVS_PVT_VMON_1V_STATUSRs ("AVS_PVT_VMON_1V_STATUSR")
#endif
#ifndef AVS_PVT_VMON_3P3V_STATUSRs
#define AVS_PVT_VMON_3P3V_STATUSRs ("AVS_PVT_VMON_3P3V_STATUSR")
#endif
#ifndef AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0Rs
#define AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0Rs ("AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0R")
#endif
#ifndef AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0Rs
#define AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0Rs ("AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0R")
#endif
#ifndef AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORRs
#define AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORRs ("AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORR")
#endif
#ifndef AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORRs
#define AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORRs ("AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORR")
#endif
#ifndef AVS_ROSC_THRESHOLD1_CEN_ROSCRs
#define AVS_ROSC_THRESHOLD1_CEN_ROSCRs ("AVS_ROSC_THRESHOLD1_CEN_ROSCR")
#endif
#ifndef AVS_ROSC_THRESHOLD1_DIRECTIONRs
#define AVS_ROSC_THRESHOLD1_DIRECTIONRs ("AVS_ROSC_THRESHOLD1_DIRECTIONR")
#endif
#ifndef AVS_ROSC_THRESHOLD2_CEN_ROSCRs
#define AVS_ROSC_THRESHOLD2_CEN_ROSCRs ("AVS_ROSC_THRESHOLD2_CEN_ROSCR")
#endif
#ifndef AVS_ROSC_THRESHOLD2_DIRECTIONRs
#define AVS_ROSC_THRESHOLD2_DIRECTIONRs ("AVS_ROSC_THRESHOLD2_DIRECTIONR")
#endif
#ifndef AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETRs
#define AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETRs ("AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETR")
#endif
#ifndef AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESRs
#define AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESRs ("AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESR")
#endif
#ifndef AVS_TMON_SPARE_0Rs
#define AVS_TMON_SPARE_0Rs ("AVS_TMON_SPARE_0R")
#endif
#ifndef AVS_TMON_TEMPERATURE_INTR_IDLE_TIMERs
#define AVS_TMON_TEMPERATURE_INTR_IDLE_TIMERs ("AVS_TMON_TEMPERATURE_INTR_IDLE_TIMER")
#endif
#ifndef AVS_TMON_TEMPERATURE_INTR_TEMPERATURERs
#define AVS_TMON_TEMPERATURE_INTR_TEMPERATURERs ("AVS_TMON_TEMPERATURE_INTR_TEMPERATURER")
#endif
#ifndef AVS_TMON_TEMPERATURE_INTR_THRESHOLDSRs
#define AVS_TMON_TEMPERATURE_INTR_THRESHOLDSRs ("AVS_TMON_TEMPERATURE_INTR_THRESHOLDSR")
#endif
#ifndef AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSRs
#define AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSRs ("AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSR")
#endif
#ifndef AVS_TMON_TEMPERATURE_RESET_THRESHOLDRs
#define AVS_TMON_TEMPERATURE_RESET_THRESHOLDRs ("AVS_TMON_TEMPERATURE_RESET_THRESHOLDR")
#endif
#ifndef AVS_TMON_TP_TMON_TEST_ENABLERs
#define AVS_TMON_TP_TMON_TEST_ENABLERs ("AVS_TMON_TP_TMON_TEST_ENABLER")
#endif
#ifndef AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSRs
#define AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSRs ("AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_AVS_STATUS_INRs
#define AVS_TOP_CTRL_AVS_STATUS_INRs ("AVS_TOP_CTRL_AVS_STATUS_INR")
#endif
#ifndef AVS_TOP_CTRL_AVS_STATUS_OUTRs
#define AVS_TOP_CTRL_AVS_STATUS_OUTRs ("AVS_TOP_CTRL_AVS_STATUS_OUTR")
#endif
#ifndef AVS_TOP_CTRL_MEMORY_ASSISTRs
#define AVS_TOP_CTRL_MEMORY_ASSISTRs ("AVS_TOP_CTRL_MEMORY_ASSISTR")
#endif
#ifndef AVS_TOP_CTRL_MEMORY_ASSIST_STATUSRs
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUSRs ("AVS_TOP_CTRL_MEMORY_ASSIST_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECRs
#define AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECRs ("AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECR")
#endif
#ifndef AVS_TOP_CTRL_OTP_AVS_INFORs
#define AVS_TOP_CTRL_OTP_AVS_INFORs ("AVS_TOP_CTRL_OTP_AVS_INFOR")
#endif
#ifndef AVS_TOP_CTRL_OTP_STATUSRs
#define AVS_TOP_CTRL_OTP_STATUSRs ("AVS_TOP_CTRL_OTP_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR1_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR1_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR1_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR2_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR2_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR2_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR3_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR3_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR3_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR4_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR4_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR4_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR5_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR5_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR5_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_PVT_MNTR_DAC_CODERs
#define AVS_TOP_CTRL_PVT_MNTR_DAC_CODERs ("AVS_TOP_CTRL_PVT_MNTR_DAC_CODER")
#endif
#ifndef AVS_TOP_CTRL_REVIDRs
#define AVS_TOP_CTRL_REVIDRs ("AVS_TOP_CTRL_REVIDR")
#endif
#ifndef AVS_TOP_CTRL_RMON_HZRs
#define AVS_TOP_CTRL_RMON_HZRs ("AVS_TOP_CTRL_RMON_HZR")
#endif
#ifndef AVS_TOP_CTRL_RMON_RAWR_EXTRs
#define AVS_TOP_CTRL_RMON_RAWR_EXTRs ("AVS_TOP_CTRL_RMON_RAWR_EXTR")
#endif
#ifndef AVS_TOP_CTRL_RMON_RAWR_INT_HZRs
#define AVS_TOP_CTRL_RMON_RAWR_INT_HZRs ("AVS_TOP_CTRL_RMON_RAWR_INT_HZR")
#endif
#ifndef AVS_TOP_CTRL_RMON_RAWR_INT_VTRs
#define AVS_TOP_CTRL_RMON_RAWR_INT_VTRs ("AVS_TOP_CTRL_RMON_RAWR_INT_VTR")
#endif
#ifndef AVS_TOP_CTRL_RMON_VTRs
#define AVS_TOP_CTRL_RMON_VTRs ("AVS_TOP_CTRL_RMON_VTR")
#endif
#ifndef AVS_TOP_CTRL_S2_STANDBY_STATUSRs
#define AVS_TOP_CTRL_S2_STANDBY_STATUSRs ("AVS_TOP_CTRL_S2_STANDBY_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_SPARE_HIGHRs
#define AVS_TOP_CTRL_SPARE_HIGHRs ("AVS_TOP_CTRL_SPARE_HIGHR")
#endif
#ifndef AVS_TOP_CTRL_SPARE_LOWRs
#define AVS_TOP_CTRL_SPARE_LOWRs ("AVS_TOP_CTRL_SPARE_LOWR")
#endif
#ifndef AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECRs
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECRs ("AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECR")
#endif
#ifndef AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECRs
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECRs ("AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECR")
#endif
#ifndef AVS_TOP_CTRL_START_AVS_CPURs
#define AVS_TOP_CTRL_START_AVS_CPURs ("AVS_TOP_CTRL_START_AVS_CPUR")
#endif
#ifndef AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNRs
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNRs ("AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNR")
#endif
#ifndef AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSRs
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSRs ("AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_VTRAP_STATUSRs
#define AVS_TOP_CTRL_VTRAP_STATUSRs ("AVS_TOP_CTRL_VTRAP_STATUSR")
#endif
#ifndef AVS_TOP_CTRL_VTRAP_STATUS_CLEARRs
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEARRs ("AVS_TOP_CTRL_VTRAP_STATUS_CLEARR")
#endif
#ifndef AWAITING_COUNTER_RESOURCEs
#define AWAITING_COUNTER_RESOURCEs ("AWAITING_COUNTER_RESOURCE")
#endif
#ifndef BALANCEDs
#define BALANCEDs ("BALANCED")
#endif
#ifndef BANDWIDTH_KBPSs
#define BANDWIDTH_KBPSs ("BANDWIDTH_KBPS")
#endif
#ifndef BANDWIDTH_KBPS_OPERs
#define BANDWIDTH_KBPS_OPERs ("BANDWIDTH_KBPS_OPER")
#endif
#ifndef BASEs
#define BASEs ("BASE")
#endif
#ifndef BASE_BUCKET_WIDTHs
#define BASE_BUCKET_WIDTHs ("BASE_BUCKET_WIDTH")
#endif
#ifndef BASE_ECMP_IDs
#define BASE_ECMP_IDs ("BASE_ECMP_ID")
#endif
#ifndef BASE_ENTRY_WIDTHs
#define BASE_ENTRY_WIDTHs ("BASE_ENTRY_WIDTH")
#endif
#ifndef BASE_INDEXs
#define BASE_INDEXs ("BASE_INDEX")
#endif
#ifndef BASE_INDEX_AUTOs
#define BASE_INDEX_AUTOs ("BASE_INDEX_AUTO")
#endif
#ifndef BASE_INDEX_OPERs
#define BASE_INDEX_OPERs ("BASE_INDEX_OPER")
#endif
#ifndef BASE_MC_Qs
#define BASE_MC_Qs ("BASE_MC_Q")
#endif
#ifndef BASE_UC_Qs
#define BASE_UC_Qs ("BASE_UC_Q")
#endif
#ifndef BCs
#define BCs ("BC")
#endif
#ifndef BCAST_BLOCK_MASKMs
#define BCAST_BLOCK_MASKMs ("BCAST_BLOCK_MASKM")
#endif
#ifndef BCMFP_ENTRY_METER_PIPE_ID_MISMATCHs
#define BCMFP_ENTRY_METER_PIPE_ID_MISMATCHs ("BCMFP_ENTRY_METER_PIPE_ID_MISMATCH")
#endif
#ifndef BC_DROPs
#define BC_DROPs ("BC_DROP")
#endif
#ifndef BC_MASK_MODEs
#define BC_MASK_MODEs ("BC_MASK_MODE")
#endif
#ifndef BFDs
#define BFDs ("BFD")
#endif
#ifndef BFD_ERRORs
#define BFD_ERRORs ("BFD_ERROR")
#endif
#ifndef BFD_ERROR_MASKs
#define BFD_ERROR_MASKs ("BFD_ERROR_MASK")
#endif
#ifndef BFD_RX_ACH_TYPE_CONTROL0Rs
#define BFD_RX_ACH_TYPE_CONTROL0Rs ("BFD_RX_ACH_TYPE_CONTROL0R")
#endif
#ifndef BFD_RX_ACH_TYPE_CONTROL1Rs
#define BFD_RX_ACH_TYPE_CONTROL1Rs ("BFD_RX_ACH_TYPE_CONTROL1R")
#endif
#ifndef BFD_RX_ACH_TYPE_MPLSTP1_32Rs
#define BFD_RX_ACH_TYPE_MPLSTP1_32Rs ("BFD_RX_ACH_TYPE_MPLSTP1_32R")
#endif
#ifndef BFD_RX_ACH_TYPE_MPLSTPRs
#define BFD_RX_ACH_TYPE_MPLSTPRs ("BFD_RX_ACH_TYPE_MPLSTPR")
#endif
#ifndef BFD_RX_UDP_CONTROLRs
#define BFD_RX_UDP_CONTROLRs ("BFD_RX_UDP_CONTROLR")
#endif
#ifndef BFD_RX_UDP_CONTROL_1Rs
#define BFD_RX_UDP_CONTROL_1Rs ("BFD_RX_UDP_CONTROL_1R")
#endif
#ifndef BFD_SLOWPATHs
#define BFD_SLOWPATHs ("BFD_SLOWPATH")
#endif
#ifndef BFD_SLOWPATH_MASKs
#define BFD_SLOWPATH_MASKs ("BFD_SLOWPATH_MASK")
#endif
#ifndef BFD_TERMINATEDs
#define BFD_TERMINATEDs ("BFD_TERMINATED")
#endif
#ifndef BFD_TERMINATED_DROPs
#define BFD_TERMINATED_DROPs ("BFD_TERMINATED_DROP")
#endif
#ifndef BFD_UNKNOWN_ACH_ERRs
#define BFD_UNKNOWN_ACH_ERRs ("BFD_UNKNOWN_ACH_ERR")
#endif
#ifndef BFD_UNKNOWN_CTRL_PKTs
#define BFD_UNKNOWN_CTRL_PKTs ("BFD_UNKNOWN_CTRL_PKT")
#endif
#ifndef BFD_UNKNOWN_VER_OR_DISCARDs
#define BFD_UNKNOWN_VER_OR_DISCARDs ("BFD_UNKNOWN_VER_OR_DISCARD")
#endif
#ifndef BIN2_FIELD_MASKs
#define BIN2_FIELD_MASKs ("BIN2_FIELD_MASK")
#endif
#ifndef BIN2_FIELD_SELECTs
#define BIN2_FIELD_SELECTs ("BIN2_FIELD_SELECT")
#endif
#ifndef BIN2_L4_OFFSETs
#define BIN2_L4_OFFSETs ("BIN2_L4_OFFSET")
#endif
#ifndef BIN2_UDF_CHUNKs
#define BIN2_UDF_CHUNKs ("BIN2_UDF_CHUNK")
#endif
#ifndef BIN3_FIELD_MASKs
#define BIN3_FIELD_MASKs ("BIN3_FIELD_MASK")
#endif
#ifndef BIN3_FIELD_SELECTs
#define BIN3_FIELD_SELECTs ("BIN3_FIELD_SELECT")
#endif
#ifndef BIN3_L4_OFFSETs
#define BIN3_L4_OFFSETs ("BIN3_L4_OFFSET")
#endif
#ifndef BIN3_UDF_CHUNKs
#define BIN3_UDF_CHUNKs ("BIN3_UDF_CHUNK")
#endif
#ifndef BIN_FIELD_MASKs
#define BIN_FIELD_MASKs ("BIN_FIELD_MASK")
#endif
#ifndef BIN_FIELD_SELECTs
#define BIN_FIELD_SELECTs ("BIN_FIELD_SELECT")
#endif
#ifndef BIN_UDF_CHUNKs
#define BIN_UDF_CHUNKs ("BIN_UDF_CHUNK")
#endif
#ifndef BIT_OFFSET_INVALIDs
#define BIT_OFFSET_INVALIDs ("BIT_OFFSET_INVALID")
#endif
#ifndef BLK_TYPEs
#define BLK_TYPEs ("BLK_TYPE")
#endif
#ifndef BLOCKs
#define BLOCKs ("BLOCK")
#endif
#ifndef BLOCKED_EGR_PORTSs
#define BLOCKED_EGR_PORTSs ("BLOCKED_EGR_PORTS")
#endif
#ifndef BLOCK_MASK_As
#define BLOCK_MASK_As ("BLOCK_MASK_A")
#endif
#ifndef BLOCK_MASK_Bs
#define BLOCK_MASK_Bs ("BLOCK_MASK_B")
#endif
#ifndef BLOCK_MASK_DROPs
#define BLOCK_MASK_DROPs ("BLOCK_MASK_DROP")
#endif
#ifndef BLOCK_PFC_QUEUE_UPDATESs
#define BLOCK_PFC_QUEUE_UPDATESs ("BLOCK_PFC_QUEUE_UPDATES")
#endif
#ifndef BOS_ACTIONSs
#define BOS_ACTIONSs ("BOS_ACTIONS")
#endif
#ifndef BPDUs
#define BPDUs ("BPDU")
#endif
#ifndef BPDU_PROTOCOLs
#define BPDU_PROTOCOLs ("BPDU_PROTOCOL")
#endif
#ifndef BPDU_PROTOCOL_MASKs
#define BPDU_PROTOCOL_MASKs ("BPDU_PROTOCOL_MASK")
#endif
#ifndef BRIDGEs
#define BRIDGEs ("BRIDGE")
#endif
#ifndef BS_PLL_0_CLK_SELs
#define BS_PLL_0_CLK_SELs ("BS_PLL_0_CLK_SEL")
#endif
#ifndef BS_PLL_1_CLK_SELs
#define BS_PLL_1_CLK_SELs ("BS_PLL_1_CLK_SEL")
#endif
#ifndef BUFFER_AVAILABLEs
#define BUFFER_AVAILABLEs ("BUFFER_AVAILABLE")
#endif
#ifndef BUFFER_POOLs
#define BUFFER_POOLs ("BUFFER_POOL")
#endif
#ifndef BURST_SIZE_AUTOs
#define BURST_SIZE_AUTOs ("BURST_SIZE_AUTO")
#endif
#ifndef BURST_SIZE_KBITSs
#define BURST_SIZE_KBITSs ("BURST_SIZE_KBITS")
#endif
#ifndef BURST_SIZE_KBITS_OPERs
#define BURST_SIZE_KBITS_OPERs ("BURST_SIZE_KBITS_OPER")
#endif
#ifndef BUS_USAGEs
#define BUS_USAGEs ("BUS_USAGE")
#endif
#ifndef BYPASSs
#define BYPASSs ("BYPASS")
#endif
#ifndef BYTEs
#define BYTEs ("BYTE")
#endif
#ifndef BYTE_COUNTs
#define BYTE_COUNTs ("BYTE_COUNT")
#endif
#ifndef BYTE_COUNT_EGRs
#define BYTE_COUNT_EGRs ("BYTE_COUNT_EGR")
#endif
#ifndef BYTE_COUNT_INGs
#define BYTE_COUNT_INGs ("BYTE_COUNT_ING")
#endif
#ifndef BYTE_MODEs
#define BYTE_MODEs ("BYTE_MODE")
#endif
#ifndef CANDIDATE_BYTESs
#define CANDIDATE_BYTESs ("CANDIDATE_BYTES")
#endif
#ifndef CANDIDATE_FILTER_EXCEEDEDs
#define CANDIDATE_FILTER_EXCEEDEDs ("CANDIDATE_FILTER_EXCEEDED")
#endif
#ifndef CAP_PORT_LOADs
#define CAP_PORT_LOADs ("CAP_PORT_LOAD")
#endif
#ifndef CAP_PORT_QUEUE_SIZEs
#define CAP_PORT_QUEUE_SIZEs ("CAP_PORT_QUEUE_SIZE")
#endif
#ifndef CAP_TM_QUEUE_SIZEs
#define CAP_TM_QUEUE_SIZEs ("CAP_TM_QUEUE_SIZE")
#endif
#ifndef CBSM_PREVENTEDs
#define CBSM_PREVENTEDs ("CBSM_PREVENTED")
#endif
#ifndef CBSM_PREVENTED_MASKs
#define CBSM_PREVENTED_MASKs ("CBSM_PREVENTED_MASK")
#endif
#ifndef CDMAC_CLOCK_CTRLRs
#define CDMAC_CLOCK_CTRLRs ("CDMAC_CLOCK_CTRLR")
#endif
#ifndef CDMAC_CTRLRs
#define CDMAC_CTRLRs ("CDMAC_CTRLR")
#endif
#ifndef CDMAC_ECC_CTRLRs
#define CDMAC_ECC_CTRLRs ("CDMAC_ECC_CTRLR")
#endif
#ifndef CDMAC_ECC_STATUSRs
#define CDMAC_ECC_STATUSRs ("CDMAC_ECC_STATUSR")
#endif
#ifndef CDMAC_FIFO_STATUSRs
#define CDMAC_FIFO_STATUSRs ("CDMAC_FIFO_STATUSR")
#endif
#ifndef CDMAC_INTR_ENABLERs
#define CDMAC_INTR_ENABLERs ("CDMAC_INTR_ENABLER")
#endif
#ifndef CDMAC_INTR_STATUSRs
#define CDMAC_INTR_STATUSRs ("CDMAC_INTR_STATUSR")
#endif
#ifndef CDMAC_LAG_FAILOVER_STATUSRs
#define CDMAC_LAG_FAILOVER_STATUSRs ("CDMAC_LAG_FAILOVER_STATUSR")
#endif
#ifndef CDMAC_LINK_INTR_CTRLRs
#define CDMAC_LINK_INTR_CTRLRs ("CDMAC_LINK_INTR_CTRLR")
#endif
#ifndef CDMAC_LINK_INTR_STATUSRs
#define CDMAC_LINK_INTR_STATUSRs ("CDMAC_LINK_INTR_STATUSR")
#endif
#ifndef CDMAC_MEM_CTRLRs
#define CDMAC_MEM_CTRLRs ("CDMAC_MEM_CTRLR")
#endif
#ifndef CDMAC_MIB_COUNTER_CTRLRs
#define CDMAC_MIB_COUNTER_CTRLRs ("CDMAC_MIB_COUNTER_CTRLR")
#endif
#ifndef CDMAC_MIB_COUNTER_MODERs
#define CDMAC_MIB_COUNTER_MODERs ("CDMAC_MIB_COUNTER_MODER")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0R")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1R")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2R")
#endif
#ifndef CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3Rs
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3Rs ("CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3R")
#endif
#ifndef CDMAC_MODERs
#define CDMAC_MODERs ("CDMAC_MODER")
#endif
#ifndef CDMAC_PAUSE_CTRLRs
#define CDMAC_PAUSE_CTRLRs ("CDMAC_PAUSE_CTRLR")
#endif
#ifndef CDMAC_PFC_CTRLRs
#define CDMAC_PFC_CTRLRs ("CDMAC_PFC_CTRLR")
#endif
#ifndef CDMAC_PFC_DARs
#define CDMAC_PFC_DARs ("CDMAC_PFC_DAR")
#endif
#ifndef CDMAC_PFC_OPCODERs
#define CDMAC_PFC_OPCODERs ("CDMAC_PFC_OPCODER")
#endif
#ifndef CDMAC_PFC_TYPERs
#define CDMAC_PFC_TYPERs ("CDMAC_PFC_TYPER")
#endif
#ifndef CDMAC_RSV_MASKRs
#define CDMAC_RSV_MASKRs ("CDMAC_RSV_MASKR")
#endif
#ifndef CDMAC_RX_CTRLRs
#define CDMAC_RX_CTRLRs ("CDMAC_RX_CTRLR")
#endif
#ifndef CDMAC_RX_LSS_CTRLRs
#define CDMAC_RX_LSS_CTRLRs ("CDMAC_RX_LSS_CTRLR")
#endif
#ifndef CDMAC_RX_LSS_STATUSRs
#define CDMAC_RX_LSS_STATUSRs ("CDMAC_RX_LSS_STATUSR")
#endif
#ifndef CDMAC_RX_MAC_SARs
#define CDMAC_RX_MAC_SARs ("CDMAC_RX_MAC_SAR")
#endif
#ifndef CDMAC_RX_MAX_SIZERs
#define CDMAC_RX_MAX_SIZERs ("CDMAC_RX_MAX_SIZER")
#endif
#ifndef CDMAC_RX_VLAN_TAGRs
#define CDMAC_RX_VLAN_TAGRs ("CDMAC_RX_VLAN_TAGR")
#endif
#ifndef CDMAC_SPARERs
#define CDMAC_SPARERs ("CDMAC_SPARER")
#endif
#ifndef CDMAC_TXFIFO_STATUSRs
#define CDMAC_TXFIFO_STATUSRs ("CDMAC_TXFIFO_STATUSR")
#endif
#ifndef CDMAC_TX_CTRLRs
#define CDMAC_TX_CTRLRs ("CDMAC_TX_CTRLR")
#endif
#ifndef CDMAC_TX_MAC_SARs
#define CDMAC_TX_MAC_SARs ("CDMAC_TX_MAC_SAR")
#endif
#ifndef CDMAC_VERSION_IDRs
#define CDMAC_VERSION_IDRs ("CDMAC_VERSION_IDR")
#endif
#ifndef CDMIB_MEMMs
#define CDMIB_MEMMs ("CDMIB_MEMM")
#endif
#ifndef CDPORT_FAULT_LINK_STATUSRs
#define CDPORT_FAULT_LINK_STATUSRs ("CDPORT_FAULT_LINK_STATUSR")
#endif
#ifndef CDPORT_FLOW_CONTROL_CONFIGRs
#define CDPORT_FLOW_CONTROL_CONFIGRs ("CDPORT_FLOW_CONTROL_CONFIGR")
#endif
#ifndef CDPORT_GENERAL_SPARE0_REGRs
#define CDPORT_GENERAL_SPARE0_REGRs ("CDPORT_GENERAL_SPARE0_REGR")
#endif
#ifndef CDPORT_GENERAL_SPARE1_REGRs
#define CDPORT_GENERAL_SPARE1_REGRs ("CDPORT_GENERAL_SPARE1_REGR")
#endif
#ifndef CDPORT_GENERAL_SPARE2_REGRs
#define CDPORT_GENERAL_SPARE2_REGRs ("CDPORT_GENERAL_SPARE2_REGR")
#endif
#ifndef CDPORT_GENERAL_SPARE3_REGRs
#define CDPORT_GENERAL_SPARE3_REGRs ("CDPORT_GENERAL_SPARE3_REGR")
#endif
#ifndef CDPORT_INTR_MASKRs
#define CDPORT_INTR_MASKRs ("CDPORT_INTR_MASKR")
#endif
#ifndef CDPORT_INTR_STATUSRs
#define CDPORT_INTR_STATUSRs ("CDPORT_INTR_STATUSR")
#endif
#ifndef CDPORT_LAG_FAILOVER_CONFIGRs
#define CDPORT_LAG_FAILOVER_CONFIGRs ("CDPORT_LAG_FAILOVER_CONFIGR")
#endif
#ifndef CDPORT_LED_CONTROLRs
#define CDPORT_LED_CONTROLRs ("CDPORT_LED_CONTROLR")
#endif
#ifndef CDPORT_MAC_CONTROLRs
#define CDPORT_MAC_CONTROLRs ("CDPORT_MAC_CONTROLR")
#endif
#ifndef CDPORT_MODE_REGRs
#define CDPORT_MODE_REGRs ("CDPORT_MODE_REGR")
#endif
#ifndef CDPORT_PM_VERSION_IDRs
#define CDPORT_PM_VERSION_IDRs ("CDPORT_PM_VERSION_IDR")
#endif
#ifndef CDPORT_PORT_INTR_ENABLERs
#define CDPORT_PORT_INTR_ENABLERs ("CDPORT_PORT_INTR_ENABLER")
#endif
#ifndef CDPORT_PORT_INTR_STATUSRs
#define CDPORT_PORT_INTR_STATUSRs ("CDPORT_PORT_INTR_STATUSR")
#endif
#ifndef CDPORT_PORT_STATUSRs
#define CDPORT_PORT_STATUSRs ("CDPORT_PORT_STATUSR")
#endif
#ifndef CDPORT_SBUS_CONTROLRs
#define CDPORT_SBUS_CONTROLRs ("CDPORT_SBUS_CONTROLR")
#endif
#ifndef CDPORT_SPARE0_REGRs
#define CDPORT_SPARE0_REGRs ("CDPORT_SPARE0_REGR")
#endif
#ifndef CDPORT_SPARE1_REGRs
#define CDPORT_SPARE1_REGRs ("CDPORT_SPARE1_REGR")
#endif
#ifndef CDPORT_SPARE2_REGRs
#define CDPORT_SPARE2_REGRs ("CDPORT_SPARE2_REGR")
#endif
#ifndef CDPORT_SPARE3_REGRs
#define CDPORT_SPARE3_REGRs ("CDPORT_SPARE3_REGR")
#endif
#ifndef CDPORT_SW_FLOW_CONTROLRs
#define CDPORT_SW_FLOW_CONTROLRs ("CDPORT_SW_FLOW_CONTROLR")
#endif
#ifndef CDPORT_TSC_CLOCK_CONTROLRs
#define CDPORT_TSC_CLOCK_CONTROLRs ("CDPORT_TSC_CLOCK_CONTROLR")
#endif
#ifndef CDPORT_TSC_MEM_CTRLRs
#define CDPORT_TSC_MEM_CTRLRs ("CDPORT_TSC_MEM_CTRLR")
#endif
#ifndef CDPORT_TSC_PLL_LOCK_STATUSRs
#define CDPORT_TSC_PLL_LOCK_STATUSRs ("CDPORT_TSC_PLL_LOCK_STATUSR")
#endif
#ifndef CDPORT_TSC_UCMEM_DATAMs
#define CDPORT_TSC_UCMEM_DATAMs ("CDPORT_TSC_UCMEM_DATAM")
#endif
#ifndef CDPORT_XGXS0_CTRL_REGRs
#define CDPORT_XGXS0_CTRL_REGRs ("CDPORT_XGXS0_CTRL_REGR")
#endif
#ifndef CDPORT_XGXS0_LN0_STATUS_REGRs
#define CDPORT_XGXS0_LN0_STATUS_REGRs ("CDPORT_XGXS0_LN0_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN1_STATUS_REGRs
#define CDPORT_XGXS0_LN1_STATUS_REGRs ("CDPORT_XGXS0_LN1_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN2_STATUS_REGRs
#define CDPORT_XGXS0_LN2_STATUS_REGRs ("CDPORT_XGXS0_LN2_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_LN3_STATUS_REGRs
#define CDPORT_XGXS0_LN3_STATUS_REGRs ("CDPORT_XGXS0_LN3_STATUS_REGR")
#endif
#ifndef CDPORT_XGXS0_STATUS_REGRs
#define CDPORT_XGXS0_STATUS_REGRs ("CDPORT_XGXS0_STATUS_REGR")
#endif
#ifndef CELLSs
#define CELLSs ("CELLS")
#endif
#ifndef CELL_SIZEs
#define CELL_SIZEs ("CELL_SIZE")
#endif
#ifndef CELL_TOO_SMALLs
#define CELL_TOO_SMALLs ("CELL_TOO_SMALL")
#endif
#ifndef CELL_USAGEs
#define CELL_USAGEs ("CELL_USAGE")
#endif
#ifndef CENTRAL_CTR_EVICTION_CONTROLRs
#define CENTRAL_CTR_EVICTION_CONTROLRs ("CENTRAL_CTR_EVICTION_CONTROLR")
#endif
#ifndef CENTRAL_CTR_EVICTION_COUNTER_FLAGRs
#define CENTRAL_CTR_EVICTION_COUNTER_FLAGRs ("CENTRAL_CTR_EVICTION_COUNTER_FLAGR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFOMs
#define CENTRAL_CTR_EVICTION_FIFOMs ("CENTRAL_CTR_EVICTION_FIFOM")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLRs
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLRs ("CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORRs
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORRs ("CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLRs
#define CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLRs ("CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLR")
#endif
#ifndef CENTRAL_CTR_EVICTION_FIFO_STATUSRs
#define CENTRAL_CTR_EVICTION_FIFO_STATUSRs ("CENTRAL_CTR_EVICTION_FIFO_STATUSR")
#endif
#ifndef CENTRAL_CTR_EVICTION_INTR_ENABLERs
#define CENTRAL_CTR_EVICTION_INTR_ENABLERs ("CENTRAL_CTR_EVICTION_INTR_ENABLER")
#endif
#ifndef CENTRAL_CTR_EVICTION_INTR_STATUSRs
#define CENTRAL_CTR_EVICTION_INTR_STATUSRs ("CENTRAL_CTR_EVICTION_INTR_STATUSR")
#endif
#ifndef CE_LATENCYs
#define CE_LATENCYs ("CE_LATENCY")
#endif
#ifndef CFIs
#define CFIs ("CFI")
#endif
#ifndef CFI_DROPs
#define CFI_DROPs ("CFI_DROP")
#endif
#ifndef CFI_OR_L3_DISABLEs
#define CFI_OR_L3_DISABLEs ("CFI_OR_L3_DISABLE")
#endif
#ifndef CF_UPDATE_MODEs
#define CF_UPDATE_MODEs ("CF_UPDATE_MODE")
#endif
#ifndef CHANGE_EXPs
#define CHANGE_EXPs ("CHANGE_EXP")
#endif
#ifndef CHANGE_INT_ECN_CNGs
#define CHANGE_INT_ECN_CNGs ("CHANGE_INT_ECN_CNG")
#endif
#ifndef CHANGE_PAYLOAD_ECNs
#define CHANGE_PAYLOAD_ECNs ("CHANGE_PAYLOAD_ECN")
#endif
#ifndef CHANNEL_TYPEs
#define CHANNEL_TYPEs ("CHANNEL_TYPE")
#endif
#ifndef CHECK_ICVs
#define CHECK_ICVs ("CHECK_ICV")
#endif
#ifndef CHIP_DEBUGs
#define CHIP_DEBUGs ("CHIP_DEBUG")
#endif
#ifndef CHUNK_INDEXs
#define CHUNK_INDEXs ("CHUNK_INDEX")
#endif
#ifndef CL72_RESTART_TIMEOUT_ENs
#define CL72_RESTART_TIMEOUT_ENs ("CL72_RESTART_TIMEOUT_EN")
#endif
#ifndef CL72_RESTART_TIMEOUT_EN_AUTOs
#define CL72_RESTART_TIMEOUT_EN_AUTOs ("CL72_RESTART_TIMEOUT_EN_AUTO")
#endif
#ifndef CLASSs
#define CLASSs ("CLASS")
#endif
#ifndef CLASS_BASED_LEARN_DROPs
#define CLASS_BASED_LEARN_DROPs ("CLASS_BASED_LEARN_DROP")
#endif
#ifndef CLASS_IDs
#define CLASS_IDs ("CLASS_ID")
#endif
#ifndef CLEARs
#define CLEARs ("CLEAR")
#endif
#ifndef CLEAR_ON_READs
#define CLEAR_ON_READs ("CLEAR_ON_READ")
#endif
#ifndef CLK_1025MHZs
#define CLK_1025MHZs ("CLK_1025MHZ")
#endif
#ifndef CLK_1100MHZs
#define CLK_1100MHZs ("CLK_1100MHZ")
#endif
#ifndef CLK_1175MHZs
#define CLK_1175MHZs ("CLK_1175MHZ")
#endif
#ifndef CLK_1250MHZs
#define CLK_1250MHZs ("CLK_1250MHZ")
#endif
#ifndef CLK_1325MHZs
#define CLK_1325MHZs ("CLK_1325MHZ")
#endif
#ifndef CLK_950MHZs
#define CLK_950MHZs ("CLK_950MHZ")
#endif
#ifndef CLK_AUTOs
#define CLK_AUTOs ("CLK_AUTO")
#endif
#ifndef CLK_BACKUPs
#define CLK_BACKUPs ("CLK_BACKUP")
#endif
#ifndef CLK_DIVISORs
#define CLK_DIVISORs ("CLK_DIVISOR")
#endif
#ifndef CLK_DIVISOR_OPERs
#define CLK_DIVISOR_OPERs ("CLK_DIVISOR_OPER")
#endif
#ifndef CLK_EXT_12_8MHZs
#define CLK_EXT_12_8MHZs ("CLK_EXT_12_8MHZ")
#endif
#ifndef CLK_EXT_20MHZs
#define CLK_EXT_20MHZs ("CLK_EXT_20MHZ")
#endif
#ifndef CLK_EXT_25MHZs
#define CLK_EXT_25MHZs ("CLK_EXT_25MHZ")
#endif
#ifndef CLK_EXT_32MHZs
#define CLK_EXT_32MHZs ("CLK_EXT_32MHZ")
#endif
#ifndef CLK_EXT_50MHZs
#define CLK_EXT_50MHZs ("CLK_EXT_50MHZ")
#endif
#ifndef CLK_INT_50MHZs
#define CLK_INT_50MHZs ("CLK_INT_50MHZ")
#endif
#ifndef CLK_PRIMARYs
#define CLK_PRIMARYs ("CLK_PRIMARY")
#endif
#ifndef CLK_RECOVERYs
#define CLK_RECOVERYs ("CLK_RECOVERY")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CFGRs
#define CMIC_CMC0_CCMDMA_CH0_CFGRs ("CMIC_CMC0_CCMDMA_CH0_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_STATRs
#define CMIC_CMC0_CCMDMA_CH0_STATRs ("CMIC_CMC0_CCMDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH0_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CFGRs
#define CMIC_CMC0_CCMDMA_CH1_CFGRs ("CMIC_CMC0_CCMDMA_CH1_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_STATRs
#define CMIC_CMC0_CCMDMA_CH1_STATRs ("CMIC_CMC0_CCMDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH1_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CFGRs
#define CMIC_CMC0_CCMDMA_CH2_CFGRs ("CMIC_CMC0_CCMDMA_CH2_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_STATRs
#define CMIC_CMC0_CCMDMA_CH2_STATRs ("CMIC_CMC0_CCMDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH2_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH2_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CFGRs
#define CMIC_CMC0_CCMDMA_CH3_CFGRs ("CMIC_CMC0_CCMDMA_CH3_CFGR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLRs ("CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ECC_STATUSRs
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUSRs ("CMIC_CMC0_CCMDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTRs
#define CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTRs ("CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_STATRs
#define CMIC_CMC0_CCMDMA_CH3_STATRs ("CMIC_CMC0_CCMDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC0_CCMDMA_CH3_TM_CONTROLRs
#define CMIC_CMC0_CCMDMA_CH3_TM_CONTROLRs ("CMIC_CMC0_CCMDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_CTRLRs
#define CMIC_CMC0_PKTDMA_CH0_CTRLRs ("CMIC_CMC0_PKTDMA_CH0_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH0_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH0_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH0_STATRs
#define CMIC_CMC0_PKTDMA_CH0_STATRs ("CMIC_CMC0_PKTDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_CTRLRs
#define CMIC_CMC0_PKTDMA_CH1_CTRLRs ("CMIC_CMC0_PKTDMA_CH1_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH1_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH1_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH1_STATRs
#define CMIC_CMC0_PKTDMA_CH1_STATRs ("CMIC_CMC0_PKTDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_CTRLRs
#define CMIC_CMC0_PKTDMA_CH2_CTRLRs ("CMIC_CMC0_PKTDMA_CH2_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH2_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH2_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH2_STATRs
#define CMIC_CMC0_PKTDMA_CH2_STATRs ("CMIC_CMC0_PKTDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_CTRLRs
#define CMIC_CMC0_PKTDMA_CH3_CTRLRs ("CMIC_CMC0_PKTDMA_CH3_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH3_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH3_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH3_STATRs
#define CMIC_CMC0_PKTDMA_CH3_STATRs ("CMIC_CMC0_PKTDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_CTRLRs
#define CMIC_CMC0_PKTDMA_CH4_CTRLRs ("CMIC_CMC0_PKTDMA_CH4_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH4_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH4_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH4_STATRs
#define CMIC_CMC0_PKTDMA_CH4_STATRs ("CMIC_CMC0_PKTDMA_CH4_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_CTRLRs
#define CMIC_CMC0_PKTDMA_CH5_CTRLRs ("CMIC_CMC0_PKTDMA_CH5_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH5_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH5_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH5_STATRs
#define CMIC_CMC0_PKTDMA_CH5_STATRs ("CMIC_CMC0_PKTDMA_CH5_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_CTRLRs
#define CMIC_CMC0_PKTDMA_CH6_CTRLRs ("CMIC_CMC0_PKTDMA_CH6_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH6_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH6_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH6_STATRs
#define CMIC_CMC0_PKTDMA_CH6_STATRs ("CMIC_CMC0_PKTDMA_CH6_STATR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0Rs
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0Rs ("CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1Rs
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1Rs ("CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_CTRLRs
#define CMIC_CMC0_PKTDMA_CH7_CTRLRs ("CMIC_CMC0_PKTDMA_CH7_CTRLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIRs
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIRs ("CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LORs
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LORs ("CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLRs ("CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSRs
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSRs ("CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSRs
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSRs ("CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQRs ("CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXRs ("CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs ("CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIRs ("CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LORs
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LORs ("CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs ("CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs ("CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_INTR_COALRs
#define CMIC_CMC0_PKTDMA_CH7_INTR_COALRs ("CMIC_CMC0_PKTDMA_CH7_INTR_COALR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTRs ("CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTRs ("CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_PKTDMA_CH7_STATRs
#define CMIC_CMC0_PKTDMA_CH7_STATRs ("CMIC_CMC0_PKTDMA_CH7_STATR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH0_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH0_COUNTRs ("CMIC_CMC0_SBUSDMA_CH0_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH0_OPCODERs ("CMIC_CMC0_SBUSDMA_CH0_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH0_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH0_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH0_STATUSRs ("CMIC_CMC0_SBUSDMA_CH0_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH0_TIMERRs ("CMIC_CMC0_SBUSDMA_CH0_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH1_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH1_COUNTRs ("CMIC_CMC0_SBUSDMA_CH1_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH1_OPCODERs ("CMIC_CMC0_SBUSDMA_CH1_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH1_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH1_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH1_STATUSRs ("CMIC_CMC0_SBUSDMA_CH1_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH1_TIMERRs ("CMIC_CMC0_SBUSDMA_CH1_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH2_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH2_COUNTRs ("CMIC_CMC0_SBUSDMA_CH2_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH2_OPCODERs ("CMIC_CMC0_SBUSDMA_CH2_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH2_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH2_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH2_STATUSRs ("CMIC_CMC0_SBUSDMA_CH2_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH2_TIMERRs ("CMIC_CMC0_SBUSDMA_CH2_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH3_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH3_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH3_COUNTRs ("CMIC_CMC0_SBUSDMA_CH3_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH3_OPCODERs ("CMIC_CMC0_SBUSDMA_CH3_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH3_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH3_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH3_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH3_STATUSRs ("CMIC_CMC0_SBUSDMA_CH3_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH3_TIMERRs ("CMIC_CMC0_SBUSDMA_CH3_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH4_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH4_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH4_COUNTRs ("CMIC_CMC0_SBUSDMA_CH4_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH4_OPCODERs ("CMIC_CMC0_SBUSDMA_CH4_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH4_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH4_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH4_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH4_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH4_STATUSRs ("CMIC_CMC0_SBUSDMA_CH4_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH4_TIMERRs ("CMIC_CMC0_SBUSDMA_CH4_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH5_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH5_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH5_COUNTRs ("CMIC_CMC0_SBUSDMA_CH5_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH5_OPCODERs ("CMIC_CMC0_SBUSDMA_CH5_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH5_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH5_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH5_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH5_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH5_STATUSRs ("CMIC_CMC0_SBUSDMA_CH5_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH5_TIMERRs ("CMIC_CMC0_SBUSDMA_CH5_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH6_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH6_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH6_COUNTRs ("CMIC_CMC0_SBUSDMA_CH6_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH6_OPCODERs ("CMIC_CMC0_SBUSDMA_CH6_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH6_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH6_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH6_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH6_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH6_STATUSRs ("CMIC_CMC0_SBUSDMA_CH6_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH6_TIMERRs ("CMIC_CMC0_SBUSDMA_CH6_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH7_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH7_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH7_COUNTRs ("CMIC_CMC0_SBUSDMA_CH7_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSRs ("CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRRs
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRRs ("CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTRs
#define CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTRs ("CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_OPCODERs
#define CMIC_CMC0_SBUSDMA_CH7_OPCODERs ("CMIC_CMC0_SBUSDMA_CH7_OPCODER")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_REQUESTRs
#define CMIC_CMC0_SBUSDMA_CH7_REQUESTRs ("CMIC_CMC0_SBUSDMA_CH7_REQUESTR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_REQUEST_1Rs
#define CMIC_CMC0_SBUSDMA_CH7_REQUEST_1Rs ("CMIC_CMC0_SBUSDMA_CH7_REQUEST_1R")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGRs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSRs
#define CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSRs ("CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_STATUSRs
#define CMIC_CMC0_SBUSDMA_CH7_STATUSRs ("CMIC_CMC0_SBUSDMA_CH7_STATUSR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_TIMERRs
#define CMIC_CMC0_SBUSDMA_CH7_TIMERRs ("CMIC_CMC0_SBUSDMA_CH7_TIMERR")
#endif
#ifndef CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLRs
#define CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLRs ("CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSRs ("CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSRs ("CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXRs
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXRs ("CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXR")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_AR_COUNT_TXRs
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TXRs ("CMIC_CMC0_SHARED_AXI_AR_COUNT_TXR")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_PER_ID_STATRs
#define CMIC_CMC0_SHARED_AXI_PER_ID_STATRs ("CMIC_CMC0_SHARED_AXI_PER_ID_STATR")
#endif
#ifndef CMIC_CMC0_SHARED_AXI_STATRs
#define CMIC_CMC0_SHARED_AXI_STATRs ("CMIC_CMC0_SHARED_AXI_STATR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLRs
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLRs ("CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_CONFIGRs
#define CMIC_CMC0_SHARED_CONFIGRs ("CMIC_CMC0_SHARED_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs ("CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs ("CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC0_SHARED_IRQ_STAT0Rs
#define CMIC_CMC0_SHARED_IRQ_STAT0Rs ("CMIC_CMC0_SHARED_IRQ_STAT0R")
#endif
#ifndef CMIC_CMC0_SHARED_IRQ_STAT1Rs
#define CMIC_CMC0_SHARED_IRQ_STAT1Rs ("CMIC_CMC0_SHARED_IRQ_STAT1R")
#endif
#ifndef CMIC_CMC0_SHARED_IRQ_STAT_CLR0Rs
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0Rs ("CMIC_CMC0_SHARED_IRQ_STAT_CLR0R")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLRs
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLRs ("CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs ("CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0R")
#endif
#ifndef CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs ("CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1R")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_RXPKTRs
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKTRs ("CMIC_CMC0_SHARED_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRRs
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRRs ("CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_TXPKTRs
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKTRs ("CMIC_CMC0_SHARED_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRRs
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRRs ("CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0Rs
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0Rs ("CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0R")
#endif
#ifndef CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1Rs
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1Rs ("CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1R")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs ("CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_CONFIGRs
#define CMIC_CMC0_SHARED_RXBUF_CONFIGRs ("CMIC_CMC0_SHARED_RXBUF_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLRs
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLRs ("CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_ECC_STATUSRs
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUSRs ("CMIC_CMC0_SHARED_RXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRRs ("CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_RXBUF_TM_CONTROLRs
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROLRs ("CMIC_CMC0_SHARED_RXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_DEBUGRs
#define CMIC_CMC0_SHARED_TXBUF_DEBUGRs ("CMIC_CMC0_SHARED_TXBUF_DEBUGR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLRs
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLRs ("CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_ECC_STATUSRs
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUSRs ("CMIC_CMC0_SHARED_TXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRRs ("CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSRs
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSRs ("CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSRs
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSRs ("CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs ("CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLRs
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLRs ("CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTRs
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTRs ("CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTR")
#endif
#ifndef CMIC_CMC0_SHARED_TXBUF_TM_CONTROLRs
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROLRs ("CMIC_CMC0_SHARED_TXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CFGRs
#define CMIC_CMC1_CCMDMA_CH0_CFGRs ("CMIC_CMC1_CCMDMA_CH0_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_STATRs
#define CMIC_CMC1_CCMDMA_CH0_STATRs ("CMIC_CMC1_CCMDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH0_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CFGRs
#define CMIC_CMC1_CCMDMA_CH1_CFGRs ("CMIC_CMC1_CCMDMA_CH1_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_STATRs
#define CMIC_CMC1_CCMDMA_CH1_STATRs ("CMIC_CMC1_CCMDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH1_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CFGRs
#define CMIC_CMC1_CCMDMA_CH2_CFGRs ("CMIC_CMC1_CCMDMA_CH2_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_STATRs
#define CMIC_CMC1_CCMDMA_CH2_STATRs ("CMIC_CMC1_CCMDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH2_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH2_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CFGRs
#define CMIC_CMC1_CCMDMA_CH3_CFGRs ("CMIC_CMC1_CCMDMA_CH3_CFGR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLRs ("CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ECC_STATUSRs
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUSRs ("CMIC_CMC1_CCMDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTRs
#define CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTRs ("CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIRs ("CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LORs ("CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_STATRs
#define CMIC_CMC1_CCMDMA_CH3_STATRs ("CMIC_CMC1_CCMDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC1_CCMDMA_CH3_TM_CONTROLRs
#define CMIC_CMC1_CCMDMA_CH3_TM_CONTROLRs ("CMIC_CMC1_CCMDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_CTRLRs
#define CMIC_CMC1_PKTDMA_CH0_CTRLRs ("CMIC_CMC1_PKTDMA_CH0_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH0_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH0_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH0_STATRs
#define CMIC_CMC1_PKTDMA_CH0_STATRs ("CMIC_CMC1_PKTDMA_CH0_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_CTRLRs
#define CMIC_CMC1_PKTDMA_CH1_CTRLRs ("CMIC_CMC1_PKTDMA_CH1_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH1_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH1_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH1_STATRs
#define CMIC_CMC1_PKTDMA_CH1_STATRs ("CMIC_CMC1_PKTDMA_CH1_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_CTRLRs
#define CMIC_CMC1_PKTDMA_CH2_CTRLRs ("CMIC_CMC1_PKTDMA_CH2_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH2_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH2_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH2_STATRs
#define CMIC_CMC1_PKTDMA_CH2_STATRs ("CMIC_CMC1_PKTDMA_CH2_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_CTRLRs
#define CMIC_CMC1_PKTDMA_CH3_CTRLRs ("CMIC_CMC1_PKTDMA_CH3_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH3_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH3_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH3_STATRs
#define CMIC_CMC1_PKTDMA_CH3_STATRs ("CMIC_CMC1_PKTDMA_CH3_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_CTRLRs
#define CMIC_CMC1_PKTDMA_CH4_CTRLRs ("CMIC_CMC1_PKTDMA_CH4_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH4_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH4_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH4_STATRs
#define CMIC_CMC1_PKTDMA_CH4_STATRs ("CMIC_CMC1_PKTDMA_CH4_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_CTRLRs
#define CMIC_CMC1_PKTDMA_CH5_CTRLRs ("CMIC_CMC1_PKTDMA_CH5_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH5_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH5_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH5_STATRs
#define CMIC_CMC1_PKTDMA_CH5_STATRs ("CMIC_CMC1_PKTDMA_CH5_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_CTRLRs
#define CMIC_CMC1_PKTDMA_CH6_CTRLRs ("CMIC_CMC1_PKTDMA_CH6_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH6_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH6_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH6_STATRs
#define CMIC_CMC1_PKTDMA_CH6_STATRs ("CMIC_CMC1_PKTDMA_CH6_STATR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0Rs
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0Rs ("CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1Rs
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1Rs ("CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1R")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_CTRLRs
#define CMIC_CMC1_PKTDMA_CH7_CTRLRs ("CMIC_CMC1_PKTDMA_CH7_CTRLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIRs
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIRs ("CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LORs
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LORs ("CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLRs ("CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSRs
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSRs ("CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSRs
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSRs ("CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQRs ("CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXRs ("CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRRs ("CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIRs ("CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LORs
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LORs ("CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLRs ("CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSRs ("CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLRs ("CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_INTR_COALRs
#define CMIC_CMC1_PKTDMA_CH7_INTR_COALRs ("CMIC_CMC1_PKTDMA_CH7_INTR_COALR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTRs ("CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPRs ("CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTRs ("CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_PKTDMA_CH7_STATRs
#define CMIC_CMC1_PKTDMA_CH7_STATRs ("CMIC_CMC1_PKTDMA_CH7_STATR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH0_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH0_COUNTRs ("CMIC_CMC1_SBUSDMA_CH0_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH0_OPCODERs ("CMIC_CMC1_SBUSDMA_CH0_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH0_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH0_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH0_STATUSRs ("CMIC_CMC1_SBUSDMA_CH0_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH0_TIMERRs ("CMIC_CMC1_SBUSDMA_CH0_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH1_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH1_COUNTRs ("CMIC_CMC1_SBUSDMA_CH1_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH1_OPCODERs ("CMIC_CMC1_SBUSDMA_CH1_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH1_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH1_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH1_STATUSRs ("CMIC_CMC1_SBUSDMA_CH1_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH1_TIMERRs ("CMIC_CMC1_SBUSDMA_CH1_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH2_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH2_COUNTRs ("CMIC_CMC1_SBUSDMA_CH2_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH2_OPCODERs ("CMIC_CMC1_SBUSDMA_CH2_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH2_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH2_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH2_STATUSRs ("CMIC_CMC1_SBUSDMA_CH2_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH2_TIMERRs ("CMIC_CMC1_SBUSDMA_CH2_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH3_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH3_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH3_COUNTRs ("CMIC_CMC1_SBUSDMA_CH3_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH3_OPCODERs ("CMIC_CMC1_SBUSDMA_CH3_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH3_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH3_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH3_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH3_STATUSRs ("CMIC_CMC1_SBUSDMA_CH3_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH3_TIMERRs ("CMIC_CMC1_SBUSDMA_CH3_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH4_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH4_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH4_COUNTRs ("CMIC_CMC1_SBUSDMA_CH4_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH4_OPCODERs ("CMIC_CMC1_SBUSDMA_CH4_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH4_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH4_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH4_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH4_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH4_STATUSRs ("CMIC_CMC1_SBUSDMA_CH4_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH4_TIMERRs ("CMIC_CMC1_SBUSDMA_CH4_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH5_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH5_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH5_COUNTRs ("CMIC_CMC1_SBUSDMA_CH5_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH5_OPCODERs ("CMIC_CMC1_SBUSDMA_CH5_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH5_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH5_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH5_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH5_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH5_STATUSRs ("CMIC_CMC1_SBUSDMA_CH5_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH5_TIMERRs ("CMIC_CMC1_SBUSDMA_CH5_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH6_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH6_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH6_COUNTRs ("CMIC_CMC1_SBUSDMA_CH6_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH6_OPCODERs ("CMIC_CMC1_SBUSDMA_CH6_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH6_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH6_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH6_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH6_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH6_STATUSRs ("CMIC_CMC1_SBUSDMA_CH6_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH6_TIMERRs ("CMIC_CMC1_SBUSDMA_CH6_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH7_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH7_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH7_COUNTRs ("CMIC_CMC1_SBUSDMA_CH7_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODERs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSRs ("CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRRs
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRRs ("CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTRs
#define CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTRs ("CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_OPCODERs
#define CMIC_CMC1_SBUSDMA_CH7_OPCODERs ("CMIC_CMC1_SBUSDMA_CH7_OPCODER")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_REQUESTRs
#define CMIC_CMC1_SBUSDMA_CH7_REQUESTRs ("CMIC_CMC1_SBUSDMA_CH7_REQUESTR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_REQUEST_1Rs
#define CMIC_CMC1_SBUSDMA_CH7_REQUEST_1Rs ("CMIC_CMC1_SBUSDMA_CH7_REQUEST_1R")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGRs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRRs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIRs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LORs ("CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSRs
#define CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSRs ("CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_STATUSRs
#define CMIC_CMC1_SBUSDMA_CH7_STATUSRs ("CMIC_CMC1_SBUSDMA_CH7_STATUSR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_TIMERRs
#define CMIC_CMC1_SBUSDMA_CH7_TIMERRs ("CMIC_CMC1_SBUSDMA_CH7_TIMERR")
#endif
#ifndef CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLRs
#define CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLRs ("CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSRs ("CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSRs
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSRs ("CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXRs
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXRs ("CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXR")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_AR_COUNT_TXRs
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TXRs ("CMIC_CMC1_SHARED_AXI_AR_COUNT_TXR")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_PER_ID_STATRs
#define CMIC_CMC1_SHARED_AXI_PER_ID_STATRs ("CMIC_CMC1_SHARED_AXI_PER_ID_STATR")
#endif
#ifndef CMIC_CMC1_SHARED_AXI_STATRs
#define CMIC_CMC1_SHARED_AXI_STATRs ("CMIC_CMC1_SHARED_AXI_STATR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLRs
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLRs ("CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_CONFIGRs
#define CMIC_CMC1_SHARED_CONFIGRs ("CMIC_CMC1_SHARED_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITRs ("CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs ("CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_CMC1_SHARED_IRQ_STAT0Rs
#define CMIC_CMC1_SHARED_IRQ_STAT0Rs ("CMIC_CMC1_SHARED_IRQ_STAT0R")
#endif
#ifndef CMIC_CMC1_SHARED_IRQ_STAT1Rs
#define CMIC_CMC1_SHARED_IRQ_STAT1Rs ("CMIC_CMC1_SHARED_IRQ_STAT1R")
#endif
#ifndef CMIC_CMC1_SHARED_IRQ_STAT_CLR0Rs
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0Rs ("CMIC_CMC1_SHARED_IRQ_STAT_CLR0R")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLRs
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLRs ("CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0Rs ("CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0R")
#endif
#ifndef CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1Rs ("CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1R")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_RXPKTRs
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKTRs ("CMIC_CMC1_SHARED_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRRs
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRRs ("CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_TXPKTRs
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKTRs ("CMIC_CMC1_SHARED_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRRs
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRRs ("CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0Rs
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0Rs ("CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0R")
#endif
#ifndef CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1Rs
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1Rs ("CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1R")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs ("CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_CONFIGRs
#define CMIC_CMC1_SHARED_RXBUF_CONFIGRs ("CMIC_CMC1_SHARED_RXBUF_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLRs
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLRs ("CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_ECC_STATUSRs
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUSRs ("CMIC_CMC1_SHARED_RXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRRs ("CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGRs ("CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_RXBUF_TM_CONTROLRs
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROLRs ("CMIC_CMC1_SHARED_RXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLRs ("CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_DEBUGRs
#define CMIC_CMC1_SHARED_TXBUF_DEBUGRs ("CMIC_CMC1_SHARED_TXBUF_DEBUGR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLRs
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLRs ("CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_ECC_STATUSRs
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUSRs ("CMIC_CMC1_SHARED_TXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRRs
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRRs ("CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSRs
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSRs ("CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSRs
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSRs ("CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs ("CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLRs
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLRs ("CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTRs
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTRs ("CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTR")
#endif
#ifndef CMIC_CMC1_SHARED_TXBUF_TM_CONTROLRs
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROLRs ("CMIC_CMC1_SHARED_TXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1Rs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1Rs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1R")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LORs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LORs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LORs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODERs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODERs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODER")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRR")
#endif
#ifndef CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLRs
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLRs ("CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH0_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH0_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH0_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH0_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH0_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH1_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH1_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH1_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH1_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH1_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH2_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH2_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH2_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH2_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH2_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH3_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH3_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH3_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH3_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH3_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH4_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH4_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH4_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH4_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH4_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH5_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH5_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH5_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH5_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH5_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH5_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH5_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH6_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH6_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH6_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH6_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH6_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH6_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH6_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH7_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH7_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH7_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH7_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH7_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH7_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH7_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH8_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH8_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH8_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH8_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH8_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH8_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH8_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTRs
#define CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTRs ("CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_CH9_CTRLRs ("CMIC_COMMON_POOL_SCHAN_CH9_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_ERRRs
#define CMIC_COMMON_POOL_SCHAN_CH9_ERRRs ("CMIC_COMMON_POOL_SCHAN_CH9_ERRR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_CH9_MESSAGERs
#define CMIC_COMMON_POOL_SCHAN_CH9_MESSAGERs ("CMIC_COMMON_POOL_SCHAN_CH9_MESSAGER")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLRs
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLRs ("CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSRs
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSRs ("CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSRs
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSRs ("CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSRs
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSRs ("CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_CONFIGRs
#define CMIC_COMMON_POOL_SHARED_CONFIGRs ("CMIC_COMMON_POOL_SHARED_CONFIGR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLRs
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLRs ("CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLRs
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLRs ("CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLR")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1Rs
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1Rs ("CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1R")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_IRQ_STAT0Rs
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0Rs ("CMIC_COMMON_POOL_SHARED_IRQ_STAT0R")
#endif
#ifndef CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLRs
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLRs ("CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLR")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE0Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE0R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE1Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE1R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE2Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE2R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE3Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE3R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE4Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE4R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE5Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE5R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE6Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE6R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLE7Rs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7Rs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLE7R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_ENABLERs
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLERs ("CMIC_IPROC_TO_RCPU_IRQ_ENABLER")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT0Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT0R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT1Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT1R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT2Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT2R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT3Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT3R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT4Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT4R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT5Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT5R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT6Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT6R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STAT7Rs
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7Rs ("CMIC_IPROC_TO_RCPU_IRQ_STAT7R")
#endif
#ifndef CMIC_IPROC_TO_RCPU_IRQ_STATRs
#define CMIC_IPROC_TO_RCPU_IRQ_STATRs ("CMIC_IPROC_TO_RCPU_IRQ_STATR")
#endif
#ifndef CMIC_RPE_1BIT_ECC_ERROR_STATUSRs
#define CMIC_RPE_1BIT_ECC_ERROR_STATUSRs ("CMIC_RPE_1BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_RPE_2BIT_ECC_ERROR_STATUSRs
#define CMIC_RPE_2BIT_ECC_ERROR_STATUSRs ("CMIC_RPE_2BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_RPE_AXI_AR_COUNT_SPLIT_TXRs
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TXRs ("CMIC_RPE_AXI_AR_COUNT_SPLIT_TXR")
#endif
#ifndef CMIC_RPE_AXI_AR_COUNT_TXRs
#define CMIC_RPE_AXI_AR_COUNT_TXRs ("CMIC_RPE_AXI_AR_COUNT_TXR")
#endif
#ifndef CMIC_RPE_AXI_STATRs
#define CMIC_RPE_AXI_STATRs ("CMIC_RPE_AXI_STATR")
#endif
#ifndef CMIC_RPE_BIT_ECC_ERROR_STATUSRs
#define CMIC_RPE_BIT_ECC_ERROR_STATUSRs ("CMIC_RPE_BIT_ECC_ERROR_STATUSR")
#endif
#ifndef CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLERs
#define CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLERs ("CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLER")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_ECC_CONTROLRs
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROLRs ("CMIC_RPE_COMPLETION_BUF_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_ECC_STATUSRs
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUSRs ("CMIC_RPE_COMPLETION_BUF_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESRs
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESRs ("CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESRs ("CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_RPE_COMPLETION_BUF_TM_CONTROLRs
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROLRs ("CMIC_RPE_COMPLETION_BUF_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITRs ("CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITR")
#endif
#ifndef CMIC_RPE_INTR_PKT_PACING_DELAYRs
#define CMIC_RPE_INTR_PKT_PACING_DELAYRs ("CMIC_RPE_INTR_PKT_PACING_DELAYR")
#endif
#ifndef CMIC_RPE_IRQ_STATRs
#define CMIC_RPE_IRQ_STATRs ("CMIC_RPE_IRQ_STATR")
#endif
#ifndef CMIC_RPE_IRQ_STAT_CLRRs
#define CMIC_RPE_IRQ_STAT_CLRRs ("CMIC_RPE_IRQ_STAT_CLRR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_COSRs
#define CMIC_RPE_PIO_MEMDMA_COSRs ("CMIC_RPE_PIO_MEMDMA_COSR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_COS_0Rs
#define CMIC_RPE_PIO_MEMDMA_COS_0Rs ("CMIC_RPE_PIO_MEMDMA_COS_0R")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_COS_1Rs
#define CMIC_RPE_PIO_MEMDMA_COS_1Rs ("CMIC_RPE_PIO_MEMDMA_COS_1R")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLRs
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLRs ("CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSRs
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSRs ("CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLRs
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLRs ("CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_PKTDMA_COSRs
#define CMIC_RPE_PKTDMA_COSRs ("CMIC_RPE_PKTDMA_COSR")
#endif
#ifndef CMIC_RPE_PKTDMA_COS_0Rs
#define CMIC_RPE_PKTDMA_COS_0Rs ("CMIC_RPE_PKTDMA_COS_0R")
#endif
#ifndef CMIC_RPE_PKTDMA_COS_1Rs
#define CMIC_RPE_PKTDMA_COS_1Rs ("CMIC_RPE_PKTDMA_COS_1R")
#endif
#ifndef CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_PKT_COS_QUEUES_HIRs
#define CMIC_RPE_PKT_COS_QUEUES_HIRs ("CMIC_RPE_PKT_COS_QUEUES_HIR")
#endif
#ifndef CMIC_RPE_PKT_COS_QUEUES_LORs
#define CMIC_RPE_PKT_COS_QUEUES_LORs ("CMIC_RPE_PKT_COS_QUEUES_LOR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_FROMCPURs
#define CMIC_RPE_PKT_COUNT_FROMCPURs ("CMIC_RPE_PKT_COUNT_FROMCPUR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_FROMCPU_MHRs
#define CMIC_RPE_PKT_COUNT_FROMCPU_MHRs ("CMIC_RPE_PKT_COUNT_FROMCPU_MHR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_INTRRs
#define CMIC_RPE_PKT_COUNT_INTRRs ("CMIC_RPE_PKT_COUNT_INTRR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_MEMDMARs
#define CMIC_RPE_PKT_COUNT_MEMDMARs ("CMIC_RPE_PKT_COUNT_MEMDMAR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_MEMDMA_REPLYRs
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLYRs ("CMIC_RPE_PKT_COUNT_MEMDMA_REPLYR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_PIORs
#define CMIC_RPE_PKT_COUNT_PIORs ("CMIC_RPE_PKT_COUNT_PIOR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPRs
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPRs ("CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_PIO_REPLYRs
#define CMIC_RPE_PKT_COUNT_PIO_REPLYRs ("CMIC_RPE_PKT_COUNT_PIO_REPLYR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_RXPKTRs
#define CMIC_RPE_PKT_COUNT_RXPKTRs ("CMIC_RPE_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_RXPKT_ERRRs
#define CMIC_RPE_PKT_COUNT_RXPKT_ERRRs ("CMIC_RPE_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SBUSDMARs
#define CMIC_RPE_PKT_COUNT_SBUSDMARs ("CMIC_RPE_PKT_COUNT_SBUSDMAR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYRs
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYRs ("CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SCHANRs
#define CMIC_RPE_PKT_COUNT_SCHANRs ("CMIC_RPE_PKT_COUNT_SCHANR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SCHAN_REPRs
#define CMIC_RPE_PKT_COUNT_SCHAN_REPRs ("CMIC_RPE_PKT_COUNT_SCHAN_REPR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPRs
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPRs ("CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUDMRs
#define CMIC_RPE_PKT_COUNT_TOCPUDMRs ("CMIC_RPE_PKT_COUNT_TOCPUDMR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUDRs
#define CMIC_RPE_PKT_COUNT_TOCPUDRs ("CMIC_RPE_PKT_COUNT_TOCPUDR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUEMRs
#define CMIC_RPE_PKT_COUNT_TOCPUEMRs ("CMIC_RPE_PKT_COUNT_TOCPUEMR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TOCPUERs
#define CMIC_RPE_PKT_COUNT_TOCPUERs ("CMIC_RPE_PKT_COUNT_TOCPUER")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TXPKTRs
#define CMIC_RPE_PKT_COUNT_TXPKTRs ("CMIC_RPE_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_RPE_PKT_COUNT_TXPKT_ERRRs
#define CMIC_RPE_PKT_COUNT_TXPKT_ERRRs ("CMIC_RPE_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_RPE_PKT_CTRLRs
#define CMIC_RPE_PKT_CTRLRs ("CMIC_RPE_PKT_CTRLR")
#endif
#ifndef CMIC_RPE_PKT_ETHER_SIGRs
#define CMIC_RPE_PKT_ETHER_SIGRs ("CMIC_RPE_PKT_ETHER_SIGR")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASONRs
#define CMIC_RPE_PKT_FIRST_DROP_REASONRs ("CMIC_RPE_PKT_FIRST_DROP_REASONR")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_0Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_0Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_0R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_1Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_1Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_1R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_2Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_2Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_2R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_3Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_3Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_3R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_4Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_4Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_4R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_5Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_5Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_5R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_6Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_6Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_6R")
#endif
#ifndef CMIC_RPE_PKT_FIRST_DROP_REASON_7Rs
#define CMIC_RPE_PKT_FIRST_DROP_REASON_7Rs ("CMIC_RPE_PKT_FIRST_DROP_REASON_7R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONRs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONRs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONR")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6R")
#endif
#ifndef CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7Rs
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7Rs ("CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7R")
#endif
#ifndef CMIC_RPE_PKT_LMAC0_HIRs
#define CMIC_RPE_PKT_LMAC0_HIRs ("CMIC_RPE_PKT_LMAC0_HIR")
#endif
#ifndef CMIC_RPE_PKT_LMAC0_LORs
#define CMIC_RPE_PKT_LMAC0_LORs ("CMIC_RPE_PKT_LMAC0_LOR")
#endif
#ifndef CMIC_RPE_PKT_LMAC1_HIRs
#define CMIC_RPE_PKT_LMAC1_HIRs ("CMIC_RPE_PKT_LMAC1_HIR")
#endif
#ifndef CMIC_RPE_PKT_LMAC1_LORs
#define CMIC_RPE_PKT_LMAC1_LORs ("CMIC_RPE_PKT_LMAC1_LOR")
#endif
#ifndef CMIC_RPE_PKT_LMAC_HIRs
#define CMIC_RPE_PKT_LMAC_HIRs ("CMIC_RPE_PKT_LMAC_HIR")
#endif
#ifndef CMIC_RPE_PKT_LMAC_LORs
#define CMIC_RPE_PKT_LMAC_LORs ("CMIC_RPE_PKT_LMAC_LOR")
#endif
#ifndef CMIC_RPE_PKT_PORTS_0Rs
#define CMIC_RPE_PKT_PORTS_0Rs ("CMIC_RPE_PKT_PORTS_0R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_1Rs
#define CMIC_RPE_PKT_PORTS_1Rs ("CMIC_RPE_PKT_PORTS_1R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_2Rs
#define CMIC_RPE_PKT_PORTS_2Rs ("CMIC_RPE_PKT_PORTS_2R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_3Rs
#define CMIC_RPE_PKT_PORTS_3Rs ("CMIC_RPE_PKT_PORTS_3R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_4Rs
#define CMIC_RPE_PKT_PORTS_4Rs ("CMIC_RPE_PKT_PORTS_4R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_5Rs
#define CMIC_RPE_PKT_PORTS_5Rs ("CMIC_RPE_PKT_PORTS_5R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_6Rs
#define CMIC_RPE_PKT_PORTS_6Rs ("CMIC_RPE_PKT_PORTS_6R")
#endif
#ifndef CMIC_RPE_PKT_PORTS_7Rs
#define CMIC_RPE_PKT_PORTS_7Rs ("CMIC_RPE_PKT_PORTS_7R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYRs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYRs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYR")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8R")
#endif
#ifndef CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9Rs
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9Rs ("CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9R")
#endif
#ifndef CMIC_RPE_PKT_REASON_0_TYPERs
#define CMIC_RPE_PKT_REASON_0_TYPERs ("CMIC_RPE_PKT_REASON_0_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_1_TYPERs
#define CMIC_RPE_PKT_REASON_1_TYPERs ("CMIC_RPE_PKT_REASON_1_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_2_TYPERs
#define CMIC_RPE_PKT_REASON_2_TYPERs ("CMIC_RPE_PKT_REASON_2_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_DIRECT_0_TYPERs
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPERs ("CMIC_RPE_PKT_REASON_DIRECT_0_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_DIRECT_1_TYPERs
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPERs ("CMIC_RPE_PKT_REASON_DIRECT_1_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_DIRECT_2_TYPERs
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPERs ("CMIC_RPE_PKT_REASON_DIRECT_2_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_MINI_0_TYPERs
#define CMIC_RPE_PKT_REASON_MINI_0_TYPERs ("CMIC_RPE_PKT_REASON_MINI_0_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_MINI_1_TYPERs
#define CMIC_RPE_PKT_REASON_MINI_1_TYPERs ("CMIC_RPE_PKT_REASON_MINI_1_TYPER")
#endif
#ifndef CMIC_RPE_PKT_REASON_MINI_2_TYPERs
#define CMIC_RPE_PKT_REASON_MINI_2_TYPERs ("CMIC_RPE_PKT_REASON_MINI_2_TYPER")
#endif
#ifndef CMIC_RPE_PKT_RMACRs
#define CMIC_RPE_PKT_RMACRs ("CMIC_RPE_PKT_RMACR")
#endif
#ifndef CMIC_RPE_PKT_RMAC_HIRs
#define CMIC_RPE_PKT_RMAC_HIRs ("CMIC_RPE_PKT_RMAC_HIR")
#endif
#ifndef CMIC_RPE_PKT_RMH0Rs
#define CMIC_RPE_PKT_RMH0Rs ("CMIC_RPE_PKT_RMH0R")
#endif
#ifndef CMIC_RPE_PKT_RMH1Rs
#define CMIC_RPE_PKT_RMH1Rs ("CMIC_RPE_PKT_RMH1R")
#endif
#ifndef CMIC_RPE_PKT_RMH2Rs
#define CMIC_RPE_PKT_RMH2Rs ("CMIC_RPE_PKT_RMH2R")
#endif
#ifndef CMIC_RPE_PKT_RMH3Rs
#define CMIC_RPE_PKT_RMH3Rs ("CMIC_RPE_PKT_RMH3R")
#endif
#ifndef CMIC_RPE_PKT_RMHRs
#define CMIC_RPE_PKT_RMHRs ("CMIC_RPE_PKT_RMHR")
#endif
#ifndef CMIC_RPE_PKT_VLANRs
#define CMIC_RPE_PKT_VLANRs ("CMIC_RPE_PKT_VLANR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_COSRs
#define CMIC_RPE_SCHAN_SBUSDMA_COSRs ("CMIC_RPE_SCHAN_SBUSDMA_COSR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_COS_0Rs
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0Rs ("CMIC_RPE_SCHAN_SBUSDMA_COS_0R")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_COS_1Rs
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1Rs ("CMIC_RPE_SCHAN_SBUSDMA_COS_1R")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLRs
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLRs ("CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSRs
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSRs ("CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLRs
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLRs ("CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0Rs
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0Rs ("CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0R")
#endif
#ifndef CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1Rs
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1Rs ("CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1R")
#endif
#ifndef CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKRs
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKRs ("CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCRs ("CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_CONFIGRs
#define CMIC_RPE_SHARED_RXBUF_CONFIGRs ("CMIC_RPE_SHARED_RXBUF_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_ECC_CONTROLRs
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROLRs ("CMIC_RPE_SHARED_RXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_ECC_STATUSRs
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUSRs ("CMIC_RPE_SHARED_RXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRRs
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRRs ("CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGRs
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGRs ("CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_RXBUF_TM_CONTROLRs
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROLRs ("CMIC_RPE_SHARED_RXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESRs ("CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESRs ("CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_DEBUGRs
#define CMIC_RPE_SHARED_TXBUF_DEBUGRs ("CMIC_RPE_SHARED_TXBUF_DEBUGR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_ECC_CONTROLRs
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROLRs ("CMIC_RPE_SHARED_TXBUF_ECC_CONTROLR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_ECC_STATUSRs
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUSRs ("CMIC_RPE_SHARED_TXBUF_ECC_STATUSR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRRs
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRRs ("CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSRs
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSRs ("CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSRs
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSRs ("CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGRs ("CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLRs
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLRs ("CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTRs
#define CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTRs ("CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTR")
#endif
#ifndef CMIC_RPE_SHARED_TXBUF_TM_CONTROLRs
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROLRs ("CMIC_RPE_SHARED_TXBUF_TM_CONTROLR")
#endif
#ifndef CMIC_TOP_CONFIGRs
#define CMIC_TOP_CONFIGRs ("CMIC_TOP_CONFIGR")
#endif
#ifndef CMIC_TOP_EPINTF_BUF_DEPTHRs
#define CMIC_TOP_EPINTF_BUF_DEPTHRs ("CMIC_TOP_EPINTF_BUF_DEPTHR")
#endif
#ifndef CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSRs
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSRs ("CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSR")
#endif
#ifndef CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSRs
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSRs ("CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSR")
#endif
#ifndef CMIC_TOP_EP_TO_CPU_HEADER_SIZERs
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZERs ("CMIC_TOP_EP_TO_CPU_HEADER_SIZER")
#endif
#ifndef CMIC_TOP_IPINTF_BUF_DEPTHRs
#define CMIC_TOP_IPINTF_BUF_DEPTHRs ("CMIC_TOP_IPINTF_BUF_DEPTHR")
#endif
#ifndef CMIC_TOP_IPINTF_INTERFACE_CREDITSRs
#define CMIC_TOP_IPINTF_INTERFACE_CREDITSRs ("CMIC_TOP_IPINTF_INTERFACE_CREDITSR")
#endif
#ifndef CMIC_TOP_IPINTF_WRR_ARB_CTRLRs
#define CMIC_TOP_IPINTF_WRR_ARB_CTRLRs ("CMIC_TOP_IPINTF_WRR_ARB_CTRLR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_RXPKTRs
#define CMIC_TOP_PKT_COUNT_RXPKTRs ("CMIC_TOP_PKT_COUNT_RXPKTR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_RXPKT_DROPRs
#define CMIC_TOP_PKT_COUNT_RXPKT_DROPRs ("CMIC_TOP_PKT_COUNT_RXPKT_DROPR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_RXPKT_ERRRs
#define CMIC_TOP_PKT_COUNT_RXPKT_ERRRs ("CMIC_TOP_PKT_COUNT_RXPKT_ERRR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_TXPKTRs
#define CMIC_TOP_PKT_COUNT_TXPKTRs ("CMIC_TOP_PKT_COUNT_TXPKTR")
#endif
#ifndef CMIC_TOP_PKT_COUNT_TXPKT_ERRRs
#define CMIC_TOP_PKT_COUNT_TXPKT_ERRRs ("CMIC_TOP_PKT_COUNT_TXPKT_ERRR")
#endif
#ifndef CMIC_TOP_RESERVEDRs
#define CMIC_TOP_RESERVEDRs ("CMIC_TOP_RESERVEDR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMARs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMARs ("CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1Rs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1Rs ("CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1R")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANRs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANRs ("CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMARs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMARs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1Rs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1Rs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1R")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANRs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANRs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANR")
#endif
#ifndef CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1Rs
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1Rs ("CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAPRs
#define CMIC_TOP_SBUS_RING_MAPRs ("CMIC_TOP_SBUS_RING_MAPR")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_0_7Rs
#define CMIC_TOP_SBUS_RING_MAP_0_7Rs ("CMIC_TOP_SBUS_RING_MAP_0_7R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_104_111Rs
#define CMIC_TOP_SBUS_RING_MAP_104_111Rs ("CMIC_TOP_SBUS_RING_MAP_104_111R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_112_119Rs
#define CMIC_TOP_SBUS_RING_MAP_112_119Rs ("CMIC_TOP_SBUS_RING_MAP_112_119R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_120_127Rs
#define CMIC_TOP_SBUS_RING_MAP_120_127Rs ("CMIC_TOP_SBUS_RING_MAP_120_127R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_16_23Rs
#define CMIC_TOP_SBUS_RING_MAP_16_23Rs ("CMIC_TOP_SBUS_RING_MAP_16_23R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_24_31Rs
#define CMIC_TOP_SBUS_RING_MAP_24_31Rs ("CMIC_TOP_SBUS_RING_MAP_24_31R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_32_39Rs
#define CMIC_TOP_SBUS_RING_MAP_32_39Rs ("CMIC_TOP_SBUS_RING_MAP_32_39R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_40_47Rs
#define CMIC_TOP_SBUS_RING_MAP_40_47Rs ("CMIC_TOP_SBUS_RING_MAP_40_47R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_48_55Rs
#define CMIC_TOP_SBUS_RING_MAP_48_55Rs ("CMIC_TOP_SBUS_RING_MAP_48_55R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_56_63Rs
#define CMIC_TOP_SBUS_RING_MAP_56_63Rs ("CMIC_TOP_SBUS_RING_MAP_56_63R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_64_71Rs
#define CMIC_TOP_SBUS_RING_MAP_64_71Rs ("CMIC_TOP_SBUS_RING_MAP_64_71R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_72_79Rs
#define CMIC_TOP_SBUS_RING_MAP_72_79Rs ("CMIC_TOP_SBUS_RING_MAP_72_79R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_80_87Rs
#define CMIC_TOP_SBUS_RING_MAP_80_87Rs ("CMIC_TOP_SBUS_RING_MAP_80_87R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_88_95Rs
#define CMIC_TOP_SBUS_RING_MAP_88_95Rs ("CMIC_TOP_SBUS_RING_MAP_88_95R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_8_15Rs
#define CMIC_TOP_SBUS_RING_MAP_8_15Rs ("CMIC_TOP_SBUS_RING_MAP_8_15R")
#endif
#ifndef CMIC_TOP_SBUS_RING_MAP_96_103Rs
#define CMIC_TOP_SBUS_RING_MAP_96_103Rs ("CMIC_TOP_SBUS_RING_MAP_96_103R")
#endif
#ifndef CMIC_TOP_SBUS_TIMEOUTRs
#define CMIC_TOP_SBUS_TIMEOUTRs ("CMIC_TOP_SBUS_TIMEOUTR")
#endif
#ifndef CMIC_TOP_STATISTICS_COUNTER_CONTROLRs
#define CMIC_TOP_STATISTICS_COUNTER_CONTROLRs ("CMIC_TOP_STATISTICS_COUNTER_CONTROLR")
#endif
#ifndef CMIC_TOP_STATISTICS_COUNTER_STATUSRs
#define CMIC_TOP_STATISTICS_COUNTER_STATUSRs ("CMIC_TOP_STATISTICS_COUNTER_STATUSR")
#endif
#ifndef CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIRs
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIRs ("CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIR")
#endif
#ifndef CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LORs
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LORs ("CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOR")
#endif
#ifndef CMIC_TOP_STATISTICS_EP_PKT_COUNTRs
#define CMIC_TOP_STATISTICS_EP_PKT_COUNTRs ("CMIC_TOP_STATISTICS_EP_PKT_COUNTR")
#endif
#ifndef CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIRs
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIRs ("CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIR")
#endif
#ifndef CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LORs
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LORs ("CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOR")
#endif
#ifndef CMIC_TOP_STATISTICS_IP_PKT_COUNTRs
#define CMIC_TOP_STATISTICS_IP_PKT_COUNTRs ("CMIC_TOP_STATISTICS_IP_PKT_COUNTR")
#endif
#ifndef CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSRs
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSRs ("CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSR")
#endif
#ifndef CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSRs
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSRs ("CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSR")
#endif
#ifndef CNGs
#define CNGs ("CNG")
#endif
#ifndef CNG_BIT0s
#define CNG_BIT0s ("CNG_BIT0")
#endif
#ifndef CNG_BIT1s
#define CNG_BIT1s ("CNG_BIT1")
#endif
#ifndef CNTAGs
#define CNTAGs ("CNTAG")
#endif
#ifndef CNTAG_DELETE_ON_PRI_MATCHs
#define CNTAG_DELETE_ON_PRI_MATCHs ("CNTAG_DELETE_ON_PRI_MATCH")
#endif
#ifndef CNTAG_MASKs
#define CNTAG_MASKs ("CNTAG_MASK")
#endif
#ifndef CODE_WORDSs
#define CODE_WORDSs ("CODE_WORDS")
#endif
#ifndef CODE_WORD_S0_ERRORSs
#define CODE_WORD_S0_ERRORSs ("CODE_WORD_S0_ERRORS")
#endif
#ifndef CODE_WORD_S1_ERRORSs
#define CODE_WORD_S1_ERRORSs ("CODE_WORD_S1_ERRORS")
#endif
#ifndef CODE_WORD_S2_ERRORSs
#define CODE_WORD_S2_ERRORSs ("CODE_WORD_S2_ERRORS")
#endif
#ifndef CODE_WORD_S3_ERRORSs
#define CODE_WORD_S3_ERRORSs ("CODE_WORD_S3_ERRORS")
#endif
#ifndef CODE_WORD_S4_ERRORSs
#define CODE_WORD_S4_ERRORSs ("CODE_WORD_S4_ERRORS")
#endif
#ifndef CODE_WORD_S5_ERRORSs
#define CODE_WORD_S5_ERRORSs ("CODE_WORD_S5_ERRORS")
#endif
#ifndef CODE_WORD_S6_ERRORSs
#define CODE_WORD_S6_ERRORSs ("CODE_WORD_S6_ERRORS")
#endif
#ifndef CODE_WORD_S7_ERRORSs
#define CODE_WORD_S7_ERRORSs ("CODE_WORD_S7_ERRORS")
#endif
#ifndef CODE_WORD_S8_ERRORSs
#define CODE_WORD_S8_ERRORSs ("CODE_WORD_S8_ERRORS")
#endif
#ifndef COLLECTION_ENABLEs
#define COLLECTION_ENABLEs ("COLLECTION_ENABLE")
#endif
#ifndef COLLECTION_MODEs
#define COLLECTION_MODEs ("COLLECTION_MODE")
#endif
#ifndef COLLECTOR_ENTRY_ERRORs
#define COLLECTOR_ENTRY_ERRORs ("COLLECTOR_ENTRY_ERROR")
#endif
#ifndef COLLECTOR_NOT_EXISTSs
#define COLLECTOR_NOT_EXISTSs ("COLLECTOR_NOT_EXISTS")
#endif
#ifndef COLOR_MODEs
#define COLOR_MODEs ("COLOR_MODE")
#endif
#ifndef COLOR_SPECIFIC_DYNAMIC_LIMITSs
#define COLOR_SPECIFIC_DYNAMIC_LIMITSs ("COLOR_SPECIFIC_DYNAMIC_LIMITS")
#endif
#ifndef COLOR_SPECIFIC_LIMITSs
#define COLOR_SPECIFIC_LIMITSs ("COLOR_SPECIFIC_LIMITS")
#endif
#ifndef COMPARE_STARTs
#define COMPARE_STARTs ("COMPARE_START")
#endif
#ifndef COMPARE_STOPs
#define COMPARE_STOPs ("COMPARE_STOP")
#endif
#ifndef COMPLETEs
#define COMPLETEs ("COMPLETE")
#endif
#ifndef COMPOSITE_ERRORs
#define COMPOSITE_ERRORs ("COMPOSITE_ERROR")
#endif
#ifndef COMPRESSED_ETHERTYPEs
#define COMPRESSED_ETHERTYPEs ("COMPRESSED_ETHERTYPE")
#endif
#ifndef COMPRESSED_IP_PROTOCOLs
#define COMPRESSED_IP_PROTOCOLs ("COMPRESSED_IP_PROTOCOL")
#endif
#ifndef COMPRESSED_IP_TOS_0s
#define COMPRESSED_IP_TOS_0s ("COMPRESSED_IP_TOS_0")
#endif
#ifndef COMPRESSED_IP_TOS_1s
#define COMPRESSED_IP_TOS_1s ("COMPRESSED_IP_TOS_1")
#endif
#ifndef COMPRESSED_IP_TTL_0s
#define COMPRESSED_IP_TTL_0s ("COMPRESSED_IP_TTL_0")
#endif
#ifndef COMPRESSED_IP_TTL_1s
#define COMPRESSED_IP_TTL_1s ("COMPRESSED_IP_TTL_1")
#endif
#ifndef COMPRESSED_TCP_FLAGS_0s
#define COMPRESSED_TCP_FLAGS_0s ("COMPRESSED_TCP_FLAGS_0")
#endif
#ifndef COMPRESSED_TCP_FLAGS_1s
#define COMPRESSED_TCP_FLAGS_1s ("COMPRESSED_TCP_FLAGS_1")
#endif
#ifndef COMPRESSED_TTLs
#define COMPRESSED_TTLs ("COMPRESSED_TTL")
#endif
#ifndef COMPRESSION_ID_As
#define COMPRESSION_ID_As ("COMPRESSION_ID_A")
#endif
#ifndef COMPRESSION_ID_Bs
#define COMPRESSION_ID_Bs ("COMPRESSION_ID_B")
#endif
#ifndef COMPRESSION_TYPEs
#define COMPRESSION_TYPEs ("COMPRESSION_TYPE")
#endif
#ifndef COMP_KEY_TYPEs
#define COMP_KEY_TYPEs ("COMP_KEY_TYPE")
#endif
#ifndef COMP_V4_KEYs
#define COMP_V4_KEYs ("COMP_V4_KEY")
#endif
#ifndef COMP_V4_V6_ASSOC_DATA_FULLs
#define COMP_V4_V6_ASSOC_DATA_FULLs ("COMP_V4_V6_ASSOC_DATA_FULL")
#endif
#ifndef COMP_V4_V6_ASSOC_DATA_REDUCEDs
#define COMP_V4_V6_ASSOC_DATA_REDUCEDs ("COMP_V4_V6_ASSOC_DATA_REDUCED")
#endif
#ifndef COMP_V6_KEYs
#define COMP_V6_KEYs ("COMP_V6_KEY")
#endif
#ifndef CONCATs
#define CONCATs ("CONCAT")
#endif
#ifndef CONCATENATED_PATH_DOWNs
#define CONCATENATED_PATH_DOWNs ("CONCATENATED_PATH_DOWN")
#endif
#ifndef CONCAT_SUB_FIELD_WIDTHs
#define CONCAT_SUB_FIELD_WIDTHs ("CONCAT_SUB_FIELD_WIDTH")
#endif
#ifndef CONDITIONs
#define CONDITIONs ("CONDITION")
#endif
#ifndef CONDITIONALs
#define CONDITIONALs ("CONDITIONAL")
#endif
#ifndef COND_MASKs
#define COND_MASKs ("COND_MASK")
#endif
#ifndef CONFIGs
#define CONFIGs ("CONFIG")
#endif
#ifndef CONFIG_INVALIDs
#define CONFIG_INVALIDs ("CONFIG_INVALID")
#endif
#ifndef CONFIG_VALIDs
#define CONFIG_VALIDs ("CONFIG_VALID")
#endif
#ifndef CONFLICTING_ACTIONS_PRESENT_IN_DEFAULT_POLICYs
#define CONFLICTING_ACTIONS_PRESENT_IN_DEFAULT_POLICYs ("CONFLICTING_ACTIONS_PRESENT_IN_DEFAULT_POLICY")
#endif
#ifndef CONFLICTING_ACTIONS_PRESENT_IN_POLICYs
#define CONFLICTING_ACTIONS_PRESENT_IN_POLICYs ("CONFLICTING_ACTIONS_PRESENT_IN_POLICY")
#endif
#ifndef CONFLICTING_ALPM_BANKSs
#define CONFLICTING_ALPM_BANKSs ("CONFLICTING_ALPM_BANKS")
#endif
#ifndef CONFLICTING_PM_PAIRs
#define CONFLICTING_PM_PAIRs ("CONFLICTING_PM_PAIR")
#endif
#ifndef CONGESTIONs
#define CONGESTIONs ("CONGESTION")
#endif
#ifndef CONGESTION_MARKEDs
#define CONGESTION_MARKEDs ("CONGESTION_MARKED")
#endif
#ifndef CONTROL_DETECTION_TIME_EXPIREDs
#define CONTROL_DETECTION_TIME_EXPIREDs ("CONTROL_DETECTION_TIME_EXPIRED")
#endif
#ifndef CONTROL_ENTRY_ERRORs
#define CONTROL_ENTRY_ERRORs ("CONTROL_ENTRY_ERROR")
#endif
#ifndef CONTROL_PASSs
#define CONTROL_PASSs ("CONTROL_PASS")
#endif
#ifndef COPY_TO_CPUs
#define COPY_TO_CPUs ("COPY_TO_CPU")
#endif
#ifndef CORE_CLK_FREQs
#define CORE_CLK_FREQs ("CORE_CLK_FREQ")
#endif
#ifndef CORE_INDEXs
#define CORE_INDEXs ("CORE_INDEX")
#endif
#ifndef CORRECTION_FIELDs
#define CORRECTION_FIELDs ("CORRECTION_FIELD")
#endif
#ifndef COSs
#define COSs ("COS")
#endif
#ifndef COS_BMAP_LOSSLESS0s
#define COS_BMAP_LOSSLESS0s ("COS_BMAP_LOSSLESS0")
#endif
#ifndef COS_BMAP_LOSSLESS1s
#define COS_BMAP_LOSSLESS1s ("COS_BMAP_LOSSLESS1")
#endif
#ifndef COS_LISTs
#define COS_LISTs ("COS_LIST")
#endif
#ifndef COS_MAP_SELMs
#define COS_MAP_SELMs ("COS_MAP_SELM")
#endif
#ifndef COUNTER_COLLECT_DISABLEDs
#define COUNTER_COLLECT_DISABLEDs ("COUNTER_COLLECT_DISABLED")
#endif
#ifndef COUNTER_INCREMENTs
#define COUNTER_INCREMENTs ("COUNTER_INCREMENT")
#endif
#ifndef COUNTER_TEMPLATE_NOT_EXISTSs
#define COUNTER_TEMPLATE_NOT_EXISTSs ("COUNTER_TEMPLATE_NOT_EXISTS")
#endif
#ifndef COUNT_ALLs
#define COUNT_ALLs ("COUNT_ALL")
#endif
#ifndef COUNT_MODEs
#define COUNT_MODEs ("COUNT_MODE")
#endif
#ifndef COUNT_ON_HW_EXCP_DROPs
#define COUNT_ON_HW_EXCP_DROPs ("COUNT_ON_HW_EXCP_DROP")
#endif
#ifndef COUNT_ON_MIRRORs
#define COUNT_ON_MIRRORs ("COUNT_ON_MIRROR")
#endif
#ifndef COUNT_ON_RULE_DROPs
#define COUNT_ON_RULE_DROPs ("COUNT_ON_RULE_DROP")
#endif
#ifndef CPUs
#define CPUs ("CPU")
#endif
#ifndef CPU_CONTROL_0Rs
#define CPU_CONTROL_0Rs ("CPU_CONTROL_0R")
#endif
#ifndef CPU_CONTROL_1Rs
#define CPU_CONTROL_1Rs ("CPU_CONTROL_1R")
#endif
#ifndef CPU_CONTROL_MRs
#define CPU_CONTROL_MRs ("CPU_CONTROL_MR")
#endif
#ifndef CPU_COSs
#define CPU_COSs ("CPU_COS")
#endif
#ifndef CPU_COS_MAPMs
#define CPU_COS_MAPMs ("CPU_COS_MAPM")
#endif
#ifndef CPU_COS_MAP_CAM_BIST_CONFIG_1_64Rs
#define CPU_COS_MAP_CAM_BIST_CONFIG_1_64Rs ("CPU_COS_MAP_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef CPU_COS_MAP_CAM_BIST_CONFIG_64Rs
#define CPU_COS_MAP_CAM_BIST_CONFIG_64Rs ("CPU_COS_MAP_CAM_BIST_CONFIG_64R")
#endif
#ifndef CPU_COS_MAP_CAM_BIST_STATUSRs
#define CPU_COS_MAP_CAM_BIST_STATUSRs ("CPU_COS_MAP_CAM_BIST_STATUSR")
#endif
#ifndef CPU_COS_MAP_CAM_CONTROLRs
#define CPU_COS_MAP_CAM_CONTROLRs ("CPU_COS_MAP_CAM_CONTROLR")
#endif
#ifndef CPU_COS_MAP_DATA_ONLYMs
#define CPU_COS_MAP_DATA_ONLYMs ("CPU_COS_MAP_DATA_ONLYM")
#endif
#ifndef CPU_COS_MAP_ONLYMs
#define CPU_COS_MAP_ONLYMs ("CPU_COS_MAP_ONLYM")
#endif
#ifndef CPU_COS_STRENGTHs
#define CPU_COS_STRENGTHs ("CPU_COS_STRENGTH")
#endif
#ifndef CPU_HI_RQE_Q_NUMRs
#define CPU_HI_RQE_Q_NUMRs ("CPU_HI_RQE_Q_NUMR")
#endif
#ifndef CPU_LO_RQE_Q_NUMRs
#define CPU_LO_RQE_Q_NUMRs ("CPU_LO_RQE_Q_NUMR")
#endif
#ifndef CPU_MANAGED_LEARNINGs
#define CPU_MANAGED_LEARNINGs ("CPU_MANAGED_LEARNING")
#endif
#ifndef CPU_MASQUERADEs
#define CPU_MASQUERADEs ("CPU_MASQUERADE")
#endif
#ifndef CPU_MASQUERADE_COUNTER_DEST_TYPERs
#define CPU_MASQUERADE_COUNTER_DEST_TYPERs ("CPU_MASQUERADE_COUNTER_DEST_TYPER")
#endif
#ifndef CPU_OVERRIDEs
#define CPU_OVERRIDEs ("CPU_OVERRIDE")
#endif
#ifndef CPU_PBMMs
#define CPU_PBMMs ("CPU_PBMM")
#endif
#ifndef CPU_PKT_PROFILE_1Rs
#define CPU_PKT_PROFILE_1Rs ("CPU_PKT_PROFILE_1R")
#endif
#ifndef CPU_PKT_PROFILE_2Rs
#define CPU_PKT_PROFILE_2Rs ("CPU_PKT_PROFILE_2R")
#endif
#ifndef CPU_PKT_PROFILE_3Rs
#define CPU_PKT_PROFILE_3Rs ("CPU_PKT_PROFILE_3R")
#endif
#ifndef CPU_Q_CELLSs
#define CPU_Q_CELLSs ("CPU_Q_CELLS")
#endif
#ifndef CPU_Q_HI_PRIs
#define CPU_Q_HI_PRIs ("CPU_Q_HI_PRI")
#endif
#ifndef CPU_REASONs
#define CPU_REASONs ("CPU_REASON")
#endif
#ifndef CPU_REASON_MASKs
#define CPU_REASON_MASKs ("CPU_REASON_MASK")
#endif
#ifndef CPU_SERVICE_POOLs
#define CPU_SERVICE_POOLs ("CPU_SERVICE_POOL")
#endif
#ifndef CPU_TS_MAPMs
#define CPU_TS_MAPMs ("CPU_TS_MAPM")
#endif
#ifndef CRC16_BISYNCs
#define CRC16_BISYNCs ("CRC16_BISYNC")
#endif
#ifndef CRC16_BISYNC_AND_XOR1s
#define CRC16_BISYNC_AND_XOR1s ("CRC16_BISYNC_AND_XOR1")
#endif
#ifndef CRC16_BISYNC_AND_XOR2s
#define CRC16_BISYNC_AND_XOR2s ("CRC16_BISYNC_AND_XOR2")
#endif
#ifndef CRC16_BISYNC_AND_XOR4s
#define CRC16_BISYNC_AND_XOR4s ("CRC16_BISYNC_AND_XOR4")
#endif
#ifndef CRC16_BISYNC_AND_XOR8s
#define CRC16_BISYNC_AND_XOR8s ("CRC16_BISYNC_AND_XOR8")
#endif
#ifndef CRC16_CCITTs
#define CRC16_CCITTs ("CRC16_CCITT")
#endif
#ifndef CRC32A_CRC32Bs
#define CRC32A_CRC32Bs ("CRC32A_CRC32B")
#endif
#ifndef CRC32Ls
#define CRC32Ls ("CRC32L")
#endif
#ifndef CRC32Us
#define CRC32Us ("CRC32U")
#endif
#ifndef CRC32_ETH_HIs
#define CRC32_ETH_HIs ("CRC32_ETH_HI")
#endif
#ifndef CRC32_ETH_LOs
#define CRC32_ETH_LOs ("CRC32_ETH_LO")
#endif
#ifndef CRC32_HIs
#define CRC32_HIs ("CRC32_HI")
#endif
#ifndef CRC32_KOOPMAN_HIs
#define CRC32_KOOPMAN_HIs ("CRC32_KOOPMAN_HI")
#endif
#ifndef CRC32_KOOPMAN_LOs
#define CRC32_KOOPMAN_LOs ("CRC32_KOOPMAN_LO")
#endif
#ifndef CRC32_LOs
#define CRC32_LOs ("CRC32_LO")
#endif
#ifndef CRU_CONTROLRs
#define CRU_CONTROLRs ("CRU_CONTROLR")
#endif
#ifndef CTHs
#define CTHs ("CTH")
#endif
#ifndef CTRL_PKTS_TO_CPUs
#define CTRL_PKTS_TO_CPUs ("CTRL_PKTS_TO_CPU")
#endif
#ifndef CTR_A_LOWERs
#define CTR_A_LOWERs ("CTR_A_LOWER")
#endif
#ifndef CTR_A_UPPERs
#define CTR_A_UPPERs ("CTR_A_UPPER")
#endif
#ifndef CTR_Bs
#define CTR_Bs ("CTR_B")
#endif
#ifndef CTR_CONTROLs
#define CTR_CONTROLs ("CTR_CONTROL")
#endif
#ifndef CTR_ECNs
#define CTR_ECNs ("CTR_ECN")
#endif
#ifndef CTR_EFLEX_CONFIGs
#define CTR_EFLEX_CONFIGs ("CTR_EFLEX_CONFIG")
#endif
#ifndef CTR_EFLEX_INDEXs
#define CTR_EFLEX_INDEXs ("CTR_EFLEX_INDEX")
#endif
#ifndef CTR_EGR_DEBUGs
#define CTR_EGR_DEBUGs ("CTR_EGR_DEBUG")
#endif
#ifndef CTR_EGR_DEBUG_SELECTs
#define CTR_EGR_DEBUG_SELECTs ("CTR_EGR_DEBUG_SELECT")
#endif
#ifndef CTR_EGR_DEBUG_SELECT_IDs
#define CTR_EGR_DEBUG_SELECT_IDs ("CTR_EGR_DEBUG_SELECT_ID")
#endif
#ifndef CTR_EGR_EFLEX_ACTIONs
#define CTR_EGR_EFLEX_ACTIONs ("CTR_EGR_EFLEX_ACTION")
#endif
#ifndef CTR_EGR_EFLEX_ACTION_PROFILEs
#define CTR_EGR_EFLEX_ACTION_PROFILEs ("CTR_EGR_EFLEX_ACTION_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_ACTION_PROFILE_IDs
#define CTR_EGR_EFLEX_ACTION_PROFILE_IDs ("CTR_EGR_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_ACTION_PROFILE_INFOs
#define CTR_EGR_EFLEX_ACTION_PROFILE_INFOs ("CTR_EGR_EFLEX_ACTION_PROFILE_INFO")
#endif
#ifndef CTR_EGR_EFLEX_ERROR_STATSs
#define CTR_EGR_EFLEX_ERROR_STATSs ("CTR_EGR_EFLEX_ERROR_STATS")
#endif
#ifndef CTR_EGR_EFLEX_GROUP_ACTION_PROFILEs
#define CTR_EGR_EFLEX_GROUP_ACTION_PROFILEs ("CTR_EGR_EFLEX_GROUP_ACTION_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs
#define CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_IDs ("CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_OBJECTs
#define CTR_EGR_EFLEX_OBJECTs ("CTR_EGR_EFLEX_OBJECT")
#endif
#ifndef CTR_EGR_EFLEX_OBJ_QUANTIZATIONs
#define CTR_EGR_EFLEX_OBJ_QUANTIZATIONs ("CTR_EGR_EFLEX_OBJ_QUANTIZATION")
#endif
#ifndef CTR_EGR_EFLEX_OPERAND_PROFILEs
#define CTR_EGR_EFLEX_OPERAND_PROFILEs ("CTR_EGR_EFLEX_OPERAND_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_OPERAND_PROFILE_IDs
#define CTR_EGR_EFLEX_OPERAND_PROFILE_IDs ("CTR_EGR_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_OPERAND_PROFILE_INFOs
#define CTR_EGR_EFLEX_OPERAND_PROFILE_INFOs ("CTR_EGR_EFLEX_OPERAND_PROFILE_INFO")
#endif
#ifndef CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUEs
#define CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUEs ("CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE")
#endif
#ifndef CTR_EGR_EFLEX_PKT_ATTRIBUTEs
#define CTR_EGR_EFLEX_PKT_ATTRIBUTEs ("CTR_EGR_EFLEX_PKT_ATTRIBUTE")
#endif
#ifndef CTR_EGR_EFLEX_PKT_ATTRIBUTE_IDs
#define CTR_EGR_EFLEX_PKT_ATTRIBUTE_IDs ("CTR_EGR_EFLEX_PKT_ATTRIBUTE_ID")
#endif
#ifndef CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECTs
#define CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECTs ("CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT")
#endif
#ifndef CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT_IDs
#define CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT_IDs ("CTR_EGR_EFLEX_PKT_ATTRIBUTE_OBJECT_ID")
#endif
#ifndef CTR_EGR_EFLEX_RANGE_CHK_PROFILEs
#define CTR_EGR_EFLEX_RANGE_CHK_PROFILEs ("CTR_EGR_EFLEX_RANGE_CHK_PROFILE")
#endif
#ifndef CTR_EGR_EFLEX_RANGE_CHK_PROFILE_IDs
#define CTR_EGR_EFLEX_RANGE_CHK_PROFILE_IDs ("CTR_EGR_EFLEX_RANGE_CHK_PROFILE_ID")
#endif
#ifndef CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFOs
#define CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFOs ("CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFO")
#endif
#ifndef CTR_EGR_EFLEX_STATSs
#define CTR_EGR_EFLEX_STATSs ("CTR_EGR_EFLEX_STATS")
#endif
#ifndef CTR_EGR_EFLEX_TRIGGERs
#define CTR_EGR_EFLEX_TRIGGERs ("CTR_EGR_EFLEX_TRIGGER")
#endif
#ifndef CTR_EGR_FLEX_BASE_INDEXs
#define CTR_EGR_FLEX_BASE_INDEXs ("CTR_EGR_FLEX_BASE_INDEX")
#endif
#ifndef CTR_EGR_FLEX_OFFSET_MODEs
#define CTR_EGR_FLEX_OFFSET_MODEs ("CTR_EGR_FLEX_OFFSET_MODE")
#endif
#ifndef CTR_EGR_FLEX_POOL_CONTROLs
#define CTR_EGR_FLEX_POOL_CONTROLs ("CTR_EGR_FLEX_POOL_CONTROL")
#endif
#ifndef CTR_EGR_FLEX_POOL_IDs
#define CTR_EGR_FLEX_POOL_IDs ("CTR_EGR_FLEX_POOL_ID")
#endif
#ifndef CTR_EGR_FLEX_POOL_INFOs
#define CTR_EGR_FLEX_POOL_INFOs ("CTR_EGR_FLEX_POOL_INFO")
#endif
#ifndef CTR_EGR_FLEX_POOL_INFO_IDs
#define CTR_EGR_FLEX_POOL_INFO_IDs ("CTR_EGR_FLEX_POOL_INFO_ID")
#endif
#ifndef CTR_EGR_FLEX_POOL_NUMBERs
#define CTR_EGR_FLEX_POOL_NUMBERs ("CTR_EGR_FLEX_POOL_NUMBER")
#endif
#ifndef CTR_EGR_FP_ENTRY_IDs
#define CTR_EGR_FP_ENTRY_IDs ("CTR_EGR_FP_ENTRY_ID")
#endif
#ifndef CTR_EGR_SOBMHs
#define CTR_EGR_SOBMHs ("CTR_EGR_SOBMH")
#endif
#ifndef CTR_EGR_TM_BST_MC_Qs
#define CTR_EGR_TM_BST_MC_Qs ("CTR_EGR_TM_BST_MC_Q")
#endif
#ifndef CTR_EGR_TM_BST_PORT_SERVICE_POOLs
#define CTR_EGR_TM_BST_PORT_SERVICE_POOLs ("CTR_EGR_TM_BST_PORT_SERVICE_POOL")
#endif
#ifndef CTR_EGR_TM_BST_SERVICE_POOLs
#define CTR_EGR_TM_BST_SERVICE_POOLs ("CTR_EGR_TM_BST_SERVICE_POOL")
#endif
#ifndef CTR_EGR_TM_BST_UC_Qs
#define CTR_EGR_TM_BST_UC_Qs ("CTR_EGR_TM_BST_UC_Q")
#endif
#ifndef CTR_EGR_TM_PORTs
#define CTR_EGR_TM_PORTs ("CTR_EGR_TM_PORT")
#endif
#ifndef CTR_EGR_TM_PORT_DROPs
#define CTR_EGR_TM_PORT_DROPs ("CTR_EGR_TM_PORT_DROP")
#endif
#ifndef CTR_EGR_TM_PORT_SERVICE_POOLs
#define CTR_EGR_TM_PORT_SERVICE_POOLs ("CTR_EGR_TM_PORT_SERVICE_POOL")
#endif
#ifndef CTR_EGR_TM_SERVICE_POOLs
#define CTR_EGR_TM_SERVICE_POOLs ("CTR_EGR_TM_SERVICE_POOL")
#endif
#ifndef CTR_ETRAPs
#define CTR_ETRAPs ("CTR_ETRAP")
#endif
#ifndef CTR_EVENT_SYNC_STATEs
#define CTR_EVENT_SYNC_STATEs ("CTR_EVENT_SYNC_STATE")
#endif
#ifndef CTR_EVENT_SYNC_STATE_CONTROLs
#define CTR_EVENT_SYNC_STATE_CONTROLs ("CTR_EVENT_SYNC_STATE_CONTROL")
#endif
#ifndef CTR_EVENT_SYNC_STATE_CONTROL_IDs
#define CTR_EVENT_SYNC_STATE_CONTROL_IDs ("CTR_EVENT_SYNC_STATE_CONTROL_ID")
#endif
#ifndef CTR_EVENT_SYNC_STATE_IDs
#define CTR_EVENT_SYNC_STATE_IDs ("CTR_EVENT_SYNC_STATE_ID")
#endif
#ifndef CTR_ING_DEBUGs
#define CTR_ING_DEBUGs ("CTR_ING_DEBUG")
#endif
#ifndef CTR_ING_DEBUG_SELECTs
#define CTR_ING_DEBUG_SELECTs ("CTR_ING_DEBUG_SELECT")
#endif
#ifndef CTR_ING_DEBUG_SELECT_IDs
#define CTR_ING_DEBUG_SELECT_IDs ("CTR_ING_DEBUG_SELECT_ID")
#endif
#ifndef CTR_ING_EFLEX_ACTIONs
#define CTR_ING_EFLEX_ACTIONs ("CTR_ING_EFLEX_ACTION")
#endif
#ifndef CTR_ING_EFLEX_ACTION_PROFILEs
#define CTR_ING_EFLEX_ACTION_PROFILEs ("CTR_ING_EFLEX_ACTION_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_ACTION_PROFILE_IDs
#define CTR_ING_EFLEX_ACTION_PROFILE_IDs ("CTR_ING_EFLEX_ACTION_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_ACTION_PROFILE_INFOs
#define CTR_ING_EFLEX_ACTION_PROFILE_INFOs ("CTR_ING_EFLEX_ACTION_PROFILE_INFO")
#endif
#ifndef CTR_ING_EFLEX_CONTAINER_IDs
#define CTR_ING_EFLEX_CONTAINER_IDs ("CTR_ING_EFLEX_CONTAINER_ID")
#endif
#ifndef CTR_ING_EFLEX_ERROR_STATSs
#define CTR_ING_EFLEX_ERROR_STATSs ("CTR_ING_EFLEX_ERROR_STATS")
#endif
#ifndef CTR_ING_EFLEX_GROUP_ACTION_PROFILEs
#define CTR_ING_EFLEX_GROUP_ACTION_PROFILEs ("CTR_ING_EFLEX_GROUP_ACTION_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs
#define CTR_ING_EFLEX_GROUP_ACTION_PROFILE_IDs ("CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_OBJECTs
#define CTR_ING_EFLEX_OBJECTs ("CTR_ING_EFLEX_OBJECT")
#endif
#ifndef CTR_ING_EFLEX_OBJ_QUANTIZATIONs
#define CTR_ING_EFLEX_OBJ_QUANTIZATIONs ("CTR_ING_EFLEX_OBJ_QUANTIZATION")
#endif
#ifndef CTR_ING_EFLEX_OPERAND_PROFILEs
#define CTR_ING_EFLEX_OPERAND_PROFILEs ("CTR_ING_EFLEX_OPERAND_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_OPERAND_PROFILE_IDs
#define CTR_ING_EFLEX_OPERAND_PROFILE_IDs ("CTR_ING_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_OPERAND_PROFILE_INFOs
#define CTR_ING_EFLEX_OPERAND_PROFILE_INFOs ("CTR_ING_EFLEX_OPERAND_PROFILE_INFO")
#endif
#ifndef CTR_ING_EFLEX_OPERMODE_PIPEUNIQUEs
#define CTR_ING_EFLEX_OPERMODE_PIPEUNIQUEs ("CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE")
#endif
#ifndef CTR_ING_EFLEX_PKT_ATTRIBUTEs
#define CTR_ING_EFLEX_PKT_ATTRIBUTEs ("CTR_ING_EFLEX_PKT_ATTRIBUTE")
#endif
#ifndef CTR_ING_EFLEX_PKT_ATTRIBUTE_IDs
#define CTR_ING_EFLEX_PKT_ATTRIBUTE_IDs ("CTR_ING_EFLEX_PKT_ATTRIBUTE_ID")
#endif
#ifndef CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECTs
#define CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECTs ("CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT")
#endif
#ifndef CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT_IDs
#define CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT_IDs ("CTR_ING_EFLEX_PKT_ATTRIBUTE_OBJECT_ID")
#endif
#ifndef CTR_ING_EFLEX_PKT_RESOLUTION_INFOs
#define CTR_ING_EFLEX_PKT_RESOLUTION_INFOs ("CTR_ING_EFLEX_PKT_RESOLUTION_INFO")
#endif
#ifndef CTR_ING_EFLEX_PKT_RESOLUTION_INFO_IDs
#define CTR_ING_EFLEX_PKT_RESOLUTION_INFO_IDs ("CTR_ING_EFLEX_PKT_RESOLUTION_INFO_ID")
#endif
#ifndef CTR_ING_EFLEX_RANGE_CHK_PROFILEs
#define CTR_ING_EFLEX_RANGE_CHK_PROFILEs ("CTR_ING_EFLEX_RANGE_CHK_PROFILE")
#endif
#ifndef CTR_ING_EFLEX_RANGE_CHK_PROFILE_IDs
#define CTR_ING_EFLEX_RANGE_CHK_PROFILE_IDs ("CTR_ING_EFLEX_RANGE_CHK_PROFILE_ID")
#endif
#ifndef CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFOs
#define CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFOs ("CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFO")
#endif
#ifndef CTR_ING_EFLEX_STATSs
#define CTR_ING_EFLEX_STATSs ("CTR_ING_EFLEX_STATS")
#endif
#ifndef CTR_ING_EFLEX_TRIGGERs
#define CTR_ING_EFLEX_TRIGGERs ("CTR_ING_EFLEX_TRIGGER")
#endif
#ifndef CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTSs
#define CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTSs ("CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTS")
#endif
#ifndef CTR_ING_FLEX_BASE_INDEXs
#define CTR_ING_FLEX_BASE_INDEXs ("CTR_ING_FLEX_BASE_INDEX")
#endif
#ifndef CTR_ING_FLEX_OFFSET_MODEs
#define CTR_ING_FLEX_OFFSET_MODEs ("CTR_ING_FLEX_OFFSET_MODE")
#endif
#ifndef CTR_ING_FLEX_POOLS_NOT_SUFFICIENTs
#define CTR_ING_FLEX_POOLS_NOT_SUFFICIENTs ("CTR_ING_FLEX_POOLS_NOT_SUFFICIENT")
#endif
#ifndef CTR_ING_FLEX_POOL_CONTROLs
#define CTR_ING_FLEX_POOL_CONTROLs ("CTR_ING_FLEX_POOL_CONTROL")
#endif
#ifndef CTR_ING_FLEX_POOL_IDs
#define CTR_ING_FLEX_POOL_IDs ("CTR_ING_FLEX_POOL_ID")
#endif
#ifndef CTR_ING_FLEX_POOL_INFOs
#define CTR_ING_FLEX_POOL_INFOs ("CTR_ING_FLEX_POOL_INFO")
#endif
#ifndef CTR_ING_FLEX_POOL_INFO_IDs
#define CTR_ING_FLEX_POOL_INFO_IDs ("CTR_ING_FLEX_POOL_INFO_ID")
#endif
#ifndef CTR_ING_FLEX_POOL_NUMBERs
#define CTR_ING_FLEX_POOL_NUMBERs ("CTR_ING_FLEX_POOL_NUMBER")
#endif
#ifndef CTR_ING_TM_BST_PORT_PRI_GRPs
#define CTR_ING_TM_BST_PORT_PRI_GRPs ("CTR_ING_TM_BST_PORT_PRI_GRP")
#endif
#ifndef CTR_ING_TM_BST_PORT_SERVICE_POOLs
#define CTR_ING_TM_BST_PORT_SERVICE_POOLs ("CTR_ING_TM_BST_PORT_SERVICE_POOL")
#endif
#ifndef CTR_ING_TM_BST_SERVICE_POOLs
#define CTR_ING_TM_BST_SERVICE_POOLs ("CTR_ING_TM_BST_SERVICE_POOL")
#endif
#ifndef CTR_ING_TM_HEADROOM_POOLs
#define CTR_ING_TM_HEADROOM_POOLs ("CTR_ING_TM_HEADROOM_POOL")
#endif
#ifndef CTR_ING_TM_PORT_PRI_GRPs
#define CTR_ING_TM_PORT_PRI_GRPs ("CTR_ING_TM_PORT_PRI_GRP")
#endif
#ifndef CTR_ING_TM_PORT_UC_DROPs
#define CTR_ING_TM_PORT_UC_DROPs ("CTR_ING_TM_PORT_UC_DROP")
#endif
#ifndef CTR_ING_TM_SERVICE_POOLs
#define CTR_ING_TM_SERVICE_POOLs ("CTR_ING_TM_SERVICE_POOL")
#endif
#ifndef CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROPs
#define CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROPs ("CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROP")
#endif
#ifndef CTR_ING_TM_THD_PORT_SERVICE_POOLs
#define CTR_ING_TM_THD_PORT_SERVICE_POOLs ("CTR_ING_TM_THD_PORT_SERVICE_POOL")
#endif
#ifndef CTR_L3s
#define CTR_L3s ("CTR_L3")
#endif
#ifndef CTR_MACs
#define CTR_MACs ("CTR_MAC")
#endif
#ifndef CTR_MAC_ERRs
#define CTR_MAC_ERRs ("CTR_MAC_ERR")
#endif
#ifndef CTR_MIRROR_ING_FLEX_SFLOWs
#define CTR_MIRROR_ING_FLEX_SFLOWs ("CTR_MIRROR_ING_FLEX_SFLOW")
#endif
#ifndef CTR_MIRROR_ING_FLEX_SFLOW_IDs
#define CTR_MIRROR_ING_FLEX_SFLOW_IDs ("CTR_MIRROR_ING_FLEX_SFLOW_ID")
#endif
#ifndef CTR_MIRROR_ING_PORT_SFLOWs
#define CTR_MIRROR_ING_PORT_SFLOWs ("CTR_MIRROR_ING_PORT_SFLOW")
#endif
#ifndef CTR_SRC_As
#define CTR_SRC_As ("CTR_SRC_A")
#endif
#ifndef CTR_SRC_Bs
#define CTR_SRC_Bs ("CTR_SRC_B")
#endif
#ifndef CTR_TM_BST_DEVICEs
#define CTR_TM_BST_DEVICEs ("CTR_TM_BST_DEVICE")
#endif
#ifndef CTR_TM_BST_REPL_Q_GLOBALs
#define CTR_TM_BST_REPL_Q_GLOBALs ("CTR_TM_BST_REPL_Q_GLOBAL")
#endif
#ifndef CTR_TM_BST_REPL_Q_PRI_QUEUEs
#define CTR_TM_BST_REPL_Q_PRI_QUEUEs ("CTR_TM_BST_REPL_Q_PRI_QUEUE")
#endif
#ifndef CTR_TM_BUFFER_POOL_DROPs
#define CTR_TM_BUFFER_POOL_DROPs ("CTR_TM_BUFFER_POOL_DROP")
#endif
#ifndef CTR_TM_CUT_THROUGHs
#define CTR_TM_CUT_THROUGHs ("CTR_TM_CUT_THROUGH")
#endif
#ifndef CTR_TM_CUT_THROUGH_CONTROLs
#define CTR_TM_CUT_THROUGH_CONTROLs ("CTR_TM_CUT_THROUGH_CONTROL")
#endif
#ifndef CTR_TM_CUT_THROUGH_IDs
#define CTR_TM_CUT_THROUGH_IDs ("CTR_TM_CUT_THROUGH_ID")
#endif
#ifndef CTR_TM_MC_Q_DROPs
#define CTR_TM_MC_Q_DROPs ("CTR_TM_MC_Q_DROP")
#endif
#ifndef CTR_TM_MIRROR_ON_DROP_BUFFER_POOLs
#define CTR_TM_MIRROR_ON_DROP_BUFFER_POOLs ("CTR_TM_MIRROR_ON_DROP_BUFFER_POOL")
#endif
#ifndef CTR_TM_MIRROR_ON_DROP_DESTINATION_USAGEs
#define CTR_TM_MIRROR_ON_DROP_DESTINATION_USAGEs ("CTR_TM_MIRROR_ON_DROP_DESTINATION_USAGE")
#endif
#ifndef CTR_TM_OBM_PORT_DROPs
#define CTR_TM_OBM_PORT_DROPs ("CTR_TM_OBM_PORT_DROP")
#endif
#ifndef CTR_TM_OBM_PORT_FLOW_CTRLs
#define CTR_TM_OBM_PORT_FLOW_CTRLs ("CTR_TM_OBM_PORT_FLOW_CTRL")
#endif
#ifndef CTR_TM_OBM_PORT_USAGEs
#define CTR_TM_OBM_PORT_USAGEs ("CTR_TM_OBM_PORT_USAGE")
#endif
#ifndef CTR_TM_REPL_Qs
#define CTR_TM_REPL_Qs ("CTR_TM_REPL_Q")
#endif
#ifndef CTR_TM_REPL_Q_DROPs
#define CTR_TM_REPL_Q_DROPs ("CTR_TM_REPL_Q_DROP")
#endif
#ifndef CTR_TM_REPL_Q_SERVICE_POOLs
#define CTR_TM_REPL_Q_SERVICE_POOLs ("CTR_TM_REPL_Q_SERVICE_POOL")
#endif
#ifndef CTR_TM_STORE_AND_FORWARDs
#define CTR_TM_STORE_AND_FORWARDs ("CTR_TM_STORE_AND_FORWARD")
#endif
#ifndef CTR_TM_STORE_AND_FORWARD_CONTROLs
#define CTR_TM_STORE_AND_FORWARD_CONTROLs ("CTR_TM_STORE_AND_FORWARD_CONTROL")
#endif
#ifndef CTR_TM_STORE_AND_FORWARD_IDs
#define CTR_TM_STORE_AND_FORWARD_IDs ("CTR_TM_STORE_AND_FORWARD_ID")
#endif
#ifndef CTR_TM_THD_CONTROLs
#define CTR_TM_THD_CONTROLs ("CTR_TM_THD_CONTROL")
#endif
#ifndef CTR_TM_THD_DYNAMIC_HIGHs
#define CTR_TM_THD_DYNAMIC_HIGHs ("CTR_TM_THD_DYNAMIC_HIGH")
#endif
#ifndef CTR_TM_THD_DYNAMIC_LOWs
#define CTR_TM_THD_DYNAMIC_LOWs ("CTR_TM_THD_DYNAMIC_LOW")
#endif
#ifndef CTR_TM_THD_MC_Qs
#define CTR_TM_THD_MC_Qs ("CTR_TM_THD_MC_Q")
#endif
#ifndef CTR_TM_THD_Q_GRPs
#define CTR_TM_THD_Q_GRPs ("CTR_TM_THD_Q_GRP")
#endif
#ifndef CTR_TM_THD_UC_Qs
#define CTR_TM_THD_UC_Qs ("CTR_TM_THD_UC_Q")
#endif
#ifndef CTR_TM_UC_Q_DROPs
#define CTR_TM_UC_Q_DROPs ("CTR_TM_UC_Q_DROP")
#endif
#ifndef CTR_VAL_DATAs
#define CTR_VAL_DATAs ("CTR_VAL_DATA")
#endif
#ifndef CURRENT_AVAILABLE_CELLSs
#define CURRENT_AVAILABLE_CELLSs ("CURRENT_AVAILABLE_CELLS")
#endif
#ifndef CURRENT_Q_SIZEs
#define CURRENT_Q_SIZEs ("CURRENT_Q_SIZE")
#endif
#ifndef CURRENT_USAGE_CELLSs
#define CURRENT_USAGE_CELLSs ("CURRENT_USAGE_CELLS")
#endif
#ifndef CUSTOMs
#define CUSTOMs ("CUSTOM")
#endif
#ifndef CUT_THROUGHs
#define CUT_THROUGHs ("CUT_THROUGH")
#endif
#ifndef CUT_THROUGH_CLASSs
#define CUT_THROUGH_CLASSs ("CUT_THROUGH_CLASS")
#endif
#ifndef CUT_THROUGH_CLASS_100Gs
#define CUT_THROUGH_CLASS_100Gs ("CUT_THROUGH_CLASS_100G")
#endif
#ifndef CUT_THROUGH_CLASS_10Gs
#define CUT_THROUGH_CLASS_10Gs ("CUT_THROUGH_CLASS_10G")
#endif
#ifndef CUT_THROUGH_CLASS_200Gs
#define CUT_THROUGH_CLASS_200Gs ("CUT_THROUGH_CLASS_200G")
#endif
#ifndef CUT_THROUGH_CLASS_25Gs
#define CUT_THROUGH_CLASS_25Gs ("CUT_THROUGH_CLASS_25G")
#endif
#ifndef CUT_THROUGH_CLASS_400Gs
#define CUT_THROUGH_CLASS_400Gs ("CUT_THROUGH_CLASS_400G")
#endif
#ifndef CUT_THROUGH_CLASS_40Gs
#define CUT_THROUGH_CLASS_40Gs ("CUT_THROUGH_CLASS_40G")
#endif
#ifndef CUT_THROUGH_CLASS_50Gs
#define CUT_THROUGH_CLASS_50Gs ("CUT_THROUGH_CLASS_50G")
#endif
#ifndef CW_LOWER_CLEARs
#define CW_LOWER_CLEARs ("CW_LOWER_CLEAR")
#endif
#ifndef CW_UPPER_CLEARs
#define CW_UPPER_CLEARs ("CW_UPPER_CLEAR")
#endif
#ifndef DATA_TYPEs
#define DATA_TYPEs ("DATA_TYPE")
#endif
#ifndef DBs
#define DBs ("DB")
#endif
#ifndef DBLINTERs
#define DBLINTERs ("DBLINTER")
#endif
#ifndef DBLINTRAs
#define DBLINTRAs ("DBLINTRA")
#endif
#ifndef DB_LEVEL_1_BLOCK_0s
#define DB_LEVEL_1_BLOCK_0s ("DB_LEVEL_1_BLOCK_0")
#endif
#ifndef DB_LEVEL_1_BLOCK_1s
#define DB_LEVEL_1_BLOCK_1s ("DB_LEVEL_1_BLOCK_1")
#endif
#ifndef DB_LEVEL_1_BLOCK_2s
#define DB_LEVEL_1_BLOCK_2s ("DB_LEVEL_1_BLOCK_2")
#endif
#ifndef DB_LEVEL_1_BLOCK_3s
#define DB_LEVEL_1_BLOCK_3s ("DB_LEVEL_1_BLOCK_3")
#endif
#ifndef DB_LEVEL_1_BLOCK_4s
#define DB_LEVEL_1_BLOCK_4s ("DB_LEVEL_1_BLOCK_4")
#endif
#ifndef DB_LEVEL_1_BLOCK_5s
#define DB_LEVEL_1_BLOCK_5s ("DB_LEVEL_1_BLOCK_5")
#endif
#ifndef DB_LEVEL_1_BLOCK_6s
#define DB_LEVEL_1_BLOCK_6s ("DB_LEVEL_1_BLOCK_6")
#endif
#ifndef DB_LEVEL_1_BLOCK_7s
#define DB_LEVEL_1_BLOCK_7s ("DB_LEVEL_1_BLOCK_7")
#endif
#ifndef DB_LEVEL_1_BLOCK_8s
#define DB_LEVEL_1_BLOCK_8s ("DB_LEVEL_1_BLOCK_8")
#endif
#ifndef DB_LEVEL_1_BLOCK_9s
#define DB_LEVEL_1_BLOCK_9s ("DB_LEVEL_1_BLOCK_9")
#endif
#ifndef DCNs
#define DCNs ("DCN")
#endif
#ifndef DCN_ELIGIBILITY_IP_PROTOMs
#define DCN_ELIGIBILITY_IP_PROTOMs ("DCN_ELIGIBILITY_IP_PROTOM")
#endif
#ifndef DCN_ELIGIBILITY_IP_TOSMs
#define DCN_ELIGIBILITY_IP_TOSMs ("DCN_ELIGIBILITY_IP_TOSM")
#endif
#ifndef DCN_PROFILEMs
#define DCN_PROFILEMs ("DCN_PROFILEM")
#endif
#ifndef DEADLOCK_RECOVERYs
#define DEADLOCK_RECOVERYs ("DEADLOCK_RECOVERY")
#endif
#ifndef DEBUG_0s
#define DEBUG_0s ("DEBUG_0")
#endif
#ifndef DEBUG_1s
#define DEBUG_1s ("DEBUG_1")
#endif
#ifndef DEBUG_10s
#define DEBUG_10s ("DEBUG_10")
#endif
#ifndef DEBUG_11s
#define DEBUG_11s ("DEBUG_11")
#endif
#ifndef DEBUG_12s
#define DEBUG_12s ("DEBUG_12")
#endif
#ifndef DEBUG_13s
#define DEBUG_13s ("DEBUG_13")
#endif
#ifndef DEBUG_14s
#define DEBUG_14s ("DEBUG_14")
#endif
#ifndef DEBUG_15s
#define DEBUG_15s ("DEBUG_15")
#endif
#ifndef DEBUG_2s
#define DEBUG_2s ("DEBUG_2")
#endif
#ifndef DEBUG_3s
#define DEBUG_3s ("DEBUG_3")
#endif
#ifndef DEBUG_4s
#define DEBUG_4s ("DEBUG_4")
#endif
#ifndef DEBUG_5s
#define DEBUG_5s ("DEBUG_5")
#endif
#ifndef DEBUG_6s
#define DEBUG_6s ("DEBUG_6")
#endif
#ifndef DEBUG_7s
#define DEBUG_7s ("DEBUG_7")
#endif
#ifndef DEBUG_8s
#define DEBUG_8s ("DEBUG_8")
#endif
#ifndef DEBUG_9s
#define DEBUG_9s ("DEBUG_9")
#endif
#ifndef DECs
#define DECs ("DEC")
#endif
#ifndef DECAP_ARP_PAYLOADs
#define DECAP_ARP_PAYLOADs ("DECAP_ARP_PAYLOAD")
#endif
#ifndef DECAP_DST_L4_PORTs
#define DECAP_DST_L4_PORTs ("DECAP_DST_L4_PORT")
#endif
#ifndef DECAP_FLAGSs
#define DECAP_FLAGSs ("DECAP_FLAGS")
#endif
#ifndef DECAP_FLAGS_MASKs
#define DECAP_FLAGS_MASKs ("DECAP_FLAGS_MASK")
#endif
#ifndef DECAP_FLAGS_MISMATCH_DROPs
#define DECAP_FLAGS_MISMATCH_DROPs ("DECAP_FLAGS_MISMATCH_DROP")
#endif
#ifndef DECAP_IPV4_PAYLOADs
#define DECAP_IPV4_PAYLOADs ("DECAP_IPV4_PAYLOAD")
#endif
#ifndef DECAP_IPV6_PAYLOADs
#define DECAP_IPV6_PAYLOADs ("DECAP_IPV6_PAYLOAD")
#endif
#ifndef DECAP_PORTSs
#define DECAP_PORTSs ("DECAP_PORTS")
#endif
#ifndef DECAP_RARP_PAYLOADs
#define DECAP_RARP_PAYLOADs ("DECAP_RARP_PAYLOAD")
#endif
#ifndef DEFAULTs
#define DEFAULTs ("DEFAULT")
#endif
#ifndef DEFAULT_CTR_ING_EFLEX_ACTIONs
#define DEFAULT_CTR_ING_EFLEX_ACTIONs ("DEFAULT_CTR_ING_EFLEX_ACTION")
#endif
#ifndef DEFAULT_FP_EM_PDD_TEMPLATE_IDs
#define DEFAULT_FP_EM_PDD_TEMPLATE_IDs ("DEFAULT_FP_EM_PDD_TEMPLATE_ID")
#endif
#ifndef DEFAULT_FP_EM_POLICY_TEMPLATE_IDs
#define DEFAULT_FP_EM_POLICY_TEMPLATE_IDs ("DEFAULT_FP_EM_POLICY_TEMPLATE_ID")
#endif
#ifndef DEFAULT_METER_ING_FP_TEMPLATE_IDs
#define DEFAULT_METER_ING_FP_TEMPLATE_IDs ("DEFAULT_METER_ING_FP_TEMPLATE_ID")
#endif
#ifndef DEFAULT_MTUs
#define DEFAULT_MTUs ("DEFAULT_MTU")
#endif
#ifndef DEFAULT_NETWORK_SVPs
#define DEFAULT_NETWORK_SVPs ("DEFAULT_NETWORK_SVP")
#endif
#ifndef DEFAULT_PDD_TEMPLATE_NOT_EXISTSs
#define DEFAULT_PDD_TEMPLATE_NOT_EXISTSs ("DEFAULT_PDD_TEMPLATE_NOT_EXISTS")
#endif
#ifndef DEFAULT_PKT_PRIs
#define DEFAULT_PKT_PRIs ("DEFAULT_PKT_PRI")
#endif
#ifndef DEFAULT_POLICY_ASET_NOT_IN_DEFAULT_PDDs
#define DEFAULT_POLICY_ASET_NOT_IN_DEFAULT_PDDs ("DEFAULT_POLICY_ASET_NOT_IN_DEFAULT_PDD")
#endif
#ifndef DEFAULT_POLICY_EXISTS_DEFAULT_PDD_NOT_EXISTSs
#define DEFAULT_POLICY_EXISTS_DEFAULT_PDD_NOT_EXISTSs ("DEFAULT_POLICY_EXISTS_DEFAULT_PDD_NOT_EXISTS")
#endif
#ifndef DEFAULT_POLICY_TEMPLATE_NOT_EXISTSs
#define DEFAULT_POLICY_TEMPLATE_NOT_EXISTSs ("DEFAULT_POLICY_TEMPLATE_NOT_EXISTS")
#endif
#ifndef DELAY_REQ_DROPs
#define DELAY_REQ_DROPs ("DELAY_REQ_DROP")
#endif
#ifndef DELAY_REQ_TO_CPUs
#define DELAY_REQ_TO_CPUs ("DELAY_REQ_TO_CPU")
#endif
#ifndef DELAY_RESP_DROPs
#define DELAY_RESP_DROPs ("DELAY_RESP_DROP")
#endif
#ifndef DELAY_RESP_TO_CPUs
#define DELAY_RESP_TO_CPUs ("DELAY_RESP_TO_CPU")
#endif
#ifndef DELETEs
#define DELETEs ("DELETE")
#endif
#ifndef DELETE_OPCODEs
#define DELETE_OPCODEs ("DELETE_OPCODE")
#endif
#ifndef DEMANDs
#define DEMANDs ("DEMAND")
#endif
#ifndef DESTINATIONs
#define DESTINATIONs ("DESTINATION")
#endif
#ifndef DESTINATION_MASKs
#define DESTINATION_MASKs ("DESTINATION_MASK")
#endif
#ifndef DESTINATION_TYPEs
#define DESTINATION_TYPEs ("DESTINATION_TYPE")
#endif
#ifndef DESTINATION_TYPE_MATCHs
#define DESTINATION_TYPE_MATCHs ("DESTINATION_TYPE_MATCH")
#endif
#ifndef DESTINATION_TYPE_NON_MATCHs
#define DESTINATION_TYPE_NON_MATCHs ("DESTINATION_TYPE_NON_MATCH")
#endif
#ifndef DEST_ADDRs
#define DEST_ADDRs ("DEST_ADDR")
#endif
#ifndef DEST_INDEX_SELs
#define DEST_INDEX_SELs ("DEST_INDEX_SEL")
#endif
#ifndef DEST_TYPEs
#define DEST_TYPEs ("DEST_TYPE")
#endif
#ifndef DETECTION_TIMERs
#define DETECTION_TIMERs ("DETECTION_TIMER")
#endif
#ifndef DETECTION_TIMER_GRANULARITYs
#define DETECTION_TIMER_GRANULARITYs ("DETECTION_TIMER_GRANULARITY")
#endif
#ifndef DEVICEs
#define DEVICEs ("DEVICE")
#endif
#ifndef DEVICE_CONFIGs
#define DEVICE_CONFIGs ("DEVICE_CONFIG")
#endif
#ifndef DEVICE_EM_BANKs
#define DEVICE_EM_BANKs ("DEVICE_EM_BANK")
#endif
#ifndef DEVICE_EM_BANK_IDs
#define DEVICE_EM_BANK_IDs ("DEVICE_EM_BANK_ID")
#endif
#ifndef DEVICE_EM_BANK_INFOs
#define DEVICE_EM_BANK_INFOs ("DEVICE_EM_BANK_INFO")
#endif
#ifndef DEVICE_EM_GROUPs
#define DEVICE_EM_GROUPs ("DEVICE_EM_GROUP")
#endif
#ifndef DEVICE_EM_GROUP_IDs
#define DEVICE_EM_GROUP_IDs ("DEVICE_EM_GROUP_ID")
#endif
#ifndef DEVICE_EM_GROUP_INFOs
#define DEVICE_EM_GROUP_INFOs ("DEVICE_EM_GROUP_INFO")
#endif
#ifndef DEVICE_INFOs
#define DEVICE_INFOs ("DEVICE_INFO")
#endif
#ifndef DEVICE_OP_DSH_INFOs
#define DEVICE_OP_DSH_INFOs ("DEVICE_OP_DSH_INFO")
#endif
#ifndef DEVICE_OP_PT_INFOs
#define DEVICE_OP_PT_INFOs ("DEVICE_OP_PT_INFO")
#endif
#ifndef DEVICE_PKT_RX_Qs
#define DEVICE_PKT_RX_Qs ("DEVICE_PKT_RX_Q")
#endif
#ifndef DEVICE_TS_CONTROLs
#define DEVICE_TS_CONTROLs ("DEVICE_TS_CONTROL")
#endif
#ifndef DEVICE_TS_PTP_MSG_CONTROL_PROFILEs
#define DEVICE_TS_PTP_MSG_CONTROL_PROFILEs ("DEVICE_TS_PTP_MSG_CONTROL_PROFILE")
#endif
#ifndef DEVICE_TS_PTP_MSG_CONTROL_PROFILE_IDs
#define DEVICE_TS_PTP_MSG_CONTROL_PROFILE_IDs ("DEVICE_TS_PTP_MSG_CONTROL_PROFILE_ID")
#endif
#ifndef DEVICE_TS_SYNCE_CLK_CONTROLs
#define DEVICE_TS_SYNCE_CLK_CONTROLs ("DEVICE_TS_SYNCE_CLK_CONTROL")
#endif
#ifndef DEVICE_TS_TODs
#define DEVICE_TS_TODs ("DEVICE_TS_TOD")
#endif
#ifndef DEVICE_WAL_CONFIGs
#define DEVICE_WAL_CONFIGs ("DEVICE_WAL_CONFIG")
#endif
#ifndef DEV_IDs
#define DEV_IDs ("DEV_ID")
#endif
#ifndef DFEs
#define DFEs ("DFE")
#endif
#ifndef DFE_AUTOs
#define DFE_AUTOs ("DFE_AUTO")
#endif
#ifndef DHCP_DROPs
#define DHCP_DROPs ("DHCP_DROP")
#endif
#ifndef DHCP_PROTOCOLs
#define DHCP_PROTOCOLs ("DHCP_PROTOCOL")
#endif
#ifndef DHCP_PROTOCOL_MASKs
#define DHCP_PROTOCOL_MASKs ("DHCP_PROTOCOL_MASK")
#endif
#ifndef DHCP_TO_CPUs
#define DHCP_TO_CPUs ("DHCP_TO_CPU")
#endif
#ifndef DIPs
#define DIPs ("DIP")
#endif
#ifndef DIRECTs
#define DIRECTs ("DIRECT")
#endif
#ifndef DISABLEs
#define DISABLEs ("DISABLE")
#endif
#ifndef DISABLEDs
#define DISABLEDs ("DISABLED")
#endif
#ifndef DISABLE_BLOCKs
#define DISABLE_BLOCKs ("DISABLE_BLOCK")
#endif
#ifndef DISCARDs
#define DISCARDs ("DISCARD")
#endif
#ifndef DISCARD_ALLs
#define DISCARD_ALLs ("DISCARD_ALL")
#endif
#ifndef DIVIDE_BY_1s
#define DIVIDE_BY_1s ("DIVIDE_BY_1")
#endif
#ifndef DIVIDE_BY_10s
#define DIVIDE_BY_10s ("DIVIDE_BY_10")
#endif
#ifndef DIVIDE_BY_2s
#define DIVIDE_BY_2s ("DIVIDE_BY_2")
#endif
#ifndef DIVIDE_BY_5s
#define DIVIDE_BY_5s ("DIVIDE_BY_5")
#endif
#ifndef DLB_CONTROLs
#define DLB_CONTROLs ("DLB_CONTROL")
#endif
#ifndef DLB_ECMPs
#define DLB_ECMPs ("DLB_ECMP")
#endif
#ifndef DLB_ECMP_CONTROLs
#define DLB_ECMP_CONTROLs ("DLB_ECMP_CONTROL")
#endif
#ifndef DLB_ECMP_CURRENT_TIMERs
#define DLB_ECMP_CURRENT_TIMERs ("DLB_ECMP_CURRENT_TIMER")
#endif
#ifndef DLB_ECMP_EEM_CONFIGURATIONMs
#define DLB_ECMP_EEM_CONFIGURATIONMs ("DLB_ECMP_EEM_CONFIGURATIONM")
#endif
#ifndef DLB_ECMP_ETHERTYPEs
#define DLB_ECMP_ETHERTYPEs ("DLB_ECMP_ETHERTYPE")
#endif
#ifndef DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPMs
#define DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPMs ("DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPM")
#endif
#ifndef DLB_ECMP_ETHERTYPE_IDs
#define DLB_ECMP_ETHERTYPE_IDs ("DLB_ECMP_ETHERTYPE_ID")
#endif
#ifndef DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREMs
#define DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREMs ("DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_FLOWSET_INST0Ms
#define DLB_ECMP_FLOWSET_INST0Ms ("DLB_ECMP_FLOWSET_INST0M")
#endif
#ifndef DLB_ECMP_FLOWSET_INST1Ms
#define DLB_ECMP_FLOWSET_INST1Ms ("DLB_ECMP_FLOWSET_INST1M")
#endif
#ifndef DLB_ECMP_FLOWSET_MEMBER_INST0Ms
#define DLB_ECMP_FLOWSET_MEMBER_INST0Ms ("DLB_ECMP_FLOWSET_MEMBER_INST0M")
#endif
#ifndef DLB_ECMP_FLOWSET_MEMBER_INST1Ms
#define DLB_ECMP_FLOWSET_MEMBER_INST1Ms ("DLB_ECMP_FLOWSET_MEMBER_INST1M")
#endif
#ifndef DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0Ms
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0Ms ("DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0M")
#endif
#ifndef DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1Ms
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1Ms ("DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1M")
#endif
#ifndef DLB_ECMP_GLB_QUANTIZE_THRESHOLDMs
#define DLB_ECMP_GLB_QUANTIZE_THRESHOLDMs ("DLB_ECMP_GLB_QUANTIZE_THRESHOLDM")
#endif
#ifndef DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12Ms
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12Ms ("DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25Ms
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25Ms ("DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38Ms
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38Ms ("DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51Ms
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51Ms ("DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63Ms
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63Ms ("DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47M")
#endif
#ifndef DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63Ms
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63Ms ("DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63M")
#endif
#ifndef DLB_ECMP_GROUP_CONTROLMs
#define DLB_ECMP_GROUP_CONTROLMs ("DLB_ECMP_GROUP_CONTROLM")
#endif
#ifndef DLB_ECMP_GROUP_MEMBERSHIPMs
#define DLB_ECMP_GROUP_MEMBERSHIPMs ("DLB_ECMP_GROUP_MEMBERSHIPM")
#endif
#ifndef DLB_ECMP_GROUP_MONITOR_CONTROLMs
#define DLB_ECMP_GROUP_MONITOR_CONTROLMs ("DLB_ECMP_GROUP_MONITOR_CONTROLM")
#endif
#ifndef DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12Ms
#define DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12Ms ("DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12M")
#endif
#ifndef DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25Ms
#define DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25Ms ("DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25M")
#endif
#ifndef DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38Ms
#define DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38Ms ("DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38M")
#endif
#ifndef DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51Ms
#define DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51Ms ("DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51M")
#endif
#ifndef DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63Ms
#define DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63Ms ("DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63M")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15M")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31M")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47M")
#endif
#ifndef DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63Ms
#define DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63Ms ("DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63M")
#endif
#ifndef DLB_ECMP_GROUP_STATS_INST0Ms
#define DLB_ECMP_GROUP_STATS_INST0Ms ("DLB_ECMP_GROUP_STATS_INST0M")
#endif
#ifndef DLB_ECMP_GROUP_STATS_INST1Ms
#define DLB_ECMP_GROUP_STATS_INST1Ms ("DLB_ECMP_GROUP_STATS_INST1M")
#endif
#ifndef DLB_ECMP_HW_RESET_CONTROLRs
#define DLB_ECMP_HW_RESET_CONTROLRs ("DLB_ECMP_HW_RESET_CONTROLR")
#endif
#ifndef DLB_ECMP_INTR_ENABLERs
#define DLB_ECMP_INTR_ENABLERs ("DLB_ECMP_INTR_ENABLER")
#endif
#ifndef DLB_ECMP_INTR_STATUSRs
#define DLB_ECMP_INTR_STATUSRs ("DLB_ECMP_INTR_STATUSR")
#endif
#ifndef DLB_ECMP_LINK_CONTROLMs
#define DLB_ECMP_LINK_CONTROLMs ("DLB_ECMP_LINK_CONTROLM")
#endif
#ifndef DLB_ECMP_MONITORs
#define DLB_ECMP_MONITORs ("DLB_ECMP_MONITOR")
#endif
#ifndef DLB_ECMP_MONITOR_CONTROL_INST0Rs
#define DLB_ECMP_MONITOR_CONTROL_INST0Rs ("DLB_ECMP_MONITOR_CONTROL_INST0R")
#endif
#ifndef DLB_ECMP_MONITOR_CONTROL_INST1Rs
#define DLB_ECMP_MONITOR_CONTROL_INST1Rs ("DLB_ECMP_MONITOR_CONTROL_INST1R")
#endif
#ifndef DLB_ECMP_MONITOR_IFP_CONTROL_INST0Rs
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST0Rs ("DLB_ECMP_MONITOR_IFP_CONTROL_INST0R")
#endif
#ifndef DLB_ECMP_MONITOR_IFP_CONTROL_INST1Rs
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST1Rs ("DLB_ECMP_MONITOR_IFP_CONTROL_INST1R")
#endif
#ifndef DLB_ECMP_MONITOR_MIRROR_CONFIGRs
#define DLB_ECMP_MONITOR_MIRROR_CONFIGRs ("DLB_ECMP_MONITOR_MIRROR_CONFIGR")
#endif
#ifndef DLB_ECMP_OPTIMAL_CANDIDATE_INST0Ms
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST0Ms ("DLB_ECMP_OPTIMAL_CANDIDATE_INST0M")
#endif
#ifndef DLB_ECMP_OPTIMAL_CANDIDATE_INST1Ms
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST1Ms ("DLB_ECMP_OPTIMAL_CANDIDATE_INST1M")
#endif
#ifndef DLB_ECMP_PORT_AVG_QUALITY_MEASUREMs
#define DLB_ECMP_PORT_AVG_QUALITY_MEASUREMs ("DLB_ECMP_PORT_AVG_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_PORT_CONTROLs
#define DLB_ECMP_PORT_CONTROLs ("DLB_ECMP_PORT_CONTROL")
#endif
#ifndef DLB_ECMP_PORT_INST_QUALITY_MEASUREMs
#define DLB_ECMP_PORT_INST_QUALITY_MEASUREMs ("DLB_ECMP_PORT_INST_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_PORT_QUALITY_MAPPINGMs
#define DLB_ECMP_PORT_QUALITY_MAPPINGMs ("DLB_ECMP_PORT_QUALITY_MAPPINGM")
#endif
#ifndef DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLMs
#define DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLMs ("DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLM")
#endif
#ifndef DLB_ECMP_PORT_STATEMs
#define DLB_ECMP_PORT_STATEMs ("DLB_ECMP_PORT_STATEM")
#endif
#ifndef DLB_ECMP_PORT_STATUSs
#define DLB_ECMP_PORT_STATUSs ("DLB_ECMP_PORT_STATUS")
#endif
#ifndef DLB_ECMP_QUALITY_MEASURE_CONTROLRs
#define DLB_ECMP_QUALITY_MEASURE_CONTROLRs ("DLB_ECMP_QUALITY_MEASURE_CONTROLR")
#endif
#ifndef DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREMs
#define DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREMs ("DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREM")
#endif
#ifndef DLB_ECMP_QUANTIZE_CONTROLMs
#define DLB_ECMP_QUANTIZE_CONTROLMs ("DLB_ECMP_QUANTIZE_CONTROLM")
#endif
#ifndef DLB_ECMP_RAM_CONTROL_0Rs
#define DLB_ECMP_RAM_CONTROL_0Rs ("DLB_ECMP_RAM_CONTROL_0R")
#endif
#ifndef DLB_ECMP_RAM_CONTROL_1Rs
#define DLB_ECMP_RAM_CONTROL_1Rs ("DLB_ECMP_RAM_CONTROL_1R")
#endif
#ifndef DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0Rs
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0Rs ("DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0R")
#endif
#ifndef DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1Rs
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1Rs ("DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1R")
#endif
#ifndef DLB_ECMP_REFRESH_DISABLERs
#define DLB_ECMP_REFRESH_DISABLERs ("DLB_ECMP_REFRESH_DISABLER")
#endif
#ifndef DLB_ECMP_REFRESH_INDEXRs
#define DLB_ECMP_REFRESH_INDEXRs ("DLB_ECMP_REFRESH_INDEXR")
#endif
#ifndef DLB_ECMP_SER_CONTROLRs
#define DLB_ECMP_SER_CONTROLRs ("DLB_ECMP_SER_CONTROLR")
#endif
#ifndef DLB_ECMP_SER_CONTROL_2Rs
#define DLB_ECMP_SER_CONTROL_2Rs ("DLB_ECMP_SER_CONTROL_2R")
#endif
#ifndef DLB_ECMP_SER_FIFOMs
#define DLB_ECMP_SER_FIFOMs ("DLB_ECMP_SER_FIFOM")
#endif
#ifndef DLB_ECMP_SER_FIFO_CTRLRs
#define DLB_ECMP_SER_FIFO_CTRLRs ("DLB_ECMP_SER_FIFO_CTRLR")
#endif
#ifndef DLB_ECMP_SER_FIFO_STATUSRs
#define DLB_ECMP_SER_FIFO_STATUSRs ("DLB_ECMP_SER_FIFO_STATUSR")
#endif
#ifndef DLB_ECMP_STATSs
#define DLB_ECMP_STATSs ("DLB_ECMP_STATS")
#endif
#ifndef DLB_IDs
#define DLB_IDs ("DLB_ID")
#endif
#ifndef DLB_ID_0_TO_63_ENABLERs
#define DLB_ID_0_TO_63_ENABLERs ("DLB_ID_0_TO_63_ENABLER")
#endif
#ifndef DLB_ID_64_TO_127_ENABLERs
#define DLB_ID_64_TO_127_ENABLERs ("DLB_ID_64_TO_127_ENABLER")
#endif
#ifndef DLB_IETR_CLK_CTRLRs
#define DLB_IETR_CLK_CTRLRs ("DLB_IETR_CLK_CTRLR")
#endif
#ifndef DLB_MONITORs
#define DLB_MONITORs ("DLB_MONITOR")
#endif
#ifndef DLB_MONITOR_MASKs
#define DLB_MONITOR_MASKs ("DLB_MONITOR_MASK")
#endif
#ifndef DLB_PORT_CONTROLs
#define DLB_PORT_CONTROLs ("DLB_PORT_CONTROL")
#endif
#ifndef DLB_QUALITY_MAPs
#define DLB_QUALITY_MAPs ("DLB_QUALITY_MAP")
#endif
#ifndef DLB_QUALITY_MAP_IDs
#define DLB_QUALITY_MAP_IDs ("DLB_QUALITY_MAP_ID")
#endif
#ifndef DLB_QUANTIZATION_THRESHOLDs
#define DLB_QUANTIZATION_THRESHOLDs ("DLB_QUANTIZATION_THRESHOLD")
#endif
#ifndef DLB_QUANTIZATION_THRESHOLD_IDs
#define DLB_QUANTIZATION_THRESHOLD_IDs ("DLB_QUANTIZATION_THRESHOLD_ID")
#endif
#ifndef DMACs
#define DMACs ("DMAC")
#endif
#ifndef DMA_READ_OP_THRESHOLDs
#define DMA_READ_OP_THRESHOLDs ("DMA_READ_OP_THRESHOLD")
#endif
#ifndef DMA_WRITE_OP_THRESHOLDs
#define DMA_WRITE_OP_THRESHOLDs ("DMA_WRITE_OP_THRESHOLD")
#endif
#ifndef DMU_CRU_RESETRs
#define DMU_CRU_RESETRs ("DMU_CRU_RESETR")
#endif
#ifndef DMU_PCU_IPROC_CONTROLRs
#define DMU_PCU_IPROC_CONTROLRs ("DMU_PCU_IPROC_CONTROLR")
#endif
#ifndef DMU_PCU_IPROC_RESET_REASONRs
#define DMU_PCU_IPROC_RESET_REASONRs ("DMU_PCU_IPROC_RESET_REASONR")
#endif
#ifndef DMU_PCU_IPROC_STATUSRs
#define DMU_PCU_IPROC_STATUSRs ("DMU_PCU_IPROC_STATUSR")
#endif
#ifndef DMU_PCU_IPROC_STRAPS_CAPTUREDRs
#define DMU_PCU_IPROC_STRAPS_CAPTUREDRs ("DMU_PCU_IPROC_STRAPS_CAPTUREDR")
#endif
#ifndef DMU_PCU_IPROC_STRAPS_SW_OVERRIDERs
#define DMU_PCU_IPROC_STRAPS_SW_OVERRIDERs ("DMU_PCU_IPROC_STRAPS_SW_OVERRIDER")
#endif
#ifndef DMU_PCU_OTP_CONFIGRs
#define DMU_PCU_OTP_CONFIGRs ("DMU_PCU_OTP_CONFIGR")
#endif
#ifndef DMU_PCU_OTP_CONFIG_0Rs
#define DMU_PCU_OTP_CONFIG_0Rs ("DMU_PCU_OTP_CONFIG_0R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_10Rs
#define DMU_PCU_OTP_CONFIG_10Rs ("DMU_PCU_OTP_CONFIG_10R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_11Rs
#define DMU_PCU_OTP_CONFIG_11Rs ("DMU_PCU_OTP_CONFIG_11R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_12Rs
#define DMU_PCU_OTP_CONFIG_12Rs ("DMU_PCU_OTP_CONFIG_12R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_13Rs
#define DMU_PCU_OTP_CONFIG_13Rs ("DMU_PCU_OTP_CONFIG_13R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_14Rs
#define DMU_PCU_OTP_CONFIG_14Rs ("DMU_PCU_OTP_CONFIG_14R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_15Rs
#define DMU_PCU_OTP_CONFIG_15Rs ("DMU_PCU_OTP_CONFIG_15R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_16Rs
#define DMU_PCU_OTP_CONFIG_16Rs ("DMU_PCU_OTP_CONFIG_16R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_17Rs
#define DMU_PCU_OTP_CONFIG_17Rs ("DMU_PCU_OTP_CONFIG_17R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_18Rs
#define DMU_PCU_OTP_CONFIG_18Rs ("DMU_PCU_OTP_CONFIG_18R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_19Rs
#define DMU_PCU_OTP_CONFIG_19Rs ("DMU_PCU_OTP_CONFIG_19R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_1Rs
#define DMU_PCU_OTP_CONFIG_1Rs ("DMU_PCU_OTP_CONFIG_1R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_20Rs
#define DMU_PCU_OTP_CONFIG_20Rs ("DMU_PCU_OTP_CONFIG_20R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_21Rs
#define DMU_PCU_OTP_CONFIG_21Rs ("DMU_PCU_OTP_CONFIG_21R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_22Rs
#define DMU_PCU_OTP_CONFIG_22Rs ("DMU_PCU_OTP_CONFIG_22R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_23Rs
#define DMU_PCU_OTP_CONFIG_23Rs ("DMU_PCU_OTP_CONFIG_23R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_24Rs
#define DMU_PCU_OTP_CONFIG_24Rs ("DMU_PCU_OTP_CONFIG_24R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_25Rs
#define DMU_PCU_OTP_CONFIG_25Rs ("DMU_PCU_OTP_CONFIG_25R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_26Rs
#define DMU_PCU_OTP_CONFIG_26Rs ("DMU_PCU_OTP_CONFIG_26R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_27Rs
#define DMU_PCU_OTP_CONFIG_27Rs ("DMU_PCU_OTP_CONFIG_27R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_28Rs
#define DMU_PCU_OTP_CONFIG_28Rs ("DMU_PCU_OTP_CONFIG_28R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_29Rs
#define DMU_PCU_OTP_CONFIG_29Rs ("DMU_PCU_OTP_CONFIG_29R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_2Rs
#define DMU_PCU_OTP_CONFIG_2Rs ("DMU_PCU_OTP_CONFIG_2R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_30Rs
#define DMU_PCU_OTP_CONFIG_30Rs ("DMU_PCU_OTP_CONFIG_30R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_31Rs
#define DMU_PCU_OTP_CONFIG_31Rs ("DMU_PCU_OTP_CONFIG_31R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_3Rs
#define DMU_PCU_OTP_CONFIG_3Rs ("DMU_PCU_OTP_CONFIG_3R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_4Rs
#define DMU_PCU_OTP_CONFIG_4Rs ("DMU_PCU_OTP_CONFIG_4R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_5Rs
#define DMU_PCU_OTP_CONFIG_5Rs ("DMU_PCU_OTP_CONFIG_5R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_6Rs
#define DMU_PCU_OTP_CONFIG_6Rs ("DMU_PCU_OTP_CONFIG_6R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_7Rs
#define DMU_PCU_OTP_CONFIG_7Rs ("DMU_PCU_OTP_CONFIG_7R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_8Rs
#define DMU_PCU_OTP_CONFIG_8Rs ("DMU_PCU_OTP_CONFIG_8R")
#endif
#ifndef DMU_PCU_OTP_CONFIG_9Rs
#define DMU_PCU_OTP_CONFIG_9Rs ("DMU_PCU_OTP_CONFIG_9R")
#endif
#ifndef DOS_ATTACKs
#define DOS_ATTACKs ("DOS_ATTACK")
#endif
#ifndef DOS_ATTACK_MASKs
#define DOS_ATTACK_MASKs ("DOS_ATTACK_MASK")
#endif
#ifndef DOS_ATTACK_TO_CPUs
#define DOS_ATTACK_TO_CPUs ("DOS_ATTACK_TO_CPU")
#endif
#ifndef DOS_CONTROLs
#define DOS_CONTROLs ("DOS_CONTROL")
#endif
#ifndef DOS_CONTROLRs
#define DOS_CONTROLRs ("DOS_CONTROLR")
#endif
#ifndef DOS_CONTROL_2Rs
#define DOS_CONTROL_2Rs ("DOS_CONTROL_2R")
#endif
#ifndef DOS_CONTROL_3Rs
#define DOS_CONTROL_3Rs ("DOS_CONTROL_3R")
#endif
#ifndef DOS_FRAGMENTs
#define DOS_FRAGMENTs ("DOS_FRAGMENT")
#endif
#ifndef DOS_ICMPs
#define DOS_ICMPs ("DOS_ICMP")
#endif
#ifndef DOS_L2s
#define DOS_L2s ("DOS_L2")
#endif
#ifndef DOS_L3_ATTACKs
#define DOS_L3_ATTACKs ("DOS_L3_ATTACK")
#endif
#ifndef DOS_L3_HDR_ERRs
#define DOS_L3_HDR_ERRs ("DOS_L3_HDR_ERR")
#endif
#ifndef DOS_L4_ATTACKs
#define DOS_L4_ATTACKs ("DOS_L4_ATTACK")
#endif
#ifndef DOS_L4_HDR_ERRs
#define DOS_L4_HDR_ERRs ("DOS_L4_HDR_ERR")
#endif
#ifndef DOUBLEs
#define DOUBLEs ("DOUBLE")
#endif
#ifndef DOUBLE_TAGGEDs
#define DOUBLE_TAGGEDs ("DOUBLE_TAGGED")
#endif
#ifndef DOWNs
#define DOWNs ("DOWN")
#endif
#ifndef DO_NOT_COPY_FROM_CPU_TO_CPUs
#define DO_NOT_COPY_FROM_CPU_TO_CPUs ("DO_NOT_COPY_FROM_CPU_TO_CPU")
#endif
#ifndef DO_NOT_CUT_THROUGHs
#define DO_NOT_CUT_THROUGHs ("DO_NOT_CUT_THROUGH")
#endif
#ifndef DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCALs
#define DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCALs ("DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCAL")
#endif
#ifndef DO_NOT_FRAGMENTs
#define DO_NOT_FRAGMENTs ("DO_NOT_FRAGMENT")
#endif
#ifndef DO_NOT_MODIFYs
#define DO_NOT_MODIFYs ("DO_NOT_MODIFY")
#endif
#ifndef DO_NOT_TRUNCATEs
#define DO_NOT_TRUNCATEs ("DO_NOT_TRUNCATE")
#endif
#ifndef DROPs
#define DROPs ("DROP")
#endif
#ifndef DROP_ALLs
#define DROP_ALLs ("DROP_ALL")
#endif
#ifndef DROP_ALL_ZERO_SRC_MACs
#define DROP_ALL_ZERO_SRC_MACs ("DROP_ALL_ZERO_SRC_MAC")
#endif
#ifndef DROP_AND_ACCOUNTs
#define DROP_AND_ACCOUNTs ("DROP_AND_ACCOUNT")
#endif
#ifndef DROP_BPDUs
#define DROP_BPDUs ("DROP_BPDU")
#endif
#ifndef DROP_CONTROL_0Rs
#define DROP_CONTROL_0Rs ("DROP_CONTROL_0R")
#endif
#ifndef DROP_COUNTs
#define DROP_COUNTs ("DROP_COUNT")
#endif
#ifndef DROP_INVALID_IEEE1588_PKTs
#define DROP_INVALID_IEEE1588_PKTs ("DROP_INVALID_IEEE1588_PKT")
#endif
#ifndef DROP_INVALID_VLAN_BPDUs
#define DROP_INVALID_VLAN_BPDUs ("DROP_INVALID_VLAN_BPDU")
#endif
#ifndef DROP_L2s
#define DROP_L2s ("DROP_L2")
#endif
#ifndef DROP_L3s
#define DROP_L3s ("DROP_L3")
#endif
#ifndef DROP_MAC_MOVE_FAILUREs
#define DROP_MAC_MOVE_FAILUREs ("DROP_MAC_MOVE_FAILURE")
#endif
#ifndef DROP_ON_DIP_MATCHs
#define DROP_ON_DIP_MATCHs ("DROP_ON_DIP_MATCH")
#endif
#ifndef DROP_ON_GROUP_MATCHs
#define DROP_ON_GROUP_MATCHs ("DROP_ON_GROUP_MATCH")
#endif
#ifndef DROP_ON_PRIs
#define DROP_ON_PRIs ("DROP_ON_PRI")
#endif
#ifndef DROP_ON_PRI_TO_CPUs
#define DROP_ON_PRI_TO_CPUs ("DROP_ON_PRI_TO_CPU")
#endif
#ifndef DROP_PKTs
#define DROP_PKTs ("DROP_PKT")
#endif
#ifndef DROP_REDs
#define DROP_REDs ("DROP_RED")
#endif
#ifndef DROP_SRC_IPV6_LINK_LOCALs
#define DROP_SRC_IPV6_LINK_LOCALs ("DROP_SRC_IPV6_LINK_LOCAL")
#endif
#ifndef DROP_TAGs
#define DROP_TAGs ("DROP_TAG")
#endif
#ifndef DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs
#define DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs ("DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_ID")
#endif
#ifndef DROP_UNTAGs
#define DROP_UNTAGs ("DROP_UNTAG")
#endif
#ifndef DROP_YELLOW_REDs
#define DROP_YELLOW_REDs ("DROP_YELLOW_RED")
#endif
#ifndef DSCPs
#define DSCPs ("DSCP")
#endif
#ifndef DSCP_MAPs
#define DSCP_MAPs ("DSCP_MAP")
#endif
#ifndef DSCP_PRESERVE_OVERRIDEs
#define DSCP_PRESERVE_OVERRIDEs ("DSCP_PRESERVE_OVERRIDE")
#endif
#ifndef DSCP_TABLEMs
#define DSCP_TABLEMs ("DSCP_TABLEM")
#endif
#ifndef DSCP_VALIDs
#define DSCP_VALIDs ("DSCP_VALID")
#endif
#ifndef DST_1_DVPs
#define DST_1_DVPs ("DST_1_DVP")
#endif
#ifndef DST_1_ECMP_IDs
#define DST_1_ECMP_IDs ("DST_1_ECMP_ID")
#endif
#ifndef DST_1_L2_MC_GROUP_IDs
#define DST_1_L2_MC_GROUP_IDs ("DST_1_L2_MC_GROUP_ID")
#endif
#ifndef DST_1_MODPORTs
#define DST_1_MODPORTs ("DST_1_MODPORT")
#endif
#ifndef DST_1_NHOP_IDs
#define DST_1_NHOP_IDs ("DST_1_NHOP_ID")
#endif
#ifndef DST_1_TM_MC_GROUP_IDs
#define DST_1_TM_MC_GROUP_IDs ("DST_1_TM_MC_GROUP_ID")
#endif
#ifndef DST_1_TRUNK_IDs
#define DST_1_TRUNK_IDs ("DST_1_TRUNK_ID")
#endif
#ifndef DST_1_TYPEs
#define DST_1_TYPEs ("DST_1_TYPE")
#endif
#ifndef DST_2_DVPs
#define DST_2_DVPs ("DST_2_DVP")
#endif
#ifndef DST_2_ECMP_IDs
#define DST_2_ECMP_IDs ("DST_2_ECMP_ID")
#endif
#ifndef DST_2_L2_MC_GROUP_IDs
#define DST_2_L2_MC_GROUP_IDs ("DST_2_L2_MC_GROUP_ID")
#endif
#ifndef DST_2_MODPORTs
#define DST_2_MODPORTs ("DST_2_MODPORT")
#endif
#ifndef DST_2_NHOP_IDs
#define DST_2_NHOP_IDs ("DST_2_NHOP_ID")
#endif
#ifndef DST_2_TM_MC_GROUP_IDs
#define DST_2_TM_MC_GROUP_IDs ("DST_2_TM_MC_GROUP_ID")
#endif
#ifndef DST_2_TRUNK_IDs
#define DST_2_TRUNK_IDs ("DST_2_TRUNK_ID")
#endif
#ifndef DST_2_TYPEs
#define DST_2_TYPEs ("DST_2_TYPE")
#endif
#ifndef DST_BLOCK_MASKs
#define DST_BLOCK_MASKs ("DST_BLOCK_MASK")
#endif
#ifndef DST_DISCARDs
#define DST_DISCARDs ("DST_DISCARD")
#endif
#ifndef DST_DROPs
#define DST_DROPs ("DST_DROP")
#endif
#ifndef DST_IPV4s
#define DST_IPV4s ("DST_IPV4")
#endif
#ifndef DST_IPV4_MASKs
#define DST_IPV4_MASKs ("DST_IPV4_MASK")
#endif
#ifndef DST_IPV6s
#define DST_IPV6s ("DST_IPV6")
#endif
#ifndef DST_IPV6_LOWERs
#define DST_IPV6_LOWERs ("DST_IPV6_LOWER")
#endif
#ifndef DST_IPV6_MASK_LOWERs
#define DST_IPV6_MASK_LOWERs ("DST_IPV6_MASK_LOWER")
#endif
#ifndef DST_IPV6_MASK_UPPERs
#define DST_IPV6_MASK_UPPERs ("DST_IPV6_MASK_UPPER")
#endif
#ifndef DST_IPV6_UPPERs
#define DST_IPV6_UPPERs ("DST_IPV6_UPPER")
#endif
#ifndef DST_IP_EQUAL_TO_SRC_IPs
#define DST_IP_EQUAL_TO_SRC_IPs ("DST_IP_EQUAL_TO_SRC_IP")
#endif
#ifndef DST_L2_DISCARDs
#define DST_L2_DISCARDs ("DST_L2_DISCARD")
#endif
#ifndef DST_L3_DISCARDs
#define DST_L3_DISCARDs ("DST_L3_DISCARD")
#endif
#ifndef DST_L3_LOOKUP_MISSs
#define DST_L3_LOOKUP_MISSs ("DST_L3_LOOKUP_MISS")
#endif
#ifndef DST_L4_PORTs
#define DST_L4_PORTs ("DST_L4_PORT")
#endif
#ifndef DST_L4_PORT_MASKs
#define DST_L4_PORT_MASKs ("DST_L4_PORT_MASK")
#endif
#ifndef DST_L4_PORT_OFFSETs
#define DST_L4_PORT_OFFSETs ("DST_L4_PORT_OFFSET")
#endif
#ifndef DST_MACs
#define DST_MACs ("DST_MAC")
#endif
#ifndef DST_MAC_EQUAL_TO_SRC_MACs
#define DST_MAC_EQUAL_TO_SRC_MACs ("DST_MAC_EQUAL_TO_SRC_MAC")
#endif
#ifndef DST_NIV_VIFs
#define DST_NIV_VIFs ("DST_NIV_VIF")
#endif
#ifndef DT_ICFIs
#define DT_ICFIs ("DT_ICFI")
#endif
#ifndef DT_IPRIs
#define DT_IPRIs ("DT_IPRI")
#endif
#ifndef DT_ITAGs
#define DT_ITAGs ("DT_ITAG")
#endif
#ifndef DT_OCFIs
#define DT_OCFIs ("DT_OCFI")
#endif
#ifndef DT_OPRIs
#define DT_OPRIs ("DT_OPRI")
#endif
#ifndef DT_OTAGs
#define DT_OTAGs ("DT_OTAG")
#endif
#ifndef DT_PITAGs
#define DT_PITAGs ("DT_PITAG")
#endif
#ifndef DT_POTAGs
#define DT_POTAGs ("DT_POTAG")
#endif
#ifndef DVPs
#define DVPs ("DVP")
#endif
#ifndef DVP_GRPs
#define DVP_GRPs ("DVP_GRP")
#endif
#ifndef DVP_GRP_MASKs
#define DVP_GRP_MASKs ("DVP_GRP_MASK")
#endif
#ifndef DVP_NETWORK_GRPs
#define DVP_NETWORK_GRPs ("DVP_NETWORK_GRP")
#endif
#ifndef DYNAMIC_GROUPs
#define DYNAMIC_GROUPs ("DYNAMIC_GROUP")
#endif
#ifndef DYNAMIC_SHARED_LIMITSs
#define DYNAMIC_SHARED_LIMITSs ("DYNAMIC_SHARED_LIMITS")
#endif
#ifndef EBSTs
#define EBSTs ("EBST")
#endif
#ifndef EBST_FIFO_FULLs
#define EBST_FIFO_FULLs ("EBST_FIFO_FULL")
#endif
#ifndef EBST_STARTs
#define EBST_STARTs ("EBST_START")
#endif
#ifndef EBST_STOPs
#define EBST_STOPs ("EBST_STOP")
#endif
#ifndef EBTOQ_DEBUGRs
#define EBTOQ_DEBUGRs ("EBTOQ_DEBUGR")
#endif
#ifndef EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGRs
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGRs ("EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGR")
#endif
#ifndef EBTOQ_STATUSRs
#define EBTOQ_STATUSRs ("EBTOQ_STATUSR")
#endif
#ifndef ECC_DBE_CTR_CNTs
#define ECC_DBE_CTR_CNTs ("ECC_DBE_CTR_CNT")
#endif
#ifndef ECC_DBE_MEM_CNTs
#define ECC_DBE_MEM_CNTs ("ECC_DBE_MEM_CNT")
#endif
#ifndef ECC_DBE_REG_CNTs
#define ECC_DBE_REG_CNTs ("ECC_DBE_REG_CNT")
#endif
#ifndef ECC_PARITY_CHECKs
#define ECC_PARITY_CHECKs ("ECC_PARITY_CHECK")
#endif
#ifndef ECC_PARITY_ERR_INT_BUS_CNTs
#define ECC_PARITY_ERR_INT_BUS_CNTs ("ECC_PARITY_ERR_INT_BUS_CNT")
#endif
#ifndef ECC_PARITY_ERR_INT_MEM_CNTs
#define ECC_PARITY_ERR_INT_MEM_CNTs ("ECC_PARITY_ERR_INT_MEM_CNT")
#endif
#ifndef ECC_SBE_CTR_CNTs
#define ECC_SBE_CTR_CNTs ("ECC_SBE_CTR_CNT")
#endif
#ifndef ECC_SBE_MEM_CNTs
#define ECC_SBE_MEM_CNTs ("ECC_SBE_MEM_CNT")
#endif
#ifndef ECC_SBE_REG_CNTs
#define ECC_SBE_REG_CNTs ("ECC_SBE_REG_CNT")
#endif
#ifndef ECHO_FUNCTION_FAILEDs
#define ECHO_FUNCTION_FAILEDs ("ECHO_FUNCTION_FAILED")
#endif
#ifndef ECMP_CONTROLs
#define ECMP_CONTROLs ("ECMP_CONTROL")
#endif
#ifndef ECMP_CTR_ING_EFLEX_ACTIONs
#define ECMP_CTR_ING_EFLEX_ACTIONs ("ECMP_CTR_ING_EFLEX_ACTION")
#endif
#ifndef ECMP_CTR_ING_EFLEX_ACTION_IDs
#define ECMP_CTR_ING_EFLEX_ACTION_IDs ("ECMP_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef ECMP_GROUPs
#define ECMP_GROUPs ("ECMP_GROUP")
#endif
#ifndef ECMP_GROUP_DLB_ID_OFFSETRs
#define ECMP_GROUP_DLB_ID_OFFSETRs ("ECMP_GROUP_DLB_ID_OFFSETR")
#endif
#ifndef ECMP_GRPs
#define ECMP_GRPs ("ECMP_GRP")
#endif
#ifndef ECMP_IDs
#define ECMP_IDs ("ECMP_ID")
#endif
#ifndef ECMP_LIMIT_CONTROLs
#define ECMP_LIMIT_CONTROLs ("ECMP_LIMIT_CONTROL")
#endif
#ifndef ECMP_MEMBERs
#define ECMP_MEMBERs ("ECMP_MEMBER")
#endif
#ifndef ECMP_NHOPs
#define ECMP_NHOPs ("ECMP_NHOP")
#endif
#ifndef ECMP_NHOP_UNDERLAYs
#define ECMP_NHOP_UNDERLAYs ("ECMP_NHOP_UNDERLAY")
#endif
#ifndef ECMP_NOT_RESOLVEDs
#define ECMP_NOT_RESOLVEDs ("ECMP_NOT_RESOLVED")
#endif
#ifndef ECMP_OVERLAYs
#define ECMP_OVERLAYs ("ECMP_OVERLAY")
#endif
#ifndef ECMP_OVERLAY_CTR_ING_EFLEX_ACTIONs
#define ECMP_OVERLAY_CTR_ING_EFLEX_ACTIONs ("ECMP_OVERLAY_CTR_ING_EFLEX_ACTION")
#endif
#ifndef ECMP_OVERLAY_CTR_ING_EFLEX_ACTION_IDs
#define ECMP_OVERLAY_CTR_ING_EFLEX_ACTION_IDs ("ECMP_OVERLAY_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef ECMP_RANDOM_LB_CONFIG_INST0Rs
#define ECMP_RANDOM_LB_CONFIG_INST0Rs ("ECMP_RANDOM_LB_CONFIG_INST0R")
#endif
#ifndef ECMP_RANDOM_LB_CONFIG_INST1Rs
#define ECMP_RANDOM_LB_CONFIG_INST1Rs ("ECMP_RANDOM_LB_CONFIG_INST1R")
#endif
#ifndef ECMP_RESOLUTION_ERRs
#define ECMP_RESOLUTION_ERRs ("ECMP_RESOLUTION_ERR")
#endif
#ifndef ECMP_UNDERLAYs
#define ECMP_UNDERLAYs ("ECMP_UNDERLAY")
#endif
#ifndef ECMP_UNDERLAY_IDs
#define ECMP_UNDERLAY_IDs ("ECMP_UNDERLAY_ID")
#endif
#ifndef ECMP_WEIGHTED_OVERLAYs
#define ECMP_WEIGHTED_OVERLAYs ("ECMP_WEIGHTED_OVERLAY")
#endif
#ifndef ECMP_WEIGHTED_UNDERLAYs
#define ECMP_WEIGHTED_UNDERLAYs ("ECMP_WEIGHTED_UNDERLAY")
#endif
#ifndef ECNs
#define ECNs ("ECN")
#endif
#ifndef ECN_CNG_TO_IP_ECNs
#define ECN_CNG_TO_IP_ECNs ("ECN_CNG_TO_IP_ECN")
#endif
#ifndef ECN_CNG_TO_MPLS_EXPs
#define ECN_CNG_TO_MPLS_EXPs ("ECN_CNG_TO_MPLS_EXP")
#endif
#ifndef ECN_CNG_TO_MPLS_EXP_IDs
#define ECN_CNG_TO_MPLS_EXP_IDs ("ECN_CNG_TO_MPLS_EXP_ID")
#endif
#ifndef ECN_CNG_TO_MPLS_EXP_PRIORITYs
#define ECN_CNG_TO_MPLS_EXP_PRIORITYs ("ECN_CNG_TO_MPLS_EXP_PRIORITY")
#endif
#ifndef ECN_CNG_TO_WREDs
#define ECN_CNG_TO_WREDs ("ECN_CNG_TO_WRED")
#endif
#ifndef ECN_CONTROLs
#define ECN_CONTROLs ("ECN_CONTROL")
#endif
#ifndef ECN_CONTROLRs
#define ECN_CONTROLRs ("ECN_CONTROLR")
#endif
#ifndef ECN_GREEN_DROP_MAX_THD_CELLSs
#define ECN_GREEN_DROP_MAX_THD_CELLSs ("ECN_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef ECN_GREEN_DROP_MIN_THD_CELLSs
#define ECN_GREEN_DROP_MIN_THD_CELLSs ("ECN_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef ECN_GREEN_DROP_PERCENTAGEs
#define ECN_GREEN_DROP_PERCENTAGEs ("ECN_GREEN_DROP_PERCENTAGE")
#endif
#ifndef ECN_INT_PRI_TO_CNG_POSTs
#define ECN_INT_PRI_TO_CNG_POSTs ("ECN_INT_PRI_TO_CNG_POST")
#endif
#ifndef ECN_INT_PRI_TO_CNG_PREs
#define ECN_INT_PRI_TO_CNG_PREs ("ECN_INT_PRI_TO_CNG_PRE")
#endif
#ifndef ECN_IP_TO_CNG_IDs
#define ECN_IP_TO_CNG_IDs ("ECN_IP_TO_CNG_ID")
#endif
#ifndef ECN_IP_TO_CNG_POSTs
#define ECN_IP_TO_CNG_POSTs ("ECN_IP_TO_CNG_POST")
#endif
#ifndef ECN_IP_TO_CNG_PREs
#define ECN_IP_TO_CNG_PREs ("ECN_IP_TO_CNG_PRE")
#endif
#ifndef ECN_IP_TO_MPLS_EXP_IDs
#define ECN_IP_TO_MPLS_EXP_IDs ("ECN_IP_TO_MPLS_EXP_ID")
#endif
#ifndef ECN_IP_TO_MPLS_EXP_NON_RESPONSIVEs
#define ECN_IP_TO_MPLS_EXP_NON_RESPONSIVEs ("ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE")
#endif
#ifndef ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE_IDs
#define ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE_IDs ("ECN_IP_TO_MPLS_EXP_NON_RESPONSIVE_ID")
#endif
#ifndef ECN_IP_TO_MPLS_EXP_PRIORITYs
#define ECN_IP_TO_MPLS_EXP_PRIORITYs ("ECN_IP_TO_MPLS_EXP_PRIORITY")
#endif
#ifndef ECN_IP_TO_MPLS_EXP_RESPONSIVEs
#define ECN_IP_TO_MPLS_EXP_RESPONSIVEs ("ECN_IP_TO_MPLS_EXP_RESPONSIVE")
#endif
#ifndef ECN_IP_TO_MPLS_EXP_RESPONSIVE_IDs
#define ECN_IP_TO_MPLS_EXP_RESPONSIVE_IDs ("ECN_IP_TO_MPLS_EXP_RESPONSIVE_ID")
#endif
#ifndef ECN_LATENCY_PROFILEs
#define ECN_LATENCY_PROFILEs ("ECN_LATENCY_PROFILE")
#endif
#ifndef ECN_LATENCY_PROFILE_IDs
#define ECN_LATENCY_PROFILE_IDs ("ECN_LATENCY_PROFILE_ID")
#endif
#ifndef ECN_LATENCY_WRED_UPDATEs
#define ECN_LATENCY_WRED_UPDATEs ("ECN_LATENCY_WRED_UPDATE")
#endif
#ifndef ECN_MODEs
#define ECN_MODEs ("ECN_MODE")
#endif
#ifndef ECN_MPLS_EXP_TO_IP_ECNs
#define ECN_MPLS_EXP_TO_IP_ECNs ("ECN_MPLS_EXP_TO_IP_ECN")
#endif
#ifndef ECN_MPLS_EXP_TO_IP_ECN_IDs
#define ECN_MPLS_EXP_TO_IP_ECN_IDs ("ECN_MPLS_EXP_TO_IP_ECN_ID")
#endif
#ifndef ECN_PROTOCOLs
#define ECN_PROTOCOLs ("ECN_PROTOCOL")
#endif
#ifndef ECN_RED_DROP_MAX_THD_CELLSs
#define ECN_RED_DROP_MAX_THD_CELLSs ("ECN_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef ECN_RED_DROP_MIN_THD_CELLSs
#define ECN_RED_DROP_MIN_THD_CELLSs ("ECN_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef ECN_RED_DROP_PERCENTAGEs
#define ECN_RED_DROP_PERCENTAGEs ("ECN_RED_DROP_PERCENTAGE")
#endif
#ifndef ECN_TNL_DECAPs
#define ECN_TNL_DECAPs ("ECN_TNL_DECAP")
#endif
#ifndef ECN_TNL_DECAP_IDs
#define ECN_TNL_DECAP_IDs ("ECN_TNL_DECAP_ID")
#endif
#ifndef ECN_TNL_DECAP_IP_PAYLOADs
#define ECN_TNL_DECAP_IP_PAYLOADs ("ECN_TNL_DECAP_IP_PAYLOAD")
#endif
#ifndef ECN_TNL_DECAP_IP_PAYLOAD_IDs
#define ECN_TNL_DECAP_IP_PAYLOAD_IDs ("ECN_TNL_DECAP_IP_PAYLOAD_ID")
#endif
#ifndef ECN_TNL_DECAP_MASKs
#define ECN_TNL_DECAP_MASKs ("ECN_TNL_DECAP_MASK")
#endif
#ifndef ECN_TNL_DECAP_NON_IP_PAYLOADs
#define ECN_TNL_DECAP_NON_IP_PAYLOADs ("ECN_TNL_DECAP_NON_IP_PAYLOAD")
#endif
#ifndef ECN_TNL_DECAP_NON_IP_PAYLOAD_IDs
#define ECN_TNL_DECAP_NON_IP_PAYLOAD_IDs ("ECN_TNL_DECAP_NON_IP_PAYLOAD_ID")
#endif
#ifndef ECN_TNL_ENCAP_IDs
#define ECN_TNL_ENCAP_IDs ("ECN_TNL_ENCAP_ID")
#endif
#ifndef ECN_TNL_ENCAP_IP_PAYLOADs
#define ECN_TNL_ENCAP_IP_PAYLOADs ("ECN_TNL_ENCAP_IP_PAYLOAD")
#endif
#ifndef ECN_TNL_ENCAP_IP_PAYLOAD_IDs
#define ECN_TNL_ENCAP_IP_PAYLOAD_IDs ("ECN_TNL_ENCAP_IP_PAYLOAD_ID")
#endif
#ifndef ECN_TNL_ENCAP_IP_TO_CNGs
#define ECN_TNL_ENCAP_IP_TO_CNGs ("ECN_TNL_ENCAP_IP_TO_CNG")
#endif
#ifndef ECN_TNL_ENCAP_NON_IP_PAYLOADs
#define ECN_TNL_ENCAP_NON_IP_PAYLOADs ("ECN_TNL_ENCAP_NON_IP_PAYLOAD")
#endif
#ifndef ECN_TNL_ENCAP_NON_IP_PAYLOAD_IDs
#define ECN_TNL_ENCAP_NON_IP_PAYLOAD_IDs ("ECN_TNL_ENCAP_NON_IP_PAYLOAD_ID")
#endif
#ifndef ECN_WRED_UPDATEs
#define ECN_WRED_UPDATEs ("ECN_WRED_UPDATE")
#endif
#ifndef ECN_YELLOW_DROP_MAX_THD_CELLSs
#define ECN_YELLOW_DROP_MAX_THD_CELLSs ("ECN_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef ECN_YELLOW_DROP_MIN_THD_CELLSs
#define ECN_YELLOW_DROP_MIN_THD_CELLSs ("ECN_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef ECN_YELLOW_DROP_PERCENTAGEs
#define ECN_YELLOW_DROP_PERCENTAGEs ("ECN_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef EDB_AUX_RESERVED_CREDIT_COUNTRs
#define EDB_AUX_RESERVED_CREDIT_COUNTRs ("EDB_AUX_RESERVED_CREDIT_COUNTR")
#endif
#ifndef EDB_BUF_CFG_OVERRIDERs
#define EDB_BUF_CFG_OVERRIDERs ("EDB_BUF_CFG_OVERRIDER")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLERs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLERs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLER")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32R")
#endif
#ifndef EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64Rs
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64Rs ("EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64R")
#endif
#ifndef EDB_CONTROL_BUFFER_ECC_ENRs
#define EDB_CONTROL_BUFFER_ECC_ENRs ("EDB_CONTROL_BUFFER_ECC_ENR")
#endif
#ifndef EDB_CONTROL_BUFFER_EN_COR_ERR_RPTRs
#define EDB_CONTROL_BUFFER_EN_COR_ERR_RPTRs ("EDB_CONTROL_BUFFER_EN_COR_ERR_RPTR")
#endif
#ifndef EDB_DATA_BUFFER_ECC_ENRs
#define EDB_DATA_BUFFER_ECC_ENRs ("EDB_DATA_BUFFER_ECC_ENR")
#endif
#ifndef EDB_DATA_BUFFER_EN_COR_ERR_RPTRs
#define EDB_DATA_BUFFER_EN_COR_ERR_RPTRs ("EDB_DATA_BUFFER_EN_COR_ERR_RPTR")
#endif
#ifndef EDB_DBG_ARs
#define EDB_DBG_ARs ("EDB_DBG_AR")
#endif
#ifndef EDB_DBG_BRs
#define EDB_DBG_BRs ("EDB_DBG_BR")
#endif
#ifndef EDB_DBG_CRs
#define EDB_DBG_CRs ("EDB_DBG_CR")
#endif
#ifndef EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGMs
#define EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGMs ("EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGM")
#endif
#ifndef EDB_INTR_ENABLERs
#define EDB_INTR_ENABLERs ("EDB_INTR_ENABLER")
#endif
#ifndef EDB_INTR_STATUSRs
#define EDB_INTR_STATUSRs ("EDB_INTR_STATUSR")
#endif
#ifndef EDB_INT_ENRs
#define EDB_INT_ENRs ("EDB_INT_ENR")
#endif
#ifndef EDB_INT_STATUSRs
#define EDB_INT_STATUSRs ("EDB_INT_STATUSR")
#endif
#ifndef EDB_IP_CUT_THRU_CLASSMs
#define EDB_IP_CUT_THRU_CLASSMs ("EDB_IP_CUT_THRU_CLASSM")
#endif
#ifndef EDB_MISC_CTRLRs
#define EDB_MISC_CTRLRs ("EDB_MISC_CTRLR")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDRRs
#define EDB_PM0_BUF_START_END_ADDRRs ("EDB_PM0_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDR_0_1Rs
#define EDB_PM0_BUF_START_END_ADDR_0_1Rs ("EDB_PM0_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM0_BUF_START_END_ADDR_2_3Rs
#define EDB_PM0_BUF_START_END_ADDR_2_3Rs ("EDB_PM0_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDRRs
#define EDB_PM1_BUF_START_END_ADDRRs ("EDB_PM1_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDR_0_1Rs
#define EDB_PM1_BUF_START_END_ADDR_0_1Rs ("EDB_PM1_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM1_BUF_START_END_ADDR_2_3Rs
#define EDB_PM1_BUF_START_END_ADDR_2_3Rs ("EDB_PM1_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDRRs
#define EDB_PM2_BUF_START_END_ADDRRs ("EDB_PM2_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDR_0_1Rs
#define EDB_PM2_BUF_START_END_ADDR_0_1Rs ("EDB_PM2_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM2_BUF_START_END_ADDR_2_3Rs
#define EDB_PM2_BUF_START_END_ADDR_2_3Rs ("EDB_PM2_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDRRs
#define EDB_PM3_BUF_START_END_ADDRRs ("EDB_PM3_BUF_START_END_ADDRR")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDR_0_1Rs
#define EDB_PM3_BUF_START_END_ADDR_0_1Rs ("EDB_PM3_BUF_START_END_ADDR_0_1R")
#endif
#ifndef EDB_PM3_BUF_START_END_ADDR_2_3Rs
#define EDB_PM3_BUF_START_END_ADDR_2_3Rs ("EDB_PM3_BUF_START_END_ADDR_2_3R")
#endif
#ifndef EDB_PORT_MODE_OVERRIDERs
#define EDB_PORT_MODE_OVERRIDERs ("EDB_PORT_MODE_OVERRIDER")
#endif
#ifndef EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESRs
#define EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESRs ("EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESR")
#endif
#ifndef EDB_RAM_TM_CONTROLRs
#define EDB_RAM_TM_CONTROLRs ("EDB_RAM_TM_CONTROLR")
#endif
#ifndef EDB_RAM_TM_CONTROL_0Rs
#define EDB_RAM_TM_CONTROL_0Rs ("EDB_RAM_TM_CONTROL_0R")
#endif
#ifndef EDB_RAM_TM_CONTROL_1Rs
#define EDB_RAM_TM_CONTROL_1Rs ("EDB_RAM_TM_CONTROL_1R")
#endif
#ifndef EDB_SER_FIFOMs
#define EDB_SER_FIFOMs ("EDB_SER_FIFOM")
#endif
#ifndef EDB_SER_FIFO_CTRLRs
#define EDB_SER_FIFO_CTRLRs ("EDB_SER_FIFO_CTRLR")
#endif
#ifndef EDB_SER_FIFO_STATUSRs
#define EDB_SER_FIFO_STATUSRs ("EDB_SER_FIFO_STATUSR")
#endif
#ifndef EDB_SPECIAL_DROP_DEBUGRs
#define EDB_SPECIAL_DROP_DEBUGRs ("EDB_SPECIAL_DROP_DEBUGR")
#endif
#ifndef EDB_XMIT_START_COUNTMs
#define EDB_XMIT_START_COUNTMs ("EDB_XMIT_START_COUNTM")
#endif
#ifndef EFP_CAM_BIST_CONFIG_1_64Rs
#define EFP_CAM_BIST_CONFIG_1_64Rs ("EFP_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef EFP_CAM_BIST_CONFIG_64Rs
#define EFP_CAM_BIST_CONFIG_64Rs ("EFP_CAM_BIST_CONFIG_64R")
#endif
#ifndef EFP_CAM_BIST_STATUSRs
#define EFP_CAM_BIST_STATUSRs ("EFP_CAM_BIST_STATUSR")
#endif
#ifndef EFP_CAM_CONTROLRs
#define EFP_CAM_CONTROLRs ("EFP_CAM_CONTROLR")
#endif
#ifndef EFP_CLASSID_SELECTORRs
#define EFP_CLASSID_SELECTORRs ("EFP_CLASSID_SELECTORR")
#endif
#ifndef EFP_CLASSID_SELECTOR_2Rs
#define EFP_CLASSID_SELECTOR_2Rs ("EFP_CLASSID_SELECTOR_2R")
#endif
#ifndef EFP_EN_COR_ERR_RPTRs
#define EFP_EN_COR_ERR_RPTRs ("EFP_EN_COR_ERR_RPTR")
#endif
#ifndef EFP_KEY4_L3_CLASSID_SELECTORRs
#define EFP_KEY4_L3_CLASSID_SELECTORRs ("EFP_KEY4_L3_CLASSID_SELECTORR")
#endif
#ifndef EFP_KEY4_MDL_SELECTORRs
#define EFP_KEY4_MDL_SELECTORRs ("EFP_KEY4_MDL_SELECTORR")
#endif
#ifndef EFP_KEY8_L3_CLASSID_SELECTORRs
#define EFP_KEY8_L3_CLASSID_SELECTORRs ("EFP_KEY8_L3_CLASSID_SELECTORR")
#endif
#ifndef EFP_POLICY_OBJ0s
#define EFP_POLICY_OBJ0s ("EFP_POLICY_OBJ0")
#endif
#ifndef EFP_POLICY_OBJ1s
#define EFP_POLICY_OBJ1s ("EFP_POLICY_OBJ1")
#endif
#ifndef EFP_POLICY_OBJ2s
#define EFP_POLICY_OBJ2s ("EFP_POLICY_OBJ2")
#endif
#ifndef EFP_POLICY_OBJ3s
#define EFP_POLICY_OBJ3s ("EFP_POLICY_OBJ3")
#endif
#ifndef EFP_POLICY_TABLEMs
#define EFP_POLICY_TABLEMs ("EFP_POLICY_TABLEM")
#endif
#ifndef EFP_RAM_CONTROL_64Rs
#define EFP_RAM_CONTROL_64Rs ("EFP_RAM_CONTROL_64R")
#endif
#ifndef EFP_SER_CONTROLRs
#define EFP_SER_CONTROLRs ("EFP_SER_CONTROLR")
#endif
#ifndef EFP_SLICE_CONTROLRs
#define EFP_SLICE_CONTROLRs ("EFP_SLICE_CONTROLR")
#endif
#ifndef EFP_SLICE_MAPRs
#define EFP_SLICE_MAPRs ("EFP_SLICE_MAPR")
#endif
#ifndef EFP_TCAMMs
#define EFP_TCAMMs ("EFP_TCAMM")
#endif
#ifndef EGRs
#define EGRs ("EGR")
#endif
#ifndef EGRESS_SIZE_16s
#define EGRESS_SIZE_16s ("EGRESS_SIZE_16")
#endif
#ifndef EGRESS_SIZE_8s
#define EGRESS_SIZE_8s ("EGRESS_SIZE_8")
#endif
#ifndef EGR_1588_EGRESS_CTRLRs
#define EGR_1588_EGRESS_CTRLRs ("EGR_1588_EGRESS_CTRLR")
#endif
#ifndef EGR_1588_INGRESS_CTRLRs
#define EGR_1588_INGRESS_CTRLRs ("EGR_1588_INGRESS_CTRLR")
#endif
#ifndef EGR_1588_LINK_DELAY_64Rs
#define EGR_1588_LINK_DELAY_64Rs ("EGR_1588_LINK_DELAY_64R")
#endif
#ifndef EGR_1588_PARSING_CONTROLRs
#define EGR_1588_PARSING_CONTROLRs ("EGR_1588_PARSING_CONTROLR")
#endif
#ifndef EGR_1588_SAMs
#define EGR_1588_SAMs ("EGR_1588_SAM")
#endif
#ifndef EGR_ADAPTs
#define EGR_ADAPTs ("EGR_ADAPT")
#endif
#ifndef EGR_ADAPT_ACTION_TABLE_AMs
#define EGR_ADAPT_ACTION_TABLE_AMs ("EGR_ADAPT_ACTION_TABLE_AM")
#endif
#ifndef EGR_ADAPT_ACTION_TABLE_BMs
#define EGR_ADAPT_ACTION_TABLE_BMs ("EGR_ADAPT_ACTION_TABLE_BM")
#endif
#ifndef EGR_ADAPT_BANK0s
#define EGR_ADAPT_BANK0s ("EGR_ADAPT_BANK0")
#endif
#ifndef EGR_ADAPT_BANK1s
#define EGR_ADAPT_BANK1s ("EGR_ADAPT_BANK1")
#endif
#ifndef EGR_ADAPT_ECCMs
#define EGR_ADAPT_ECCMs ("EGR_ADAPT_ECCM")
#endif
#ifndef EGR_ADAPT_GROUPs
#define EGR_ADAPT_GROUPs ("EGR_ADAPT_GROUP")
#endif
#ifndef EGR_ADAPT_HASH_CONTROLMs
#define EGR_ADAPT_HASH_CONTROLMs ("EGR_ADAPT_HASH_CONTROLM")
#endif
#ifndef EGR_ADAPT_HT_DEBUG_CMDMs
#define EGR_ADAPT_HT_DEBUG_CMDMs ("EGR_ADAPT_HT_DEBUG_CMDM")
#endif
#ifndef EGR_ADAPT_HT_DEBUG_KEYMs
#define EGR_ADAPT_HT_DEBUG_KEYMs ("EGR_ADAPT_HT_DEBUG_KEYM")
#endif
#ifndef EGR_ADAPT_HT_DEBUG_RESULTMs
#define EGR_ADAPT_HT_DEBUG_RESULTMs ("EGR_ADAPT_HT_DEBUG_RESULTM")
#endif
#ifndef EGR_ADAPT_KEY_ATTRIBUTESMs
#define EGR_ADAPT_KEY_ATTRIBUTESMs ("EGR_ADAPT_KEY_ATTRIBUTESM")
#endif
#ifndef EGR_ADAPT_LOOKUP_KEY_MODEs
#define EGR_ADAPT_LOOKUP_KEY_MODEs ("EGR_ADAPT_LOOKUP_KEY_MODE")
#endif
#ifndef EGR_ADAPT_PORT_GRP_MODEs
#define EGR_ADAPT_PORT_GRP_MODEs ("EGR_ADAPT_PORT_GRP_MODE")
#endif
#ifndef EGR_ADAPT_REMAP_TABLE_AMs
#define EGR_ADAPT_REMAP_TABLE_AMs ("EGR_ADAPT_REMAP_TABLE_AM")
#endif
#ifndef EGR_ADAPT_REMAP_TABLE_BMs
#define EGR_ADAPT_REMAP_TABLE_BMs ("EGR_ADAPT_REMAP_TABLE_BM")
#endif
#ifndef EGR_ADAPT_SINGLEMs
#define EGR_ADAPT_SINGLEMs ("EGR_ADAPT_SINGLEM")
#endif
#ifndef EGR_ASSIGN_IPRIs
#define EGR_ASSIGN_IPRIs ("EGR_ASSIGN_IPRI")
#endif
#ifndef EGR_ASSIGN_OPRIs
#define EGR_ASSIGN_OPRIs ("EGR_ASSIGN_OPRI")
#endif
#ifndef EGR_BLOCK_L2s
#define EGR_BLOCK_L2s ("EGR_BLOCK_L2")
#endif
#ifndef EGR_BLOCK_L3s
#define EGR_BLOCK_L3s ("EGR_BLOCK_L3")
#endif
#ifndef EGR_BLOCK_UCASTs
#define EGR_BLOCK_UCASTs ("EGR_BLOCK_UCAST")
#endif
#ifndef EGR_CFI_AS_CNGs
#define EGR_CFI_AS_CNGs ("EGR_CFI_AS_CNG")
#endif
#ifndef EGR_COLOR_UPDATEs
#define EGR_COLOR_UPDATEs ("EGR_COLOR_UPDATE")
#endif
#ifndef EGR_CONFIGRs
#define EGR_CONFIGRs ("EGR_CONFIGR")
#endif
#ifndef EGR_CONFIG_1Rs
#define EGR_CONFIG_1Rs ("EGR_CONFIG_1R")
#endif
#ifndef EGR_COUNTER_CONTROLRs
#define EGR_COUNTER_CONTROLRs ("EGR_COUNTER_CONTROLR")
#endif
#ifndef EGR_DBGRs
#define EGR_DBGRs ("EGR_DBGR")
#endif
#ifndef EGR_DBG_2Rs
#define EGR_DBG_2Rs ("EGR_DBG_2R")
#endif
#ifndef EGR_DCN_PROFILEMs
#define EGR_DCN_PROFILEMs ("EGR_DCN_PROFILEM")
#endif
#ifndef EGR_DII_AUX_ARB_CONTROLRs
#define EGR_DII_AUX_ARB_CONTROLRs ("EGR_DII_AUX_ARB_CONTROLR")
#endif
#ifndef EGR_DII_DEBUG_CONFIGRs
#define EGR_DII_DEBUG_CONFIGRs ("EGR_DII_DEBUG_CONFIGR")
#endif
#ifndef EGR_DII_DPP_CTRLRs
#define EGR_DII_DPP_CTRLRs ("EGR_DII_DPP_CTRLR")
#endif
#ifndef EGR_DII_ECC_CONTROLRs
#define EGR_DII_ECC_CONTROLRs ("EGR_DII_ECC_CONTROLR")
#endif
#ifndef EGR_DII_EVENT_FIFO_STATUSRs
#define EGR_DII_EVENT_FIFO_STATUSRs ("EGR_DII_EVENT_FIFO_STATUSR")
#endif
#ifndef EGR_DII_EVENT_FIFO_STATUS_1Rs
#define EGR_DII_EVENT_FIFO_STATUS_1Rs ("EGR_DII_EVENT_FIFO_STATUS_1R")
#endif
#ifndef EGR_DII_HW_RESET_CONTROL_0Rs
#define EGR_DII_HW_RESET_CONTROL_0Rs ("EGR_DII_HW_RESET_CONTROL_0R")
#endif
#ifndef EGR_DII_HW_STATUSRs
#define EGR_DII_HW_STATUSRs ("EGR_DII_HW_STATUSR")
#endif
#ifndef EGR_DII_INTR_ENABLERs
#define EGR_DII_INTR_ENABLERs ("EGR_DII_INTR_ENABLER")
#endif
#ifndef EGR_DII_INTR_STATUSRs
#define EGR_DII_INTR_STATUSRs ("EGR_DII_INTR_STATUSR")
#endif
#ifndef EGR_DII_NULL_SLOT_CFGRs
#define EGR_DII_NULL_SLOT_CFGRs ("EGR_DII_NULL_SLOT_CFGR")
#endif
#ifndef EGR_DII_Q_BEGINRs
#define EGR_DII_Q_BEGINRs ("EGR_DII_Q_BEGINR")
#endif
#ifndef EGR_DII_RAM_CONTROLRs
#define EGR_DII_RAM_CONTROLRs ("EGR_DII_RAM_CONTROLR")
#endif
#ifndef EGR_DII_SER_CONTROL_0Rs
#define EGR_DII_SER_CONTROL_0Rs ("EGR_DII_SER_CONTROL_0R")
#endif
#ifndef EGR_DII_SER_CONTROL_1Rs
#define EGR_DII_SER_CONTROL_1Rs ("EGR_DII_SER_CONTROL_1R")
#endif
#ifndef EGR_DII_SER_SCAN_CONFIGRs
#define EGR_DII_SER_SCAN_CONFIGRs ("EGR_DII_SER_SCAN_CONFIGR")
#endif
#ifndef EGR_DII_SER_SCAN_STATUSRs
#define EGR_DII_SER_SCAN_STATUSRs ("EGR_DII_SER_SCAN_STATUSR")
#endif
#ifndef EGR_DOI_EVENT_FIFO_STATUSRs
#define EGR_DOI_EVENT_FIFO_STATUSRs ("EGR_DOI_EVENT_FIFO_STATUSR")
#endif
#ifndef EGR_DOI_HW_STATUSRs
#define EGR_DOI_HW_STATUSRs ("EGR_DOI_HW_STATUSR")
#endif
#ifndef EGR_DOI_INTR_ENABLERs
#define EGR_DOI_INTR_ENABLERs ("EGR_DOI_INTR_ENABLER")
#endif
#ifndef EGR_DOI_INTR_STATUSRs
#define EGR_DOI_INTR_STATUSRs ("EGR_DOI_INTR_STATUSR")
#endif
#ifndef EGR_DOI_RAM_CONTROLRs
#define EGR_DOI_RAM_CONTROLRs ("EGR_DOI_RAM_CONTROLR")
#endif
#ifndef EGR_DOI_SER_CONTROLRs
#define EGR_DOI_SER_CONTROLRs ("EGR_DOI_SER_CONTROLR")
#endif
#ifndef EGR_DOI_SER_FIFOMs
#define EGR_DOI_SER_FIFOMs ("EGR_DOI_SER_FIFOM")
#endif
#ifndef EGR_DOI_SER_FIFO_CTRLRs
#define EGR_DOI_SER_FIFO_CTRLRs ("EGR_DOI_SER_FIFO_CTRLR")
#endif
#ifndef EGR_DOI_SER_FIFO_STATUSRs
#define EGR_DOI_SER_FIFO_STATUSRs ("EGR_DOI_SER_FIFO_STATUSR")
#endif
#ifndef EGR_DOI_SER_STATUSRs
#define EGR_DOI_SER_STATUSRs ("EGR_DOI_SER_STATUSR")
#endif
#ifndef EGR_DROP_VECTORRs
#define EGR_DROP_VECTORRs ("EGR_DROP_VECTORR")
#endif
#ifndef EGR_DSCP_TABLEMs
#define EGR_DSCP_TABLEMs ("EGR_DSCP_TABLEM")
#endif
#ifndef EGR_DVPMs
#define EGR_DVPMs ("EGR_DVPM")
#endif
#ifndef EGR_DVP_2Ms
#define EGR_DVP_2Ms ("EGR_DVP_2M")
#endif
#ifndef EGR_ECN_CONTROLRs
#define EGR_ECN_CONTROLRs ("EGR_ECN_CONTROLR")
#endif
#ifndef EGR_ECN_COUNTER_64Rs
#define EGR_ECN_COUNTER_64Rs ("EGR_ECN_COUNTER_64R")
#endif
#ifndef EGR_EFPMOD_HW_CONFIGRs
#define EGR_EFPMOD_HW_CONFIGRs ("EGR_EFPMOD_HW_CONFIGR")
#endif
#ifndef EGR_EFPMOD_RAM_CONTROLRs
#define EGR_EFPMOD_RAM_CONTROLRs ("EGR_EFPMOD_RAM_CONTROLR")
#endif
#ifndef EGR_EFPMOD_SER_CONTROLRs
#define EGR_EFPMOD_SER_CONTROLRs ("EGR_EFPMOD_SER_CONTROLR")
#endif
#ifndef EGR_EFPPARS_HW_CONFIGRs
#define EGR_EFPPARS_HW_CONFIGRs ("EGR_EFPPARS_HW_CONFIGR")
#endif
#ifndef EGR_EFPPARS_OPAQUE_TAG_CONFIGRs
#define EGR_EFPPARS_OPAQUE_TAG_CONFIGRs ("EGR_EFPPARS_OPAQUE_TAG_CONFIGR")
#endif
#ifndef EGR_EFPPARS_OPAQUE_TAG_CONFIG_0Rs
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_0Rs ("EGR_EFPPARS_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef EGR_EFPPARS_OPAQUE_TAG_CONFIG_1Rs
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_1Rs ("EGR_EFPPARS_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef EGR_EFPPARS_RAM_CONTROLRs
#define EGR_EFPPARS_RAM_CONTROLRs ("EGR_EFPPARS_RAM_CONTROLR")
#endif
#ifndef EGR_EFPPARS_SER_CONTROLRs
#define EGR_EFPPARS_SER_CONTROLRs ("EGR_EFPPARS_SER_CONTROLR")
#endif
#ifndef EGR_EFP_HW_CONFIGRs
#define EGR_EFP_HW_CONFIGRs ("EGR_EFP_HW_CONFIGR")
#endif
#ifndef EGR_ENABLEMs
#define EGR_ENABLEMs ("EGR_ENABLEM")
#endif
#ifndef EGR_ENCAPs
#define EGR_ENCAPs ("EGR_ENCAP")
#endif
#ifndef EGR_EPARS_EN_COR_ERR_RPTRs
#define EGR_EPARS_EN_COR_ERR_RPTRs ("EGR_EPARS_EN_COR_ERR_RPTR")
#endif
#ifndef EGR_EPARS_HW_CONFIGRs
#define EGR_EPARS_HW_CONFIGRs ("EGR_EPARS_HW_CONFIGR")
#endif
#ifndef EGR_EPARS_INNER_L2_OPAQUE_TAG_CONFIGRs
#define EGR_EPARS_INNER_L2_OPAQUE_TAG_CONFIGRs ("EGR_EPARS_INNER_L2_OPAQUE_TAG_CONFIGR")
#endif
#ifndef EGR_EPARS_OPAQUE_TAG_CONFIGRs
#define EGR_EPARS_OPAQUE_TAG_CONFIGRs ("EGR_EPARS_OPAQUE_TAG_CONFIGR")
#endif
#ifndef EGR_EPARS_OPAQUE_TAG_CONFIG_0Rs
#define EGR_EPARS_OPAQUE_TAG_CONFIG_0Rs ("EGR_EPARS_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef EGR_EPARS_OPAQUE_TAG_CONFIG_1Rs
#define EGR_EPARS_OPAQUE_TAG_CONFIG_1Rs ("EGR_EPARS_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef EGR_EPARS_RAM_CONTROLRs
#define EGR_EPARS_RAM_CONTROLRs ("EGR_EPARS_RAM_CONTROLR")
#endif
#ifndef EGR_EPARS_RAM_MSP_ECC_CTRLRs
#define EGR_EPARS_RAM_MSP_ECC_CTRLRs ("EGR_EPARS_RAM_MSP_ECC_CTRLR")
#endif
#ifndef EGR_EPARS_SER_CONTROLRs
#define EGR_EPARS_SER_CONTROLRs ("EGR_EPARS_SER_CONTROLR")
#endif
#ifndef EGR_EPARS_XOR_CONTROLRs
#define EGR_EPARS_XOR_CONTROLRs ("EGR_EPARS_XOR_CONTROLR")
#endif
#ifndef EGR_EPMOD_EN_COR_ERR_RPTRs
#define EGR_EPMOD_EN_COR_ERR_RPTRs ("EGR_EPMOD_EN_COR_ERR_RPTR")
#endif
#ifndef EGR_EPMOD_HW_CONFIGRs
#define EGR_EPMOD_HW_CONFIGRs ("EGR_EPMOD_HW_CONFIGR")
#endif
#ifndef EGR_EPMOD_L2_OPAQUE_TAG_CONFIGRs
#define EGR_EPMOD_L2_OPAQUE_TAG_CONFIGRs ("EGR_EPMOD_L2_OPAQUE_TAG_CONFIGR")
#endif
#ifndef EGR_EPMOD_RAM_CONTROLRs
#define EGR_EPMOD_RAM_CONTROLRs ("EGR_EPMOD_RAM_CONTROLR")
#endif
#ifndef EGR_EPMOD_SER_CONTROLRs
#define EGR_EPMOD_SER_CONTROLRs ("EGR_EPMOD_SER_CONTROLR")
#endif
#ifndef EGR_ESW_HW_CONFIGRs
#define EGR_ESW_HW_CONFIGRs ("EGR_ESW_HW_CONFIGR")
#endif
#ifndef EGR_EVENT_MASKRs
#define EGR_EVENT_MASKRs ("EGR_EVENT_MASKR")
#endif
#ifndef EGR_EVENT_MASK_0Rs
#define EGR_EVENT_MASK_0Rs ("EGR_EVENT_MASK_0R")
#endif
#ifndef EGR_EVENT_MASK_1Rs
#define EGR_EVENT_MASK_1Rs ("EGR_EVENT_MASK_1R")
#endif
#ifndef EGR_EVENT_MASK_2Rs
#define EGR_EVENT_MASK_2Rs ("EGR_EVENT_MASK_2R")
#endif
#ifndef EGR_EVENT_MASK_3Rs
#define EGR_EVENT_MASK_3Rs ("EGR_EVENT_MASK_3R")
#endif
#ifndef EGR_EVENT_MASK_4Rs
#define EGR_EVENT_MASK_4Rs ("EGR_EVENT_MASK_4R")
#endif
#ifndef EGR_EVENT_MASK_5Rs
#define EGR_EVENT_MASK_5Rs ("EGR_EVENT_MASK_5R")
#endif
#ifndef EGR_EVENT_MASK_6Rs
#define EGR_EVENT_MASK_6Rs ("EGR_EVENT_MASK_6R")
#endif
#ifndef EGR_EVENT_MASK_7Rs
#define EGR_EVENT_MASK_7Rs ("EGR_EVENT_MASK_7R")
#endif
#ifndef EGR_FLEXIBLE_IPV6_EXT_HDRRs
#define EGR_FLEXIBLE_IPV6_EXT_HDRRs ("EGR_FLEXIBLE_IPV6_EXT_HDRR")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_0_INST0Ms
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST0Ms ("EGR_FLEX_CTR_OFFSET_TABLE_0_INST0M")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_0_INST1Ms
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST1Ms ("EGR_FLEX_CTR_OFFSET_TABLE_0_INST1M")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_1_INST0Ms
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST0Ms ("EGR_FLEX_CTR_OFFSET_TABLE_1_INST0M")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_1_INST1Ms
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST1Ms ("EGR_FLEX_CTR_OFFSET_TABLE_1_INST1M")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_2_INST0Ms
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST0Ms ("EGR_FLEX_CTR_OFFSET_TABLE_2_INST0M")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_2_INST1Ms
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST1Ms ("EGR_FLEX_CTR_OFFSET_TABLE_2_INST1M")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0Rs
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0Rs ("EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0R")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1Rs
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1Rs ("EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1R")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0Rs
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0Rs ("EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0R")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1Rs
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1Rs ("EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1R")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0Rs
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0Rs ("EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0R")
#endif
#ifndef EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1Rs
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1Rs ("EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1R")
#endif
#ifndef EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0Rs
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0Rs ("EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0R")
#endif
#ifndef EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1Rs
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1Rs ("EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1R")
#endif
#ifndef EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0Rs
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0Rs ("EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0R")
#endif
#ifndef EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1Rs
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1Rs ("EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1R")
#endif
#ifndef EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0Rs
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0Rs ("EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0R")
#endif
#ifndef EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1Rs
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1Rs ("EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1R")
#endif
#ifndef EGR_FRAGMENT_ID_TABLE_INST0Ms
#define EGR_FRAGMENT_ID_TABLE_INST0Ms ("EGR_FRAGMENT_ID_TABLE_INST0M")
#endif
#ifndef EGR_FRAGMENT_ID_TABLE_INST1Ms
#define EGR_FRAGMENT_ID_TABLE_INST1Ms ("EGR_FRAGMENT_ID_TABLE_INST1M")
#endif
#ifndef EGR_GPP_ATTRIBUTESMs
#define EGR_GPP_ATTRIBUTESMs ("EGR_GPP_ATTRIBUTESM")
#endif
#ifndef EGR_GSH_ETHERTYPE_1Rs
#define EGR_GSH_ETHERTYPE_1Rs ("EGR_GSH_ETHERTYPE_1R")
#endif
#ifndef EGR_GSH_ETHERTYPE_2Rs
#define EGR_GSH_ETHERTYPE_2Rs ("EGR_GSH_ETHERTYPE_2R")
#endif
#ifndef EGR_HG_HDR_PROT_STATUS_TX_CONTROLRs
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLRs ("EGR_HG_HDR_PROT_STATUS_TX_CONTROLR")
#endif
#ifndef EGR_HISTO_DST_PORT_MAPRs
#define EGR_HISTO_DST_PORT_MAPRs ("EGR_HISTO_DST_PORT_MAPR")
#endif
#ifndef EGR_HISTO_MON_0_CONFIGRs
#define EGR_HISTO_MON_0_CONFIGRs ("EGR_HISTO_MON_0_CONFIGR")
#endif
#ifndef EGR_HISTO_MON_1_CONFIGRs
#define EGR_HISTO_MON_1_CONFIGRs ("EGR_HISTO_MON_1_CONFIGR")
#endif
#ifndef EGR_HISTO_MON_2_CONFIGRs
#define EGR_HISTO_MON_2_CONFIGRs ("EGR_HISTO_MON_2_CONFIGR")
#endif
#ifndef EGR_HISTO_MON_3_CONFIGRs
#define EGR_HISTO_MON_3_CONFIGRs ("EGR_HISTO_MON_3_CONFIGR")
#endif
#ifndef EGR_HISTO_SRC_PORT_MAPRs
#define EGR_HISTO_SRC_PORT_MAPRs ("EGR_HISTO_SRC_PORT_MAPR")
#endif
#ifndef EGR_ICFIs
#define EGR_ICFIs ("EGR_ICFI")
#endif
#ifndef EGR_IFA_HDR_CONFIG_0Rs
#define EGR_IFA_HDR_CONFIG_0Rs ("EGR_IFA_HDR_CONFIG_0R")
#endif
#ifndef EGR_IFA_HDR_CONFIG_1Rs
#define EGR_IFA_HDR_CONFIG_1Rs ("EGR_IFA_HDR_CONFIG_1R")
#endif
#ifndef EGR_INGRESS_PORT_TPID_SELECTRs
#define EGR_INGRESS_PORT_TPID_SELECTRs ("EGR_INGRESS_PORT_TPID_SELECTR")
#endif
#ifndef EGR_ING_PORTMs
#define EGR_ING_PORTMs ("EGR_ING_PORTM")
#endif
#ifndef EGR_ING_PORT_2Ms
#define EGR_ING_PORT_2Ms ("EGR_ING_PORT_2M")
#endif
#ifndef EGR_ING_VFIMs
#define EGR_ING_VFIMs ("EGR_ING_VFIM")
#endif
#ifndef EGR_INTR_ENABLE_2Rs
#define EGR_INTR_ENABLE_2Rs ("EGR_INTR_ENABLE_2R")
#endif
#ifndef EGR_INTR_STATUS_2Rs
#define EGR_INTR_STATUS_2Rs ("EGR_INTR_STATUS_2R")
#endif
#ifndef EGR_INT_ACTION_PROFILEMs
#define EGR_INT_ACTION_PROFILEMs ("EGR_INT_ACTION_PROFILEM")
#endif
#ifndef EGR_INT_CN_TO_EXP_MAPPING_TABLEMs
#define EGR_INT_CN_TO_EXP_MAPPING_TABLEMs ("EGR_INT_CN_TO_EXP_MAPPING_TABLEM")
#endif
#ifndef EGR_INT_CN_TO_IP_MAPPINGMs
#define EGR_INT_CN_TO_IP_MAPPINGMs ("EGR_INT_CN_TO_IP_MAPPINGM")
#endif
#ifndef EGR_INT_CN_UPDATEMs
#define EGR_INT_CN_UPDATEMs ("EGR_INT_CN_UPDATEM")
#endif
#ifndef EGR_INT_EGRESS_TIME_DELTARs
#define EGR_INT_EGRESS_TIME_DELTARs ("EGR_INT_EGRESS_TIME_DELTAR")
#endif
#ifndef EGR_INT_METADATA_FIFO_CTRL_INST0Rs
#define EGR_INT_METADATA_FIFO_CTRL_INST0Rs ("EGR_INT_METADATA_FIFO_CTRL_INST0R")
#endif
#ifndef EGR_INT_METADATA_FIFO_CTRL_INST1Rs
#define EGR_INT_METADATA_FIFO_CTRL_INST1Rs ("EGR_INT_METADATA_FIFO_CTRL_INST1R")
#endif
#ifndef EGR_INT_METADATA_FIFO_INST0Ms
#define EGR_INT_METADATA_FIFO_INST0Ms ("EGR_INT_METADATA_FIFO_INST0M")
#endif
#ifndef EGR_INT_METADATA_FIFO_INST1Ms
#define EGR_INT_METADATA_FIFO_INST1Ms ("EGR_INT_METADATA_FIFO_INST1M")
#endif
#ifndef EGR_INT_METADATA_FIFO_STATUS_INST0Rs
#define EGR_INT_METADATA_FIFO_STATUS_INST0Rs ("EGR_INT_METADATA_FIFO_STATUS_INST0R")
#endif
#ifndef EGR_INT_METADATA_FIFO_STATUS_INST1Rs
#define EGR_INT_METADATA_FIFO_STATUS_INST1Rs ("EGR_INT_METADATA_FIFO_STATUS_INST1R")
#endif
#ifndef EGR_INT_PORT_META_DATARs
#define EGR_INT_PORT_META_DATARs ("EGR_INT_PORT_META_DATAR")
#endif
#ifndef EGR_INT_SWITCH_IDRs
#define EGR_INT_SWITCH_IDRs ("EGR_INT_SWITCH_IDR")
#endif
#ifndef EGR_IOAM_HDR_CONFIG_0Rs
#define EGR_IOAM_HDR_CONFIG_0Rs ("EGR_IOAM_HDR_CONFIG_0R")
#endif
#ifndef EGR_IOAM_HDR_CONFIG_0_V4Rs
#define EGR_IOAM_HDR_CONFIG_0_V4Rs ("EGR_IOAM_HDR_CONFIG_0_V4R")
#endif
#ifndef EGR_IOAM_HDR_CONFIG_0_V6_LWRRs
#define EGR_IOAM_HDR_CONFIG_0_V6_LWRRs ("EGR_IOAM_HDR_CONFIG_0_V6_LWRR")
#endif
#ifndef EGR_IOAM_HDR_CONFIG_0_V6_UPRRs
#define EGR_IOAM_HDR_CONFIG_0_V6_UPRRs ("EGR_IOAM_HDR_CONFIG_0_V6_UPRR")
#endif
#ifndef EGR_IOAM_HDR_CONFIG_1Rs
#define EGR_IOAM_HDR_CONFIG_1Rs ("EGR_IOAM_HDR_CONFIG_1R")
#endif
#ifndef EGR_IPMCMs
#define EGR_IPMCMs ("EGR_IPMCM")
#endif
#ifndef EGR_IPMC_CFG2Rs
#define EGR_IPMC_CFG2Rs ("EGR_IPMC_CFG2R")
#endif
#ifndef EGR_IPRIs
#define EGR_IPRIs ("EGR_IPRI")
#endif
#ifndef EGR_IPV6_EXT_HDR_PROTOs
#define EGR_IPV6_EXT_HDR_PROTOs ("EGR_IPV6_EXT_HDR_PROTO")
#endif
#ifndef EGR_IPV6_PREFIX_LISTMs
#define EGR_IPV6_PREFIX_LISTMs ("EGR_IPV6_PREFIX_LISTM")
#endif
#ifndef EGR_IP_ECN_TO_EXP_MAPPING_TABLEMs
#define EGR_IP_ECN_TO_EXP_MAPPING_TABLEMs ("EGR_IP_ECN_TO_EXP_MAPPING_TABLEM")
#endif
#ifndef EGR_IP_TO_INT_CN_MAPPINGMs
#define EGR_IP_TO_INT_CN_MAPPINGMs ("EGR_IP_TO_INT_CN_MAPPINGM")
#endif
#ifndef EGR_IP_TUNNELMs
#define EGR_IP_TUNNELMs ("EGR_IP_TUNNELM")
#endif
#ifndef EGR_IP_TUNNEL_IPV6Ms
#define EGR_IP_TUNNEL_IPV6Ms ("EGR_IP_TUNNEL_IPV6M")
#endif
#ifndef EGR_IP_TUNNEL_MPLSMs
#define EGR_IP_TUNNEL_MPLSMs ("EGR_IP_TUNNEL_MPLSM")
#endif
#ifndef EGR_IVIDs
#define EGR_IVIDs ("EGR_IVID")
#endif
#ifndef EGR_L3_INTFMs
#define EGR_L3_INTFMs ("EGR_L3_INTFM")
#endif
#ifndef EGR_L3_INTF_BANK_CONFIGRs
#define EGR_L3_INTF_BANK_CONFIGRs ("EGR_L3_INTF_BANK_CONFIGR")
#endif
#ifndef EGR_L3_NEXT_HOPMs
#define EGR_L3_NEXT_HOPMs ("EGR_L3_NEXT_HOPM")
#endif
#ifndef EGR_L3_NEXT_HOP_BANK_CONFIGRs
#define EGR_L3_NEXT_HOP_BANK_CONFIGRs ("EGR_L3_NEXT_HOP_BANK_CONFIGR")
#endif
#ifndef EGR_L3_NEXT_HOP_OBJECT_MAPMs
#define EGR_L3_NEXT_HOP_OBJECT_MAPMs ("EGR_L3_NEXT_HOP_OBJECT_MAPM")
#endif
#ifndef EGR_LATENCY_ADJUSTs
#define EGR_LATENCY_ADJUSTs ("EGR_LATENCY_ADJUST")
#endif
#ifndef EGR_LATENCY_ECN_INT_CN_UPDATEMs
#define EGR_LATENCY_ECN_INT_CN_UPDATEMs ("EGR_LATENCY_ECN_INT_CN_UPDATEM")
#endif
#ifndef EGR_LATENCY_ECN_PROFILEMs
#define EGR_LATENCY_ECN_PROFILEMs ("EGR_LATENCY_ECN_PROFILEM")
#endif
#ifndef EGR_LOOPBACK_CONTROLRs
#define EGR_LOOPBACK_CONTROLRs ("EGR_LOOPBACK_CONTROLR")
#endif
#ifndef EGR_LOOPBACK_PROFILEMs
#define EGR_LOOPBACK_PROFILEMs ("EGR_LOOPBACK_PROFILEM")
#endif
#ifndef EGR_MAC_DA_PROFILEMs
#define EGR_MAC_DA_PROFILEMs ("EGR_MAC_DA_PROFILEM")
#endif
#ifndef EGR_MASKs
#define EGR_MASKs ("EGR_MASK")
#endif
#ifndef EGR_MASKMs
#define EGR_MASKMs ("EGR_MASKM")
#endif
#ifndef EGR_MAX_USED_ENTRIESMs
#define EGR_MAX_USED_ENTRIESMs ("EGR_MAX_USED_ENTRIESM")
#endif
#ifndef EGR_MC_CONTROL_1Rs
#define EGR_MC_CONTROL_1Rs ("EGR_MC_CONTROL_1R")
#endif
#ifndef EGR_MC_CONTROL_2Rs
#define EGR_MC_CONTROL_2Rs ("EGR_MC_CONTROL_2R")
#endif
#ifndef EGR_MD_HDR_ATTRSMs
#define EGR_MD_HDR_ATTRSMs ("EGR_MD_HDR_ATTRSM")
#endif
#ifndef EGR_MD_HDR_CONST_PROFILEMs
#define EGR_MD_HDR_CONST_PROFILEMs ("EGR_MD_HDR_CONST_PROFILEM")
#endif
#ifndef EGR_MD_HDR_FS_PROFILEMs
#define EGR_MD_HDR_FS_PROFILEMs ("EGR_MD_HDR_FS_PROFILEM")
#endif
#ifndef EGR_MEMBER_PORTSs
#define EGR_MEMBER_PORTSs ("EGR_MEMBER_PORTS")
#endif
#ifndef EGR_METADATA_PROFILEMs
#define EGR_METADATA_PROFILEMs ("EGR_METADATA_PROFILEM")
#endif
#ifndef EGR_MIRROR_ENCAP_CONTROLMs
#define EGR_MIRROR_ENCAP_CONTROLMs ("EGR_MIRROR_ENCAP_CONTROLM")
#endif
#ifndef EGR_MIRROR_ENCAP_DATA_1Ms
#define EGR_MIRROR_ENCAP_DATA_1Ms ("EGR_MIRROR_ENCAP_DATA_1M")
#endif
#ifndef EGR_MIRROR_ENCAP_DATA_2Ms
#define EGR_MIRROR_ENCAP_DATA_2Ms ("EGR_MIRROR_ENCAP_DATA_2M")
#endif
#ifndef EGR_MIRROR_ENCAP_DESTINATIONMs
#define EGR_MIRROR_ENCAP_DESTINATIONMs ("EGR_MIRROR_ENCAP_DESTINATIONM")
#endif
#ifndef EGR_MIRROR_ENCAP_PSAMPRs
#define EGR_MIRROR_ENCAP_PSAMPRs ("EGR_MIRROR_ENCAP_PSAMPR")
#endif
#ifndef EGR_MIRROR_PSAMP_FORMAT_2_MONITORRs
#define EGR_MIRROR_PSAMP_FORMAT_2_MONITORRs ("EGR_MIRROR_PSAMP_FORMAT_2_MONITORR")
#endif
#ifndef EGR_MIRROR_SEQ_INST0Ms
#define EGR_MIRROR_SEQ_INST0Ms ("EGR_MIRROR_SEQ_INST0M")
#endif
#ifndef EGR_MIRROR_SEQ_INST1Ms
#define EGR_MIRROR_SEQ_INST1Ms ("EGR_MIRROR_SEQ_INST1M")
#endif
#ifndef EGR_MIRROR_SESSIONMs
#define EGR_MIRROR_SESSIONMs ("EGR_MIRROR_SESSIONM")
#endif
#ifndef EGR_MIRROR_USER_META_DATAMs
#define EGR_MIRROR_USER_META_DATAMs ("EGR_MIRROR_USER_META_DATAM")
#endif
#ifndef EGR_MIRROR_ZERO_OFFSET_PROFILEMs
#define EGR_MIRROR_ZERO_OFFSET_PROFILEMs ("EGR_MIRROR_ZERO_OFFSET_PROFILEM")
#endif
#ifndef EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0Rs
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0Rs ("EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0R")
#endif
#ifndef EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1Rs
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1Rs ("EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1R")
#endif
#ifndef EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2Rs
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2Rs ("EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2R")
#endif
#ifndef EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3Rs
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3Rs ("EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3R")
#endif
#ifndef EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0Rs
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0Rs ("EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0R")
#endif
#ifndef EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1Rs
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1Rs ("EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1R")
#endif
#ifndef EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2Rs
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2Rs ("EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2R")
#endif
#ifndef EGR_MMU_CELL_CREDITMs
#define EGR_MMU_CELL_CREDITMs ("EGR_MMU_CELL_CREDITM")
#endif
#ifndef EGR_MMU_REQUESTSMs
#define EGR_MMU_REQUESTSMs ("EGR_MMU_REQUESTSM")
#endif
#ifndef EGR_MOD_EVENTs
#define EGR_MOD_EVENTs ("EGR_MOD_EVENT")
#endif
#ifndef EGR_MPLS_EXP_MAPPING_1Ms
#define EGR_MPLS_EXP_MAPPING_1Ms ("EGR_MPLS_EXP_MAPPING_1M")
#endif
#ifndef EGR_MPLS_EXP_MAPPING_2Ms
#define EGR_MPLS_EXP_MAPPING_2Ms ("EGR_MPLS_EXP_MAPPING_2M")
#endif
#ifndef EGR_MPLS_EXP_PRI_MAPPINGMs
#define EGR_MPLS_EXP_PRI_MAPPINGMs ("EGR_MPLS_EXP_PRI_MAPPINGM")
#endif
#ifndef EGR_MPLS_PRI_MAPPINGMs
#define EGR_MPLS_PRI_MAPPINGMs ("EGR_MPLS_PRI_MAPPINGM")
#endif
#ifndef EGR_MTURs
#define EGR_MTURs ("EGR_MTUR")
#endif
#ifndef EGR_MTU_CHECK_PROFILEMs
#define EGR_MTU_CHECK_PROFILEMs ("EGR_MTU_CHECK_PROFILEM")
#endif
#ifndef EGR_NETWORK_PRUNE_CONTROLMs
#define EGR_NETWORK_PRUNE_CONTROLMs ("EGR_NETWORK_PRUNE_CONTROLM")
#endif
#ifndef EGR_NHOP_FLEX_CTR_CONTROLRs
#define EGR_NHOP_FLEX_CTR_CONTROLRs ("EGR_NHOP_FLEX_CTR_CONTROLR")
#endif
#ifndef EGR_NTP_CONFIGRs
#define EGR_NTP_CONFIGRs ("EGR_NTP_CONFIGR")
#endif
#ifndef EGR_OBJ_LATENCY_ADJUSTs
#define EGR_OBJ_LATENCY_ADJUSTs ("EGR_OBJ_LATENCY_ADJUST")
#endif
#ifndef EGR_OBJ_LATENCY_SHIFTs
#define EGR_OBJ_LATENCY_SHIFTs ("EGR_OBJ_LATENCY_SHIFT")
#endif
#ifndef EGR_OCFIs
#define EGR_OCFIs ("EGR_OCFI")
#endif
#ifndef EGR_OPAQUE_TAGs
#define EGR_OPAQUE_TAGs ("EGR_OPAQUE_TAG")
#endif
#ifndef EGR_OPRIs
#define EGR_OPRIs ("EGR_OPRI")
#endif
#ifndef EGR_OUTER_TPIDRs
#define EGR_OUTER_TPIDRs ("EGR_OUTER_TPIDR")
#endif
#ifndef EGR_OUTER_TPID_0Rs
#define EGR_OUTER_TPID_0Rs ("EGR_OUTER_TPID_0R")
#endif
#ifndef EGR_OUTER_TPID_1Rs
#define EGR_OUTER_TPID_1Rs ("EGR_OUTER_TPID_1R")
#endif
#ifndef EGR_OUTER_TPID_2Rs
#define EGR_OUTER_TPID_2Rs ("EGR_OUTER_TPID_2R")
#endif
#ifndef EGR_OUTER_TPID_3Rs
#define EGR_OUTER_TPID_3Rs ("EGR_OUTER_TPID_3R")
#endif
#ifndef EGR_OVIDs
#define EGR_OVIDs ("EGR_OVID")
#endif
#ifndef EGR_OVID_VALIDs
#define EGR_OVID_VALIDs ("EGR_OVID_VALID")
#endif
#ifndef EGR_O_NHOP_FLEX_CTR_CONTROLRs
#define EGR_O_NHOP_FLEX_CTR_CONTROLRs ("EGR_O_NHOP_FLEX_CTR_CONTROLR")
#endif
#ifndef EGR_PER_PORT_BUFFER_SFT_RESETMs
#define EGR_PER_PORT_BUFFER_SFT_RESETMs ("EGR_PER_PORT_BUFFER_SFT_RESETM")
#endif
#ifndef EGR_PIPEs
#define EGR_PIPEs ("EGR_PIPE")
#endif
#ifndef EGR_PKT_MODS_CONTROLRs
#define EGR_PKT_MODS_CONTROLRs ("EGR_PKT_MODS_CONTROLR")
#endif
#ifndef EGR_PKT_MODS_CONTROL_2Rs
#define EGR_PKT_MODS_CONTROL_2Rs ("EGR_PKT_MODS_CONTROL_2R")
#endif
#ifndef EGR_PORTs
#define EGR_PORTs ("EGR_PORT")
#endif
#ifndef EGR_PORTMs
#define EGR_PORTMs ("EGR_PORTM")
#endif
#ifndef EGR_PORTS_TURNAROUNDs
#define EGR_PORTS_TURNAROUNDs ("EGR_PORTS_TURNAROUND")
#endif
#ifndef EGR_PORT_1Rs
#define EGR_PORT_1Rs ("EGR_PORT_1R")
#endif
#ifndef EGR_PORT_CREDIT_RESETMs
#define EGR_PORT_CREDIT_RESETMs ("EGR_PORT_CREDIT_RESETM")
#endif
#ifndef EGR_PORT_IDs
#define EGR_PORT_IDs ("EGR_PORT_ID")
#endif
#ifndef EGR_PORT_ID_MATCHs
#define EGR_PORT_ID_MATCHs ("EGR_PORT_ID_MATCH")
#endif
#ifndef EGR_PORT_REQUESTSMs
#define EGR_PORT_REQUESTSMs ("EGR_PORT_REQUESTSM")
#endif
#ifndef EGR_PRIs
#define EGR_PRIs ("EGR_PRI")
#endif
#ifndef EGR_PRI_CNG_MAPMs
#define EGR_PRI_CNG_MAPMs ("EGR_PRI_CNG_MAPM")
#endif
#ifndef EGR_PURGE_CELL_ERR_DROPs
#define EGR_PURGE_CELL_ERR_DROPs ("EGR_PURGE_CELL_ERR_DROP")
#endif
#ifndef EGR_PVLANs
#define EGR_PVLANs ("EGR_PVLAN")
#endif
#ifndef EGR_PVLAN_EPORT_CONTROLRs
#define EGR_PVLAN_EPORT_CONTROLRs ("EGR_PVLAN_EPORT_CONTROLR")
#endif
#ifndef EGR_Q_ENDRs
#define EGR_Q_ENDRs ("EGR_Q_ENDR")
#endif
#ifndef EGR_REPLACE_PRIs
#define EGR_REPLACE_PRIs ("EGR_REPLACE_PRI")
#endif
#ifndef EGR_SBS_CONTROLRs
#define EGR_SBS_CONTROLRs ("EGR_SBS_CONTROLR")
#endif
#ifndef EGR_SERVICE_POOL_MC_CELLSs
#define EGR_SERVICE_POOL_MC_CELLSs ("EGR_SERVICE_POOL_MC_CELLS")
#endif
#ifndef EGR_SERVICE_POOL_UC_CELLSs
#define EGR_SERVICE_POOL_UC_CELLSs ("EGR_SERVICE_POOL_UC_CELLS")
#endif
#ifndef EGR_SER_FIFO_2Ms
#define EGR_SER_FIFO_2Ms ("EGR_SER_FIFO_2M")
#endif
#ifndef EGR_SER_FIFO_CTRL_2Rs
#define EGR_SER_FIFO_CTRL_2Rs ("EGR_SER_FIFO_CTRL_2R")
#endif
#ifndef EGR_SER_FIFO_STATUS_2Rs
#define EGR_SER_FIFO_STATUS_2Rs ("EGR_SER_FIFO_STATUS_2R")
#endif
#ifndef EGR_SFLOW_CONFIGRs
#define EGR_SFLOW_CONFIGRs ("EGR_SFLOW_CONFIGR")
#endif
#ifndef EGR_SFLOW_CPU_COS_CONFIGRs
#define EGR_SFLOW_CPU_COS_CONFIGRs ("EGR_SFLOW_CPU_COS_CONFIGR")
#endif
#ifndef EGR_SHAPING_CONTROLRs
#define EGR_SHAPING_CONTROLRs ("EGR_SHAPING_CONTROLR")
#endif
#ifndef EGR_SRV6_CONTROL_1Rs
#define EGR_SRV6_CONTROL_1Rs ("EGR_SRV6_CONTROL_1R")
#endif
#ifndef EGR_SRV6_CONTROL_2Rs
#define EGR_SRV6_CONTROL_2Rs ("EGR_SRV6_CONTROL_2R")
#endif
#ifndef EGR_STG_CHECKs
#define EGR_STG_CHECKs ("EGR_STG_CHECK")
#endif
#ifndef EGR_TIMESTAMP_OBJ0s
#define EGR_TIMESTAMP_OBJ0s ("EGR_TIMESTAMP_OBJ0")
#endif
#ifndef EGR_TIMESTAMP_OBJ1s
#define EGR_TIMESTAMP_OBJ1s ("EGR_TIMESTAMP_OBJ1")
#endif
#ifndef EGR_TIMESTAMP_OBJ2s
#define EGR_TIMESTAMP_OBJ2s ("EGR_TIMESTAMP_OBJ2")
#endif
#ifndef EGR_TIMESTAMP_SECONDS_HIs
#define EGR_TIMESTAMP_SECONDS_HIs ("EGR_TIMESTAMP_SECONDS_HI")
#endif
#ifndef EGR_TIMESTAMP_SECONDS_LOs
#define EGR_TIMESTAMP_SECONDS_LOs ("EGR_TIMESTAMP_SECONDS_LO")
#endif
#ifndef EGR_TIMESTAMP_SUB_SECONDSs
#define EGR_TIMESTAMP_SUB_SECONDSs ("EGR_TIMESTAMP_SUB_SECONDS")
#endif
#ifndef EGR_TM_PIPE_ID_MATCHs
#define EGR_TM_PIPE_ID_MATCHs ("EGR_TM_PIPE_ID_MATCH")
#endif
#ifndef EGR_TPIDs
#define EGR_TPIDs ("EGR_TPID")
#endif
#ifndef EGR_TS_CONTROLRs
#define EGR_TS_CONTROLRs ("EGR_TS_CONTROLR")
#endif
#ifndef EGR_TS_CONTROL_2Rs
#define EGR_TS_CONTROL_2Rs ("EGR_TS_CONTROL_2R")
#endif
#ifndef EGR_TS_ING_PORT_MAPMs
#define EGR_TS_ING_PORT_MAPMs ("EGR_TS_ING_PORT_MAPM")
#endif
#ifndef EGR_TS_UTC_CONVERSIONMs
#define EGR_TS_UTC_CONVERSIONMs ("EGR_TS_UTC_CONVERSIONM")
#endif
#ifndef EGR_TS_UTC_CONVERSION_2Ms
#define EGR_TS_UTC_CONVERSION_2Ms ("EGR_TS_UTC_CONVERSION_2M")
#endif
#ifndef EGR_TUNNEL_ECN_ENCAPMs
#define EGR_TUNNEL_ECN_ENCAPMs ("EGR_TUNNEL_ECN_ENCAPM")
#endif
#ifndef EGR_TUNNEL_ECN_ENCAP_2Ms
#define EGR_TUNNEL_ECN_ENCAP_2Ms ("EGR_TUNNEL_ECN_ENCAP_2M")
#endif
#ifndef EGR_TUNNEL_ID_MASKRs
#define EGR_TUNNEL_ID_MASKRs ("EGR_TUNNEL_ID_MASKR")
#endif
#ifndef EGR_TUNNEL_PIMDR1_CFG0Rs
#define EGR_TUNNEL_PIMDR1_CFG0Rs ("EGR_TUNNEL_PIMDR1_CFG0R")
#endif
#ifndef EGR_TUNNEL_PIMDR1_CFG1Rs
#define EGR_TUNNEL_PIMDR1_CFG1Rs ("EGR_TUNNEL_PIMDR1_CFG1R")
#endif
#ifndef EGR_TUNNEL_PIMDR2_CFG0Rs
#define EGR_TUNNEL_PIMDR2_CFG0Rs ("EGR_TUNNEL_PIMDR2_CFG0R")
#endif
#ifndef EGR_TUNNEL_PIMDR2_CFG1Rs
#define EGR_TUNNEL_PIMDR2_CFG1Rs ("EGR_TUNNEL_PIMDR2_CFG1R")
#endif
#ifndef EGR_UNDERLAY_NHOP_IDs
#define EGR_UNDERLAY_NHOP_IDs ("EGR_UNDERLAY_NHOP_ID")
#endif
#ifndef EGR_UNDERLAY_NHOP_VALIDs
#define EGR_UNDERLAY_NHOP_VALIDs ("EGR_UNDERLAY_NHOP_VALID")
#endif
#ifndef EGR_UNTAGs
#define EGR_UNTAGs ("EGR_UNTAG")
#endif
#ifndef EGR_VFIMs
#define EGR_VFIMs ("EGR_VFIM")
#endif
#ifndef EGR_VFI_MEMBERSHIPMs
#define EGR_VFI_MEMBERSHIPMs ("EGR_VFI_MEMBERSHIPM")
#endif
#ifndef EGR_VFI_MEMBERSHIP_2Ms
#define EGR_VFI_MEMBERSHIP_2Ms ("EGR_VFI_MEMBERSHIP_2M")
#endif
#ifndef EGR_VFI_MEMBERSHIP_CHECKs
#define EGR_VFI_MEMBERSHIP_CHECKs ("EGR_VFI_MEMBERSHIP_CHECK")
#endif
#ifndef EGR_VFI_STG_AMs
#define EGR_VFI_STG_AMs ("EGR_VFI_STG_AM")
#endif
#ifndef EGR_VFI_STG_BMs
#define EGR_VFI_STG_BMs ("EGR_VFI_STG_BM")
#endif
#ifndef EGR_VIDs
#define EGR_VIDs ("EGR_VID")
#endif
#ifndef EGR_VLAN_CONTROL_1Rs
#define EGR_VLAN_CONTROL_1Rs ("EGR_VLAN_CONTROL_1R")
#endif
#ifndef EGR_VLAN_CONTROL_2Rs
#define EGR_VLAN_CONTROL_2Rs ("EGR_VLAN_CONTROL_2R")
#endif
#ifndef EGR_VLAN_CONTROL_3Rs
#define EGR_VLAN_CONTROL_3Rs ("EGR_VLAN_CONTROL_3R")
#endif
#ifndef EGR_VLAN_MEMBERSHIP_CHECKs
#define EGR_VLAN_MEMBERSHIP_CHECKs ("EGR_VLAN_MEMBERSHIP_CHECK")
#endif
#ifndef EGR_VLAN_TAG_ACTION_PROFILEMs
#define EGR_VLAN_TAG_ACTION_PROFILEMs ("EGR_VLAN_TAG_ACTION_PROFILEM")
#endif
#ifndef EGR_VXLAN_CONTROLRs
#define EGR_VXLAN_CONTROLRs ("EGR_VXLAN_CONTROLR")
#endif
#ifndef EGR_VXLAN_CONTROL_2Rs
#define EGR_VXLAN_CONTROL_2Rs ("EGR_VXLAN_CONTROL_2R")
#endif
#ifndef EGR_VXLAN_CONTROL_3Rs
#define EGR_VXLAN_CONTROL_3Rs ("EGR_VXLAN_CONTROL_3R")
#endif
#ifndef EGR_WESPs
#define EGR_WESPs ("EGR_WESP")
#endif
#ifndef EGR_WESP_IP_PROTOs
#define EGR_WESP_IP_PROTOs ("EGR_WESP_IP_PROTO")
#endif
#ifndef EGR_WESP_PROTO_CONTROLRs
#define EGR_WESP_PROTO_CONTROLRs ("EGR_WESP_PROTO_CONTROLR")
#endif
#ifndef EGR_XMIT_START_COUNT_BYTESs
#define EGR_XMIT_START_COUNT_BYTESs ("EGR_XMIT_START_COUNT_BYTES")
#endif
#ifndef EIF_OVERLAY_LIMITs
#define EIF_OVERLAY_LIMITs ("EIF_OVERLAY_LIMIT")
#endif
#ifndef EIGHT_BYTES_OPAQUE_TAGs
#define EIGHT_BYTES_OPAQUE_TAGs ("EIGHT_BYTES_OPAQUE_TAG")
#endif
#ifndef ELEMENTSs
#define ELEMENTSs ("ELEMENTS")
#endif
#ifndef ELEPHANTs
#define ELEPHANTs ("ELEPHANT")
#endif
#ifndef ELEPHANT_GREEN_BYTESs
#define ELEPHANT_GREEN_BYTESs ("ELEPHANT_GREEN_BYTES")
#endif
#ifndef ELEPHANT_PKTs
#define ELEPHANT_PKTs ("ELEPHANT_PKT")
#endif
#ifndef ELEPHANT_PROFILE_ID_NOT_EXISTSs
#define ELEPHANT_PROFILE_ID_NOT_EXISTSs ("ELEPHANT_PROFILE_ID_NOT_EXISTS")
#endif
#ifndef ELEPHANT_RED_BYTESs
#define ELEPHANT_RED_BYTESs ("ELEPHANT_RED_BYTES")
#endif
#ifndef ELEPHANT_YELLOW_BYTESs
#define ELEPHANT_YELLOW_BYTESs ("ELEPHANT_YELLOW_BYTES")
#endif
#ifndef ELI_LABELs
#define ELI_LABELs ("ELI_LABEL")
#endif
#ifndef EMs
#define EMs ("EM")
#endif
#ifndef EMIRROR_CONTROL_0Ms
#define EMIRROR_CONTROL_0Ms ("EMIRROR_CONTROL_0M")
#endif
#ifndef EMIRROR_CONTROL_1Ms
#define EMIRROR_CONTROL_1Ms ("EMIRROR_CONTROL_1M")
#endif
#ifndef EMIRROR_CONTROL_2Ms
#define EMIRROR_CONTROL_2Ms ("EMIRROR_CONTROL_2M")
#endif
#ifndef EMIRROR_CONTROL_3Ms
#define EMIRROR_CONTROL_3Ms ("EMIRROR_CONTROL_3M")
#endif
#ifndef EM_CLASS_IDs
#define EM_CLASS_IDs ("EM_CLASS_ID")
#endif
#ifndef EM_FT_COPY_TO_CPUs
#define EM_FT_COPY_TO_CPUs ("EM_FT_COPY_TO_CPU")
#endif
#ifndef EM_FT_DROP_ACTIONs
#define EM_FT_DROP_ACTIONs ("EM_FT_DROP_ACTION")
#endif
#ifndef EM_FT_FLEX_STATE_ACTIONs
#define EM_FT_FLEX_STATE_ACTIONs ("EM_FT_FLEX_STATE_ACTION")
#endif
#ifndef EM_FT_IOAM_GBP_ACTIONs
#define EM_FT_IOAM_GBP_ACTIONs ("EM_FT_IOAM_GBP_ACTION")
#endif
#ifndef EM_FT_OPAQUE_OBJ0s
#define EM_FT_OPAQUE_OBJ0s ("EM_FT_OPAQUE_OBJ0")
#endif
#ifndef EM_GRP_TEMPLATE_ID_NOT_EXISTSs
#define EM_GRP_TEMPLATE_ID_NOT_EXISTSs ("EM_GRP_TEMPLATE_ID_NOT_EXISTS")
#endif
#ifndef EM_KEY_ATTRIBUTE_INDEXs
#define EM_KEY_ATTRIBUTE_INDEXs ("EM_KEY_ATTRIBUTE_INDEX")
#endif
#ifndef EM_POLICY_OBJs
#define EM_POLICY_OBJs ("EM_POLICY_OBJ")
#endif
#ifndef ENABLEs
#define ENABLEs ("ENABLE")
#endif
#ifndef ENABLE_DEFAULT_SCANs
#define ENABLE_DEFAULT_SCANs ("ENABLE_DEFAULT_SCAN")
#endif
#ifndef ENABLE_HARDWARE_ONLYs
#define ENABLE_HARDWARE_ONLYs ("ENABLE_HARDWARE_ONLY")
#endif
#ifndef ENABLE_HW_SCANs
#define ENABLE_HW_SCANs ("ENABLE_HW_SCAN")
#endif
#ifndef ENABLE_RXs
#define ENABLE_RXs ("ENABLE_RX")
#endif
#ifndef ENABLE_STATSs
#define ENABLE_STATSs ("ENABLE_STATS")
#endif
#ifndef ENABLE_SW_SCANs
#define ENABLE_SW_SCANs ("ENABLE_SW_SCAN")
#endif
#ifndef ENABLE_TXs
#define ENABLE_TXs ("ENABLE_TX")
#endif
#ifndef ENCAPs
#define ENCAPs ("ENCAP")
#endif
#ifndef ENCAP_INDEXs
#define ENCAP_INDEXs ("ENCAP_INDEX")
#endif
#ifndef ENDPOINT_ID_ACTIVEs
#define ENDPOINT_ID_ACTIVEs ("ENDPOINT_ID_ACTIVE")
#endif
#ifndef ENDPOINT_ID_INACTIVEs
#define ENDPOINT_ID_INACTIVEs ("ENDPOINT_ID_INACTIVE")
#endif
#ifndef ENDPOINT_ID_NOT_FOUNDs
#define ENDPOINT_ID_NOT_FOUNDs ("ENDPOINT_ID_NOT_FOUND")
#endif
#ifndef ENQUEUE_TIME_OUTs
#define ENQUEUE_TIME_OUTs ("ENQUEUE_TIME_OUT")
#endif
#ifndef ENTROPY_LABEL_FLOW_BASEDs
#define ENTROPY_LABEL_FLOW_BASEDs ("ENTROPY_LABEL_FLOW_BASED")
#endif
#ifndef ENTROPY_OBJ0s
#define ENTROPY_OBJ0s ("ENTROPY_OBJ0")
#endif
#ifndef ENTROPY_OBJ1s
#define ENTROPY_OBJ1s ("ENTROPY_OBJ1")
#endif
#ifndef ENTRY_INUSE_CNTs
#define ENTRY_INUSE_CNTs ("ENTRY_INUSE_CNT")
#endif
#ifndef ENTRY_LIMITs
#define ENTRY_LIMITs ("ENTRY_LIMIT")
#endif
#ifndef ENTRY_MAXIMUMs
#define ENTRY_MAXIMUMs ("ENTRY_MAXIMUM")
#endif
#ifndef ENTRY_NUM_1s
#define ENTRY_NUM_1s ("ENTRY_NUM_1")
#endif
#ifndef ENTRY_NUM_16s
#define ENTRY_NUM_16s ("ENTRY_NUM_16")
#endif
#ifndef ENTRY_NUM_2s
#define ENTRY_NUM_2s ("ENTRY_NUM_2")
#endif
#ifndef ENTRY_NUM_32s
#define ENTRY_NUM_32s ("ENTRY_NUM_32")
#endif
#ifndef ENTRY_NUM_4s
#define ENTRY_NUM_4s ("ENTRY_NUM_4")
#endif
#ifndef ENTRY_NUM_64s
#define ENTRY_NUM_64s ("ENTRY_NUM_64")
#endif
#ifndef ENTRY_NUM_8s
#define ENTRY_NUM_8s ("ENTRY_NUM_8")
#endif
#ifndef ENTRY_PRIORITYs
#define ENTRY_PRIORITYs ("ENTRY_PRIORITY")
#endif
#ifndef ENTRY_UTILIZATIONs
#define ENTRY_UTILIZATIONs ("ENTRY_UTILIZATION")
#endif
#ifndef ENUM_VALUEs
#define ENUM_VALUEs ("ENUM_VALUE")
#endif
#ifndef EPC_LINK_BMAPMs
#define EPC_LINK_BMAPMs ("EPC_LINK_BMAPM")
#endif
#ifndef EP_DPR_LATENCY_CONFIGRs
#define EP_DPR_LATENCY_CONFIGRs ("EP_DPR_LATENCY_CONFIGR")
#endif
#ifndef EP_DPR_LATENCY_CONFIG_WR_ENRs
#define EP_DPR_LATENCY_CONFIG_WR_ENRs ("EP_DPR_LATENCY_CONFIG_WR_ENR")
#endif
#ifndef EP_TO_CMIC_INTR_ENABLERs
#define EP_TO_CMIC_INTR_ENABLERs ("EP_TO_CMIC_INTR_ENABLER")
#endif
#ifndef EP_TO_CMIC_INTR_STATUSRs
#define EP_TO_CMIC_INTR_STATUSRs ("EP_TO_CMIC_INTR_STATUSR")
#endif
#ifndef EQUALSs
#define EQUALSs ("EQUALS")
#endif
#ifndef ERRONEOUS_ENTRIES_LOGGINGs
#define ERRONEOUS_ENTRIES_LOGGINGs ("ERRONEOUS_ENTRIES_LOGGING")
#endif
#ifndef ERR_ENTRY_CONTENTs
#define ERR_ENTRY_CONTENTs ("ERR_ENTRY_CONTENT")
#endif
#ifndef ERR_PKTs
#define ERR_PKTs ("ERR_PKT")
#endif
#ifndef ERSPAN3_SUB_HDR_DIRECTIONs
#define ERSPAN3_SUB_HDR_DIRECTIONs ("ERSPAN3_SUB_HDR_DIRECTION")
#endif
#ifndef ERSPAN3_SUB_HDR_FRAME_TYPEs
#define ERSPAN3_SUB_HDR_FRAME_TYPEs ("ERSPAN3_SUB_HDR_FRAME_TYPE")
#endif
#ifndef ERSPAN3_SUB_HDR_HW_IDs
#define ERSPAN3_SUB_HDR_HW_IDs ("ERSPAN3_SUB_HDR_HW_ID")
#endif
#ifndef ERSPAN3_SUB_HDR_OPT_SUB_HDRs
#define ERSPAN3_SUB_HDR_OPT_SUB_HDRs ("ERSPAN3_SUB_HDR_OPT_SUB_HDR")
#endif
#ifndef ERSPAN3_SUB_HDR_PDU_FRAMEs
#define ERSPAN3_SUB_HDR_PDU_FRAMEs ("ERSPAN3_SUB_HDR_PDU_FRAME")
#endif
#ifndef ERSPAN3_SUB_HDR_TS_GRAs
#define ERSPAN3_SUB_HDR_TS_GRAs ("ERSPAN3_SUB_HDR_TS_GRA")
#endif
#ifndef ES_DROPs
#define ES_DROPs ("ES_DROP")
#endif
#ifndef ES_IDENTIFIERs
#define ES_IDENTIFIERs ("ES_IDENTIFIER")
#endif
#ifndef ETAGs
#define ETAGs ("ETAG")
#endif
#ifndef ETAG_ETHERTYPEs
#define ETAG_ETHERTYPEs ("ETAG_ETHERTYPE")
#endif
#ifndef ETAG_MAPs
#define ETAG_MAPs ("ETAG_MAP")
#endif
#ifndef ETAG_MASKs
#define ETAG_MASKs ("ETAG_MASK")
#endif
#ifndef ETAG_PARSEs
#define ETAG_PARSEs ("ETAG_PARSE")
#endif
#ifndef ETHERNETs
#define ETHERNETs ("ETHERNET")
#endif
#ifndef ETHERNET_AVs
#define ETHERNET_AVs ("ETHERNET_AV")
#endif
#ifndef ETHERTYPEs
#define ETHERTYPEs ("ETHERTYPE")
#endif
#ifndef ETHERTYPE_ELIGIBILITYs
#define ETHERTYPE_ELIGIBILITYs ("ETHERTYPE_ELIGIBILITY")
#endif
#ifndef ETHERTYPE_MAPRs
#define ETHERTYPE_MAPRs ("ETHERTYPE_MAPR")
#endif
#ifndef ETHERTYPE_MASKs
#define ETHERTYPE_MASKs ("ETHERTYPE_MASK")
#endif
#ifndef ETHER_2s
#define ETHER_2s ("ETHER_2")
#endif
#ifndef ETH_TYPEs
#define ETH_TYPEs ("ETH_TYPE")
#endif
#ifndef ETRAPs
#define ETRAPs ("ETRAP")
#endif
#ifndef ETRAP_COLORs
#define ETRAP_COLORs ("ETRAP_COLOR")
#endif
#ifndef ETRAP_COLOR_EN_EGR_PORT_BMPMs
#define ETRAP_COLOR_EN_EGR_PORT_BMPMs ("ETRAP_COLOR_EN_EGR_PORT_BMPM")
#endif
#ifndef ETRAP_COLOR_EN_INT_PRIRs
#define ETRAP_COLOR_EN_INT_PRIRs ("ETRAP_COLOR_EN_INT_PRIR")
#endif
#ifndef ETRAP_COLOR_EN_PKT_TYPERs
#define ETRAP_COLOR_EN_PKT_TYPERs ("ETRAP_COLOR_EN_PKT_TYPER")
#endif
#ifndef ETRAP_CRITICAL_TIMEs
#define ETRAP_CRITICAL_TIMEs ("ETRAP_CRITICAL_TIME")
#endif
#ifndef ETRAP_DEBUG_CTRL_INST0Rs
#define ETRAP_DEBUG_CTRL_INST0Rs ("ETRAP_DEBUG_CTRL_INST0R")
#endif
#ifndef ETRAP_DEBUG_CTRL_INST1Rs
#define ETRAP_DEBUG_CTRL_INST1Rs ("ETRAP_DEBUG_CTRL_INST1R")
#endif
#ifndef ETRAP_EN_COR_ERR_RPTRs
#define ETRAP_EN_COR_ERR_RPTRs ("ETRAP_EN_COR_ERR_RPTR")
#endif
#ifndef ETRAP_EVENT_FIFO_CTRL_INST0Rs
#define ETRAP_EVENT_FIFO_CTRL_INST0Rs ("ETRAP_EVENT_FIFO_CTRL_INST0R")
#endif
#ifndef ETRAP_EVENT_FIFO_CTRL_INST1Rs
#define ETRAP_EVENT_FIFO_CTRL_INST1Rs ("ETRAP_EVENT_FIFO_CTRL_INST1R")
#endif
#ifndef ETRAP_EVENT_FIFO_INST0Ms
#define ETRAP_EVENT_FIFO_INST0Ms ("ETRAP_EVENT_FIFO_INST0M")
#endif
#ifndef ETRAP_EVENT_FIFO_INST1Ms
#define ETRAP_EVENT_FIFO_INST1Ms ("ETRAP_EVENT_FIFO_INST1M")
#endif
#ifndef ETRAP_EVENT_FIFO_STATUS_INST0Rs
#define ETRAP_EVENT_FIFO_STATUS_INST0Rs ("ETRAP_EVENT_FIFO_STATUS_INST0R")
#endif
#ifndef ETRAP_EVENT_FIFO_STATUS_INST1Rs
#define ETRAP_EVENT_FIFO_STATUS_INST1Rs ("ETRAP_EVENT_FIFO_STATUS_INST1R")
#endif
#ifndef ETRAP_FEATURE_NOT_SUPPORTEDs
#define ETRAP_FEATURE_NOT_SUPPORTEDs ("ETRAP_FEATURE_NOT_SUPPORTED")
#endif
#ifndef ETRAP_FILTER_0_TABLE_INST0Ms
#define ETRAP_FILTER_0_TABLE_INST0Ms ("ETRAP_FILTER_0_TABLE_INST0M")
#endif
#ifndef ETRAP_FILTER_0_TABLE_INST1Ms
#define ETRAP_FILTER_0_TABLE_INST1Ms ("ETRAP_FILTER_0_TABLE_INST1M")
#endif
#ifndef ETRAP_FILTER_1_TABLE_INST0Ms
#define ETRAP_FILTER_1_TABLE_INST0Ms ("ETRAP_FILTER_1_TABLE_INST0M")
#endif
#ifndef ETRAP_FILTER_1_TABLE_INST1Ms
#define ETRAP_FILTER_1_TABLE_INST1Ms ("ETRAP_FILTER_1_TABLE_INST1M")
#endif
#ifndef ETRAP_FILTER_2_TABLE_INST0Ms
#define ETRAP_FILTER_2_TABLE_INST0Ms ("ETRAP_FILTER_2_TABLE_INST0M")
#endif
#ifndef ETRAP_FILTER_2_TABLE_INST1Ms
#define ETRAP_FILTER_2_TABLE_INST1Ms ("ETRAP_FILTER_2_TABLE_INST1M")
#endif
#ifndef ETRAP_FILTER_3_TABLE_INST0Ms
#define ETRAP_FILTER_3_TABLE_INST0Ms ("ETRAP_FILTER_3_TABLE_INST0M")
#endif
#ifndef ETRAP_FILTER_3_TABLE_INST1Ms
#define ETRAP_FILTER_3_TABLE_INST1Ms ("ETRAP_FILTER_3_TABLE_INST1M")
#endif
#ifndef ETRAP_FILT_CFGRs
#define ETRAP_FILT_CFGRs ("ETRAP_FILT_CFGR")
#endif
#ifndef ETRAP_FILT_EXCEED_CTR_INST0Rs
#define ETRAP_FILT_EXCEED_CTR_INST0Rs ("ETRAP_FILT_EXCEED_CTR_INST0R")
#endif
#ifndef ETRAP_FILT_EXCEED_CTR_INST1Rs
#define ETRAP_FILT_EXCEED_CTR_INST1Rs ("ETRAP_FILT_EXCEED_CTR_INST1R")
#endif
#ifndef ETRAP_FILT_THRESHRs
#define ETRAP_FILT_THRESHRs ("ETRAP_FILT_THRESHR")
#endif
#ifndef ETRAP_FLOW_CFGRs
#define ETRAP_FLOW_CFGRs ("ETRAP_FLOW_CFGR")
#endif
#ifndef ETRAP_FLOW_COUNT_LEFT_TABLE_INST0Ms
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST0Ms ("ETRAP_FLOW_COUNT_LEFT_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_COUNT_LEFT_TABLE_INST1Ms
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST1Ms ("ETRAP_FLOW_COUNT_LEFT_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0Ms
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0Ms ("ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1Ms
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1Ms ("ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_CTRL_LEFT_TABLE_INST0Ms
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST0Ms ("ETRAP_FLOW_CTRL_LEFT_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_CTRL_LEFT_TABLE_INST1Ms
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST1Ms ("ETRAP_FLOW_CTRL_LEFT_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0Ms
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0Ms ("ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1Ms
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1Ms ("ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_DETECT_CTR_INST0Rs
#define ETRAP_FLOW_DETECT_CTR_INST0Rs ("ETRAP_FLOW_DETECT_CTR_INST0R")
#endif
#ifndef ETRAP_FLOW_DETECT_CTR_INST1Rs
#define ETRAP_FLOW_DETECT_CTR_INST1Rs ("ETRAP_FLOW_DETECT_CTR_INST1R")
#endif
#ifndef ETRAP_FLOW_ELEPH_THRESHOLDRs
#define ETRAP_FLOW_ELEPH_THRESHOLDRs ("ETRAP_FLOW_ELEPH_THRESHOLDR")
#endif
#ifndef ETRAP_FLOW_ELEPH_THR_REDRs
#define ETRAP_FLOW_ELEPH_THR_REDRs ("ETRAP_FLOW_ELEPH_THR_REDR")
#endif
#ifndef ETRAP_FLOW_ELEPH_THR_YELRs
#define ETRAP_FLOW_ELEPH_THR_YELRs ("ETRAP_FLOW_ELEPH_THR_YELR")
#endif
#ifndef ETRAP_FLOW_HASH_L0_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_L0_TABLE_INST0Ms ("ETRAP_FLOW_HASH_L0_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_L0_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_L0_TABLE_INST1Ms ("ETRAP_FLOW_HASH_L0_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_L1_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_L1_TABLE_INST0Ms ("ETRAP_FLOW_HASH_L1_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_L1_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_L1_TABLE_INST1Ms ("ETRAP_FLOW_HASH_L1_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_L2_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_L2_TABLE_INST0Ms ("ETRAP_FLOW_HASH_L2_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_L2_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_L2_TABLE_INST1Ms ("ETRAP_FLOW_HASH_L2_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_L3_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_L3_TABLE_INST0Ms ("ETRAP_FLOW_HASH_L3_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_L3_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_L3_TABLE_INST1Ms ("ETRAP_FLOW_HASH_L3_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_L4_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_L4_TABLE_INST0Ms ("ETRAP_FLOW_HASH_L4_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_L4_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_L4_TABLE_INST1Ms ("ETRAP_FLOW_HASH_L4_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_R0_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_R0_TABLE_INST0Ms ("ETRAP_FLOW_HASH_R0_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_R0_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_R0_TABLE_INST1Ms ("ETRAP_FLOW_HASH_R0_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_R1_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_R1_TABLE_INST0Ms ("ETRAP_FLOW_HASH_R1_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_R1_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_R1_TABLE_INST1Ms ("ETRAP_FLOW_HASH_R1_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_R2_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_R2_TABLE_INST0Ms ("ETRAP_FLOW_HASH_R2_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_R2_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_R2_TABLE_INST1Ms ("ETRAP_FLOW_HASH_R2_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_R3_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_R3_TABLE_INST0Ms ("ETRAP_FLOW_HASH_R3_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_R3_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_R3_TABLE_INST1Ms ("ETRAP_FLOW_HASH_R3_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_HASH_R4_TABLE_INST0Ms
#define ETRAP_FLOW_HASH_R4_TABLE_INST0Ms ("ETRAP_FLOW_HASH_R4_TABLE_INST0M")
#endif
#ifndef ETRAP_FLOW_HASH_R4_TABLE_INST1Ms
#define ETRAP_FLOW_HASH_R4_TABLE_INST1Ms ("ETRAP_FLOW_HASH_R4_TABLE_INST1M")
#endif
#ifndef ETRAP_FLOW_INS_FAIL_CTR_INST0Rs
#define ETRAP_FLOW_INS_FAIL_CTR_INST0Rs ("ETRAP_FLOW_INS_FAIL_CTR_INST0R")
#endif
#ifndef ETRAP_FLOW_INS_FAIL_CTR_INST1Rs
#define ETRAP_FLOW_INS_FAIL_CTR_INST1Rs ("ETRAP_FLOW_INS_FAIL_CTR_INST1R")
#endif
#ifndef ETRAP_FLOW_INS_SUCCESS_CTR_INST0Rs
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST0Rs ("ETRAP_FLOW_INS_SUCCESS_CTR_INST0R")
#endif
#ifndef ETRAP_FLOW_INS_SUCCESS_CTR_INST1Rs
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST1Rs ("ETRAP_FLOW_INS_SUCCESS_CTR_INST1R")
#endif
#ifndef ETRAP_FLOW_RESET_THRESHOLDRs
#define ETRAP_FLOW_RESET_THRESHOLDRs ("ETRAP_FLOW_RESET_THRESHOLDR")
#endif
#ifndef ETRAP_HW_CONFIG_INST0Rs
#define ETRAP_HW_CONFIG_INST0Rs ("ETRAP_HW_CONFIG_INST0R")
#endif
#ifndef ETRAP_HW_CONFIG_INST1Rs
#define ETRAP_HW_CONFIG_INST1Rs ("ETRAP_HW_CONFIG_INST1R")
#endif
#ifndef ETRAP_HW_CONFIG_INSTRs
#define ETRAP_HW_CONFIG_INSTRs ("ETRAP_HW_CONFIG_INSTR")
#endif
#ifndef ETRAP_INTERVALs
#define ETRAP_INTERVALs ("ETRAP_INTERVAL")
#endif
#ifndef ETRAP_INT_PRI_REMAP_TABLEMs
#define ETRAP_INT_PRI_REMAP_TABLEMs ("ETRAP_INT_PRI_REMAP_TABLEM")
#endif
#ifndef ETRAP_LKUP_EN_ING_PORTMs
#define ETRAP_LKUP_EN_ING_PORTMs ("ETRAP_LKUP_EN_ING_PORTM")
#endif
#ifndef ETRAP_LKUP_EN_INT_PRIRs
#define ETRAP_LKUP_EN_INT_PRIRs ("ETRAP_LKUP_EN_INT_PRIR")
#endif
#ifndef ETRAP_LKUP_EN_PKT_TYPERs
#define ETRAP_LKUP_EN_PKT_TYPERs ("ETRAP_LKUP_EN_PKT_TYPER")
#endif
#ifndef ETRAP_MONITORs
#define ETRAP_MONITORs ("ETRAP_MONITOR")
#endif
#ifndef ETRAP_MONITOR_CONFIG_INST0Rs
#define ETRAP_MONITOR_CONFIG_INST0Rs ("ETRAP_MONITOR_CONFIG_INST0R")
#endif
#ifndef ETRAP_MONITOR_CONFIG_INST1Rs
#define ETRAP_MONITOR_CONFIG_INST1Rs ("ETRAP_MONITOR_CONFIG_INST1R")
#endif
#ifndef ETRAP_MONITOR_MASKs
#define ETRAP_MONITOR_MASKs ("ETRAP_MONITOR_MASK")
#endif
#ifndef ETRAP_MONITOR_MIRROR_CONFIGRs
#define ETRAP_MONITOR_MIRROR_CONFIGRs ("ETRAP_MONITOR_MIRROR_CONFIGR")
#endif
#ifndef ETRAP_MSEC_INST0Rs
#define ETRAP_MSEC_INST0Rs ("ETRAP_MSEC_INST0R")
#endif
#ifndef ETRAP_MSEC_INST1Rs
#define ETRAP_MSEC_INST1Rs ("ETRAP_MSEC_INST1R")
#endif
#ifndef ETRAP_PROC_ENRs
#define ETRAP_PROC_ENRs ("ETRAP_PROC_ENR")
#endif
#ifndef ETRAP_PROC_EN_2Rs
#define ETRAP_PROC_EN_2Rs ("ETRAP_PROC_EN_2R")
#endif
#ifndef ETRAP_QUEUE_EN_EGR_PORT_BMPMs
#define ETRAP_QUEUE_EN_EGR_PORT_BMPMs ("ETRAP_QUEUE_EN_EGR_PORT_BMPM")
#endif
#ifndef ETRAP_QUEUE_EN_INT_PRIRs
#define ETRAP_QUEUE_EN_INT_PRIRs ("ETRAP_QUEUE_EN_INT_PRIR")
#endif
#ifndef ETRAP_QUEUE_EN_PKT_TYPERs
#define ETRAP_QUEUE_EN_PKT_TYPERs ("ETRAP_QUEUE_EN_PKT_TYPER")
#endif
#ifndef ETRAP_SAMPLE_ADDRRs
#define ETRAP_SAMPLE_ADDRRs ("ETRAP_SAMPLE_ADDRR")
#endif
#ifndef ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0Ms
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0Ms ("ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1Ms
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1Ms ("ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0Ms
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0Ms ("ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1Ms
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1Ms ("ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0Ms
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0Ms ("ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1Ms
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1Ms ("ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0Ms
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0Ms ("ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1Ms
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1Ms ("ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L0_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_L0_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L0_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_L0_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L1_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_L1_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L1_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_L1_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L2_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_L2_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L2_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_L2_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L3_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_L3_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L3_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_L3_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L4_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_L4_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_L4_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_L4_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R0_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_R0_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R0_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_R0_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R1_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_R1_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R1_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_R1_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R2_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_R2_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R2_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_R2_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R3_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_R3_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R3_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_R3_INST1M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R4_INST0Ms
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST0Ms ("ETRAP_SAMPLE_FLOW_HASH_R4_INST0M")
#endif
#ifndef ETRAP_SAMPLE_FLOW_HASH_R4_INST1Ms
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST1Ms ("ETRAP_SAMPLE_FLOW_HASH_R4_INST1M")
#endif
#ifndef ETRAP_SER_CONTROLRs
#define ETRAP_SER_CONTROLRs ("ETRAP_SER_CONTROLR")
#endif
#ifndef ETRAP_TIMEBASERs
#define ETRAP_TIMEBASERs ("ETRAP_TIMEBASER")
#endif
#ifndef ETRAP_USEC_INST0Rs
#define ETRAP_USEC_INST0Rs ("ETRAP_USEC_INST0R")
#endif
#ifndef ETRAP_USEC_INST1Rs
#define ETRAP_USEC_INST1Rs ("ETRAP_USEC_INST1R")
#endif
#ifndef EVENT_GROUP_0s
#define EVENT_GROUP_0s ("EVENT_GROUP_0")
#endif
#ifndef EVENT_GROUP_0_MASKs
#define EVENT_GROUP_0_MASKs ("EVENT_GROUP_0_MASK")
#endif
#ifndef EVENT_GROUP_1s
#define EVENT_GROUP_1s ("EVENT_GROUP_1")
#endif
#ifndef EVENT_GROUP_1_MASKs
#define EVENT_GROUP_1_MASKs ("EVENT_GROUP_1_MASK")
#endif
#ifndef EVENT_GROUP_2s
#define EVENT_GROUP_2s ("EVENT_GROUP_2")
#endif
#ifndef EVENT_GROUP_2_MASKs
#define EVENT_GROUP_2_MASKs ("EVENT_GROUP_2_MASK")
#endif
#ifndef EVENT_GROUP_3s
#define EVENT_GROUP_3s ("EVENT_GROUP_3")
#endif
#ifndef EVENT_GROUP_3_MASKs
#define EVENT_GROUP_3_MASKs ("EVENT_GROUP_3_MASK")
#endif
#ifndef EVENT_GROUP_4s
#define EVENT_GROUP_4s ("EVENT_GROUP_4")
#endif
#ifndef EVENT_GROUP_4_MASKs
#define EVENT_GROUP_4_MASKs ("EVENT_GROUP_4_MASK")
#endif
#ifndef EVENT_GROUP_5s
#define EVENT_GROUP_5s ("EVENT_GROUP_5")
#endif
#ifndef EVENT_GROUP_5_MASKs
#define EVENT_GROUP_5_MASKs ("EVENT_GROUP_5_MASK")
#endif
#ifndef EVENT_GROUP_6s
#define EVENT_GROUP_6s ("EVENT_GROUP_6")
#endif
#ifndef EVENT_GROUP_6_MASKs
#define EVENT_GROUP_6_MASKs ("EVENT_GROUP_6_MASK")
#endif
#ifndef EVENT_GROUP_7s
#define EVENT_GROUP_7s ("EVENT_GROUP_7")
#endif
#ifndef EVENT_GROUP_7_MASKs
#define EVENT_GROUP_7_MASKs ("EVENT_GROUP_7_MASK")
#endif
#ifndef EVICTs
#define EVICTs ("EVICT")
#endif
#ifndef EVICTION_MODEs
#define EVICTION_MODEs ("EVICTION_MODE")
#endif
#ifndef EVICTION_SEEDs
#define EVICTION_SEEDs ("EVICTION_SEED")
#endif
#ifndef EVICTION_THD_BYTESs
#define EVICTION_THD_BYTESs ("EVICTION_THD_BYTES")
#endif
#ifndef EVICTION_THD_CTR_As
#define EVICTION_THD_CTR_As ("EVICTION_THD_CTR_A")
#endif
#ifndef EVICTION_THD_CTR_Bs
#define EVICTION_THD_CTR_Bs ("EVICTION_THD_CTR_B")
#endif
#ifndef EVICTION_THD_PKTSs
#define EVICTION_THD_PKTSs ("EVICTION_THD_PKTS")
#endif
#ifndef EVICTION_THRESHOLDs
#define EVICTION_THRESHOLDs ("EVICTION_THRESHOLD")
#endif
#ifndef EVICT_COMPAREs
#define EVICT_COMPAREs ("EVICT_COMPARE")
#endif
#ifndef EVICT_RESETs
#define EVICT_RESETs ("EVICT_RESET")
#endif
#ifndef EXACT_MATCH_2Ms
#define EXACT_MATCH_2Ms ("EXACT_MATCH_2M")
#endif
#ifndef EXACT_MATCH_4Ms
#define EXACT_MATCH_4Ms ("EXACT_MATCH_4M")
#endif
#ifndef EXACT_MATCH_ACTION_PROFILEMs
#define EXACT_MATCH_ACTION_PROFILEMs ("EXACT_MATCH_ACTION_PROFILEM")
#endif
#ifndef EXACT_MATCH_ACTION_TABLE_AMs
#define EXACT_MATCH_ACTION_TABLE_AMs ("EXACT_MATCH_ACTION_TABLE_AM")
#endif
#ifndef EXACT_MATCH_ACTION_TABLE_BMs
#define EXACT_MATCH_ACTION_TABLE_BMs ("EXACT_MATCH_ACTION_TABLE_BM")
#endif
#ifndef EXACT_MATCH_DEFAULT_POLICYMs
#define EXACT_MATCH_DEFAULT_POLICYMs ("EXACT_MATCH_DEFAULT_POLICYM")
#endif
#ifndef EXACT_MATCH_ECCMs
#define EXACT_MATCH_ECCMs ("EXACT_MATCH_ECCM")
#endif
#ifndef EXACT_MATCH_HASH_CONTROLMs
#define EXACT_MATCH_HASH_CONTROLMs ("EXACT_MATCH_HASH_CONTROLM")
#endif
#ifndef EXACT_MATCH_HIT_ONLYMs
#define EXACT_MATCH_HIT_ONLYMs ("EXACT_MATCH_HIT_ONLYM")
#endif
#ifndef EXACT_MATCH_HT_DEBUG_CMDMs
#define EXACT_MATCH_HT_DEBUG_CMDMs ("EXACT_MATCH_HT_DEBUG_CMDM")
#endif
#ifndef EXACT_MATCH_HT_DEBUG_KEYMs
#define EXACT_MATCH_HT_DEBUG_KEYMs ("EXACT_MATCH_HT_DEBUG_KEYM")
#endif
#ifndef EXACT_MATCH_HT_DEBUG_RESULTMs
#define EXACT_MATCH_HT_DEBUG_RESULTMs ("EXACT_MATCH_HT_DEBUG_RESULTM")
#endif
#ifndef EXACT_MATCH_KEY_ATTRIBUTESMs
#define EXACT_MATCH_KEY_ATTRIBUTESMs ("EXACT_MATCH_KEY_ATTRIBUTESM")
#endif
#ifndef EXACT_MATCH_KEY_BUFFERMs
#define EXACT_MATCH_KEY_BUFFERMs ("EXACT_MATCH_KEY_BUFFERM")
#endif
#ifndef EXACT_MATCH_KEY_GEN_MASKMs
#define EXACT_MATCH_KEY_GEN_MASKMs ("EXACT_MATCH_KEY_GEN_MASKM")
#endif
#ifndef EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEMs
#define EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEMs ("EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEM")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECTMs
#define EXACT_MATCH_LOGICAL_TABLE_SELECTMs ("EXACT_MATCH_LOGICAL_TABLE_SELECTM")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64Rs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64Rs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64Rs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64Rs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64R")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSRs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSRs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSR")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLRs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLRs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLR")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGRs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGRs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGR")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYMs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYMs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYM")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYMs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYMs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYM")
#endif
#ifndef EXACT_MATCH_LOGICAL_TABLE_SELECT_TMRs
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TMRs ("EXACT_MATCH_LOGICAL_TABLE_SELECT_TMR")
#endif
#ifndef EXACT_MATCH_QOS_ACTIONS_PROFILEMs
#define EXACT_MATCH_QOS_ACTIONS_PROFILEMs ("EXACT_MATCH_QOS_ACTIONS_PROFILEM")
#endif
#ifndef EXACT_MATCH_REMAP_TABLE_AMs
#define EXACT_MATCH_REMAP_TABLE_AMs ("EXACT_MATCH_REMAP_TABLE_AM")
#endif
#ifndef EXACT_MATCH_REMAP_TABLE_BMs
#define EXACT_MATCH_REMAP_TABLE_BMs ("EXACT_MATCH_REMAP_TABLE_BM")
#endif
#ifndef EXPs
#define EXPs ("EXP")
#endif
#ifndef EXPECTED_L3_MC_IIF_IDs
#define EXPECTED_L3_MC_IIF_IDs ("EXPECTED_L3_MC_IIF_ID")
#endif
#ifndef EXPORT_PROFILE_ENTRY_ERRORs
#define EXPORT_PROFILE_ENTRY_ERRORs ("EXPORT_PROFILE_ENTRY_ERROR")
#endif
#ifndef EXPORT_PROFILE_INVALID_MAX_PKT_LENGTHs
#define EXPORT_PROFILE_INVALID_MAX_PKT_LENGTHs ("EXPORT_PROFILE_INVALID_MAX_PKT_LENGTH")
#endif
#ifndef EXPORT_PROFILE_NOT_EXISTSs
#define EXPORT_PROFILE_NOT_EXISTSs ("EXPORT_PROFILE_NOT_EXISTS")
#endif
#ifndef EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTEDs
#define EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTEDs ("EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTED")
#endif
#ifndef EXPORT_TEMPLATE_NOT_EXISTSs
#define EXPORT_TEMPLATE_NOT_EXISTSs ("EXPORT_TEMPLATE_NOT_EXISTS")
#endif
#ifndef EXP_MAP_ACTIONs
#define EXP_MAP_ACTIONs ("EXP_MAP_ACTION")
#endif
#ifndef EXP_MODEs
#define EXP_MODEs ("EXP_MODE")
#endif
#ifndef EXTENDED_REACH_PAM4s
#define EXTENDED_REACH_PAM4s ("EXTENDED_REACH_PAM4")
#endif
#ifndef EXTENDED_REACH_PAM4_AUTOs
#define EXTENDED_REACH_PAM4_AUTOs ("EXTENDED_REACH_PAM4_AUTO")
#endif
#ifndef E_MIRROR_CONTROLMs
#define E_MIRROR_CONTROLMs ("E_MIRROR_CONTROLM")
#endif
#ifndef FAILs
#define FAILs ("FAIL")
#endif
#ifndef FAILOVER_CNTs
#define FAILOVER_CNTs ("FAILOVER_CNT")
#endif
#ifndef FAILOVER_LOOPBACKs
#define FAILOVER_LOOPBACKs ("FAILOVER_LOOPBACK")
#endif
#ifndef FAILOVER_MODIDs
#define FAILOVER_MODIDs ("FAILOVER_MODID")
#endif
#ifndef FAILOVER_MODPORTs
#define FAILOVER_MODPORTs ("FAILOVER_MODPORT")
#endif
#ifndef FAILOVER_PORT_SYSTEMs
#define FAILOVER_PORT_SYSTEMs ("FAILOVER_PORT_SYSTEM")
#endif
#ifndef FAILUREs
#define FAILUREs ("FAILURE")
#endif
#ifndef FAIL_CNTs
#define FAIL_CNTs ("FAIL_CNT")
#endif
#ifndef FAST_TRUNK_PORTS_1Ms
#define FAST_TRUNK_PORTS_1Ms ("FAST_TRUNK_PORTS_1M")
#endif
#ifndef FAST_TRUNK_PORTS_2Ms
#define FAST_TRUNK_PORTS_2Ms ("FAST_TRUNK_PORTS_2M")
#endif
#ifndef FAST_TRUNK_SIZEMs
#define FAST_TRUNK_SIZEMs ("FAST_TRUNK_SIZEM")
#endif
#ifndef FDR_END_TIMEs
#define FDR_END_TIMEs ("FDR_END_TIME")
#endif
#ifndef FDR_START_TIMEs
#define FDR_START_TIMEs ("FDR_START_TIME")
#endif
#ifndef FEC_BYPASS_INDICATIONs
#define FEC_BYPASS_INDICATIONs ("FEC_BYPASS_INDICATION")
#endif
#ifndef FEC_BYPASS_INDICATION_AUTOs
#define FEC_BYPASS_INDICATION_AUTOs ("FEC_BYPASS_INDICATION_AUTO")
#endif
#ifndef FEC_CORRECTED_CODEWORDSs
#define FEC_CORRECTED_CODEWORDSs ("FEC_CORRECTED_CODEWORDS")
#endif
#ifndef FEC_MODEs
#define FEC_MODEs ("FEC_MODE")
#endif
#ifndef FEC_SYMBOL_ERRORSs
#define FEC_SYMBOL_ERRORSs ("FEC_SYMBOL_ERRORS")
#endif
#ifndef FEC_UNCORRECTED_CODEWORDSs
#define FEC_UNCORRECTED_CODEWORDSs ("FEC_UNCORRECTED_CODEWORDS")
#endif
#ifndef FIDs
#define FIDs ("FID")
#endif
#ifndef FIELD_IDs
#define FIELD_IDs ("FIELD_ID")
#endif
#ifndef FIELD_LIST_ERROR_CNTs
#define FIELD_LIST_ERROR_CNTs ("FIELD_LIST_ERROR_CNT")
#endif
#ifndef FIELD_SIZE_ERROR_CNTs
#define FIELD_SIZE_ERROR_CNTs ("FIELD_SIZE_ERROR_CNT")
#endif
#ifndef FIELD_WIDTHs
#define FIELD_WIDTHs ("FIELD_WIDTH")
#endif
#ifndef FIFO_CHANNELS_DMAs
#define FIFO_CHANNELS_DMAs ("FIFO_CHANNELS_DMA")
#endif
#ifndef FIFO_CHANNELS_MAX_POLLSs
#define FIFO_CHANNELS_MAX_POLLSs ("FIFO_CHANNELS_MAX_POLLS")
#endif
#ifndef FIFO_CHANNELS_MAX_POLLS_OVERRIDEs
#define FIFO_CHANNELS_MAX_POLLS_OVERRIDEs ("FIFO_CHANNELS_MAX_POLLS_OVERRIDE")
#endif
#ifndef FIFO_CHANNELS_MODEs
#define FIFO_CHANNELS_MODEs ("FIFO_CHANNELS_MODE")
#endif
#ifndef FIFO_CHANNELS_POLLs
#define FIFO_CHANNELS_POLLs ("FIFO_CHANNELS_POLL")
#endif
#ifndef FIFO_COUNT_SELRs
#define FIFO_COUNT_SELRs ("FIFO_COUNT_SELR")
#endif
#ifndef FIFO_FULLs
#define FIFO_FULLs ("FIFO_FULL")
#endif
#ifndef FIFO_THD_CELLSs
#define FIFO_THD_CELLSs ("FIFO_THD_CELLS")
#endif
#ifndef FILTER_HASH_ROTATE_BITSs
#define FILTER_HASH_ROTATE_BITSs ("FILTER_HASH_ROTATE_BITS")
#endif
#ifndef FILTER_HASH_SELECTs
#define FILTER_HASH_SELECTs ("FILTER_HASH_SELECT")
#endif
#ifndef FIRSTs
#define FIRSTs ("FIRST")
#endif
#ifndef FIRST_LOOKUP_HITs
#define FIRST_LOOKUP_HITs ("FIRST_LOOKUP_HIT")
#endif
#ifndef FIXEDs
#define FIXEDs ("FIXED")
#endif
#ifndef FIXED_DEVICE_EM_BANK_IDs
#define FIXED_DEVICE_EM_BANK_IDs ("FIXED_DEVICE_EM_BANK_ID")
#endif
#ifndef FIXED_PRI_MAP_CNGs
#define FIXED_PRI_MAP_CNGs ("FIXED_PRI_MAP_CNG")
#endif
#ifndef FLAGSs
#define FLAGSs ("FLAGS")
#endif
#ifndef FLEXs
#define FLEXs ("FLEX")
#endif
#ifndef FLEXIBLE_IPV6_EXT_HDRRs
#define FLEXIBLE_IPV6_EXT_HDRRs ("FLEXIBLE_IPV6_EXT_HDRR")
#endif
#ifndef FLEX_CTR_ACTIONs
#define FLEX_CTR_ACTIONs ("FLEX_CTR_ACTION")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0Rs
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0Rs ("FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1Rs
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1Rs ("FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0Ms
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0Ms ("FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1Ms
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1Ms ("FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0Ms
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0Ms ("FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1Ms
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1Ms ("FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1Ms
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1Ms ("FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0Ms
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0Ms ("FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1Ms
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1Ms ("FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0Rs
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0Rs ("FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1Rs
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1Rs ("FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0Ms
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0Ms ("FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1Ms
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1Ms ("FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_0_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_0_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_0_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_0_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_1_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_1_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_1_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_1_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_2_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_2_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_2_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_2_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_3_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_3_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_3_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_3_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_4_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_4_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_4_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_4_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_5_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_5_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_5_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_5_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_6_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_6_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_6_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_6_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_7_INST0Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST0Ms ("FLEX_CTR_EGR_COUNTER_TABLE_7_INST0M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_7_INST1Ms
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST1Ms ("FLEX_CTR_EGR_COUNTER_TABLE_7_INST1M")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0Rs ("FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1Rs ("FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1Rs
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1Rs ("FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1Rs
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1Rs ("FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1Rs ("FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1Rs
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1Rs ("FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1Rs
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1Rs ("FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1Rs
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1Rs ("FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0Rs
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0Rs ("FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0R")
#endif
#ifndef FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1Rs
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1Rs ("FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1R")
#endif
#ifndef FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0Rs
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0Rs ("FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0R")
#endif
#ifndef FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1Rs
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1Rs ("FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_0_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_0_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_1_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_1_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_2_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_2_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_3_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_3_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0R")
#endif
#ifndef FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1Rs
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1Rs ("FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1R")
#endif
#ifndef FLEX_CTR_EGR_INTR_ENABLERs
#define FLEX_CTR_EGR_INTR_ENABLERs ("FLEX_CTR_EGR_INTR_ENABLER")
#endif
#ifndef FLEX_CTR_EGR_INTR_STATUSRs
#define FLEX_CTR_EGR_INTR_STATUSRs ("FLEX_CTR_EGR_INTR_STATUSR")
#endif
#ifndef FLEX_CTR_EGR_MEM_RST_CTRLRs
#define FLEX_CTR_EGR_MEM_RST_CTRLRs ("FLEX_CTR_EGR_MEM_RST_CTRLR")
#endif
#ifndef FLEX_CTR_EGR_MEM_RST_STATUSRs
#define FLEX_CTR_EGR_MEM_RST_STATUSRs ("FLEX_CTR_EGR_MEM_RST_STATUSR")
#endif
#ifndef FLEX_CTR_EGR_MISC_CTRLRs
#define FLEX_CTR_EGR_MISC_CTRLRs ("FLEX_CTR_EGR_MISC_CTRLR")
#endif
#ifndef FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0Rs
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0Rs ("FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1Rs
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1Rs ("FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0Ms
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0Ms ("FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0M")
#endif
#ifndef FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1Ms
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1Ms ("FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1M")
#endif
#ifndef FLEX_CTR_EGR_RAM_TM_CONTROL_INST0Rs
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST0Rs ("FLEX_CTR_EGR_RAM_TM_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_EGR_RAM_TM_CONTROL_INST1Rs
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST1Rs ("FLEX_CTR_EGR_RAM_TM_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_EGR_SER_FIFOMs
#define FLEX_CTR_EGR_SER_FIFOMs ("FLEX_CTR_EGR_SER_FIFOM")
#endif
#ifndef FLEX_CTR_EGR_SER_FIFO_CTRLRs
#define FLEX_CTR_EGR_SER_FIFO_CTRLRs ("FLEX_CTR_EGR_SER_FIFO_CTRLR")
#endif
#ifndef FLEX_CTR_EGR_SER_FIFO_STATUSRs
#define FLEX_CTR_EGR_SER_FIFO_STATUSRs ("FLEX_CTR_EGR_SER_FIFO_STATUSR")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0Rs
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0Rs ("FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1Rs
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1Rs ("FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0Ms
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0Ms ("FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1Ms
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1Ms ("FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0Ms
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0Ms ("FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1Ms
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1Ms ("FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1Ms
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1Ms ("FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0Ms
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0Ms ("FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1Ms
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1Ms ("FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0Rs
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0Rs ("FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1Rs
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1Rs ("FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0Ms
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0Ms ("FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1Ms
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1Ms ("FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_0_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_0_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_0_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_0_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_10_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_10_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_10_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_10_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_11_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_11_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_11_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_11_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_1_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_1_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_1_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_1_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_2_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_2_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_2_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_2_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_3_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_3_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_3_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_3_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_4_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_4_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_4_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_4_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_5_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_5_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_5_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_5_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_6_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_6_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_6_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_6_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_7_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_7_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_7_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_7_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_8_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_8_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_8_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_8_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_9_INST0Ms
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST0Ms ("FLEX_CTR_ING_COUNTER_TABLE_9_INST0M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_9_INST1Ms
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST1Ms ("FLEX_CTR_ING_COUNTER_TABLE_9_INST1M")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0Rs
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0Rs ("FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1Rs
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1Rs ("FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1Rs
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1Rs ("FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0R")
#endif
#ifndef FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1Rs
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1Rs ("FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1Rs
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1Rs ("FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1Rs
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1Rs ("FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1Rs
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1Rs ("FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0R")
#endif
#ifndef FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1Rs
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1Rs ("FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1R")
#endif
#ifndef FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0Rs
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0Rs ("FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0R")
#endif
#ifndef FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1Rs
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1Rs ("FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1R")
#endif
#ifndef FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0Rs
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0Rs ("FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0R")
#endif
#ifndef FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1Rs
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1Rs ("FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_0_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_0_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_0_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_0_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_1_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_1_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_1_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_1_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_2_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_2_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_2_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_2_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_3_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_3_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_3_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_3_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0R")
#endif
#ifndef FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1Rs
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1Rs ("FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1R")
#endif
#ifndef FLEX_CTR_ING_INTR_ENABLERs
#define FLEX_CTR_ING_INTR_ENABLERs ("FLEX_CTR_ING_INTR_ENABLER")
#endif
#ifndef FLEX_CTR_ING_INTR_STATUSRs
#define FLEX_CTR_ING_INTR_STATUSRs ("FLEX_CTR_ING_INTR_STATUSR")
#endif
#ifndef FLEX_CTR_ING_MEM_RST_CTRLRs
#define FLEX_CTR_ING_MEM_RST_CTRLRs ("FLEX_CTR_ING_MEM_RST_CTRLR")
#endif
#ifndef FLEX_CTR_ING_MEM_RST_STATUSRs
#define FLEX_CTR_ING_MEM_RST_STATUSRs ("FLEX_CTR_ING_MEM_RST_STATUSR")
#endif
#ifndef FLEX_CTR_ING_MISC_CTRLRs
#define FLEX_CTR_ING_MISC_CTRLRs ("FLEX_CTR_ING_MISC_CTRLR")
#endif
#ifndef FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0Rs
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0Rs ("FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0R")
#endif
#ifndef FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1Rs
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1Rs ("FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1R")
#endif
#ifndef FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0Ms
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0Ms ("FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0M")
#endif
#ifndef FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1Ms
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1Ms ("FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1M")
#endif
#ifndef FLEX_CTR_ING_RAM_TM_CONTROL_INST0Rs
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST0Rs ("FLEX_CTR_ING_RAM_TM_CONTROL_INST0R")
#endif
#ifndef FLEX_CTR_ING_RAM_TM_CONTROL_INST1Rs
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST1Rs ("FLEX_CTR_ING_RAM_TM_CONTROL_INST1R")
#endif
#ifndef FLEX_CTR_ING_SER_FIFOMs
#define FLEX_CTR_ING_SER_FIFOMs ("FLEX_CTR_ING_SER_FIFOM")
#endif
#ifndef FLEX_CTR_ING_SER_FIFO_CTRLRs
#define FLEX_CTR_ING_SER_FIFO_CTRLRs ("FLEX_CTR_ING_SER_FIFO_CTRLR")
#endif
#ifndef FLEX_CTR_ING_SER_FIFO_STATUSRs
#define FLEX_CTR_ING_SER_FIFO_STATUSRs ("FLEX_CTR_ING_SER_FIFO_STATUSR")
#endif
#ifndef FLEX_CTR_SBS_CONTROLRs
#define FLEX_CTR_SBS_CONTROLRs ("FLEX_CTR_SBS_CONTROLR")
#endif
#ifndef FLEX_HASHs
#define FLEX_HASHs ("FLEX_HASH")
#endif
#ifndef FLOODs
#define FLOODs ("FLOOD")
#endif
#ifndef FLOOD_ALLs
#define FLOOD_ALLs ("FLOOD_ALL")
#endif
#ifndef FLOOD_NONEs
#define FLOOD_NONEs ("FLOOD_NONE")
#endif
#ifndef FLOOD_UMCs
#define FLOOD_UMCs ("FLOOD_UMC")
#endif
#ifndef FLOWs
#define FLOWs ("FLOW")
#endif
#ifndef FLOWTRACKER_GROUPs
#define FLOWTRACKER_GROUPs ("FLOWTRACKER_GROUP")
#endif
#ifndef FLOWTRACKER_GROUP_NOT_EXISTSs
#define FLOWTRACKER_GROUP_NOT_EXISTSs ("FLOWTRACKER_GROUP_NOT_EXISTS")
#endif
#ifndef FLOW_AGE_OUTs
#define FLOW_AGE_OUTs ("FLOW_AGE_OUT")
#endif
#ifndef FLOW_COUNT_CONTROL_0Rs
#define FLOW_COUNT_CONTROL_0Rs ("FLOW_COUNT_CONTROL_0R")
#endif
#ifndef FLOW_COUNT_CONTROL_1Rs
#define FLOW_COUNT_CONTROL_1Rs ("FLOW_COUNT_CONTROL_1R")
#endif
#ifndef FLOW_COUNT_FLOW_SIZE_LOWERs
#define FLOW_COUNT_FLOW_SIZE_LOWERs ("FLOW_COUNT_FLOW_SIZE_LOWER")
#endif
#ifndef FLOW_COUNT_FLOW_SIZE_UPPERs
#define FLOW_COUNT_FLOW_SIZE_UPPERs ("FLOW_COUNT_FLOW_SIZE_UPPER")
#endif
#ifndef FLOW_COUNT_PORT_CONTEXTs
#define FLOW_COUNT_PORT_CONTEXTs ("FLOW_COUNT_PORT_CONTEXT")
#endif
#ifndef FLOW_COUNT_PORT_CONTEXTMs
#define FLOW_COUNT_PORT_CONTEXTMs ("FLOW_COUNT_PORT_CONTEXTM")
#endif
#ifndef FLOW_COUNT_PREFIX_LENs
#define FLOW_COUNT_PREFIX_LENs ("FLOW_COUNT_PREFIX_LEN")
#endif
#ifndef FLOW_CTRLs
#define FLOW_CTRLs ("FLOW_CTRL")
#endif
#ifndef FLOW_CTRL_EVENTSs
#define FLOW_CTRL_EVENTSs ("FLOW_CTRL_EVENTS")
#endif
#ifndef FLOW_CTRL_TYPEs
#define FLOW_CTRL_TYPEs ("FLOW_CTRL_TYPE")
#endif
#ifndef FLOW_CTRL_UCs
#define FLOW_CTRL_UCs ("FLOW_CTRL_UC")
#endif
#ifndef FLOW_ELEPHANTs
#define FLOW_ELEPHANTs ("FLOW_ELEPHANT")
#endif
#ifndef FLOW_HASH_ROTATE_BITSs
#define FLOW_HASH_ROTATE_BITSs ("FLOW_HASH_ROTATE_BITS")
#endif
#ifndef FLOW_HASH_SELECTs
#define FLOW_HASH_SELECTs ("FLOW_HASH_SELECT")
#endif
#ifndef FLOW_INSERT_FAILUREs
#define FLOW_INSERT_FAILUREs ("FLOW_INSERT_FAILURE")
#endif
#ifndef FLOW_INSERT_SUCCESSs
#define FLOW_INSERT_SUCCESSs ("FLOW_INSERT_SUCCESS")
#endif
#ifndef FLOW_LABELs
#define FLOW_LABELs ("FLOW_LABEL")
#endif
#ifndef FLOW_LABEL_SELECTs
#define FLOW_LABEL_SELECTs ("FLOW_LABEL_SELECT")
#endif
#ifndef FLOW_SET_SIZEs
#define FLOW_SET_SIZEs ("FLOW_SET_SIZE")
#endif
#ifndef FLOW_SET_SIZE_0s
#define FLOW_SET_SIZE_0s ("FLOW_SET_SIZE_0")
#endif
#ifndef FLOW_SET_SIZE_1024s
#define FLOW_SET_SIZE_1024s ("FLOW_SET_SIZE_1024")
#endif
#ifndef FLOW_SET_SIZE_16384s
#define FLOW_SET_SIZE_16384s ("FLOW_SET_SIZE_16384")
#endif
#ifndef FLOW_SET_SIZE_2048s
#define FLOW_SET_SIZE_2048s ("FLOW_SET_SIZE_2048")
#endif
#ifndef FLOW_SET_SIZE_256s
#define FLOW_SET_SIZE_256s ("FLOW_SET_SIZE_256")
#endif
#ifndef FLOW_SET_SIZE_32768s
#define FLOW_SET_SIZE_32768s ("FLOW_SET_SIZE_32768")
#endif
#ifndef FLOW_SET_SIZE_4096s
#define FLOW_SET_SIZE_4096s ("FLOW_SET_SIZE_4096")
#endif
#ifndef FLOW_SET_SIZE_512s
#define FLOW_SET_SIZE_512s ("FLOW_SET_SIZE_512")
#endif
#ifndef FLOW_SET_SIZE_8192s
#define FLOW_SET_SIZE_8192s ("FLOW_SET_SIZE_8192")
#endif
#ifndef FLOW_START_TIMESTAMPs
#define FLOW_START_TIMESTAMPs ("FLOW_START_TIMESTAMP")
#endif
#ifndef FMT_32_BITSs
#define FMT_32_BITSs ("FMT_32_BITS")
#endif
#ifndef FMT_48_BITSs
#define FMT_48_BITSs ("FMT_48_BITS")
#endif
#ifndef FOLD_AND_XORs
#define FOLD_AND_XORs ("FOLD_AND_XOR")
#endif
#ifndef FOLLOW_UP_DROPs
#define FOLLOW_UP_DROPs ("FOLLOW_UP_DROP")
#endif
#ifndef FOLLOW_UP_TO_CPUs
#define FOLLOW_UP_TO_CPUs ("FOLLOW_UP_TO_CPU")
#endif
#ifndef FORWARDs
#define FORWARDs ("FORWARD")
#endif
#ifndef FORWARDING_BEHAVIORs
#define FORWARDING_BEHAVIORs ("FORWARDING_BEHAVIOR")
#endif
#ifndef FORWARDING_PLANE_RESETs
#define FORWARDING_PLANE_RESETs ("FORWARDING_PLANE_RESET")
#endif
#ifndef FORWARD_BLOCKs
#define FORWARD_BLOCKs ("FORWARD_BLOCK")
#endif
#ifndef FOUR_BYTES_OPAQUE_TAGs
#define FOUR_BYTES_OPAQUE_TAGs ("FOUR_BYTES_OPAQUE_TAG")
#endif
#ifndef FP_COMPRESSION_ETHERTYPEs
#define FP_COMPRESSION_ETHERTYPEs ("FP_COMPRESSION_ETHERTYPE")
#endif
#ifndef FP_COMPRESSION_ETHERTYPE_IDs
#define FP_COMPRESSION_ETHERTYPE_IDs ("FP_COMPRESSION_ETHERTYPE_ID")
#endif
#ifndef FP_COMPRESSION_IP_PROTOCOLs
#define FP_COMPRESSION_IP_PROTOCOLs ("FP_COMPRESSION_IP_PROTOCOL")
#endif
#ifndef FP_COMPRESSION_IP_TOSs
#define FP_COMPRESSION_IP_TOSs ("FP_COMPRESSION_IP_TOS")
#endif
#ifndef FP_COMPRESSION_IP_TTLs
#define FP_COMPRESSION_IP_TTLs ("FP_COMPRESSION_IP_TTL")
#endif
#ifndef FP_COMPRESSION_OPERMODE_PIPEUNIQUEs
#define FP_COMPRESSION_OPERMODE_PIPEUNIQUEs ("FP_COMPRESSION_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_COMPRESSION_TCP_FLAGSs
#define FP_COMPRESSION_TCP_FLAGSs ("FP_COMPRESSION_TCP_FLAGS")
#endif
#ifndef FP_COMPRESSION_TNL_IP_TTLs
#define FP_COMPRESSION_TNL_IP_TTLs ("FP_COMPRESSION_TNL_IP_TTL")
#endif
#ifndef FP_CONFIGs
#define FP_CONFIGs ("FP_CONFIG")
#endif
#ifndef FP_CONTROLs
#define FP_CONTROLs ("FP_CONTROL")
#endif
#ifndef FP_DELAYED_DROPs
#define FP_DELAYED_DROPs ("FP_DELAYED_DROP")
#endif
#ifndef FP_DELAYED_DROP_IDs
#define FP_DELAYED_DROP_IDs ("FP_DELAYED_DROP_ID")
#endif
#ifndef FP_DELAYED_REDIRECTs
#define FP_DELAYED_REDIRECTs ("FP_DELAYED_REDIRECT")
#endif
#ifndef FP_DELAYED_REDIRECT_IDs
#define FP_DELAYED_REDIRECT_IDs ("FP_DELAYED_REDIRECT_ID")
#endif
#ifndef FP_DROPs
#define FP_DROPs ("FP_DROP")
#endif
#ifndef FP_EGRs
#define FP_EGRs ("FP_EGR")
#endif
#ifndef FP_EGR_CLASS_ID_SELECTs
#define FP_EGR_CLASS_ID_SELECTs ("FP_EGR_CLASS_ID_SELECT")
#endif
#ifndef FP_EGR_DROPs
#define FP_EGR_DROPs ("FP_EGR_DROP")
#endif
#ifndef FP_EGR_ENTRYs
#define FP_EGR_ENTRYs ("FP_EGR_ENTRY")
#endif
#ifndef FP_EGR_ENTRY_IDs
#define FP_EGR_ENTRY_IDs ("FP_EGR_ENTRY_ID")
#endif
#ifndef FP_EGR_GRP_TEMPLATEs
#define FP_EGR_GRP_TEMPLATEs ("FP_EGR_GRP_TEMPLATE")
#endif
#ifndef FP_EGR_GRP_TEMPLATE_IDs
#define FP_EGR_GRP_TEMPLATE_IDs ("FP_EGR_GRP_TEMPLATE_ID")
#endif
#ifndef FP_EGR_GRP_TEMPLATE_INFOs
#define FP_EGR_GRP_TEMPLATE_INFOs ("FP_EGR_GRP_TEMPLATE_INFO")
#endif
#ifndef FP_EGR_GRP_TEMPLATE_PARTITION_INFOs
#define FP_EGR_GRP_TEMPLATE_PARTITION_INFOs ("FP_EGR_GRP_TEMPLATE_PARTITION_INFO")
#endif
#ifndef FP_EGR_INFOs
#define FP_EGR_INFOs ("FP_EGR_INFO")
#endif
#ifndef FP_EGR_OPERMODE_PIPEUNIQUEs
#define FP_EGR_OPERMODE_PIPEUNIQUEs ("FP_EGR_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_EGR_POLICY_TEMPLATEs
#define FP_EGR_POLICY_TEMPLATEs ("FP_EGR_POLICY_TEMPLATE")
#endif
#ifndef FP_EGR_POLICY_TEMPLATE_IDs
#define FP_EGR_POLICY_TEMPLATE_IDs ("FP_EGR_POLICY_TEMPLATE_ID")
#endif
#ifndef FP_EGR_PORT_GRPs
#define FP_EGR_PORT_GRPs ("FP_EGR_PORT_GRP")
#endif
#ifndef FP_EGR_RULE_TEMPLATEs
#define FP_EGR_RULE_TEMPLATEs ("FP_EGR_RULE_TEMPLATE")
#endif
#ifndef FP_EGR_RULE_TEMPLATE_IDs
#define FP_EGR_RULE_TEMPLATE_IDs ("FP_EGR_RULE_TEMPLATE_ID")
#endif
#ifndef FP_EGR_SLICE_IDs
#define FP_EGR_SLICE_IDs ("FP_EGR_SLICE_ID")
#endif
#ifndef FP_EGR_SLICE_INFOs
#define FP_EGR_SLICE_INFOs ("FP_EGR_SLICE_INFO")
#endif
#ifndef FP_EM_ENTRYs
#define FP_EM_ENTRYs ("FP_EM_ENTRY")
#endif
#ifndef FP_EM_ENTRY_IDs
#define FP_EM_ENTRY_IDs ("FP_EM_ENTRY_ID")
#endif
#ifndef FP_EM_GRP_TEMPLATEs
#define FP_EM_GRP_TEMPLATEs ("FP_EM_GRP_TEMPLATE")
#endif
#ifndef FP_EM_GRP_TEMPLATE_IDs
#define FP_EM_GRP_TEMPLATE_IDs ("FP_EM_GRP_TEMPLATE_ID")
#endif
#ifndef FP_EM_GRP_TEMPLATE_INFOs
#define FP_EM_GRP_TEMPLATE_INFOs ("FP_EM_GRP_TEMPLATE_INFO")
#endif
#ifndef FP_EM_GRP_TEMPLATE_PARTITION_INFOs
#define FP_EM_GRP_TEMPLATE_PARTITION_INFOs ("FP_EM_GRP_TEMPLATE_PARTITION_INFO")
#endif
#ifndef FP_EM_HASH_GROUPs
#define FP_EM_HASH_GROUPs ("FP_EM_HASH_GROUP")
#endif
#ifndef FP_EM_OPERMODE_PIPEUNIQUEs
#define FP_EM_OPERMODE_PIPEUNIQUEs ("FP_EM_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_EM_PDD_TEMPLATEs
#define FP_EM_PDD_TEMPLATEs ("FP_EM_PDD_TEMPLATE")
#endif
#ifndef FP_EM_PDD_TEMPLATE_IDs
#define FP_EM_PDD_TEMPLATE_IDs ("FP_EM_PDD_TEMPLATE_ID")
#endif
#ifndef FP_EM_PDD_TEMPLATE_PARTITION_INFOs
#define FP_EM_PDD_TEMPLATE_PARTITION_INFOs ("FP_EM_PDD_TEMPLATE_PARTITION_INFO")
#endif
#ifndef FP_EM_POLICY_TEMPLATEs
#define FP_EM_POLICY_TEMPLATEs ("FP_EM_POLICY_TEMPLATE")
#endif
#ifndef FP_EM_POLICY_TEMPLATE_IDs
#define FP_EM_POLICY_TEMPLATE_IDs ("FP_EM_POLICY_TEMPLATE_ID")
#endif
#ifndef FP_EM_PRESEL_ENTRY_COUNTs
#define FP_EM_PRESEL_ENTRY_COUNTs ("FP_EM_PRESEL_ENTRY_COUNT")
#endif
#ifndef FP_EM_PRESEL_ENTRY_TEMPLATEs
#define FP_EM_PRESEL_ENTRY_TEMPLATEs ("FP_EM_PRESEL_ENTRY_TEMPLATE")
#endif
#ifndef FP_EM_PRESEL_ENTRY_TEMPLATE_IDs
#define FP_EM_PRESEL_ENTRY_TEMPLATE_IDs ("FP_EM_PRESEL_ENTRY_TEMPLATE_ID")
#endif
#ifndef FP_EM_RULE_TEMPLATEs
#define FP_EM_RULE_TEMPLATEs ("FP_EM_RULE_TEMPLATE")
#endif
#ifndef FP_EM_RULE_TEMPLATE_IDs
#define FP_EM_RULE_TEMPLATE_IDs ("FP_EM_RULE_TEMPLATE_ID")
#endif
#ifndef FP_EM_SRC_CLASS_MODEs
#define FP_EM_SRC_CLASS_MODEs ("FP_EM_SRC_CLASS_MODE")
#endif
#ifndef FP_INGs
#define FP_INGs ("FP_ING")
#endif
#ifndef FP_ING_ACTION_NHOPs
#define FP_ING_ACTION_NHOPs ("FP_ING_ACTION_NHOP")
#endif
#ifndef FP_ING_ADD_REDIRECT_DATAs
#define FP_ING_ADD_REDIRECT_DATAs ("FP_ING_ADD_REDIRECT_DATA")
#endif
#ifndef FP_ING_ADD_REDIRECT_DATA_IDs
#define FP_ING_ADD_REDIRECT_DATA_IDs ("FP_ING_ADD_REDIRECT_DATA_ID")
#endif
#ifndef FP_ING_ARP_AS_IPs
#define FP_ING_ARP_AS_IPs ("FP_ING_ARP_AS_IP")
#endif
#ifndef FP_ING_COMP_DST_IP4_ONLYs
#define FP_ING_COMP_DST_IP4_ONLYs ("FP_ING_COMP_DST_IP4_ONLY")
#endif
#ifndef FP_ING_COMP_DST_IP6_ONLYs
#define FP_ING_COMP_DST_IP6_ONLYs ("FP_ING_COMP_DST_IP6_ONLY")
#endif
#ifndef FP_ING_COMP_SRC_IP4_ONLYs
#define FP_ING_COMP_SRC_IP4_ONLYs ("FP_ING_COMP_SRC_IP4_ONLY")
#endif
#ifndef FP_ING_COMP_SRC_IP6_ONLYs
#define FP_ING_COMP_SRC_IP6_ONLYs ("FP_ING_COMP_SRC_IP6_ONLY")
#endif
#ifndef FP_ING_COS_Q_INT_PRI_MAPs
#define FP_ING_COS_Q_INT_PRI_MAPs ("FP_ING_COS_Q_INT_PRI_MAP")
#endif
#ifndef FP_ING_COS_Q_INT_PRI_MAP_IDs
#define FP_ING_COS_Q_INT_PRI_MAP_IDs ("FP_ING_COS_Q_INT_PRI_MAP_ID")
#endif
#ifndef FP_ING_DELAYED_DROPs
#define FP_ING_DELAYED_DROPs ("FP_ING_DELAYED_DROP")
#endif
#ifndef FP_ING_DROPs
#define FP_ING_DROPs ("FP_ING_DROP")
#endif
#ifndef FP_ING_ECMP_HASH_ENABLEs
#define FP_ING_ECMP_HASH_ENABLEs ("FP_ING_ECMP_HASH_ENABLE")
#endif
#ifndef FP_ING_ECMP_HASH_OFFSETs
#define FP_ING_ECMP_HASH_OFFSETs ("FP_ING_ECMP_HASH_OFFSET")
#endif
#ifndef FP_ING_ECMP_HASH_USE_CRCs
#define FP_ING_ECMP_HASH_USE_CRCs ("FP_ING_ECMP_HASH_USE_CRC")
#endif
#ifndef FP_ING_ECMP_USE_UPPER_5_BITSs
#define FP_ING_ECMP_USE_UPPER_5_BITSs ("FP_ING_ECMP_USE_UPPER_5_BITS")
#endif
#ifndef FP_ING_ENTRYs
#define FP_ING_ENTRYs ("FP_ING_ENTRY")
#endif
#ifndef FP_ING_ENTRY_IDs
#define FP_ING_ENTRY_IDs ("FP_ING_ENTRY_ID")
#endif
#ifndef FP_ING_GRP_SEL_CLASS_IDs
#define FP_ING_GRP_SEL_CLASS_IDs ("FP_ING_GRP_SEL_CLASS_ID")
#endif
#ifndef FP_ING_GRP_TEMPLATEs
#define FP_ING_GRP_TEMPLATEs ("FP_ING_GRP_TEMPLATE")
#endif
#ifndef FP_ING_GRP_TEMPLATE_IDs
#define FP_ING_GRP_TEMPLATE_IDs ("FP_ING_GRP_TEMPLATE_ID")
#endif
#ifndef FP_ING_GRP_TEMPLATE_INFOs
#define FP_ING_GRP_TEMPLATE_INFOs ("FP_ING_GRP_TEMPLATE_INFO")
#endif
#ifndef FP_ING_GRP_TEMPLATE_PARTITION_INFOs
#define FP_ING_GRP_TEMPLATE_PARTITION_INFOs ("FP_ING_GRP_TEMPLATE_PARTITION_INFO")
#endif
#ifndef FP_ING_INFOs
#define FP_ING_INFOs ("FP_ING_INFO")
#endif
#ifndef FP_ING_MANUAL_COMPs
#define FP_ING_MANUAL_COMPs ("FP_ING_MANUAL_COMP")
#endif
#ifndef FP_ING_MASKs
#define FP_ING_MASKs ("FP_ING_MASK")
#endif
#ifndef FP_ING_OPERMODEs
#define FP_ING_OPERMODEs ("FP_ING_OPERMODE")
#endif
#ifndef FP_ING_PDD_TEMPLATE_IDs
#define FP_ING_PDD_TEMPLATE_IDs ("FP_ING_PDD_TEMPLATE_ID")
#endif
#ifndef FP_ING_POLICY_TEMPLATEs
#define FP_ING_POLICY_TEMPLATEs ("FP_ING_POLICY_TEMPLATE")
#endif
#ifndef FP_ING_POLICY_TEMPLATE_IDs
#define FP_ING_POLICY_TEMPLATE_IDs ("FP_ING_POLICY_TEMPLATE_ID")
#endif
#ifndef FP_ING_PRESEL_ENTRY_COUNTs
#define FP_ING_PRESEL_ENTRY_COUNTs ("FP_ING_PRESEL_ENTRY_COUNT")
#endif
#ifndef FP_ING_PRESEL_ENTRY_TEMPLATEs
#define FP_ING_PRESEL_ENTRY_TEMPLATEs ("FP_ING_PRESEL_ENTRY_TEMPLATE")
#endif
#ifndef FP_ING_PRESEL_ENTRY_TEMPLATE_IDs
#define FP_ING_PRESEL_ENTRY_TEMPLATE_IDs ("FP_ING_PRESEL_ENTRY_TEMPLATE_ID")
#endif
#ifndef FP_ING_PRESEL_GRP_TEMPLATE_IDs
#define FP_ING_PRESEL_GRP_TEMPLATE_IDs ("FP_ING_PRESEL_GRP_TEMPLATE_ID")
#endif
#ifndef FP_ING_RANGE_CHECKs
#define FP_ING_RANGE_CHECKs ("FP_ING_RANGE_CHECK")
#endif
#ifndef FP_ING_RANGE_CHECK_GROUPs
#define FP_ING_RANGE_CHECK_GROUPs ("FP_ING_RANGE_CHECK_GROUP")
#endif
#ifndef FP_ING_RANGE_CHECK_GROUP_IDs
#define FP_ING_RANGE_CHECK_GROUP_IDs ("FP_ING_RANGE_CHECK_GROUP_ID")
#endif
#ifndef FP_ING_RANGE_CHECK_IDs
#define FP_ING_RANGE_CHECK_IDs ("FP_ING_RANGE_CHECK_ID")
#endif
#ifndef FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUEs
#define FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUEs ("FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_ING_RANGE_GROUPs
#define FP_ING_RANGE_GROUPs ("FP_ING_RANGE_GROUP")
#endif
#ifndef FP_ING_RARP_AS_IPs
#define FP_ING_RARP_AS_IPs ("FP_ING_RARP_AS_IP")
#endif
#ifndef FP_ING_REDIRECT_EXCLUDE_HGSRCPORTs
#define FP_ING_REDIRECT_EXCLUDE_HGSRCPORTs ("FP_ING_REDIRECT_EXCLUDE_HGSRCPORT")
#endif
#ifndef FP_ING_REDIRECT_EXCLUDE_SRCPORTs
#define FP_ING_REDIRECT_EXCLUDE_SRCPORTs ("FP_ING_REDIRECT_EXCLUDE_SRCPORT")
#endif
#ifndef FP_ING_REDIRECT_ING_VLANCHECKSs
#define FP_ING_REDIRECT_ING_VLANCHECKSs ("FP_ING_REDIRECT_ING_VLANCHECKS")
#endif
#ifndef FP_ING_REDIRECT_NHI_EXCLUDE_SRCPORTs
#define FP_ING_REDIRECT_NHI_EXCLUDE_SRCPORTs ("FP_ING_REDIRECT_NHI_EXCLUDE_SRCPORT")
#endif
#ifndef FP_ING_REDIRECT_NONUC_HGTRUNKRESOLVEs
#define FP_ING_REDIRECT_NONUC_HGTRUNKRESOLVEs ("FP_ING_REDIRECT_NONUC_HGTRUNKRESOLVE")
#endif
#ifndef FP_ING_REDIRECT_NONUC_TRUNKRESOLVEs
#define FP_ING_REDIRECT_NONUC_TRUNKRESOLVEs ("FP_ING_REDIRECT_NONUC_TRUNKRESOLVE")
#endif
#ifndef FP_ING_REDIRECT_PORT_FLOODBLOCKs
#define FP_ING_REDIRECT_PORT_FLOODBLOCKs ("FP_ING_REDIRECT_PORT_FLOODBLOCK")
#endif
#ifndef FP_ING_REDIRECT_VLAN_FLOODBLOCKs
#define FP_ING_REDIRECT_VLAN_FLOODBLOCKs ("FP_ING_REDIRECT_VLAN_FLOODBLOCK")
#endif
#ifndef FP_ING_REMOVE_REDIRECT_DATAs
#define FP_ING_REMOVE_REDIRECT_DATAs ("FP_ING_REMOVE_REDIRECT_DATA")
#endif
#ifndef FP_ING_REMOVE_REDIRECT_DATA_IDs
#define FP_ING_REMOVE_REDIRECT_DATA_IDs ("FP_ING_REMOVE_REDIRECT_DATA_ID")
#endif
#ifndef FP_ING_RULE_TEMPLATEs
#define FP_ING_RULE_TEMPLATEs ("FP_ING_RULE_TEMPLATE")
#endif
#ifndef FP_ING_RULE_TEMPLATE_IDs
#define FP_ING_RULE_TEMPLATE_IDs ("FP_ING_RULE_TEMPLATE_ID")
#endif
#ifndef FP_ING_SBR_TEMPLATE_IDs
#define FP_ING_SBR_TEMPLATE_IDs ("FP_ING_SBR_TEMPLATE_ID")
#endif
#ifndef FP_ING_SEEDs
#define FP_ING_SEEDs ("FP_ING_SEED")
#endif
#ifndef FP_ING_SLICE_IDs
#define FP_ING_SLICE_IDs ("FP_ING_SLICE_ID")
#endif
#ifndef FP_ING_SLICE_INFOs
#define FP_ING_SLICE_INFOs ("FP_ING_SLICE_INFO")
#endif
#ifndef FP_ING_SRC_CLASS_MODEs
#define FP_ING_SRC_CLASS_MODEs ("FP_ING_SRC_CLASS_MODE")
#endif
#ifndef FP_METER_ACTION_SETs
#define FP_METER_ACTION_SETs ("FP_METER_ACTION_SET")
#endif
#ifndef FP_REDIRECT_DROPs
#define FP_REDIRECT_DROPs ("FP_REDIRECT_DROP")
#endif
#ifndef FP_REDIRECT_MASKs
#define FP_REDIRECT_MASKs ("FP_REDIRECT_MASK")
#endif
#ifndef FP_TMRs
#define FP_TMRs ("FP_TMR")
#endif
#ifndef FP_UDF_OFFSETMs
#define FP_UDF_OFFSETMs ("FP_UDF_OFFSETM")
#endif
#ifndef FP_UDF_TCAMMs
#define FP_UDF_TCAMMs ("FP_UDF_TCAMM")
#endif
#ifndef FP_VLANs
#define FP_VLANs ("FP_VLAN")
#endif
#ifndef FP_VLAN_CLASS_0s
#define FP_VLAN_CLASS_0s ("FP_VLAN_CLASS_0")
#endif
#ifndef FP_VLAN_CLASS_1s
#define FP_VLAN_CLASS_1s ("FP_VLAN_CLASS_1")
#endif
#ifndef FP_VLAN_DROPs
#define FP_VLAN_DROPs ("FP_VLAN_DROP")
#endif
#ifndef FP_VLAN_ENTRYs
#define FP_VLAN_ENTRYs ("FP_VLAN_ENTRY")
#endif
#ifndef FP_VLAN_ENTRY_IDs
#define FP_VLAN_ENTRY_IDs ("FP_VLAN_ENTRY_ID")
#endif
#ifndef FP_VLAN_GRP_TEMPLATEs
#define FP_VLAN_GRP_TEMPLATEs ("FP_VLAN_GRP_TEMPLATE")
#endif
#ifndef FP_VLAN_GRP_TEMPLATE_IDs
#define FP_VLAN_GRP_TEMPLATE_IDs ("FP_VLAN_GRP_TEMPLATE_ID")
#endif
#ifndef FP_VLAN_GRP_TEMPLATE_INFOs
#define FP_VLAN_GRP_TEMPLATE_INFOs ("FP_VLAN_GRP_TEMPLATE_INFO")
#endif
#ifndef FP_VLAN_GRP_TEMPLATE_PARTITION_INFOs
#define FP_VLAN_GRP_TEMPLATE_PARTITION_INFOs ("FP_VLAN_GRP_TEMPLATE_PARTITION_INFO")
#endif
#ifndef FP_VLAN_INFOs
#define FP_VLAN_INFOs ("FP_VLAN_INFO")
#endif
#ifndef FP_VLAN_OPERMODE_PIPEUNIQUEs
#define FP_VLAN_OPERMODE_PIPEUNIQUEs ("FP_VLAN_OPERMODE_PIPEUNIQUE")
#endif
#ifndef FP_VLAN_OVERRIDE_PHBs
#define FP_VLAN_OVERRIDE_PHBs ("FP_VLAN_OVERRIDE_PHB")
#endif
#ifndef FP_VLAN_POLICY_TEMPLATEs
#define FP_VLAN_POLICY_TEMPLATEs ("FP_VLAN_POLICY_TEMPLATE")
#endif
#ifndef FP_VLAN_POLICY_TEMPLATE_IDs
#define FP_VLAN_POLICY_TEMPLATE_IDs ("FP_VLAN_POLICY_TEMPLATE_ID")
#endif
#ifndef FP_VLAN_PORT_GRPs
#define FP_VLAN_PORT_GRPs ("FP_VLAN_PORT_GRP")
#endif
#ifndef FP_VLAN_RULE_TEMPLATEs
#define FP_VLAN_RULE_TEMPLATEs ("FP_VLAN_RULE_TEMPLATE")
#endif
#ifndef FP_VLAN_RULE_TEMPLATE_IDs
#define FP_VLAN_RULE_TEMPLATE_IDs ("FP_VLAN_RULE_TEMPLATE_ID")
#endif
#ifndef FP_VLAN_SLICE_IDs
#define FP_VLAN_SLICE_IDs ("FP_VLAN_SLICE_ID")
#endif
#ifndef FP_VLAN_SLICE_INFOs
#define FP_VLAN_SLICE_INFOs ("FP_VLAN_SLICE_INFO")
#endif
#ifndef FRACTIONAL_DIVISORs
#define FRACTIONAL_DIVISORs ("FRACTIONAL_DIVISOR")
#endif
#ifndef FRAGMENT_IDs
#define FRAGMENT_IDs ("FRAGMENT_ID")
#endif
#ifndef FRAGMENT_ID_MASKs
#define FRAGMENT_ID_MASKs ("FRAGMENT_ID_MASK")
#endif
#ifndef FROM_REMOTE_CPU_DA0Rs
#define FROM_REMOTE_CPU_DA0Rs ("FROM_REMOTE_CPU_DA0R")
#endif
#ifndef FROM_REMOTE_CPU_DA1Rs
#define FROM_REMOTE_CPU_DA1Rs ("FROM_REMOTE_CPU_DA1R")
#endif
#ifndef FROM_REMOTE_CPU_DARs
#define FROM_REMOTE_CPU_DARs ("FROM_REMOTE_CPU_DAR")
#endif
#ifndef FROM_REMOTE_CPU_ETHERTYPERs
#define FROM_REMOTE_CPU_ETHERTYPERs ("FROM_REMOTE_CPU_ETHERTYPER")
#endif
#ifndef FROM_REMOTE_CPU_SIGNATURERs
#define FROM_REMOTE_CPU_SIGNATURERs ("FROM_REMOTE_CPU_SIGNATURER")
#endif
#ifndef FW_CRC_VERIFYs
#define FW_CRC_VERIFYs ("FW_CRC_VERIFY")
#endif
#ifndef FW_LOAD_METHODs
#define FW_LOAD_METHODs ("FW_LOAD_METHOD")
#endif
#ifndef FW_LOAD_VERIFYs
#define FW_LOAD_VERIFYs ("FW_LOAD_VERIFY")
#endif
#ifndef GAL_LABELs
#define GAL_LABELs ("GAL_LABEL")
#endif
#ifndef GCM_AES_128s
#define GCM_AES_128s ("GCM_AES_128")
#endif
#ifndef GCM_AES_256s
#define GCM_AES_256s ("GCM_AES_256")
#endif
#ifndef GCM_AES_XPN_128s
#define GCM_AES_XPN_128s ("GCM_AES_XPN_128")
#endif
#ifndef GCM_AES_XPN_256s
#define GCM_AES_XPN_256s ("GCM_AES_XPN_256")
#endif
#ifndef GENERICs
#define GENERICs ("GENERIC")
#endif
#ifndef GLOBALs
#define GLOBALs ("GLOBAL")
#endif
#ifndef GLOBAL_FIDs
#define GLOBAL_FIDs ("GLOBAL_FID")
#endif
#ifndef GLOBAL_HEADROOMs
#define GLOBAL_HEADROOMs ("GLOBAL_HEADROOM")
#endif
#ifndef GLOBAL_KEY_MASKs
#define GLOBAL_KEY_MASKs ("GLOBAL_KEY_MASK")
#endif
#ifndef GLOBAL_KEY_MASK_ENABLEs
#define GLOBAL_KEY_MASK_ENABLEs ("GLOBAL_KEY_MASK_ENABLE")
#endif
#ifndef GLOBAL_MPLS_RANGE_1_LOWERRs
#define GLOBAL_MPLS_RANGE_1_LOWERRs ("GLOBAL_MPLS_RANGE_1_LOWERR")
#endif
#ifndef GLOBAL_MPLS_RANGE_1_UPPERRs
#define GLOBAL_MPLS_RANGE_1_UPPERRs ("GLOBAL_MPLS_RANGE_1_UPPERR")
#endif
#ifndef GLOBAL_MPLS_RANGE_2_LOWERRs
#define GLOBAL_MPLS_RANGE_2_LOWERRs ("GLOBAL_MPLS_RANGE_2_LOWERR")
#endif
#ifndef GLOBAL_MPLS_RANGE_2_UPPERRs
#define GLOBAL_MPLS_RANGE_2_UPPERRs ("GLOBAL_MPLS_RANGE_2_UPPERR")
#endif
#ifndef GLOBAL_MPLS_RANGE_LOWERRs
#define GLOBAL_MPLS_RANGE_LOWERRs ("GLOBAL_MPLS_RANGE_LOWERR")
#endif
#ifndef GLOBAL_MPLS_RANGE_UPPERRs
#define GLOBAL_MPLS_RANGE_UPPERRs ("GLOBAL_MPLS_RANGE_UPPERR")
#endif
#ifndef GLOBAL_PIPE_AWAREs
#define GLOBAL_PIPE_AWAREs ("GLOBAL_PIPE_AWARE")
#endif
#ifndef GLOBAL_SHARED_VFIs
#define GLOBAL_SHARED_VFIs ("GLOBAL_SHARED_VFI")
#endif
#ifndef GNSs
#define GNSs ("GNS")
#endif
#ifndef GNS_MASKs
#define GNS_MASKs ("GNS_MASK")
#endif
#ifndef GPIO_AUX_SELRs
#define GPIO_AUX_SELRs ("GPIO_AUX_SELR")
#endif
#ifndef GPIO_DATA_INRs
#define GPIO_DATA_INRs ("GPIO_DATA_INR")
#endif
#ifndef GPIO_DATA_OUTRs
#define GPIO_DATA_OUTRs ("GPIO_DATA_OUTR")
#endif
#ifndef GPIO_INIT_VALRs
#define GPIO_INIT_VALRs ("GPIO_INIT_VALR")
#endif
#ifndef GPIO_INT_CLRRs
#define GPIO_INT_CLRRs ("GPIO_INT_CLRR")
#endif
#ifndef GPIO_INT_DERs
#define GPIO_INT_DERs ("GPIO_INT_DER")
#endif
#ifndef GPIO_INT_EDGERs
#define GPIO_INT_EDGERs ("GPIO_INT_EDGER")
#endif
#ifndef GPIO_INT_MSKRs
#define GPIO_INT_MSKRs ("GPIO_INT_MSKR")
#endif
#ifndef GPIO_INT_MSTATRs
#define GPIO_INT_MSTATRs ("GPIO_INT_MSTATR")
#endif
#ifndef GPIO_INT_STATRs
#define GPIO_INT_STATRs ("GPIO_INT_STATR")
#endif
#ifndef GPIO_INT_TYPERs
#define GPIO_INT_TYPERs ("GPIO_INT_TYPER")
#endif
#ifndef GPIO_OUT_ENRs
#define GPIO_OUT_ENRs ("GPIO_OUT_ENR")
#endif
#ifndef GPIO_PAD_RESRs
#define GPIO_PAD_RESRs ("GPIO_PAD_RESR")
#endif
#ifndef GPIO_PRB_ENABLERs
#define GPIO_PRB_ENABLERs ("GPIO_PRB_ENABLER")
#endif
#ifndef GPIO_PRB_OERs
#define GPIO_PRB_OERs ("GPIO_PRB_OER")
#endif
#ifndef GPIO_RES_ENRs
#define GPIO_RES_ENRs ("GPIO_RES_ENR")
#endif
#ifndef GPIO_TEST_ENABLERs
#define GPIO_TEST_ENABLERs ("GPIO_TEST_ENABLER")
#endif
#ifndef GPIO_TEST_INPUTRs
#define GPIO_TEST_INPUTRs ("GPIO_TEST_INPUTR")
#endif
#ifndef GPIO_TEST_OUTPUTRs
#define GPIO_TEST_OUTPUTRs ("GPIO_TEST_OUTPUTR")
#endif
#ifndef GREs
#define GREs ("GRE")
#endif
#ifndef GREATERs
#define GREATERs ("GREATER")
#endif
#ifndef GREENs
#define GREENs ("GREEN")
#endif
#ifndef GREEN_DROPs
#define GREEN_DROPs ("GREEN_DROP")
#endif
#ifndef GRE_ENCAPs
#define GRE_ENCAPs ("GRE_ENCAP")
#endif
#ifndef GRE_HEADERs
#define GRE_HEADERs ("GRE_HEADER")
#endif
#ifndef GRE_PROTOs
#define GRE_PROTOs ("GRE_PROTO")
#endif
#ifndef GROUPs
#define GROUPs ("GROUP")
#endif
#ifndef GROUP_ASET_DOESNT_FITs
#define GROUP_ASET_DOESNT_FITs ("GROUP_ASET_DOESNT_FIT")
#endif
#ifndef GROUP_CNTs
#define GROUP_CNTs ("GROUP_CNT")
#endif
#ifndef GROUP_DEFAULT_ASET_DOESNT_FITs
#define GROUP_DEFAULT_ASET_DOESNT_FITs ("GROUP_DEFAULT_ASET_DOESNT_FIT")
#endif
#ifndef GROUP_MAPs
#define GROUP_MAPs ("GROUP_MAP")
#endif
#ifndef GROUP_MULTIMODE_CHECK_FAILEDs
#define GROUP_MULTIMODE_CHECK_FAILEDs ("GROUP_MULTIMODE_CHECK_FAILED")
#endif
#ifndef GROUP_NOT_PRESENTs
#define GROUP_NOT_PRESENTs ("GROUP_NOT_PRESENT")
#endif
#ifndef GROUP_QSET_DOESNT_FITs
#define GROUP_QSET_DOESNT_FITs ("GROUP_QSET_DOESNT_FIT")
#endif
#ifndef GROUP_TEMPLATE_NOT_OPERATIONALs
#define GROUP_TEMPLATE_NOT_OPERATIONALs ("GROUP_TEMPLATE_NOT_OPERATIONAL")
#endif
#ifndef GRP_MASKED_BY_ANOTHERs
#define GRP_MASKED_BY_ANOTHERs ("GRP_MASKED_BY_ANOTHER")
#endif
#ifndef GRP_SLICE_TYPEs
#define GRP_SLICE_TYPEs ("GRP_SLICE_TYPE")
#endif
#ifndef GRP_TEMPLATE_NOT_EXISTSs
#define GRP_TEMPLATE_NOT_EXISTSs ("GRP_TEMPLATE_NOT_EXISTS")
#endif
#ifndef GTP_HDR_FIRST_BYTEs
#define GTP_HDR_FIRST_BYTEs ("GTP_HDR_FIRST_BYTE")
#endif
#ifndef GTP_HDR_FIRST_BYTE_MASKs
#define GTP_HDR_FIRST_BYTE_MASKs ("GTP_HDR_FIRST_BYTE_MASK")
#endif
#ifndef GTP_PORT_TABLEMs
#define GTP_PORT_TABLEMs ("GTP_PORT_TABLEM")
#endif
#ifndef HARDWAREs
#define HARDWAREs ("HARDWARE")
#endif
#ifndef HASHs
#define HASHs ("HASH")
#endif
#ifndef HASH0_ALL_BINS_PRE_PROCESSING_ENs
#define HASH0_ALL_BINS_PRE_PROCESSING_ENs ("HASH0_ALL_BINS_PRE_PROCESSING_EN")
#endif
#ifndef HASH0_BIN0s
#define HASH0_BIN0s ("HASH0_BIN0")
#endif
#ifndef HASH0_BIN1s
#define HASH0_BIN1s ("HASH0_BIN1")
#endif
#ifndef HASH0_BIN12_SEED_OVERLAY_ENs
#define HASH0_BIN12_SEED_OVERLAY_ENs ("HASH0_BIN12_SEED_OVERLAY_EN")
#endif
#ifndef HASH0_BIN2_FLEX_ENs
#define HASH0_BIN2_FLEX_ENs ("HASH0_BIN2_FLEX_EN")
#endif
#ifndef HASH0_BIN2_UDF_ENs
#define HASH0_BIN2_UDF_ENs ("HASH0_BIN2_UDF_EN")
#endif
#ifndef HASH0_BIN3_FLEX_ENs
#define HASH0_BIN3_FLEX_ENs ("HASH0_BIN3_FLEX_EN")
#endif
#ifndef HASH0_BIN3_UDF_ENs
#define HASH0_BIN3_UDF_ENs ("HASH0_BIN3_UDF_EN")
#endif
#ifndef HASH0_BIN5_6_IPSEC_SELECTs
#define HASH0_BIN5_6_IPSEC_SELECTs ("HASH0_BIN5_6_IPSEC_SELECT")
#endif
#ifndef HASH0_BIN5_6_L2GRE_MASKs
#define HASH0_BIN5_6_L2GRE_MASKs ("HASH0_BIN5_6_L2GRE_MASK")
#endif
#ifndef HASH0_BINS0_1_IPV6_FLOW_LABEL_ENs
#define HASH0_BINS0_1_IPV6_FLOW_LABEL_ENs ("HASH0_BINS0_1_IPV6_FLOW_LABEL_EN")
#endif
#ifndef HASH0_BINS0_3_EGR_PORT_ID_ENs
#define HASH0_BINS0_3_EGR_PORT_ID_ENs ("HASH0_BINS0_3_EGR_PORT_ID_EN")
#endif
#ifndef HASH0_BINS5_6_GTP_ENs
#define HASH0_BINS5_6_GTP_ENs ("HASH0_BINS5_6_GTP_EN")
#endif
#ifndef HASH0_BINS5_6_L2GRE_KEY_ENs
#define HASH0_BINS5_6_L2GRE_KEY_ENs ("HASH0_BINS5_6_L2GRE_KEY_EN")
#endif
#ifndef HASH0_BIN_EXT_FLEX_FIELD_SELECTs
#define HASH0_BIN_EXT_FLEX_FIELD_SELECTs ("HASH0_BIN_EXT_FLEX_FIELD_SELECT")
#endif
#ifndef HASH0_BIN_FLEX_FIELD_SELECTs
#define HASH0_BIN_FLEX_FIELD_SELECTs ("HASH0_BIN_FLEX_FIELD_SELECT")
#endif
#ifndef HASH0_CNTAG_RPIDs
#define HASH0_CNTAG_RPIDs ("HASH0_CNTAG_RPID")
#endif
#ifndef HASH0_DST_IP_LOWERs
#define HASH0_DST_IP_LOWERs ("HASH0_DST_IP_LOWER")
#endif
#ifndef HASH0_DST_IP_UPPERs
#define HASH0_DST_IP_UPPERs ("HASH0_DST_IP_UPPER")
#endif
#ifndef HASH0_DST_MODIDs
#define HASH0_DST_MODIDs ("HASH0_DST_MODID")
#endif
#ifndef HASH0_DST_PORTs
#define HASH0_DST_PORTs ("HASH0_DST_PORT")
#endif
#ifndef HASH0_ETH_TYPEs
#define HASH0_ETH_TYPEs ("HASH0_ETH_TYPE")
#endif
#ifndef HASH0_EXT_DST_IP_15_0s
#define HASH0_EXT_DST_IP_15_0s ("HASH0_EXT_DST_IP_15_0")
#endif
#ifndef HASH0_EXT_DST_IP_31_15s
#define HASH0_EXT_DST_IP_31_15s ("HASH0_EXT_DST_IP_31_15")
#endif
#ifndef HASH0_EXT_DST_IP_47_32s
#define HASH0_EXT_DST_IP_47_32s ("HASH0_EXT_DST_IP_47_32")
#endif
#ifndef HASH0_EXT_DST_IP_63_48s
#define HASH0_EXT_DST_IP_63_48s ("HASH0_EXT_DST_IP_63_48")
#endif
#ifndef HASH0_EXT_EGR_PORT_ID_LOWERs
#define HASH0_EXT_EGR_PORT_ID_LOWERs ("HASH0_EXT_EGR_PORT_ID_LOWER")
#endif
#ifndef HASH0_EXT_ETHERTYPEs
#define HASH0_EXT_ETHERTYPEs ("HASH0_EXT_ETHERTYPE")
#endif
#ifndef HASH0_EXT_FLOW_LABEL_15_0s
#define HASH0_EXT_FLOW_LABEL_15_0s ("HASH0_EXT_FLOW_LABEL_15_0")
#endif
#ifndef HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs
#define HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs ("HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER")
#endif
#ifndef HASH0_EXT_L2GRE_KEY_LOWERs
#define HASH0_EXT_L2GRE_KEY_LOWERs ("HASH0_EXT_L2GRE_KEY_LOWER")
#endif
#ifndef HASH0_EXT_L2GRE_KEY_UPPERs
#define HASH0_EXT_L2GRE_KEY_UPPERs ("HASH0_EXT_L2GRE_KEY_UPPER")
#endif
#ifndef HASH0_EXT_L4_DST_PORTs
#define HASH0_EXT_L4_DST_PORTs ("HASH0_EXT_L4_DST_PORT")
#endif
#ifndef HASH0_EXT_L4_SRC_PORTs
#define HASH0_EXT_L4_SRC_PORTs ("HASH0_EXT_L4_SRC_PORT")
#endif
#ifndef HASH0_EXT_MAC_DA_15_0s
#define HASH0_EXT_MAC_DA_15_0s ("HASH0_EXT_MAC_DA_15_0")
#endif
#ifndef HASH0_EXT_MAC_DA_31_16s
#define HASH0_EXT_MAC_DA_31_16s ("HASH0_EXT_MAC_DA_31_16")
#endif
#ifndef HASH0_EXT_MAC_DA_47_32s
#define HASH0_EXT_MAC_DA_47_32s ("HASH0_EXT_MAC_DA_47_32")
#endif
#ifndef HASH0_EXT_MAC_SA_15_0s
#define HASH0_EXT_MAC_SA_15_0s ("HASH0_EXT_MAC_SA_15_0")
#endif
#ifndef HASH0_EXT_MAC_SA_31_16s
#define HASH0_EXT_MAC_SA_31_16s ("HASH0_EXT_MAC_SA_31_16")
#endif
#ifndef HASH0_EXT_MAC_SA_47_32s
#define HASH0_EXT_MAC_SA_47_32s ("HASH0_EXT_MAC_SA_47_32")
#endif
#ifndef HASH0_EXT_MPLS_2ND_LABEL_15_0s
#define HASH0_EXT_MPLS_2ND_LABEL_15_0s ("HASH0_EXT_MPLS_2ND_LABEL_15_0")
#endif
#ifndef HASH0_EXT_MPLS_3RD_LABEL_15_0s
#define HASH0_EXT_MPLS_3RD_LABEL_15_0s ("HASH0_EXT_MPLS_3RD_LABEL_15_0")
#endif
#ifndef HASH0_EXT_MPLS_LABELS_19_16s
#define HASH0_EXT_MPLS_LABELS_19_16s ("HASH0_EXT_MPLS_LABELS_19_16")
#endif
#ifndef HASH0_EXT_MPLS_TOP_LABEL_15_0s
#define HASH0_EXT_MPLS_TOP_LABEL_15_0s ("HASH0_EXT_MPLS_TOP_LABEL_15_0")
#endif
#ifndef HASH0_EXT_PROTOCOL_EGR_PORT_ID_LOWERs
#define HASH0_EXT_PROTOCOL_EGR_PORT_ID_LOWERs ("HASH0_EXT_PROTOCOL_EGR_PORT_ID_LOWER")
#endif
#ifndef HASH0_EXT_SRC_IP_15_0s
#define HASH0_EXT_SRC_IP_15_0s ("HASH0_EXT_SRC_IP_15_0")
#endif
#ifndef HASH0_EXT_SRC_IP_31_15s
#define HASH0_EXT_SRC_IP_31_15s ("HASH0_EXT_SRC_IP_31_15")
#endif
#ifndef HASH0_EXT_SRC_IP_47_32s
#define HASH0_EXT_SRC_IP_47_32s ("HASH0_EXT_SRC_IP_47_32")
#endif
#ifndef HASH0_EXT_SRC_IP_63_48s
#define HASH0_EXT_SRC_IP_63_48s ("HASH0_EXT_SRC_IP_63_48")
#endif
#ifndef HASH0_EXT_UDF_1s
#define HASH0_EXT_UDF_1s ("HASH0_EXT_UDF_1")
#endif
#ifndef HASH0_EXT_UDF_2s
#define HASH0_EXT_UDF_2s ("HASH0_EXT_UDF_2")
#endif
#ifndef HASH0_EXT_UDF_3s
#define HASH0_EXT_UDF_3s ("HASH0_EXT_UDF_3")
#endif
#ifndef HASH0_EXT_UDF_4s
#define HASH0_EXT_UDF_4s ("HASH0_EXT_UDF_4")
#endif
#ifndef HASH0_EXT_UDF_5s
#define HASH0_EXT_UDF_5s ("HASH0_EXT_UDF_5")
#endif
#ifndef HASH0_EXT_UDF_6s
#define HASH0_EXT_UDF_6s ("HASH0_EXT_UDF_6")
#endif
#ifndef HASH0_EXT_UDF_7s
#define HASH0_EXT_UDF_7s ("HASH0_EXT_UDF_7")
#endif
#ifndef HASH0_EXT_UDF_8s
#define HASH0_EXT_UDF_8s ("HASH0_EXT_UDF_8")
#endif
#ifndef HASH0_EXT_VLAN_IDs
#define HASH0_EXT_VLAN_IDs ("HASH0_EXT_VLAN_ID")
#endif
#ifndef HASH0_EXT_VLAN_ID_FLOW_LABEL_19_16s
#define HASH0_EXT_VLAN_ID_FLOW_LABEL_19_16s ("HASH0_EXT_VLAN_ID_FLOW_LABEL_19_16")
#endif
#ifndef HASH0_EXT_VRF_IDs
#define HASH0_EXT_VRF_IDs ("HASH0_EXT_VRF_ID")
#endif
#ifndef HASH0_FLOW_ID_HIs
#define HASH0_FLOW_ID_HIs ("HASH0_FLOW_ID_HI")
#endif
#ifndef HASH0_FLOW_ID_LOs
#define HASH0_FLOW_ID_LOs ("HASH0_FLOW_ID_LO")
#endif
#ifndef HASH0_IGNORE_FCOEs
#define HASH0_IGNORE_FCOEs ("HASH0_IGNORE_FCOE")
#endif
#ifndef HASH0_IGNORE_INNER_4OVER4_GRE_TUNNELs
#define HASH0_IGNORE_INNER_4OVER4_GRE_TUNNELs ("HASH0_IGNORE_INNER_4OVER4_GRE_TUNNEL")
#endif
#ifndef HASH0_IGNORE_INNER_4OVER4_IP_TUNNELs
#define HASH0_IGNORE_INNER_4OVER4_IP_TUNNELs ("HASH0_IGNORE_INNER_4OVER4_IP_TUNNEL")
#endif
#ifndef HASH0_IGNORE_INNER_4OVER6_GRE_TUNNELs
#define HASH0_IGNORE_INNER_4OVER6_GRE_TUNNELs ("HASH0_IGNORE_INNER_4OVER6_GRE_TUNNEL")
#endif
#ifndef HASH0_IGNORE_INNER_4OVER6_IP_TUNNELs
#define HASH0_IGNORE_INNER_4OVER6_IP_TUNNELs ("HASH0_IGNORE_INNER_4OVER6_IP_TUNNEL")
#endif
#ifndef HASH0_IGNORE_INNER_6OVER4_GRE_TUNNELs
#define HASH0_IGNORE_INNER_6OVER4_GRE_TUNNELs ("HASH0_IGNORE_INNER_6OVER4_GRE_TUNNEL")
#endif
#ifndef HASH0_IGNORE_INNER_6OVER4_IP_TUNNELs
#define HASH0_IGNORE_INNER_6OVER4_IP_TUNNELs ("HASH0_IGNORE_INNER_6OVER4_IP_TUNNEL")
#endif
#ifndef HASH0_IGNORE_INNER_6OVER6_GRE_TUNNELs
#define HASH0_IGNORE_INNER_6OVER6_GRE_TUNNELs ("HASH0_IGNORE_INNER_6OVER6_GRE_TUNNEL")
#endif
#ifndef HASH0_IGNORE_INNER_6OVER6_IP_TUNNELs
#define HASH0_IGNORE_INNER_6OVER6_IP_TUNNELs ("HASH0_IGNORE_INNER_6OVER6_IP_TUNNEL")
#endif
#ifndef HASH0_IGNORE_IPV4s
#define HASH0_IGNORE_IPV4s ("HASH0_IGNORE_IPV4")
#endif
#ifndef HASH0_IGNORE_IPV6s
#define HASH0_IGNORE_IPV6s ("HASH0_IGNORE_IPV6")
#endif
#ifndef HASH0_IGNORE_L2GREs
#define HASH0_IGNORE_L2GREs ("HASH0_IGNORE_L2GRE")
#endif
#ifndef HASH0_IGNORE_MIMs
#define HASH0_IGNORE_MIMs ("HASH0_IGNORE_MIM")
#endif
#ifndef HASH0_IGNORE_MPLSs
#define HASH0_IGNORE_MPLSs ("HASH0_IGNORE_MPLS")
#endif
#ifndef HASH0_IGNORE_VXLANs
#define HASH0_IGNORE_VXLANs ("HASH0_IGNORE_VXLAN")
#endif
#ifndef HASH0_INITIAL_VALUE_0s
#define HASH0_INITIAL_VALUE_0s ("HASH0_INITIAL_VALUE_0")
#endif
#ifndef HASH0_INITIAL_VALUE_1s
#define HASH0_INITIAL_VALUE_1s ("HASH0_INITIAL_VALUE_1")
#endif
#ifndef HASH0_INSTANCE0s
#define HASH0_INSTANCE0s ("HASH0_INSTANCE0")
#endif
#ifndef HASH0_INSTANCE0_ALGs
#define HASH0_INSTANCE0_ALGs ("HASH0_INSTANCE0_ALG")
#endif
#ifndef HASH0_INSTANCE1s
#define HASH0_INSTANCE1s ("HASH0_INSTANCE1")
#endif
#ifndef HASH0_INSTANCE1_ALGs
#define HASH0_INSTANCE1_ALGs ("HASH0_INSTANCE1_ALG")
#endif
#ifndef HASH0_IP_TUNNEL_TERMs
#define HASH0_IP_TUNNEL_TERMs ("HASH0_IP_TUNNEL_TERM")
#endif
#ifndef HASH0_L2GRE_TERMs
#define HASH0_L2GRE_TERMs ("HASH0_L2GRE_TERM")
#endif
#ifndef HASH0_L4_DSTs
#define HASH0_L4_DSTs ("HASH0_L4_DST")
#endif
#ifndef HASH0_L4_SRCs
#define HASH0_L4_SRCs ("HASH0_L4_SRC")
#endif
#ifndef HASH0_MAC_DA_HIs
#define HASH0_MAC_DA_HIs ("HASH0_MAC_DA_HI")
#endif
#ifndef HASH0_MAC_DA_LOs
#define HASH0_MAC_DA_LOs ("HASH0_MAC_DA_LO")
#endif
#ifndef HASH0_MAC_DA_MEDs
#define HASH0_MAC_DA_MEDs ("HASH0_MAC_DA_MED")
#endif
#ifndef HASH0_MAC_SA_HIs
#define HASH0_MAC_SA_HIs ("HASH0_MAC_SA_HI")
#endif
#ifndef HASH0_MAC_SA_LOs
#define HASH0_MAC_SA_LOs ("HASH0_MAC_SA_LO")
#endif
#ifndef HASH0_MAC_SA_MEDs
#define HASH0_MAC_SA_MEDs ("HASH0_MAC_SA_MED")
#endif
#ifndef HASH0_MIM_TERMs
#define HASH0_MIM_TERMs ("HASH0_MIM_TERM")
#endif
#ifndef HASH0_MIM_USE_TUNNEL_HEADERs
#define HASH0_MIM_USE_TUNNEL_HEADERs ("HASH0_MIM_USE_TUNNEL_HEADER")
#endif
#ifndef HASH0_MPLS_2ND_LABELs
#define HASH0_MPLS_2ND_LABELs ("HASH0_MPLS_2ND_LABEL")
#endif
#ifndef HASH0_MPLS_3RD_LABELs
#define HASH0_MPLS_3RD_LABELs ("HASH0_MPLS_3RD_LABEL")
#endif
#ifndef HASH0_MPLS_LABELS_4MSBs
#define HASH0_MPLS_LABELS_4MSBs ("HASH0_MPLS_LABELS_4MSB")
#endif
#ifndef HASH0_MPLS_TERMs
#define HASH0_MPLS_TERMs ("HASH0_MPLS_TERM")
#endif
#ifndef HASH0_MPLS_TOP_LABELs
#define HASH0_MPLS_TOP_LABELs ("HASH0_MPLS_TOP_LABEL")
#endif
#ifndef HASH0_NEXT_HEADERs
#define HASH0_NEXT_HEADERs ("HASH0_NEXT_HEADER")
#endif
#ifndef HASH0_PROTOCOLs
#define HASH0_PROTOCOLs ("HASH0_PROTOCOL")
#endif
#ifndef HASH0_SEEDs
#define HASH0_SEEDs ("HASH0_SEED")
#endif
#ifndef HASH0_SELECTIONs
#define HASH0_SELECTIONs ("HASH0_SELECTION")
#endif
#ifndef HASH0_SPI_LOWERs
#define HASH0_SPI_LOWERs ("HASH0_SPI_LOWER")
#endif
#ifndef HASH0_SPI_UPPERs
#define HASH0_SPI_UPPERs ("HASH0_SPI_UPPER")
#endif
#ifndef HASH0_SRC_IP_LOWERs
#define HASH0_SRC_IP_LOWERs ("HASH0_SRC_IP_LOWER")
#endif
#ifndef HASH0_SRC_IP_UPPERs
#define HASH0_SRC_IP_UPPERs ("HASH0_SRC_IP_UPPER")
#endif
#ifndef HASH0_SRC_MODIDs
#define HASH0_SRC_MODIDs ("HASH0_SRC_MODID")
#endif
#ifndef HASH0_SRC_PORTs
#define HASH0_SRC_PORTs ("HASH0_SRC_PORT")
#endif
#ifndef HASH0_SYMMETRIC_FCOEs
#define HASH0_SYMMETRIC_FCOEs ("HASH0_SYMMETRIC_FCOE")
#endif
#ifndef HASH0_SYMMETRIC_IPV4s
#define HASH0_SYMMETRIC_IPV4s ("HASH0_SYMMETRIC_IPV4")
#endif
#ifndef HASH0_SYMMETRIC_IPV6s
#define HASH0_SYMMETRIC_IPV6s ("HASH0_SYMMETRIC_IPV6")
#endif
#ifndef HASH0_SYMMETRIC_SUPPRESS_UNIDIR_FIELDs
#define HASH0_SYMMETRIC_SUPPRESS_UNIDIR_FIELDs ("HASH0_SYMMETRIC_SUPPRESS_UNIDIR_FIELD")
#endif
#ifndef HASH0_TEID_LOWERs
#define HASH0_TEID_LOWERs ("HASH0_TEID_LOWER")
#endif
#ifndef HASH0_TEID_UPPERs
#define HASH0_TEID_UPPERs ("HASH0_TEID_UPPER")
#endif
#ifndef HASH0_TRILL_TERMs
#define HASH0_TRILL_TERMs ("HASH0_TRILL_TERM")
#endif
#ifndef HASH0_TRILL_TRANSITs
#define HASH0_TRILL_TRANSITs ("HASH0_TRILL_TRANSIT")
#endif
#ifndef HASH0_TUNNEL_VIDs
#define HASH0_TUNNEL_VIDs ("HASH0_TUNNEL_VID")
#endif
#ifndef HASH0_VIDs
#define HASH0_VIDs ("HASH0_VID")
#endif
#ifndef HASH0_VNTAG_DST_VIFs
#define HASH0_VNTAG_DST_VIFs ("HASH0_VNTAG_DST_VIF")
#endif
#ifndef HASH0_VNTAG_SRC_VIFs
#define HASH0_VNTAG_SRC_VIFs ("HASH0_VNTAG_SRC_VIF")
#endif
#ifndef HASH0_VXLAN_TERMs
#define HASH0_VXLAN_TERMs ("HASH0_VXLAN_TERM")
#endif
#ifndef HASH1_ALL_BINS_PRE_PROCESSING_ENs
#define HASH1_ALL_BINS_PRE_PROCESSING_ENs ("HASH1_ALL_BINS_PRE_PROCESSING_EN")
#endif
#ifndef HASH1_BIN0s
#define HASH1_BIN0s ("HASH1_BIN0")
#endif
#ifndef HASH1_BIN1s
#define HASH1_BIN1s ("HASH1_BIN1")
#endif
#ifndef HASH1_BIN12_SEED_OVERLAY_ENs
#define HASH1_BIN12_SEED_OVERLAY_ENs ("HASH1_BIN12_SEED_OVERLAY_EN")
#endif
#ifndef HASH1_BIN2_FLEX_ENs
#define HASH1_BIN2_FLEX_ENs ("HASH1_BIN2_FLEX_EN")
#endif
#ifndef HASH1_BIN2_UDF_ENs
#define HASH1_BIN2_UDF_ENs ("HASH1_BIN2_UDF_EN")
#endif
#ifndef HASH1_BIN3_FLEX_ENs
#define HASH1_BIN3_FLEX_ENs ("HASH1_BIN3_FLEX_EN")
#endif
#ifndef HASH1_BIN3_UDF_ENs
#define HASH1_BIN3_UDF_ENs ("HASH1_BIN3_UDF_EN")
#endif
#ifndef HASH1_BIN5_6_IPSEC_SELECTs
#define HASH1_BIN5_6_IPSEC_SELECTs ("HASH1_BIN5_6_IPSEC_SELECT")
#endif
#ifndef HASH1_BIN5_6_L2GRE_MASKs
#define HASH1_BIN5_6_L2GRE_MASKs ("HASH1_BIN5_6_L2GRE_MASK")
#endif
#ifndef HASH1_BINS0_1_IPV6_FLOW_LABEL_ENs
#define HASH1_BINS0_1_IPV6_FLOW_LABEL_ENs ("HASH1_BINS0_1_IPV6_FLOW_LABEL_EN")
#endif
#ifndef HASH1_BINS0_3_EGR_PORT_ID_ENs
#define HASH1_BINS0_3_EGR_PORT_ID_ENs ("HASH1_BINS0_3_EGR_PORT_ID_EN")
#endif
#ifndef HASH1_BINS5_6_GTP_ENs
#define HASH1_BINS5_6_GTP_ENs ("HASH1_BINS5_6_GTP_EN")
#endif
#ifndef HASH1_BINS5_6_L2GRE_KEY_ENs
#define HASH1_BINS5_6_L2GRE_KEY_ENs ("HASH1_BINS5_6_L2GRE_KEY_EN")
#endif
#ifndef HASH1_BIN_EXT_FLEX_FIELD_SELECTs
#define HASH1_BIN_EXT_FLEX_FIELD_SELECTs ("HASH1_BIN_EXT_FLEX_FIELD_SELECT")
#endif
#ifndef HASH1_BIN_FLEX_FIELD_SELECTs
#define HASH1_BIN_FLEX_FIELD_SELECTs ("HASH1_BIN_FLEX_FIELD_SELECT")
#endif
#ifndef HASH1_CNTAG_RPIDs
#define HASH1_CNTAG_RPIDs ("HASH1_CNTAG_RPID")
#endif
#ifndef HASH1_DST_IP_LOWERs
#define HASH1_DST_IP_LOWERs ("HASH1_DST_IP_LOWER")
#endif
#ifndef HASH1_DST_IP_UPPERs
#define HASH1_DST_IP_UPPERs ("HASH1_DST_IP_UPPER")
#endif
#ifndef HASH1_DST_MODIDs
#define HASH1_DST_MODIDs ("HASH1_DST_MODID")
#endif
#ifndef HASH1_DST_PORTs
#define HASH1_DST_PORTs ("HASH1_DST_PORT")
#endif
#ifndef HASH1_ETH_TYPEs
#define HASH1_ETH_TYPEs ("HASH1_ETH_TYPE")
#endif
#ifndef HASH1_EXT_DST_IP_15_0s
#define HASH1_EXT_DST_IP_15_0s ("HASH1_EXT_DST_IP_15_0")
#endif
#ifndef HASH1_EXT_DST_IP_31_15s
#define HASH1_EXT_DST_IP_31_15s ("HASH1_EXT_DST_IP_31_15")
#endif
#ifndef HASH1_EXT_DST_IP_47_32s
#define HASH1_EXT_DST_IP_47_32s ("HASH1_EXT_DST_IP_47_32")
#endif
#ifndef HASH1_EXT_DST_IP_63_48s
#define HASH1_EXT_DST_IP_63_48s ("HASH1_EXT_DST_IP_63_48")
#endif
#ifndef HASH1_EXT_EGR_PORT_ID_LOWERs
#define HASH1_EXT_EGR_PORT_ID_LOWERs ("HASH1_EXT_EGR_PORT_ID_LOWER")
#endif
#ifndef HASH1_EXT_ETHERTYPEs
#define HASH1_EXT_ETHERTYPEs ("HASH1_EXT_ETHERTYPE")
#endif
#ifndef HASH1_EXT_FLOW_LABEL_15_0s
#define HASH1_EXT_FLOW_LABEL_15_0s ("HASH1_EXT_FLOW_LABEL_15_0")
#endif
#ifndef HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs
#define HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs ("HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER")
#endif
#ifndef HASH1_EXT_L2GRE_KEY_LOWERs
#define HASH1_EXT_L2GRE_KEY_LOWERs ("HASH1_EXT_L2GRE_KEY_LOWER")
#endif
#ifndef HASH1_EXT_L2GRE_KEY_UPPERs
#define HASH1_EXT_L2GRE_KEY_UPPERs ("HASH1_EXT_L2GRE_KEY_UPPER")
#endif
#ifndef HASH1_EXT_L4_DST_PORTs
#define HASH1_EXT_L4_DST_PORTs ("HASH1_EXT_L4_DST_PORT")
#endif
#ifndef HASH1_EXT_L4_SRC_PORTs
#define HASH1_EXT_L4_SRC_PORTs ("HASH1_EXT_L4_SRC_PORT")
#endif
#ifndef HASH1_EXT_MAC_DA_15_0s
#define HASH1_EXT_MAC_DA_15_0s ("HASH1_EXT_MAC_DA_15_0")
#endif
#ifndef HASH1_EXT_MAC_DA_31_16s
#define HASH1_EXT_MAC_DA_31_16s ("HASH1_EXT_MAC_DA_31_16")
#endif
#ifndef HASH1_EXT_MAC_DA_47_32s
#define HASH1_EXT_MAC_DA_47_32s ("HASH1_EXT_MAC_DA_47_32")
#endif
#ifndef HASH1_EXT_MAC_SA_15_0s
#define HASH1_EXT_MAC_SA_15_0s ("HASH1_EXT_MAC_SA_15_0")
#endif
#ifndef HASH1_EXT_MAC_SA_31_16s
#define HASH1_EXT_MAC_SA_31_16s ("HASH1_EXT_MAC_SA_31_16")
#endif
#ifndef HASH1_EXT_MAC_SA_47_32s
#define HASH1_EXT_MAC_SA_47_32s ("HASH1_EXT_MAC_SA_47_32")
#endif
#ifndef HASH1_EXT_MPLS_2ND_LABEL_15_0s
#define HASH1_EXT_MPLS_2ND_LABEL_15_0s ("HASH1_EXT_MPLS_2ND_LABEL_15_0")
#endif
#ifndef HASH1_EXT_MPLS_3RD_LABEL_15_0s
#define HASH1_EXT_MPLS_3RD_LABEL_15_0s ("HASH1_EXT_MPLS_3RD_LABEL_15_0")
#endif
#ifndef HASH1_EXT_MPLS_LABELS_19_16s
#define HASH1_EXT_MPLS_LABELS_19_16s ("HASH1_EXT_MPLS_LABELS_19_16")
#endif
#ifndef HASH1_EXT_MPLS_TOP_LABEL_15_0s
#define HASH1_EXT_MPLS_TOP_LABEL_15_0s ("HASH1_EXT_MPLS_TOP_LABEL_15_0")
#endif
#ifndef HASH1_EXT_PROTOCOL_EGR_PORT_ID_LOWERs
#define HASH1_EXT_PROTOCOL_EGR_PORT_ID_LOWERs ("HASH1_EXT_PROTOCOL_EGR_PORT_ID_LOWER")
#endif
#ifndef HASH1_EXT_SRC_IP_15_0s
#define HASH1_EXT_SRC_IP_15_0s ("HASH1_EXT_SRC_IP_15_0")
#endif
#ifndef HASH1_EXT_SRC_IP_31_15s
#define HASH1_EXT_SRC_IP_31_15s ("HASH1_EXT_SRC_IP_31_15")
#endif
#ifndef HASH1_EXT_SRC_IP_47_32s
#define HASH1_EXT_SRC_IP_47_32s ("HASH1_EXT_SRC_IP_47_32")
#endif
#ifndef HASH1_EXT_SRC_IP_63_48s
#define HASH1_EXT_SRC_IP_63_48s ("HASH1_EXT_SRC_IP_63_48")
#endif
#ifndef HASH1_EXT_UDF_1s
#define HASH1_EXT_UDF_1s ("HASH1_EXT_UDF_1")
#endif
#ifndef HASH1_EXT_UDF_2s
#define HASH1_EXT_UDF_2s ("HASH1_EXT_UDF_2")
#endif
#ifndef HASH1_EXT_UDF_3s
#define HASH1_EXT_UDF_3s ("HASH1_EXT_UDF_3")
#endif
#ifndef HASH1_EXT_UDF_4s
#define HASH1_EXT_UDF_4s ("HASH1_EXT_UDF_4")
#endif
#ifndef HASH1_EXT_UDF_5s
#define HASH1_EXT_UDF_5s ("HASH1_EXT_UDF_5")
#endif
#ifndef HASH1_EXT_UDF_6s
#define HASH1_EXT_UDF_6s ("HASH1_EXT_UDF_6")
#endif
#ifndef HASH1_EXT_UDF_7s
#define HASH1_EXT_UDF_7s ("HASH1_EXT_UDF_7")
#endif
#ifndef HASH1_EXT_UDF_8s
#define HASH1_EXT_UDF_8s ("HASH1_EXT_UDF_8")
#endif
#ifndef HASH1_EXT_VLAN_IDs
#define HASH1_EXT_VLAN_IDs ("HASH1_EXT_VLAN_ID")
#endif
#ifndef HASH1_EXT_VLAN_ID_FLOW_LABEL_19_16s
#define HASH1_EXT_VLAN_ID_FLOW_LABEL_19_16s ("HASH1_EXT_VLAN_ID_FLOW_LABEL_19_16")
#endif
#ifndef HASH1_EXT_VRF_IDs
#define HASH1_EXT_VRF_IDs ("HASH1_EXT_VRF_ID")
#endif
#ifndef HASH1_FLOW_ID_HIs
#define HASH1_FLOW_ID_HIs ("HASH1_FLOW_ID_HI")
#endif
#ifndef HASH1_FLOW_ID_LOs
#define HASH1_FLOW_ID_LOs ("HASH1_FLOW_ID_LO")
#endif
#ifndef HASH1_IGNORE_FCOEs
#define HASH1_IGNORE_FCOEs ("HASH1_IGNORE_FCOE")
#endif
#ifndef HASH1_IGNORE_INNER_4OVER4_GRE_TUNNELs
#define HASH1_IGNORE_INNER_4OVER4_GRE_TUNNELs ("HASH1_IGNORE_INNER_4OVER4_GRE_TUNNEL")
#endif
#ifndef HASH1_IGNORE_INNER_4OVER4_IP_TUNNELs
#define HASH1_IGNORE_INNER_4OVER4_IP_TUNNELs ("HASH1_IGNORE_INNER_4OVER4_IP_TUNNEL")
#endif
#ifndef HASH1_IGNORE_INNER_4OVER6_GRE_TUNNELs
#define HASH1_IGNORE_INNER_4OVER6_GRE_TUNNELs ("HASH1_IGNORE_INNER_4OVER6_GRE_TUNNEL")
#endif
#ifndef HASH1_IGNORE_INNER_4OVER6_IP_TUNNELs
#define HASH1_IGNORE_INNER_4OVER6_IP_TUNNELs ("HASH1_IGNORE_INNER_4OVER6_IP_TUNNEL")
#endif
#ifndef HASH1_IGNORE_INNER_6OVER4_GRE_TUNNELs
#define HASH1_IGNORE_INNER_6OVER4_GRE_TUNNELs ("HASH1_IGNORE_INNER_6OVER4_GRE_TUNNEL")
#endif
#ifndef HASH1_IGNORE_INNER_6OVER4_IP_TUNNELs
#define HASH1_IGNORE_INNER_6OVER4_IP_TUNNELs ("HASH1_IGNORE_INNER_6OVER4_IP_TUNNEL")
#endif
#ifndef HASH1_IGNORE_INNER_6OVER6_GRE_TUNNELs
#define HASH1_IGNORE_INNER_6OVER6_GRE_TUNNELs ("HASH1_IGNORE_INNER_6OVER6_GRE_TUNNEL")
#endif
#ifndef HASH1_IGNORE_INNER_6OVER6_IP_TUNNELs
#define HASH1_IGNORE_INNER_6OVER6_IP_TUNNELs ("HASH1_IGNORE_INNER_6OVER6_IP_TUNNEL")
#endif
#ifndef HASH1_IGNORE_IPV4s
#define HASH1_IGNORE_IPV4s ("HASH1_IGNORE_IPV4")
#endif
#ifndef HASH1_IGNORE_IPV6s
#define HASH1_IGNORE_IPV6s ("HASH1_IGNORE_IPV6")
#endif
#ifndef HASH1_IGNORE_L2GREs
#define HASH1_IGNORE_L2GREs ("HASH1_IGNORE_L2GRE")
#endif
#ifndef HASH1_IGNORE_MIMs
#define HASH1_IGNORE_MIMs ("HASH1_IGNORE_MIM")
#endif
#ifndef HASH1_IGNORE_MPLSs
#define HASH1_IGNORE_MPLSs ("HASH1_IGNORE_MPLS")
#endif
#ifndef HASH1_IGNORE_VXLANs
#define HASH1_IGNORE_VXLANs ("HASH1_IGNORE_VXLAN")
#endif
#ifndef HASH1_INITIAL_VALUE_0s
#define HASH1_INITIAL_VALUE_0s ("HASH1_INITIAL_VALUE_0")
#endif
#ifndef HASH1_INITIAL_VALUE_1s
#define HASH1_INITIAL_VALUE_1s ("HASH1_INITIAL_VALUE_1")
#endif
#ifndef HASH1_INSTANCE0s
#define HASH1_INSTANCE0s ("HASH1_INSTANCE0")
#endif
#ifndef HASH1_INSTANCE0_ALGs
#define HASH1_INSTANCE0_ALGs ("HASH1_INSTANCE0_ALG")
#endif
#ifndef HASH1_INSTANCE1s
#define HASH1_INSTANCE1s ("HASH1_INSTANCE1")
#endif
#ifndef HASH1_INSTANCE1_ALGs
#define HASH1_INSTANCE1_ALGs ("HASH1_INSTANCE1_ALG")
#endif
#ifndef HASH1_IP_TUNNEL_TERMs
#define HASH1_IP_TUNNEL_TERMs ("HASH1_IP_TUNNEL_TERM")
#endif
#ifndef HASH1_L2GRE_TERMs
#define HASH1_L2GRE_TERMs ("HASH1_L2GRE_TERM")
#endif
#ifndef HASH1_L4_DSTs
#define HASH1_L4_DSTs ("HASH1_L4_DST")
#endif
#ifndef HASH1_L4_SRCs
#define HASH1_L4_SRCs ("HASH1_L4_SRC")
#endif
#ifndef HASH1_MAC_DA_HIs
#define HASH1_MAC_DA_HIs ("HASH1_MAC_DA_HI")
#endif
#ifndef HASH1_MAC_DA_LOs
#define HASH1_MAC_DA_LOs ("HASH1_MAC_DA_LO")
#endif
#ifndef HASH1_MAC_DA_MEDs
#define HASH1_MAC_DA_MEDs ("HASH1_MAC_DA_MED")
#endif
#ifndef HASH1_MAC_SA_HIs
#define HASH1_MAC_SA_HIs ("HASH1_MAC_SA_HI")
#endif
#ifndef HASH1_MAC_SA_LOs
#define HASH1_MAC_SA_LOs ("HASH1_MAC_SA_LO")
#endif
#ifndef HASH1_MAC_SA_MEDs
#define HASH1_MAC_SA_MEDs ("HASH1_MAC_SA_MED")
#endif
#ifndef HASH1_MIM_TERMs
#define HASH1_MIM_TERMs ("HASH1_MIM_TERM")
#endif
#ifndef HASH1_MIM_USE_TUNNEL_HEADERs
#define HASH1_MIM_USE_TUNNEL_HEADERs ("HASH1_MIM_USE_TUNNEL_HEADER")
#endif
#ifndef HASH1_MPLS_2ND_LABELs
#define HASH1_MPLS_2ND_LABELs ("HASH1_MPLS_2ND_LABEL")
#endif
#ifndef HASH1_MPLS_3RD_LABELs
#define HASH1_MPLS_3RD_LABELs ("HASH1_MPLS_3RD_LABEL")
#endif
#ifndef HASH1_MPLS_LABELS_4MSBs
#define HASH1_MPLS_LABELS_4MSBs ("HASH1_MPLS_LABELS_4MSB")
#endif
#ifndef HASH1_MPLS_TERMs
#define HASH1_MPLS_TERMs ("HASH1_MPLS_TERM")
#endif
#ifndef HASH1_MPLS_TOP_LABELs
#define HASH1_MPLS_TOP_LABELs ("HASH1_MPLS_TOP_LABEL")
#endif
#ifndef HASH1_NEXT_HEADERs
#define HASH1_NEXT_HEADERs ("HASH1_NEXT_HEADER")
#endif
#ifndef HASH1_PROTOCOLs
#define HASH1_PROTOCOLs ("HASH1_PROTOCOL")
#endif
#ifndef HASH1_SEEDs
#define HASH1_SEEDs ("HASH1_SEED")
#endif
#ifndef HASH1_SELECTIONs
#define HASH1_SELECTIONs ("HASH1_SELECTION")
#endif
#ifndef HASH1_SPI_LOWERs
#define HASH1_SPI_LOWERs ("HASH1_SPI_LOWER")
#endif
#ifndef HASH1_SPI_UPPERs
#define HASH1_SPI_UPPERs ("HASH1_SPI_UPPER")
#endif
#ifndef HASH1_SRC_IP_LOWERs
#define HASH1_SRC_IP_LOWERs ("HASH1_SRC_IP_LOWER")
#endif
#ifndef HASH1_SRC_IP_UPPERs
#define HASH1_SRC_IP_UPPERs ("HASH1_SRC_IP_UPPER")
#endif
#ifndef HASH1_SRC_MODIDs
#define HASH1_SRC_MODIDs ("HASH1_SRC_MODID")
#endif
#ifndef HASH1_SRC_PORTs
#define HASH1_SRC_PORTs ("HASH1_SRC_PORT")
#endif
#ifndef HASH1_SYMMETRIC_FCOEs
#define HASH1_SYMMETRIC_FCOEs ("HASH1_SYMMETRIC_FCOE")
#endif
#ifndef HASH1_SYMMETRIC_IPV4s
#define HASH1_SYMMETRIC_IPV4s ("HASH1_SYMMETRIC_IPV4")
#endif
#ifndef HASH1_SYMMETRIC_IPV6s
#define HASH1_SYMMETRIC_IPV6s ("HASH1_SYMMETRIC_IPV6")
#endif
#ifndef HASH1_SYMMETRIC_SUPPRESS_UNIDIR_FIELDs
#define HASH1_SYMMETRIC_SUPPRESS_UNIDIR_FIELDs ("HASH1_SYMMETRIC_SUPPRESS_UNIDIR_FIELD")
#endif
#ifndef HASH1_TEID_LOWERs
#define HASH1_TEID_LOWERs ("HASH1_TEID_LOWER")
#endif
#ifndef HASH1_TEID_UPPERs
#define HASH1_TEID_UPPERs ("HASH1_TEID_UPPER")
#endif
#ifndef HASH1_TRILL_TERMs
#define HASH1_TRILL_TERMs ("HASH1_TRILL_TERM")
#endif
#ifndef HASH1_TRILL_TRANSITs
#define HASH1_TRILL_TRANSITs ("HASH1_TRILL_TRANSIT")
#endif
#ifndef HASH1_TUNNEL_VIDs
#define HASH1_TUNNEL_VIDs ("HASH1_TUNNEL_VID")
#endif
#ifndef HASH1_VIDs
#define HASH1_VIDs ("HASH1_VID")
#endif
#ifndef HASH1_VNTAG_DST_VIFs
#define HASH1_VNTAG_DST_VIFs ("HASH1_VNTAG_DST_VIF")
#endif
#ifndef HASH1_VNTAG_SRC_VIFs
#define HASH1_VNTAG_SRC_VIFs ("HASH1_VNTAG_SRC_VIF")
#endif
#ifndef HASH1_VXLAN_TERMs
#define HASH1_VXLAN_TERMs ("HASH1_VXLAN_TERM")
#endif
#ifndef HASH_ALGs
#define HASH_ALGs ("HASH_ALG")
#endif
#ifndef HASH_CONTROLRs
#define HASH_CONTROLRs ("HASH_CONTROLR")
#endif
#ifndef HASH_ENTROPYs
#define HASH_ENTROPYs ("HASH_ENTROPY")
#endif
#ifndef HASH_ENTROPY_PRIVATEs
#define HASH_ENTROPY_PRIVATEs ("HASH_ENTROPY_PRIVATE")
#endif
#ifndef HASH_MASKs
#define HASH_MASKs ("HASH_MASK")
#endif
#ifndef HASH_USE_MPLS_STACKs
#define HASH_USE_MPLS_STACKs ("HASH_USE_MPLS_STACK")
#endif
#ifndef HEADER_TYPEs
#define HEADER_TYPEs ("HEADER_TYPE")
#endif
#ifndef HEADROOM_CELLSs
#define HEADROOM_CELLSs ("HEADROOM_CELLS")
#endif
#ifndef HEADROOM_LIMIT_AUTOs
#define HEADROOM_LIMIT_AUTOs ("HEADROOM_LIMIT_AUTO")
#endif
#ifndef HEADROOM_LIMIT_CELLSs
#define HEADROOM_LIMIT_CELLSs ("HEADROOM_LIMIT_CELLS")
#endif
#ifndef HEADROOM_LIMIT_CELLS_OPERs
#define HEADROOM_LIMIT_CELLS_OPERs ("HEADROOM_LIMIT_CELLS_OPER")
#endif
#ifndef HEADROOM_POOLs
#define HEADROOM_POOLs ("HEADROOM_POOL")
#endif
#ifndef HEADROOM_POOL_INDEXs
#define HEADROOM_POOL_INDEXs ("HEADROOM_POOL_INDEX")
#endif
#ifndef HEADROOM_USAGE_CELLSs
#define HEADROOM_USAGE_CELLSs ("HEADROOM_USAGE_CELLS")
#endif
#ifndef HIGHEST_DROP_CODEs
#define HIGHEST_DROP_CODEs ("HIGHEST_DROP_CODE")
#endif
#ifndef HIGHEST_DROP_CODE_MASKs
#define HIGHEST_DROP_CODE_MASKs ("HIGHEST_DROP_CODE_MASK")
#endif
#ifndef HIGH_CNG_LIMIT_CELLSs
#define HIGH_CNG_LIMIT_CELLSs ("HIGH_CNG_LIMIT_CELLS")
#endif
#ifndef HIGH_CONGESTIONs
#define HIGH_CONGESTIONs ("HIGH_CONGESTION")
#endif
#ifndef HIGH_PRI_GROUPs
#define HIGH_PRI_GROUPs ("HIGH_PRI_GROUP")
#endif
#ifndef HIGH_SEVERITY_ERRs
#define HIGH_SEVERITY_ERRs ("HIGH_SEVERITY_ERR")
#endif
#ifndef HIGH_SEVERITY_ERR_CNTs
#define HIGH_SEVERITY_ERR_CNTs ("HIGH_SEVERITY_ERR_CNT")
#endif
#ifndef HIGH_SEVERITY_ERR_INTERVALs
#define HIGH_SEVERITY_ERR_INTERVALs ("HIGH_SEVERITY_ERR_INTERVAL")
#endif
#ifndef HIGH_SEVERITY_ERR_SUPPRESSIONs
#define HIGH_SEVERITY_ERR_SUPPRESSIONs ("HIGH_SEVERITY_ERR_SUPPRESSION")
#endif
#ifndef HIGH_SEVERITY_ERR_THRESHOLDs
#define HIGH_SEVERITY_ERR_THRESHOLDs ("HIGH_SEVERITY_ERR_THRESHOLD")
#endif
#ifndef HIGH_WATERMARK_CELL_USAGEs
#define HIGH_WATERMARK_CELL_USAGEs ("HIGH_WATERMARK_CELL_USAGE")
#endif
#ifndef HIGH_WATERMARK_CLEAR_ON_READs
#define HIGH_WATERMARK_CLEAR_ON_READs ("HIGH_WATERMARK_CLEAR_ON_READ")
#endif
#ifndef HIGH_WATERMARK_TRACKs
#define HIGH_WATERMARK_TRACKs ("HIGH_WATERMARK_TRACK")
#endif
#ifndef HIGIGs
#define HIGIGs ("HIGIG")
#endif
#ifndef HIGIG3s
#define HIGIG3s ("HIGIG3")
#endif
#ifndef HIGIG3_BASE_HDRs
#define HIGIG3_BASE_HDRs ("HIGIG3_BASE_HDR")
#endif
#ifndef HIGIG3_ETHERTYPEs
#define HIGIG3_ETHERTYPEs ("HIGIG3_ETHERTYPE")
#endif
#ifndef HIGIG3_ETHERTYPE_MASKs
#define HIGIG3_ETHERTYPE_MASKs ("HIGIG3_ETHERTYPE_MASK")
#endif
#ifndef HIGIG_ERRs
#define HIGIG_ERRs ("HIGIG_ERR")
#endif
#ifndef HIGIG_MASKs
#define HIGIG_MASKs ("HIGIG_MASK")
#endif
#ifndef HIGIG_MCs
#define HIGIG_MCs ("HIGIG_MC")
#endif
#ifndef HIGIG_MIRRORs
#define HIGIG_MIRRORs ("HIGIG_MIRROR")
#endif
#ifndef HIGIG_UCs
#define HIGIG_UCs ("HIGIG_UC")
#endif
#ifndef HIGIG_UNKNOWN_HDR_TYPEs
#define HIGIG_UNKNOWN_HDR_TYPEs ("HIGIG_UNKNOWN_HDR_TYPE")
#endif
#ifndef HITs
#define HITs ("HIT")
#endif
#ifndef HIT_DST_MACs
#define HIT_DST_MACs ("HIT_DST_MAC")
#endif
#ifndef HIT_LOCAL_SRC_MACs
#define HIT_LOCAL_SRC_MACs ("HIT_LOCAL_SRC_MAC")
#endif
#ifndef HIT_MODEs
#define HIT_MODEs ("HIT_MODE")
#endif
#ifndef HIT_SRC_MACs
#define HIT_SRC_MACs ("HIT_SRC_MAC")
#endif
#ifndef HOPLIMIT_COPY_TO_CPUs
#define HOPLIMIT_COPY_TO_CPUs ("HOPLIMIT_COPY_TO_CPU")
#endif
#ifndef HOP_LIMITs
#define HOP_LIMITs ("HOP_LIMIT")
#endif
#ifndef HOST_NUMBER_MODEs
#define HOST_NUMBER_MODEs ("HOST_NUMBER_MODE")
#endif
#ifndef HOST_NUMBER_START_OFFSETs
#define HOST_NUMBER_START_OFFSETs ("HOST_NUMBER_START_OFFSET")
#endif
#ifndef HOST_NUMBER_WIDTHs
#define HOST_NUMBER_WIDTHs ("HOST_NUMBER_WIDTH")
#endif
#ifndef HULL_MODEs
#define HULL_MODEs ("HULL_MODE")
#endif
#ifndef HW_FAULTs
#define HW_FAULTs ("HW_FAULT")
#endif
#ifndef HW_FAULT_CNTs
#define HW_FAULT_CNTs ("HW_FAULT_CNT")
#endif
#ifndef HW_LTIDs
#define HW_LTIDs ("HW_LTID")
#endif
#ifndef HW_UPDATEs
#define HW_UPDATEs ("HW_UPDATE")
#endif
#ifndef I2E_CLASSIDs
#define I2E_CLASSIDs ("I2E_CLASSID")
#endif
#ifndef I2E_CLASSID_TYPEs
#define I2E_CLASSID_TYPEs ("I2E_CLASSID_TYPE")
#endif
#ifndef IADAPT_HW_CONFIGRs
#define IADAPT_HW_CONFIGRs ("IADAPT_HW_CONFIGR")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG0Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG0Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG0R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG1Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG1Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG1R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG2Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG2Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG2R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REG3Rs
#define ICFG_CHIP_LP_INTR_ENABLE_REG3Rs ("ICFG_CHIP_LP_INTR_ENABLE_REG3R")
#endif
#ifndef ICFG_CHIP_LP_INTR_ENABLE_REGRs
#define ICFG_CHIP_LP_INTR_ENABLE_REGRs ("ICFG_CHIP_LP_INTR_ENABLE_REGR")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG0Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG0R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG1Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG1R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG2Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG2R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REG3Rs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3Rs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REG3R")
#endif
#ifndef ICFG_CHIP_LP_INTR_RAW_STATUS_REGRs
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REGRs ("ICFG_CHIP_LP_INTR_RAW_STATUS_REGR")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG0Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG0Rs ("ICFG_CHIP_LP_INTR_STATUS_REG0R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG1Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG1Rs ("ICFG_CHIP_LP_INTR_STATUS_REG1R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG2Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG2Rs ("ICFG_CHIP_LP_INTR_STATUS_REG2R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REG3Rs
#define ICFG_CHIP_LP_INTR_STATUS_REG3Rs ("ICFG_CHIP_LP_INTR_STATUS_REG3R")
#endif
#ifndef ICFG_CHIP_LP_INTR_STATUS_REGRs
#define ICFG_CHIP_LP_INTR_STATUS_REGRs ("ICFG_CHIP_LP_INTR_STATUS_REGR")
#endif
#ifndef ICFG_CMIC_RCPU_SW_PROG_INTRRs
#define ICFG_CMIC_RCPU_SW_PROG_INTRRs ("ICFG_CMIC_RCPU_SW_PROG_INTRR")
#endif
#ifndef ICFG_CMIC_RCPU_SW_PROG_INTR_CLRRs
#define ICFG_CMIC_RCPU_SW_PROG_INTR_CLRRs ("ICFG_CMIC_RCPU_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CMIC_RCPU_SW_PROG_INTR_SETRs
#define ICFG_CMIC_RCPU_SW_PROG_INTR_SETRs ("ICFG_CMIC_RCPU_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_SW_PROG_INTRRs
#define ICFG_CORTEXM0_SW_PROG_INTRRs ("ICFG_CORTEXM0_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U0_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U0_SW_PROG_INTRRs ("ICFG_CORTEXM0_U0_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U0_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U1_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U1_SW_PROG_INTRRs ("ICFG_CORTEXM0_U1_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U1_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U1_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U2_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U2_SW_PROG_INTRRs ("ICFG_CORTEXM0_U2_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U2_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U2_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_CORTEXM0_U3_SW_PROG_INTRRs
#define ICFG_CORTEXM0_U3_SW_PROG_INTRRs ("ICFG_CORTEXM0_U3_SW_PROG_INTRR")
#endif
#ifndef ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRRs
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRRs ("ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_CORTEXM0_U3_SW_PROG_INTR_SETRs
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_SETRs ("ICFG_CORTEXM0_U3_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_MHOST0_STRAPSRs
#define ICFG_MHOST0_STRAPSRs ("ICFG_MHOST0_STRAPSR")
#endif
#ifndef ICFG_MHOST1_STRAPSRs
#define ICFG_MHOST1_STRAPSRs ("ICFG_MHOST1_STRAPSR")
#endif
#ifndef ICFG_PCIE_0_STRAPSRs
#define ICFG_PCIE_0_STRAPSRs ("ICFG_PCIE_0_STRAPSR")
#endif
#ifndef ICFG_PCIE_SW_PROG_INTRRs
#define ICFG_PCIE_SW_PROG_INTRRs ("ICFG_PCIE_SW_PROG_INTRR")
#endif
#ifndef ICFG_PCIE_SW_PROG_INTR_CLRRs
#define ICFG_PCIE_SW_PROG_INTR_CLRRs ("ICFG_PCIE_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_PCIE_SW_PROG_INTR_SETRs
#define ICFG_PCIE_SW_PROG_INTR_SETRs ("ICFG_PCIE_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_ROM_STRAPSRs
#define ICFG_ROM_STRAPSRs ("ICFG_ROM_STRAPSR")
#endif
#ifndef ICFG_RTS0_MHOST0_SW_PROG_INTRRs
#define ICFG_RTS0_MHOST0_SW_PROG_INTRRs ("ICFG_RTS0_MHOST0_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRRs
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRRs ("ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS0_MHOST0_SW_PROG_INTR_SETRs
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_SETRs ("ICFG_RTS0_MHOST0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_RTS0_MHOST1_SW_PROG_INTRRs
#define ICFG_RTS0_MHOST1_SW_PROG_INTRRs ("ICFG_RTS0_MHOST1_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRRs
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRRs ("ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS0_MHOST1_SW_PROG_INTR_SETRs
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_SETRs ("ICFG_RTS0_MHOST1_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_RTS1_MHOST0_SW_PROG_INTRRs
#define ICFG_RTS1_MHOST0_SW_PROG_INTRRs ("ICFG_RTS1_MHOST0_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRRs
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRRs ("ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS1_MHOST0_SW_PROG_INTR_SETRs
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_SETRs ("ICFG_RTS1_MHOST0_SW_PROG_INTR_SETR")
#endif
#ifndef ICFG_RTS1_MHOST1_SW_PROG_INTRRs
#define ICFG_RTS1_MHOST1_SW_PROG_INTRRs ("ICFG_RTS1_MHOST1_SW_PROG_INTRR")
#endif
#ifndef ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRRs
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRRs ("ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRR")
#endif
#ifndef ICFG_RTS1_MHOST1_SW_PROG_INTR_SETRs
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_SETRs ("ICFG_RTS1_MHOST1_SW_PROG_INTR_SETR")
#endif
#ifndef ICFIs
#define ICFIs ("ICFI")
#endif
#ifndef ICMPs
#define ICMPs ("ICMP")
#endif
#ifndef ICMPV4_PKT_MAX_SIZEs
#define ICMPV4_PKT_MAX_SIZEs ("ICMPV4_PKT_MAX_SIZE")
#endif
#ifndef ICMPV4_PKT_MAX_SIZE_EXCEEDEDs
#define ICMPV4_PKT_MAX_SIZE_EXCEEDEDs ("ICMPV4_PKT_MAX_SIZE_EXCEEDED")
#endif
#ifndef ICMPV6_PKT_MAX_SIZEs
#define ICMPV6_PKT_MAX_SIZEs ("ICMPV6_PKT_MAX_SIZE")
#endif
#ifndef ICMPV6_PKT_MAX_SIZE_EXCEEDEDs
#define ICMPV6_PKT_MAX_SIZE_EXCEEDEDs ("ICMPV6_PKT_MAX_SIZE_EXCEEDED")
#endif
#ifndef ICMP_ERROR_TYPERs
#define ICMP_ERROR_TYPERs ("ICMP_ERROR_TYPER")
#endif
#ifndef ICMP_FRAGMENTs
#define ICMP_FRAGMENTs ("ICMP_FRAGMENT")
#endif
#ifndef ICMP_REDIRECTs
#define ICMP_REDIRECTs ("ICMP_REDIRECT")
#endif
#ifndef ICMP_REDIRECT_MASKs
#define ICMP_REDIRECT_MASKs ("ICMP_REDIRECT_MASK")
#endif
#ifndef ICMP_REDIRECT_PKT_TO_CPUs
#define ICMP_REDIRECT_PKT_TO_CPUs ("ICMP_REDIRECT_PKT_TO_CPU")
#endif
#ifndef IDB_CA0_BUFFER_CONFIGRs
#define IDB_CA0_BUFFER_CONFIGRs ("IDB_CA0_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA0_CONTROLRs
#define IDB_CA0_CONTROLRs ("IDB_CA0_CONTROLR")
#endif
#ifndef IDB_CA0_CT_CONTROLRs
#define IDB_CA0_CT_CONTROLRs ("IDB_CA0_CT_CONTROLR")
#endif
#ifndef IDB_CA0_DBG_ARs
#define IDB_CA0_DBG_ARs ("IDB_CA0_DBG_AR")
#endif
#ifndef IDB_CA0_DBG_BRs
#define IDB_CA0_DBG_BRs ("IDB_CA0_DBG_BR")
#endif
#ifndef IDB_CA0_HW_STATUSRs
#define IDB_CA0_HW_STATUSRs ("IDB_CA0_HW_STATUSR")
#endif
#ifndef IDB_CA0_HW_STATUS_1Rs
#define IDB_CA0_HW_STATUS_1Rs ("IDB_CA0_HW_STATUS_1R")
#endif
#ifndef IDB_CA0_HW_STATUS_2Rs
#define IDB_CA0_HW_STATUS_2Rs ("IDB_CA0_HW_STATUS_2R")
#endif
#ifndef IDB_CA0_SER_CONTROLRs
#define IDB_CA0_SER_CONTROLRs ("IDB_CA0_SER_CONTROLR")
#endif
#ifndef IDB_CA1_BUFFER_CONFIGRs
#define IDB_CA1_BUFFER_CONFIGRs ("IDB_CA1_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA1_CONTROLRs
#define IDB_CA1_CONTROLRs ("IDB_CA1_CONTROLR")
#endif
#ifndef IDB_CA1_CT_CONTROLRs
#define IDB_CA1_CT_CONTROLRs ("IDB_CA1_CT_CONTROLR")
#endif
#ifndef IDB_CA1_DBG_ARs
#define IDB_CA1_DBG_ARs ("IDB_CA1_DBG_AR")
#endif
#ifndef IDB_CA1_DBG_BRs
#define IDB_CA1_DBG_BRs ("IDB_CA1_DBG_BR")
#endif
#ifndef IDB_CA1_HW_STATUSRs
#define IDB_CA1_HW_STATUSRs ("IDB_CA1_HW_STATUSR")
#endif
#ifndef IDB_CA1_HW_STATUS_1Rs
#define IDB_CA1_HW_STATUS_1Rs ("IDB_CA1_HW_STATUS_1R")
#endif
#ifndef IDB_CA1_HW_STATUS_2Rs
#define IDB_CA1_HW_STATUS_2Rs ("IDB_CA1_HW_STATUS_2R")
#endif
#ifndef IDB_CA1_SER_CONTROLRs
#define IDB_CA1_SER_CONTROLRs ("IDB_CA1_SER_CONTROLR")
#endif
#ifndef IDB_CA2_BUFFER_CONFIGRs
#define IDB_CA2_BUFFER_CONFIGRs ("IDB_CA2_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA2_CONTROLRs
#define IDB_CA2_CONTROLRs ("IDB_CA2_CONTROLR")
#endif
#ifndef IDB_CA2_CT_CONTROLRs
#define IDB_CA2_CT_CONTROLRs ("IDB_CA2_CT_CONTROLR")
#endif
#ifndef IDB_CA2_DBG_ARs
#define IDB_CA2_DBG_ARs ("IDB_CA2_DBG_AR")
#endif
#ifndef IDB_CA2_DBG_BRs
#define IDB_CA2_DBG_BRs ("IDB_CA2_DBG_BR")
#endif
#ifndef IDB_CA2_HW_STATUSRs
#define IDB_CA2_HW_STATUSRs ("IDB_CA2_HW_STATUSR")
#endif
#ifndef IDB_CA2_HW_STATUS_1Rs
#define IDB_CA2_HW_STATUS_1Rs ("IDB_CA2_HW_STATUS_1R")
#endif
#ifndef IDB_CA2_HW_STATUS_2Rs
#define IDB_CA2_HW_STATUS_2Rs ("IDB_CA2_HW_STATUS_2R")
#endif
#ifndef IDB_CA2_SER_CONTROLRs
#define IDB_CA2_SER_CONTROLRs ("IDB_CA2_SER_CONTROLR")
#endif
#ifndef IDB_CA3_BUFFER_CONFIGRs
#define IDB_CA3_BUFFER_CONFIGRs ("IDB_CA3_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA3_CONTROLRs
#define IDB_CA3_CONTROLRs ("IDB_CA3_CONTROLR")
#endif
#ifndef IDB_CA3_CT_CONTROLRs
#define IDB_CA3_CT_CONTROLRs ("IDB_CA3_CT_CONTROLR")
#endif
#ifndef IDB_CA3_DBG_ARs
#define IDB_CA3_DBG_ARs ("IDB_CA3_DBG_AR")
#endif
#ifndef IDB_CA3_DBG_BRs
#define IDB_CA3_DBG_BRs ("IDB_CA3_DBG_BR")
#endif
#ifndef IDB_CA3_HW_STATUSRs
#define IDB_CA3_HW_STATUSRs ("IDB_CA3_HW_STATUSR")
#endif
#ifndef IDB_CA3_HW_STATUS_1Rs
#define IDB_CA3_HW_STATUS_1Rs ("IDB_CA3_HW_STATUS_1R")
#endif
#ifndef IDB_CA3_HW_STATUS_2Rs
#define IDB_CA3_HW_STATUS_2Rs ("IDB_CA3_HW_STATUS_2R")
#endif
#ifndef IDB_CA3_SER_CONTROLRs
#define IDB_CA3_SER_CONTROLRs ("IDB_CA3_SER_CONTROLR")
#endif
#ifndef IDB_CA_AUX_BUFFER_CONFIGRs
#define IDB_CA_AUX_BUFFER_CONFIGRs ("IDB_CA_AUX_BUFFER_CONFIGR")
#endif
#ifndef IDB_CA_AUX_CONTROLRs
#define IDB_CA_AUX_CONTROLRs ("IDB_CA_AUX_CONTROLR")
#endif
#ifndef IDB_CA_AUX_ECC_STATUSRs
#define IDB_CA_AUX_ECC_STATUSRs ("IDB_CA_AUX_ECC_STATUSR")
#endif
#ifndef IDB_CA_AUX_HW_STATUSRs
#define IDB_CA_AUX_HW_STATUSRs ("IDB_CA_AUX_HW_STATUSR")
#endif
#ifndef IDB_CA_AUX_SER_CONTROLRs
#define IDB_CA_AUX_SER_CONTROLRs ("IDB_CA_AUX_SER_CONTROLR")
#endif
#ifndef IDB_CA_CONTROL_1Rs
#define IDB_CA_CONTROL_1Rs ("IDB_CA_CONTROL_1R")
#endif
#ifndef IDB_CA_CONTROL_2Rs
#define IDB_CA_CONTROL_2Rs ("IDB_CA_CONTROL_2R")
#endif
#ifndef IDB_CA_ECC_STATUSRs
#define IDB_CA_ECC_STATUSRs ("IDB_CA_ECC_STATUSR")
#endif
#ifndef IDB_CA_RAM_CONTROLRs
#define IDB_CA_RAM_CONTROLRs ("IDB_CA_RAM_CONTROLR")
#endif
#ifndef IDB_DBG_BRs
#define IDB_DBG_BRs ("IDB_DBG_BR")
#endif
#ifndef IDB_INTR_ENABLERs
#define IDB_INTR_ENABLERs ("IDB_INTR_ENABLER")
#endif
#ifndef IDB_INTR_STATUSRs
#define IDB_INTR_STATUSRs ("IDB_INTR_STATUSR")
#endif
#ifndef IDB_NULL_SLOT_PORT_NUMRs
#define IDB_NULL_SLOT_PORT_NUMRs ("IDB_NULL_SLOT_PORT_NUMR")
#endif
#ifndef IDB_OBM0_BUFFER_CONFIGRs
#define IDB_OBM0_BUFFER_CONFIGRs ("IDB_OBM0_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM0_CONTROLRs
#define IDB_OBM0_CONTROLRs ("IDB_OBM0_CONTROLR")
#endif
#ifndef IDB_OBM0_CTRL_ECC_STATUSRs
#define IDB_OBM0_CTRL_ECC_STATUSRs ("IDB_OBM0_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM0_CT_THRESHOLDRs
#define IDB_OBM0_CT_THRESHOLDRs ("IDB_OBM0_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM0_DATA_ECC_STATUSRs
#define IDB_OBM0_DATA_ECC_STATUSRs ("IDB_OBM0_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM0_DBG_ARs
#define IDB_OBM0_DBG_ARs ("IDB_OBM0_DBG_AR")
#endif
#ifndef IDB_OBM0_DBG_BRs
#define IDB_OBM0_DBG_BRs ("IDB_OBM0_DBG_BR")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT0Ms
#define IDB_OBM0_DSCP_MAP_PORT0Ms ("IDB_OBM0_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT1Ms
#define IDB_OBM0_DSCP_MAP_PORT1Ms ("IDB_OBM0_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT2Ms
#define IDB_OBM0_DSCP_MAP_PORT2Ms ("IDB_OBM0_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_DSCP_MAP_PORT3Ms
#define IDB_OBM0_DSCP_MAP_PORT3Ms ("IDB_OBM0_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT0Ms
#define IDB_OBM0_ETAG_MAP_PORT0Ms ("IDB_OBM0_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT1Ms
#define IDB_OBM0_ETAG_MAP_PORT1Ms ("IDB_OBM0_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT2Ms
#define IDB_OBM0_ETAG_MAP_PORT2Ms ("IDB_OBM0_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_ETAG_MAP_PORT3Ms
#define IDB_OBM0_ETAG_MAP_PORT3Ms ("IDB_OBM0_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_FC_THRESHOLDRs
#define IDB_OBM0_FC_THRESHOLDRs ("IDB_OBM0_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM0_FC_THRESHOLD_1Rs
#define IDB_OBM0_FC_THRESHOLD_1Rs ("IDB_OBM0_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM0_FLOW_CONTROL_CONFIGRs
#define IDB_OBM0_FLOW_CONTROL_CONFIGRs ("IDB_OBM0_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM0_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM0_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM0_GSH_ETHERTYPERs
#define IDB_OBM0_GSH_ETHERTYPERs ("IDB_OBM0_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM0_HW_STATUSRs
#define IDB_OBM0_HW_STATUSRs ("IDB_OBM0_HW_STATUSR")
#endif
#ifndef IDB_OBM0_INNER_TPIDRs
#define IDB_OBM0_INNER_TPIDRs ("IDB_OBM0_INNER_TPIDR")
#endif
#ifndef IDB_OBM0_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM0_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM0_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM0_MAX_USAGERs
#define IDB_OBM0_MAX_USAGERs ("IDB_OBM0_MAX_USAGER")
#endif
#ifndef IDB_OBM0_MAX_USAGE_1Rs
#define IDB_OBM0_MAX_USAGE_1Rs ("IDB_OBM0_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM0_MAX_USAGE_SELECTRs
#define IDB_OBM0_MAX_USAGE_SELECTRs ("IDB_OBM0_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM0_MONITOR_STATS_CONFIGRs
#define IDB_OBM0_MONITOR_STATS_CONFIGRs ("IDB_OBM0_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM0_NIV_ETHERTYPERs
#define IDB_OBM0_NIV_ETHERTYPERs ("IDB_OBM0_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM0_OPAQUE_TAG_CONFIGRs
#define IDB_OBM0_OPAQUE_TAG_CONFIGRs ("IDB_OBM0_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM0_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM0_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM0_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM0_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM0_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM0_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM0_OUTER_TPIDRs
#define IDB_OBM0_OUTER_TPIDRs ("IDB_OBM0_OUTER_TPIDR")
#endif
#ifndef IDB_OBM0_OUTER_TPID_0Rs
#define IDB_OBM0_OUTER_TPID_0Rs ("IDB_OBM0_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM0_OUTER_TPID_1Rs
#define IDB_OBM0_OUTER_TPID_1Rs ("IDB_OBM0_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM0_OUTER_TPID_2Rs
#define IDB_OBM0_OUTER_TPID_2Rs ("IDB_OBM0_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM0_OUTER_TPID_3Rs
#define IDB_OBM0_OUTER_TPID_3Rs ("IDB_OBM0_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM0_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM0_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM0_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM0_PE_ETHERTYPERs
#define IDB_OBM0_PE_ETHERTYPERs ("IDB_OBM0_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM0_PORT_CONFIGRs
#define IDB_OBM0_PORT_CONFIGRs ("IDB_OBM0_PORT_CONFIGR")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT0Ms
#define IDB_OBM0_PRI_MAP_PORT0Ms ("IDB_OBM0_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT1Ms
#define IDB_OBM0_PRI_MAP_PORT1Ms ("IDB_OBM0_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT2Ms
#define IDB_OBM0_PRI_MAP_PORT2Ms ("IDB_OBM0_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_PRI_MAP_PORT3Ms
#define IDB_OBM0_PRI_MAP_PORT3Ms ("IDB_OBM0_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_PROTOCOL_CONTROL_0Rs
#define IDB_OBM0_PROTOCOL_CONTROL_0Rs ("IDB_OBM0_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM0_PROTOCOL_CONTROL_1Rs
#define IDB_OBM0_PROTOCOL_CONTROL_1Rs ("IDB_OBM0_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM0_PROTOCOL_CONTROL_2Rs
#define IDB_OBM0_PROTOCOL_CONTROL_2Rs ("IDB_OBM0_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM0_RAM_CONTROLRs
#define IDB_OBM0_RAM_CONTROLRs ("IDB_OBM0_RAM_CONTROLR")
#endif
#ifndef IDB_OBM0_SER_CONTROLRs
#define IDB_OBM0_SER_CONTROLRs ("IDB_OBM0_SER_CONTROLR")
#endif
#ifndef IDB_OBM0_SHARED_CONFIGRs
#define IDB_OBM0_SHARED_CONFIGRs ("IDB_OBM0_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT0Ms
#define IDB_OBM0_TC_MAP_PORT0Ms ("IDB_OBM0_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT1Ms
#define IDB_OBM0_TC_MAP_PORT1Ms ("IDB_OBM0_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT2Ms
#define IDB_OBM0_TC_MAP_PORT2Ms ("IDB_OBM0_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM0_TC_MAP_PORT3Ms
#define IDB_OBM0_TC_MAP_PORT3Ms ("IDB_OBM0_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM0_TDMRs
#define IDB_OBM0_TDMRs ("IDB_OBM0_TDMR")
#endif
#ifndef IDB_OBM0_THRESHOLDRs
#define IDB_OBM0_THRESHOLDRs ("IDB_OBM0_THRESHOLDR")
#endif
#ifndef IDB_OBM0_THRESHOLD_1Rs
#define IDB_OBM0_THRESHOLD_1Rs ("IDB_OBM0_THRESHOLD_1R")
#endif
#ifndef IDB_OBM0_USAGERs
#define IDB_OBM0_USAGERs ("IDB_OBM0_USAGER")
#endif
#ifndef IDB_OBM0_USAGE_1Rs
#define IDB_OBM0_USAGE_1Rs ("IDB_OBM0_USAGE_1R")
#endif
#ifndef IDB_OBM1_BUFFER_CONFIGRs
#define IDB_OBM1_BUFFER_CONFIGRs ("IDB_OBM1_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM1_CONTROLRs
#define IDB_OBM1_CONTROLRs ("IDB_OBM1_CONTROLR")
#endif
#ifndef IDB_OBM1_CTRL_ECC_STATUSRs
#define IDB_OBM1_CTRL_ECC_STATUSRs ("IDB_OBM1_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM1_CT_THRESHOLDRs
#define IDB_OBM1_CT_THRESHOLDRs ("IDB_OBM1_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM1_DATA_ECC_STATUSRs
#define IDB_OBM1_DATA_ECC_STATUSRs ("IDB_OBM1_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM1_DBG_ARs
#define IDB_OBM1_DBG_ARs ("IDB_OBM1_DBG_AR")
#endif
#ifndef IDB_OBM1_DBG_BRs
#define IDB_OBM1_DBG_BRs ("IDB_OBM1_DBG_BR")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT0Ms
#define IDB_OBM1_DSCP_MAP_PORT0Ms ("IDB_OBM1_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT1Ms
#define IDB_OBM1_DSCP_MAP_PORT1Ms ("IDB_OBM1_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT2Ms
#define IDB_OBM1_DSCP_MAP_PORT2Ms ("IDB_OBM1_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_DSCP_MAP_PORT3Ms
#define IDB_OBM1_DSCP_MAP_PORT3Ms ("IDB_OBM1_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT0Ms
#define IDB_OBM1_ETAG_MAP_PORT0Ms ("IDB_OBM1_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT1Ms
#define IDB_OBM1_ETAG_MAP_PORT1Ms ("IDB_OBM1_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT2Ms
#define IDB_OBM1_ETAG_MAP_PORT2Ms ("IDB_OBM1_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_ETAG_MAP_PORT3Ms
#define IDB_OBM1_ETAG_MAP_PORT3Ms ("IDB_OBM1_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_FC_THRESHOLDRs
#define IDB_OBM1_FC_THRESHOLDRs ("IDB_OBM1_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM1_FC_THRESHOLD_1Rs
#define IDB_OBM1_FC_THRESHOLD_1Rs ("IDB_OBM1_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM1_FLOW_CONTROL_CONFIGRs
#define IDB_OBM1_FLOW_CONTROL_CONFIGRs ("IDB_OBM1_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM1_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM1_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM1_GSH_ETHERTYPERs
#define IDB_OBM1_GSH_ETHERTYPERs ("IDB_OBM1_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM1_HW_STATUSRs
#define IDB_OBM1_HW_STATUSRs ("IDB_OBM1_HW_STATUSR")
#endif
#ifndef IDB_OBM1_INNER_TPIDRs
#define IDB_OBM1_INNER_TPIDRs ("IDB_OBM1_INNER_TPIDR")
#endif
#ifndef IDB_OBM1_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM1_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM1_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM1_MAX_USAGERs
#define IDB_OBM1_MAX_USAGERs ("IDB_OBM1_MAX_USAGER")
#endif
#ifndef IDB_OBM1_MAX_USAGE_1Rs
#define IDB_OBM1_MAX_USAGE_1Rs ("IDB_OBM1_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM1_MAX_USAGE_SELECTRs
#define IDB_OBM1_MAX_USAGE_SELECTRs ("IDB_OBM1_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM1_MONITOR_STATS_CONFIGRs
#define IDB_OBM1_MONITOR_STATS_CONFIGRs ("IDB_OBM1_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM1_NIV_ETHERTYPERs
#define IDB_OBM1_NIV_ETHERTYPERs ("IDB_OBM1_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM1_OPAQUE_TAG_CONFIGRs
#define IDB_OBM1_OPAQUE_TAG_CONFIGRs ("IDB_OBM1_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM1_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM1_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM1_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM1_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM1_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM1_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM1_OUTER_TPIDRs
#define IDB_OBM1_OUTER_TPIDRs ("IDB_OBM1_OUTER_TPIDR")
#endif
#ifndef IDB_OBM1_OUTER_TPID_0Rs
#define IDB_OBM1_OUTER_TPID_0Rs ("IDB_OBM1_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM1_OUTER_TPID_1Rs
#define IDB_OBM1_OUTER_TPID_1Rs ("IDB_OBM1_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM1_OUTER_TPID_2Rs
#define IDB_OBM1_OUTER_TPID_2Rs ("IDB_OBM1_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM1_OUTER_TPID_3Rs
#define IDB_OBM1_OUTER_TPID_3Rs ("IDB_OBM1_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM1_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM1_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM1_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM1_PE_ETHERTYPERs
#define IDB_OBM1_PE_ETHERTYPERs ("IDB_OBM1_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM1_PORT_CONFIGRs
#define IDB_OBM1_PORT_CONFIGRs ("IDB_OBM1_PORT_CONFIGR")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT0Ms
#define IDB_OBM1_PRI_MAP_PORT0Ms ("IDB_OBM1_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT1Ms
#define IDB_OBM1_PRI_MAP_PORT1Ms ("IDB_OBM1_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT2Ms
#define IDB_OBM1_PRI_MAP_PORT2Ms ("IDB_OBM1_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_PRI_MAP_PORT3Ms
#define IDB_OBM1_PRI_MAP_PORT3Ms ("IDB_OBM1_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_PROTOCOL_CONTROL_0Rs
#define IDB_OBM1_PROTOCOL_CONTROL_0Rs ("IDB_OBM1_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM1_PROTOCOL_CONTROL_1Rs
#define IDB_OBM1_PROTOCOL_CONTROL_1Rs ("IDB_OBM1_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM1_PROTOCOL_CONTROL_2Rs
#define IDB_OBM1_PROTOCOL_CONTROL_2Rs ("IDB_OBM1_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM1_RAM_CONTROLRs
#define IDB_OBM1_RAM_CONTROLRs ("IDB_OBM1_RAM_CONTROLR")
#endif
#ifndef IDB_OBM1_SER_CONTROLRs
#define IDB_OBM1_SER_CONTROLRs ("IDB_OBM1_SER_CONTROLR")
#endif
#ifndef IDB_OBM1_SHARED_CONFIGRs
#define IDB_OBM1_SHARED_CONFIGRs ("IDB_OBM1_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT0Ms
#define IDB_OBM1_TC_MAP_PORT0Ms ("IDB_OBM1_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT1Ms
#define IDB_OBM1_TC_MAP_PORT1Ms ("IDB_OBM1_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT2Ms
#define IDB_OBM1_TC_MAP_PORT2Ms ("IDB_OBM1_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM1_TC_MAP_PORT3Ms
#define IDB_OBM1_TC_MAP_PORT3Ms ("IDB_OBM1_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM1_TDMRs
#define IDB_OBM1_TDMRs ("IDB_OBM1_TDMR")
#endif
#ifndef IDB_OBM1_THRESHOLDRs
#define IDB_OBM1_THRESHOLDRs ("IDB_OBM1_THRESHOLDR")
#endif
#ifndef IDB_OBM1_THRESHOLD_1Rs
#define IDB_OBM1_THRESHOLD_1Rs ("IDB_OBM1_THRESHOLD_1R")
#endif
#ifndef IDB_OBM1_USAGERs
#define IDB_OBM1_USAGERs ("IDB_OBM1_USAGER")
#endif
#ifndef IDB_OBM1_USAGE_1Rs
#define IDB_OBM1_USAGE_1Rs ("IDB_OBM1_USAGE_1R")
#endif
#ifndef IDB_OBM2_BUFFER_CONFIGRs
#define IDB_OBM2_BUFFER_CONFIGRs ("IDB_OBM2_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM2_CONTROLRs
#define IDB_OBM2_CONTROLRs ("IDB_OBM2_CONTROLR")
#endif
#ifndef IDB_OBM2_CTRL_ECC_STATUSRs
#define IDB_OBM2_CTRL_ECC_STATUSRs ("IDB_OBM2_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM2_CT_THRESHOLDRs
#define IDB_OBM2_CT_THRESHOLDRs ("IDB_OBM2_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM2_DATA_ECC_STATUSRs
#define IDB_OBM2_DATA_ECC_STATUSRs ("IDB_OBM2_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM2_DBG_ARs
#define IDB_OBM2_DBG_ARs ("IDB_OBM2_DBG_AR")
#endif
#ifndef IDB_OBM2_DBG_BRs
#define IDB_OBM2_DBG_BRs ("IDB_OBM2_DBG_BR")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT0Ms
#define IDB_OBM2_DSCP_MAP_PORT0Ms ("IDB_OBM2_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT1Ms
#define IDB_OBM2_DSCP_MAP_PORT1Ms ("IDB_OBM2_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT2Ms
#define IDB_OBM2_DSCP_MAP_PORT2Ms ("IDB_OBM2_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_DSCP_MAP_PORT3Ms
#define IDB_OBM2_DSCP_MAP_PORT3Ms ("IDB_OBM2_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT0Ms
#define IDB_OBM2_ETAG_MAP_PORT0Ms ("IDB_OBM2_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT1Ms
#define IDB_OBM2_ETAG_MAP_PORT1Ms ("IDB_OBM2_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT2Ms
#define IDB_OBM2_ETAG_MAP_PORT2Ms ("IDB_OBM2_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_ETAG_MAP_PORT3Ms
#define IDB_OBM2_ETAG_MAP_PORT3Ms ("IDB_OBM2_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_FC_THRESHOLDRs
#define IDB_OBM2_FC_THRESHOLDRs ("IDB_OBM2_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM2_FC_THRESHOLD_1Rs
#define IDB_OBM2_FC_THRESHOLD_1Rs ("IDB_OBM2_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM2_FLOW_CONTROL_CONFIGRs
#define IDB_OBM2_FLOW_CONTROL_CONFIGRs ("IDB_OBM2_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM2_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM2_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM2_GSH_ETHERTYPERs
#define IDB_OBM2_GSH_ETHERTYPERs ("IDB_OBM2_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM2_HW_STATUSRs
#define IDB_OBM2_HW_STATUSRs ("IDB_OBM2_HW_STATUSR")
#endif
#ifndef IDB_OBM2_INNER_TPIDRs
#define IDB_OBM2_INNER_TPIDRs ("IDB_OBM2_INNER_TPIDR")
#endif
#ifndef IDB_OBM2_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM2_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM2_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM2_MAX_USAGERs
#define IDB_OBM2_MAX_USAGERs ("IDB_OBM2_MAX_USAGER")
#endif
#ifndef IDB_OBM2_MAX_USAGE_1Rs
#define IDB_OBM2_MAX_USAGE_1Rs ("IDB_OBM2_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM2_MAX_USAGE_SELECTRs
#define IDB_OBM2_MAX_USAGE_SELECTRs ("IDB_OBM2_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM2_MONITOR_STATS_CONFIGRs
#define IDB_OBM2_MONITOR_STATS_CONFIGRs ("IDB_OBM2_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM2_NIV_ETHERTYPERs
#define IDB_OBM2_NIV_ETHERTYPERs ("IDB_OBM2_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM2_OPAQUE_TAG_CONFIGRs
#define IDB_OBM2_OPAQUE_TAG_CONFIGRs ("IDB_OBM2_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM2_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM2_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM2_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM2_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM2_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM2_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM2_OUTER_TPIDRs
#define IDB_OBM2_OUTER_TPIDRs ("IDB_OBM2_OUTER_TPIDR")
#endif
#ifndef IDB_OBM2_OUTER_TPID_0Rs
#define IDB_OBM2_OUTER_TPID_0Rs ("IDB_OBM2_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM2_OUTER_TPID_1Rs
#define IDB_OBM2_OUTER_TPID_1Rs ("IDB_OBM2_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM2_OUTER_TPID_2Rs
#define IDB_OBM2_OUTER_TPID_2Rs ("IDB_OBM2_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM2_OUTER_TPID_3Rs
#define IDB_OBM2_OUTER_TPID_3Rs ("IDB_OBM2_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM2_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM2_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM2_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM2_PE_ETHERTYPERs
#define IDB_OBM2_PE_ETHERTYPERs ("IDB_OBM2_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM2_PORT_CONFIGRs
#define IDB_OBM2_PORT_CONFIGRs ("IDB_OBM2_PORT_CONFIGR")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT0Ms
#define IDB_OBM2_PRI_MAP_PORT0Ms ("IDB_OBM2_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT1Ms
#define IDB_OBM2_PRI_MAP_PORT1Ms ("IDB_OBM2_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT2Ms
#define IDB_OBM2_PRI_MAP_PORT2Ms ("IDB_OBM2_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_PRI_MAP_PORT3Ms
#define IDB_OBM2_PRI_MAP_PORT3Ms ("IDB_OBM2_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_PROTOCOL_CONTROL_0Rs
#define IDB_OBM2_PROTOCOL_CONTROL_0Rs ("IDB_OBM2_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM2_PROTOCOL_CONTROL_1Rs
#define IDB_OBM2_PROTOCOL_CONTROL_1Rs ("IDB_OBM2_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM2_PROTOCOL_CONTROL_2Rs
#define IDB_OBM2_PROTOCOL_CONTROL_2Rs ("IDB_OBM2_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM2_RAM_CONTROLRs
#define IDB_OBM2_RAM_CONTROLRs ("IDB_OBM2_RAM_CONTROLR")
#endif
#ifndef IDB_OBM2_SER_CONTROLRs
#define IDB_OBM2_SER_CONTROLRs ("IDB_OBM2_SER_CONTROLR")
#endif
#ifndef IDB_OBM2_SHARED_CONFIGRs
#define IDB_OBM2_SHARED_CONFIGRs ("IDB_OBM2_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT0Ms
#define IDB_OBM2_TC_MAP_PORT0Ms ("IDB_OBM2_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT1Ms
#define IDB_OBM2_TC_MAP_PORT1Ms ("IDB_OBM2_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT2Ms
#define IDB_OBM2_TC_MAP_PORT2Ms ("IDB_OBM2_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM2_TC_MAP_PORT3Ms
#define IDB_OBM2_TC_MAP_PORT3Ms ("IDB_OBM2_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM2_TDMRs
#define IDB_OBM2_TDMRs ("IDB_OBM2_TDMR")
#endif
#ifndef IDB_OBM2_THRESHOLDRs
#define IDB_OBM2_THRESHOLDRs ("IDB_OBM2_THRESHOLDR")
#endif
#ifndef IDB_OBM2_THRESHOLD_1Rs
#define IDB_OBM2_THRESHOLD_1Rs ("IDB_OBM2_THRESHOLD_1R")
#endif
#ifndef IDB_OBM2_USAGERs
#define IDB_OBM2_USAGERs ("IDB_OBM2_USAGER")
#endif
#ifndef IDB_OBM2_USAGE_1Rs
#define IDB_OBM2_USAGE_1Rs ("IDB_OBM2_USAGE_1R")
#endif
#ifndef IDB_OBM3_BUFFER_CONFIGRs
#define IDB_OBM3_BUFFER_CONFIGRs ("IDB_OBM3_BUFFER_CONFIGR")
#endif
#ifndef IDB_OBM3_CONTROLRs
#define IDB_OBM3_CONTROLRs ("IDB_OBM3_CONTROLR")
#endif
#ifndef IDB_OBM3_CTRL_ECC_STATUSRs
#define IDB_OBM3_CTRL_ECC_STATUSRs ("IDB_OBM3_CTRL_ECC_STATUSR")
#endif
#ifndef IDB_OBM3_CT_THRESHOLDRs
#define IDB_OBM3_CT_THRESHOLDRs ("IDB_OBM3_CT_THRESHOLDR")
#endif
#ifndef IDB_OBM3_DATA_ECC_STATUSRs
#define IDB_OBM3_DATA_ECC_STATUSRs ("IDB_OBM3_DATA_ECC_STATUSR")
#endif
#ifndef IDB_OBM3_DBG_ARs
#define IDB_OBM3_DBG_ARs ("IDB_OBM3_DBG_AR")
#endif
#ifndef IDB_OBM3_DBG_BRs
#define IDB_OBM3_DBG_BRs ("IDB_OBM3_DBG_BR")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT0Ms
#define IDB_OBM3_DSCP_MAP_PORT0Ms ("IDB_OBM3_DSCP_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT1Ms
#define IDB_OBM3_DSCP_MAP_PORT1Ms ("IDB_OBM3_DSCP_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT2Ms
#define IDB_OBM3_DSCP_MAP_PORT2Ms ("IDB_OBM3_DSCP_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_DSCP_MAP_PORT3Ms
#define IDB_OBM3_DSCP_MAP_PORT3Ms ("IDB_OBM3_DSCP_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT0Ms
#define IDB_OBM3_ETAG_MAP_PORT0Ms ("IDB_OBM3_ETAG_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT1Ms
#define IDB_OBM3_ETAG_MAP_PORT1Ms ("IDB_OBM3_ETAG_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT2Ms
#define IDB_OBM3_ETAG_MAP_PORT2Ms ("IDB_OBM3_ETAG_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_ETAG_MAP_PORT3Ms
#define IDB_OBM3_ETAG_MAP_PORT3Ms ("IDB_OBM3_ETAG_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_FC_THRESHOLDRs
#define IDB_OBM3_FC_THRESHOLDRs ("IDB_OBM3_FC_THRESHOLDR")
#endif
#ifndef IDB_OBM3_FC_THRESHOLD_1Rs
#define IDB_OBM3_FC_THRESHOLD_1Rs ("IDB_OBM3_FC_THRESHOLD_1R")
#endif
#ifndef IDB_OBM3_FLOW_CONTROL_CONFIGRs
#define IDB_OBM3_FLOW_CONTROL_CONFIGRs ("IDB_OBM3_FLOW_CONTROL_CONFIGR")
#endif
#ifndef IDB_OBM3_FLOW_CONTROL_EVENT_COUNTRs
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTRs ("IDB_OBM3_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef IDB_OBM3_GSH_ETHERTYPERs
#define IDB_OBM3_GSH_ETHERTYPERs ("IDB_OBM3_GSH_ETHERTYPER")
#endif
#ifndef IDB_OBM3_HW_STATUSRs
#define IDB_OBM3_HW_STATUSRs ("IDB_OBM3_HW_STATUSR")
#endif
#ifndef IDB_OBM3_INNER_TPIDRs
#define IDB_OBM3_INNER_TPIDRs ("IDB_OBM3_INNER_TPIDR")
#endif
#ifndef IDB_OBM3_IOM_STATS_WINDOW_RESULTSMs
#define IDB_OBM3_IOM_STATS_WINDOW_RESULTSMs ("IDB_OBM3_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTRs
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTRs ("IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTRs
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTRs ("IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef IDB_OBM3_MAX_USAGERs
#define IDB_OBM3_MAX_USAGERs ("IDB_OBM3_MAX_USAGER")
#endif
#ifndef IDB_OBM3_MAX_USAGE_1Rs
#define IDB_OBM3_MAX_USAGE_1Rs ("IDB_OBM3_MAX_USAGE_1R")
#endif
#ifndef IDB_OBM3_MAX_USAGE_SELECTRs
#define IDB_OBM3_MAX_USAGE_SELECTRs ("IDB_OBM3_MAX_USAGE_SELECTR")
#endif
#ifndef IDB_OBM3_MONITOR_STATS_CONFIGRs
#define IDB_OBM3_MONITOR_STATS_CONFIGRs ("IDB_OBM3_MONITOR_STATS_CONFIGR")
#endif
#ifndef IDB_OBM3_NIV_ETHERTYPERs
#define IDB_OBM3_NIV_ETHERTYPERs ("IDB_OBM3_NIV_ETHERTYPER")
#endif
#ifndef IDB_OBM3_OPAQUE_TAG_CONFIGRs
#define IDB_OBM3_OPAQUE_TAG_CONFIGRs ("IDB_OBM3_OPAQUE_TAG_CONFIGR")
#endif
#ifndef IDB_OBM3_OPAQUE_TAG_CONFIG_0Rs
#define IDB_OBM3_OPAQUE_TAG_CONFIG_0Rs ("IDB_OBM3_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef IDB_OBM3_OPAQUE_TAG_CONFIG_1Rs
#define IDB_OBM3_OPAQUE_TAG_CONFIG_1Rs ("IDB_OBM3_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef IDB_OBM3_OUTER_TPIDRs
#define IDB_OBM3_OUTER_TPIDRs ("IDB_OBM3_OUTER_TPIDR")
#endif
#ifndef IDB_OBM3_OUTER_TPID_0Rs
#define IDB_OBM3_OUTER_TPID_0Rs ("IDB_OBM3_OUTER_TPID_0R")
#endif
#ifndef IDB_OBM3_OUTER_TPID_1Rs
#define IDB_OBM3_OUTER_TPID_1Rs ("IDB_OBM3_OUTER_TPID_1R")
#endif
#ifndef IDB_OBM3_OUTER_TPID_2Rs
#define IDB_OBM3_OUTER_TPID_2Rs ("IDB_OBM3_OUTER_TPID_2R")
#endif
#ifndef IDB_OBM3_OUTER_TPID_3Rs
#define IDB_OBM3_OUTER_TPID_3Rs ("IDB_OBM3_OUTER_TPID_3R")
#endif
#ifndef IDB_OBM3_OVERSUB_MON_ECC_STATUSRs
#define IDB_OBM3_OVERSUB_MON_ECC_STATUSRs ("IDB_OBM3_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef IDB_OBM3_PE_ETHERTYPERs
#define IDB_OBM3_PE_ETHERTYPERs ("IDB_OBM3_PE_ETHERTYPER")
#endif
#ifndef IDB_OBM3_PORT_CONFIGRs
#define IDB_OBM3_PORT_CONFIGRs ("IDB_OBM3_PORT_CONFIGR")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT0Ms
#define IDB_OBM3_PRI_MAP_PORT0Ms ("IDB_OBM3_PRI_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT1Ms
#define IDB_OBM3_PRI_MAP_PORT1Ms ("IDB_OBM3_PRI_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT2Ms
#define IDB_OBM3_PRI_MAP_PORT2Ms ("IDB_OBM3_PRI_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_PRI_MAP_PORT3Ms
#define IDB_OBM3_PRI_MAP_PORT3Ms ("IDB_OBM3_PRI_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_PROTOCOL_CONTROL_0Rs
#define IDB_OBM3_PROTOCOL_CONTROL_0Rs ("IDB_OBM3_PROTOCOL_CONTROL_0R")
#endif
#ifndef IDB_OBM3_PROTOCOL_CONTROL_1Rs
#define IDB_OBM3_PROTOCOL_CONTROL_1Rs ("IDB_OBM3_PROTOCOL_CONTROL_1R")
#endif
#ifndef IDB_OBM3_PROTOCOL_CONTROL_2Rs
#define IDB_OBM3_PROTOCOL_CONTROL_2Rs ("IDB_OBM3_PROTOCOL_CONTROL_2R")
#endif
#ifndef IDB_OBM3_RAM_CONTROLRs
#define IDB_OBM3_RAM_CONTROLRs ("IDB_OBM3_RAM_CONTROLR")
#endif
#ifndef IDB_OBM3_SER_CONTROLRs
#define IDB_OBM3_SER_CONTROLRs ("IDB_OBM3_SER_CONTROLR")
#endif
#ifndef IDB_OBM3_SHARED_CONFIGRs
#define IDB_OBM3_SHARED_CONFIGRs ("IDB_OBM3_SHARED_CONFIGR")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT0Ms
#define IDB_OBM3_TC_MAP_PORT0Ms ("IDB_OBM3_TC_MAP_PORT0M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT1Ms
#define IDB_OBM3_TC_MAP_PORT1Ms ("IDB_OBM3_TC_MAP_PORT1M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT2Ms
#define IDB_OBM3_TC_MAP_PORT2Ms ("IDB_OBM3_TC_MAP_PORT2M")
#endif
#ifndef IDB_OBM3_TC_MAP_PORT3Ms
#define IDB_OBM3_TC_MAP_PORT3Ms ("IDB_OBM3_TC_MAP_PORT3M")
#endif
#ifndef IDB_OBM3_TDMRs
#define IDB_OBM3_TDMRs ("IDB_OBM3_TDMR")
#endif
#ifndef IDB_OBM3_THRESHOLDRs
#define IDB_OBM3_THRESHOLDRs ("IDB_OBM3_THRESHOLDR")
#endif
#ifndef IDB_OBM3_THRESHOLD_1Rs
#define IDB_OBM3_THRESHOLD_1Rs ("IDB_OBM3_THRESHOLD_1R")
#endif
#ifndef IDB_OBM3_USAGERs
#define IDB_OBM3_USAGERs ("IDB_OBM3_USAGER")
#endif
#ifndef IDB_OBM3_USAGE_1Rs
#define IDB_OBM3_USAGE_1Rs ("IDB_OBM3_USAGE_1R")
#endif
#ifndef IDB_OBM_MONITOR_CONFIGRs
#define IDB_OBM_MONITOR_CONFIGRs ("IDB_OBM_MONITOR_CONFIGR")
#endif
#ifndef IDB_PA_RESET_CONTROLRs
#define IDB_PA_RESET_CONTROLRs ("IDB_PA_RESET_CONTROLR")
#endif
#ifndef IDB_PFC_MON_CONFIGRs
#define IDB_PFC_MON_CONFIGRs ("IDB_PFC_MON_CONFIGR")
#endif
#ifndef IDB_PFC_MON_ECC_STATUSRs
#define IDB_PFC_MON_ECC_STATUSRs ("IDB_PFC_MON_ECC_STATUSR")
#endif
#ifndef IDB_PFC_MON_INITRs
#define IDB_PFC_MON_INITRs ("IDB_PFC_MON_INITR")
#endif
#ifndef IDB_PFC_MON_SER_CONTROLRs
#define IDB_PFC_MON_SER_CONTROLRs ("IDB_PFC_MON_SER_CONTROLR")
#endif
#ifndef IEEE1588_UNKNOWN_VERSIONs
#define IEEE1588_UNKNOWN_VERSIONs ("IEEE1588_UNKNOWN_VERSION")
#endif
#ifndef IEEE1588_UNKNOWN_VERSION_MASKs
#define IEEE1588_UNKNOWN_VERSION_MASKs ("IEEE1588_UNKNOWN_VERSION_MASK")
#endif
#ifndef IEEE1588_VERSIONs
#define IEEE1588_VERSIONs ("IEEE1588_VERSION")
#endif
#ifndef IEEE802DOT3s
#define IEEE802DOT3s ("IEEE802DOT3")
#endif
#ifndef IEEE_1588s
#define IEEE_1588s ("IEEE_1588")
#endif
#ifndef IEEE_802_1ASs
#define IEEE_802_1ASs ("IEEE_802_1AS")
#endif
#ifndef IFA_DETECT_CONFIG_0Rs
#define IFA_DETECT_CONFIG_0Rs ("IFA_DETECT_CONFIG_0R")
#endif
#ifndef IFA_HDR_CONFIGRs
#define IFA_HDR_CONFIGRs ("IFA_HDR_CONFIGR")
#endif
#ifndef IFPs
#define IFPs ("IFP")
#endif
#ifndef IFP_AND_REDIRECTION_PROFILEMs
#define IFP_AND_REDIRECTION_PROFILEMs ("IFP_AND_REDIRECTION_PROFILEM")
#endif
#ifndef IFP_CAM_DBGCTRLRs
#define IFP_CAM_DBGCTRLRs ("IFP_CAM_DBGCTRLR")
#endif
#ifndef IFP_CNG_BIT0s
#define IFP_CNG_BIT0s ("IFP_CNG_BIT0")
#endif
#ifndef IFP_CNG_BIT1s
#define IFP_CNG_BIT1s ("IFP_CNG_BIT1")
#endif
#ifndef IFP_CONFIGRs
#define IFP_CONFIGRs ("IFP_CONFIGR")
#endif
#ifndef IFP_COS_MAPMs
#define IFP_COS_MAPMs ("IFP_COS_MAPM")
#endif
#ifndef IFP_DROP_VECTOR_MASKMs
#define IFP_DROP_VECTOR_MASKMs ("IFP_DROP_VECTOR_MASKM")
#endif
#ifndef IFP_ECMP_HASH_CONTROLRs
#define IFP_ECMP_HASH_CONTROLRs ("IFP_ECMP_HASH_CONTROLR")
#endif
#ifndef IFP_EGRESS_PORT_CHECK_FOR_DROPMs
#define IFP_EGRESS_PORT_CHECK_FOR_DROPMs ("IFP_EGRESS_PORT_CHECK_FOR_DROPM")
#endif
#ifndef IFP_EGRESS_PORT_CHECK_FOR_REDIRECTMs
#define IFP_EGRESS_PORT_CHECK_FOR_REDIRECTMs ("IFP_EGRESS_PORT_CHECK_FOR_REDIRECTM")
#endif
#ifndef IFP_HW_CONFIGRs
#define IFP_HW_CONFIGRs ("IFP_HW_CONFIGR")
#endif
#ifndef IFP_I2E_CLASSID_SELECTMs
#define IFP_I2E_CLASSID_SELECTMs ("IFP_I2E_CLASSID_SELECTM")
#endif
#ifndef IFP_INT_PRI_BIT0s
#define IFP_INT_PRI_BIT0s ("IFP_INT_PRI_BIT0")
#endif
#ifndef IFP_INT_PRI_BIT1s
#define IFP_INT_PRI_BIT1s ("IFP_INT_PRI_BIT1")
#endif
#ifndef IFP_INT_PRI_BIT2s
#define IFP_INT_PRI_BIT2s ("IFP_INT_PRI_BIT2")
#endif
#ifndef IFP_INT_PRI_BIT3s
#define IFP_INT_PRI_BIT3s ("IFP_INT_PRI_BIT3")
#endif
#ifndef IFP_KEY_GEN_PROGRAM_PROFILE2Ms
#define IFP_KEY_GEN_PROGRAM_PROFILE2Ms ("IFP_KEY_GEN_PROGRAM_PROFILE2M")
#endif
#ifndef IFP_KEY_GEN_PROGRAM_PROFILEMs
#define IFP_KEY_GEN_PROGRAM_PROFILEMs ("IFP_KEY_GEN_PROGRAM_PROFILEM")
#endif
#ifndef IFP_KEY_GEN_PROGRAM_PROFILE_ISDWMs
#define IFP_KEY_GEN_PROGRAM_PROFILE_ISDWMs ("IFP_KEY_GEN_PROGRAM_PROFILE_ISDWM")
#endif
#ifndef IFP_LOGICAL_TABLE_ACTION_PRIORITYMs
#define IFP_LOGICAL_TABLE_ACTION_PRIORITYMs ("IFP_LOGICAL_TABLE_ACTION_PRIORITYM")
#endif
#ifndef IFP_LOGICAL_TABLE_CONFIGRs
#define IFP_LOGICAL_TABLE_CONFIGRs ("IFP_LOGICAL_TABLE_CONFIGR")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECTMs
#define IFP_LOGICAL_TABLE_SELECTMs ("IFP_LOGICAL_TABLE_SELECTM")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64Rs
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64Rs ("IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64Rs
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64Rs ("IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64R")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSRs
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSRs ("IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSR")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLRs
#define IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLRs ("IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLR")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_CONFIGRs
#define IFP_LOGICAL_TABLE_SELECT_CONFIGRs ("IFP_LOGICAL_TABLE_SELECT_CONFIGR")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_DATA_CTRLRs
#define IFP_LOGICAL_TABLE_SELECT_DATA_CTRLRs ("IFP_LOGICAL_TABLE_SELECT_DATA_CTRLR")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_DATA_ONLYMs
#define IFP_LOGICAL_TABLE_SELECT_DATA_ONLYMs ("IFP_LOGICAL_TABLE_SELECT_DATA_ONLYM")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYMs
#define IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYMs ("IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYM")
#endif
#ifndef IFP_LOGICAL_TABLE_SELECT_TMRs
#define IFP_LOGICAL_TABLE_SELECT_TMRs ("IFP_LOGICAL_TABLE_SELECT_TMR")
#endif
#ifndef IFP_METER_CONTROLRs
#define IFP_METER_CONTROLRs ("IFP_METER_CONTROLR")
#endif
#ifndef IFP_METER_TABLE_INST0Ms
#define IFP_METER_TABLE_INST0Ms ("IFP_METER_TABLE_INST0M")
#endif
#ifndef IFP_METER_TABLE_INST1Ms
#define IFP_METER_TABLE_INST1Ms ("IFP_METER_TABLE_INST1M")
#endif
#ifndef IFP_OR_REDIRECTION_PROFILEMs
#define IFP_OR_REDIRECTION_PROFILEMs ("IFP_OR_REDIRECTION_PROFILEM")
#endif
#ifndef IFP_PARITY_CONTROLRs
#define IFP_PARITY_CONTROLRs ("IFP_PARITY_CONTROLR")
#endif
#ifndef IFP_POLICY_OBJ0s
#define IFP_POLICY_OBJ0s ("IFP_POLICY_OBJ0")
#endif
#ifndef IFP_POLICY_OBJ1s
#define IFP_POLICY_OBJ1s ("IFP_POLICY_OBJ1")
#endif
#ifndef IFP_POLICY_OBJ2s
#define IFP_POLICY_OBJ2s ("IFP_POLICY_OBJ2")
#endif
#ifndef IFP_POLICY_OBJ3s
#define IFP_POLICY_OBJ3s ("IFP_POLICY_OBJ3")
#endif
#ifndef IFP_POLICY_OBJ4s
#define IFP_POLICY_OBJ4s ("IFP_POLICY_OBJ4")
#endif
#ifndef IFP_POLICY_OBJ5s
#define IFP_POLICY_OBJ5s ("IFP_POLICY_OBJ5")
#endif
#ifndef IFP_POLICY_OBJ6s
#define IFP_POLICY_OBJ6s ("IFP_POLICY_OBJ6")
#endif
#ifndef IFP_POLICY_OBJ7s
#define IFP_POLICY_OBJ7s ("IFP_POLICY_OBJ7")
#endif
#ifndef IFP_POLICY_OBJ8s
#define IFP_POLICY_OBJ8s ("IFP_POLICY_OBJ8")
#endif
#ifndef IFP_POLICY_TABLEMs
#define IFP_POLICY_TABLEMs ("IFP_POLICY_TABLEM")
#endif
#ifndef IFP_PORT_METER_MAPMs
#define IFP_PORT_METER_MAPMs ("IFP_PORT_METER_MAPM")
#endif
#ifndef IFP_RANGE_CHECKMs
#define IFP_RANGE_CHECKMs ("IFP_RANGE_CHECKM")
#endif
#ifndef IFP_RANGE_CHECK_MASK_AMs
#define IFP_RANGE_CHECK_MASK_AMs ("IFP_RANGE_CHECK_MASK_AM")
#endif
#ifndef IFP_RANGE_CHECK_MASK_BMs
#define IFP_RANGE_CHECK_MASK_BMs ("IFP_RANGE_CHECK_MASK_BM")
#endif
#ifndef IFP_REFRESH_CONFIGRs
#define IFP_REFRESH_CONFIGRs ("IFP_REFRESH_CONFIGR")
#endif
#ifndef IFP_SLICE_METER_MAP_ENABLERs
#define IFP_SLICE_METER_MAP_ENABLERs ("IFP_SLICE_METER_MAP_ENABLER")
#endif
#ifndef IFP_SPARE_DEBUGRs
#define IFP_SPARE_DEBUGRs ("IFP_SPARE_DEBUGR")
#endif
#ifndef IFP_TCAMMs
#define IFP_TCAMMs ("IFP_TCAMM")
#endif
#ifndef IFP_TCAM_POOL0_BIST_STATUSRs
#define IFP_TCAM_POOL0_BIST_STATUSRs ("IFP_TCAM_POOL0_BIST_STATUSR")
#endif
#ifndef IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64Rs
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64Rs ("IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef IFP_TCAM_POOL0_CAM_BIST_CONFIG_64Rs
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_64Rs ("IFP_TCAM_POOL0_CAM_BIST_CONFIG_64R")
#endif
#ifndef IFP_TCAM_POOL1_BIST_STATUSRs
#define IFP_TCAM_POOL1_BIST_STATUSRs ("IFP_TCAM_POOL1_BIST_STATUSR")
#endif
#ifndef IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64Rs
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64Rs ("IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef IFP_TCAM_POOL1_CAM_BIST_CONFIG_64Rs
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_64Rs ("IFP_TCAM_POOL1_CAM_BIST_CONFIG_64R")
#endif
#ifndef IFP_TCAM_POOL2_BIST_STATUSRs
#define IFP_TCAM_POOL2_BIST_STATUSRs ("IFP_TCAM_POOL2_BIST_STATUSR")
#endif
#ifndef IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64Rs
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64Rs ("IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef IFP_TCAM_POOL2_CAM_BIST_CONFIG_64Rs
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_64Rs ("IFP_TCAM_POOL2_CAM_BIST_CONFIG_64R")
#endif
#ifndef IFWD1_EN_COR_ERR_RPTRs
#define IFWD1_EN_COR_ERR_RPTRs ("IFWD1_EN_COR_ERR_RPTR")
#endif
#ifndef IFWD1_HW_CONFIGRs
#define IFWD1_HW_CONFIGRs ("IFWD1_HW_CONFIGR")
#endif
#ifndef IFWD1_RAM_DBGCTRL_0_64Rs
#define IFWD1_RAM_DBGCTRL_0_64Rs ("IFWD1_RAM_DBGCTRL_0_64R")
#endif
#ifndef IFWD1_SER_CONTROLRs
#define IFWD1_SER_CONTROLRs ("IFWD1_SER_CONTROLR")
#endif
#ifndef IFWD2_HW_CONFIGRs
#define IFWD2_HW_CONFIGRs ("IFWD2_HW_CONFIGR")
#endif
#ifndef IGMPs
#define IGMPs ("IGMP")
#endif
#ifndef IGMP_MLD_PKT_CONTROLRs
#define IGMP_MLD_PKT_CONTROLRs ("IGMP_MLD_PKT_CONTROLR")
#endif
#ifndef IGMP_MLD_SNOOPINGs
#define IGMP_MLD_SNOOPINGs ("IGMP_MLD_SNOOPING")
#endif
#ifndef IGMP_PROTOCOLs
#define IGMP_PROTOCOLs ("IGMP_PROTOCOL")
#endif
#ifndef IGMP_PROTOCOL_MASKs
#define IGMP_PROTOCOL_MASKs ("IGMP_PROTOCOL_MASK")
#endif
#ifndef IGMP_QUERY_FWD_ACTIONs
#define IGMP_QUERY_FWD_ACTIONs ("IGMP_QUERY_FWD_ACTION")
#endif
#ifndef IGMP_QUERY_TO_CPUs
#define IGMP_QUERY_TO_CPUs ("IGMP_QUERY_TO_CPU")
#endif
#ifndef IGMP_REPORT_LEAVE_FWD_ACTIONs
#define IGMP_REPORT_LEAVE_FWD_ACTIONs ("IGMP_REPORT_LEAVE_FWD_ACTION")
#endif
#ifndef IGMP_REPORT_LEAVE_TO_CPUs
#define IGMP_REPORT_LEAVE_TO_CPUs ("IGMP_REPORT_LEAVE_TO_CPU")
#endif
#ifndef IGMP_RESERVED_MCs
#define IGMP_RESERVED_MCs ("IGMP_RESERVED_MC")
#endif
#ifndef IGMP_UNKNOWN_MSG_FWD_ACTIONs
#define IGMP_UNKNOWN_MSG_FWD_ACTIONs ("IGMP_UNKNOWN_MSG_FWD_ACTION")
#endif
#ifndef IGMP_UNKNOWN_MSG_TO_CPUs
#define IGMP_UNKNOWN_MSG_TO_CPUs ("IGMP_UNKNOWN_MSG_TO_CPU")
#endif
#ifndef IGNORE_IP_EXTN_HDRs
#define IGNORE_IP_EXTN_HDRs ("IGNORE_IP_EXTN_HDR")
#endif
#ifndef IGNORE_MPLS_RESERVED_LABELSs
#define IGNORE_MPLS_RESERVED_LABELSs ("IGNORE_MPLS_RESERVED_LABELS")
#endif
#ifndef IGNORE_UC_IGMP_PAYLOADs
#define IGNORE_UC_IGMP_PAYLOADs ("IGNORE_UC_IGMP_PAYLOAD")
#endif
#ifndef IGNORE_UC_MLD_PAYLOADs
#define IGNORE_UC_MLD_PAYLOADs ("IGNORE_UC_MLD_PAYLOAD")
#endif
#ifndef IGNORE_UDP_CHECKSUMs
#define IGNORE_UDP_CHECKSUMs ("IGNORE_UDP_CHECKSUM")
#endif
#ifndef IGNORE_UDP_CHKSUMs
#define IGNORE_UDP_CHKSUMs ("IGNORE_UDP_CHKSUM")
#endif
#ifndef ILPM_SER_CONTROLRs
#define ILPM_SER_CONTROLRs ("ILPM_SER_CONTROLR")
#endif
#ifndef IMRP4_64Rs
#define IMRP4_64Rs ("IMRP4_64R")
#endif
#ifndef IMRP6_64Rs
#define IMRP6_64Rs ("IMRP6_64R")
#endif
#ifndef INACTIVEs
#define INACTIVEs ("INACTIVE")
#endif
#ifndef INACTIVITY_TIMEs
#define INACTIVITY_TIMEs ("INACTIVITY_TIME")
#endif
#ifndef INBAND_TELEMETRYs
#define INBAND_TELEMETRYs ("INBAND_TELEMETRY")
#endif
#ifndef INBAND_TELEMETRY_DATAPLANEs
#define INBAND_TELEMETRY_DATAPLANEs ("INBAND_TELEMETRY_DATAPLANE")
#endif
#ifndef INBAND_TELEMETRY_DATAPLANE_EXCEPTION_DROPs
#define INBAND_TELEMETRY_DATAPLANE_EXCEPTION_DROPs ("INBAND_TELEMETRY_DATAPLANE_EXCEPTION_DROP")
#endif
#ifndef INBAND_TELEMETRY_DATAPLANE_HOP_LIMIT_EXCEEDEDs
#define INBAND_TELEMETRY_DATAPLANE_HOP_LIMIT_EXCEEDEDs ("INBAND_TELEMETRY_DATAPLANE_HOP_LIMIT_EXCEEDED")
#endif
#ifndef INBAND_TELEMETRY_DATAPLANE_TURNAROUNDs
#define INBAND_TELEMETRY_DATAPLANE_TURNAROUNDs ("INBAND_TELEMETRY_DATAPLANE_TURNAROUND")
#endif
#ifndef INBAND_TELEMETRY_HOP_LIMITs
#define INBAND_TELEMETRY_HOP_LIMITs ("INBAND_TELEMETRY_HOP_LIMIT")
#endif
#ifndef INBAND_TELEMETRY_HOP_LIMIT_MASKs
#define INBAND_TELEMETRY_HOP_LIMIT_MASKs ("INBAND_TELEMETRY_HOP_LIMIT_MASK")
#endif
#ifndef INBAND_TELEMETRY_IFAs
#define INBAND_TELEMETRY_IFAs ("INBAND_TELEMETRY_IFA")
#endif
#ifndef INBAND_TELEMETRY_IOAMs
#define INBAND_TELEMETRY_IOAMs ("INBAND_TELEMETRY_IOAM")
#endif
#ifndef INBAND_TELEMETRY_MASKs
#define INBAND_TELEMETRY_MASKs ("INBAND_TELEMETRY_MASK")
#endif
#ifndef INBAND_TELEMETRY_TURN_AROUNDs
#define INBAND_TELEMETRY_TURN_AROUNDs ("INBAND_TELEMETRY_TURN_AROUND")
#endif
#ifndef INBAND_TELEMETRY_TURN_AROUND_MASKs
#define INBAND_TELEMETRY_TURN_AROUND_MASKs ("INBAND_TELEMETRY_TURN_AROUND_MASK")
#endif
#ifndef INBAND_TELEMETRY_VECTOR_MISS_MATCH_DROPs
#define INBAND_TELEMETRY_VECTOR_MISS_MATCH_DROPs ("INBAND_TELEMETRY_VECTOR_MISS_MATCH_DROP")
#endif
#ifndef INCs
#define INCs ("INC")
#endif
#ifndef INCORRECT_COLOR_LIMITs
#define INCORRECT_COLOR_LIMITs ("INCORRECT_COLOR_LIMIT")
#endif
#ifndef INCORRECT_HEADROOM_LIMITs
#define INCORRECT_HEADROOM_LIMITs ("INCORRECT_HEADROOM_LIMIT")
#endif
#ifndef INCORRECT_MIN_GUARANTEEs
#define INCORRECT_MIN_GUARANTEEs ("INCORRECT_MIN_GUARANTEE")
#endif
#ifndef INCORRECT_PFC_OPTIMIZATIONs
#define INCORRECT_PFC_OPTIMIZATIONs ("INCORRECT_PFC_OPTIMIZATION")
#endif
#ifndef INCORRECT_RESERVED_CELLS_LIMITs
#define INCORRECT_RESERVED_CELLS_LIMITs ("INCORRECT_RESERVED_CELLS_LIMIT")
#endif
#ifndef INCORRECT_RESUME_LIMITs
#define INCORRECT_RESUME_LIMITs ("INCORRECT_RESUME_LIMIT")
#endif
#ifndef INCORRECT_SHARED_LIMITs
#define INCORRECT_SHARED_LIMITs ("INCORRECT_SHARED_LIMIT")
#endif
#ifndef INCREMENTAL_TRACEs
#define INCREMENTAL_TRACEs ("INCREMENTAL_TRACE")
#endif
#ifndef INCREMENTAL_TRACE_OPTIONs
#define INCREMENTAL_TRACE_OPTIONs ("INCREMENTAL_TRACE_OPTION")
#endif
#ifndef INDEXs
#define INDEXs ("INDEX")
#endif
#ifndef INDEX_ALLOCATEs
#define INDEX_ALLOCATEs ("INDEX_ALLOCATE")
#endif
#ifndef INDEX_ALLOC_KEY_FIELDs
#define INDEX_ALLOC_KEY_FIELDs ("INDEX_ALLOC_KEY_FIELD")
#endif
#ifndef INDEX_CTR_EGR_EFLEX_OPERAND_PROFILE_IDs
#define INDEX_CTR_EGR_EFLEX_OPERAND_PROFILE_IDs ("INDEX_CTR_EGR_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef INDEX_CTR_ING_EFLEX_OPERAND_PROFILE_IDs
#define INDEX_CTR_ING_EFLEX_OPERAND_PROFILE_IDs ("INDEX_CTR_ING_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef INGs
#define INGs ("ING")
#endif
#ifndef ING_1588_INGRESS_CTRLMs
#define ING_1588_INGRESS_CTRLMs ("ING_1588_INGRESS_CTRLM")
#endif
#ifndef ING_1588_PARSING_CONTROLRs
#define ING_1588_PARSING_CONTROLRs ("ING_1588_PARSING_CONTROLR")
#endif
#ifndef ING_ADAPT_LOOKUP_MISS_TO_CPUs
#define ING_ADAPT_LOOKUP_MISS_TO_CPUs ("ING_ADAPT_LOOKUP_MISS_TO_CPU")
#endif
#ifndef ING_CFI_AS_CNGs
#define ING_CFI_AS_CNGs ("ING_CFI_AS_CNG")
#endif
#ifndef ING_CLASS_IDs
#define ING_CLASS_IDs ("ING_CLASS_ID")
#endif
#ifndef ING_CONFIG_64Rs
#define ING_CONFIG_64Rs ("ING_CONFIG_64R")
#endif
#ifndef ING_DEST_PORT_ENABLEMs
#define ING_DEST_PORT_ENABLEMs ("ING_DEST_PORT_ENABLEM")
#endif
#ifndef ING_DII_AUX_ARB_CONTROLRs
#define ING_DII_AUX_ARB_CONTROLRs ("ING_DII_AUX_ARB_CONTROLR")
#endif
#ifndef ING_DII_DEBUG_CONFIGRs
#define ING_DII_DEBUG_CONFIGRs ("ING_DII_DEBUG_CONFIGR")
#endif
#ifndef ING_DII_DPP_CTRLRs
#define ING_DII_DPP_CTRLRs ("ING_DII_DPP_CTRLR")
#endif
#ifndef ING_DII_ECC_CONTROLRs
#define ING_DII_ECC_CONTROLRs ("ING_DII_ECC_CONTROLR")
#endif
#ifndef ING_DII_EVENT_FIFO_STATUSRs
#define ING_DII_EVENT_FIFO_STATUSRs ("ING_DII_EVENT_FIFO_STATUSR")
#endif
#ifndef ING_DII_EVENT_FIFO_STATUS_1Rs
#define ING_DII_EVENT_FIFO_STATUS_1Rs ("ING_DII_EVENT_FIFO_STATUS_1R")
#endif
#ifndef ING_DII_HW_RESET_CONTROL_0Rs
#define ING_DII_HW_RESET_CONTROL_0Rs ("ING_DII_HW_RESET_CONTROL_0R")
#endif
#ifndef ING_DII_HW_STATUSRs
#define ING_DII_HW_STATUSRs ("ING_DII_HW_STATUSR")
#endif
#ifndef ING_DII_INTR_ENABLERs
#define ING_DII_INTR_ENABLERs ("ING_DII_INTR_ENABLER")
#endif
#ifndef ING_DII_INTR_STATUSRs
#define ING_DII_INTR_STATUSRs ("ING_DII_INTR_STATUSR")
#endif
#ifndef ING_DII_NULL_SLOT_CFGRs
#define ING_DII_NULL_SLOT_CFGRs ("ING_DII_NULL_SLOT_CFGR")
#endif
#ifndef ING_DII_Q_BEGINRs
#define ING_DII_Q_BEGINRs ("ING_DII_Q_BEGINR")
#endif
#ifndef ING_DII_RAM_CONTROLRs
#define ING_DII_RAM_CONTROLRs ("ING_DII_RAM_CONTROLR")
#endif
#ifndef ING_DII_SER_CONTROL_0Rs
#define ING_DII_SER_CONTROL_0Rs ("ING_DII_SER_CONTROL_0R")
#endif
#ifndef ING_DII_SER_CONTROL_1Rs
#define ING_DII_SER_CONTROL_1Rs ("ING_DII_SER_CONTROL_1R")
#endif
#ifndef ING_DII_SER_SCAN_CONFIGRs
#define ING_DII_SER_SCAN_CONFIGRs ("ING_DII_SER_SCAN_CONFIGR")
#endif
#ifndef ING_DII_SER_SCAN_STATUSRs
#define ING_DII_SER_SCAN_STATUSRs ("ING_DII_SER_SCAN_STATUSR")
#endif
#ifndef ING_DOI_EVENT_FIFO_STATUSRs
#define ING_DOI_EVENT_FIFO_STATUSRs ("ING_DOI_EVENT_FIFO_STATUSR")
#endif
#ifndef ING_DOI_HW_STATUSRs
#define ING_DOI_HW_STATUSRs ("ING_DOI_HW_STATUSR")
#endif
#ifndef ING_DOI_INTR_ENABLERs
#define ING_DOI_INTR_ENABLERs ("ING_DOI_INTR_ENABLER")
#endif
#ifndef ING_DOI_INTR_STATUSRs
#define ING_DOI_INTR_STATUSRs ("ING_DOI_INTR_STATUSR")
#endif
#ifndef ING_DOI_RAM_CONTROLRs
#define ING_DOI_RAM_CONTROLRs ("ING_DOI_RAM_CONTROLR")
#endif
#ifndef ING_DOI_SER_CONTROLRs
#define ING_DOI_SER_CONTROLRs ("ING_DOI_SER_CONTROLR")
#endif
#ifndef ING_DOI_SER_FIFOMs
#define ING_DOI_SER_FIFOMs ("ING_DOI_SER_FIFOM")
#endif
#ifndef ING_DOI_SER_FIFO_CTRLRs
#define ING_DOI_SER_FIFO_CTRLRs ("ING_DOI_SER_FIFO_CTRLR")
#endif
#ifndef ING_DOI_SER_FIFO_STATUSRs
#define ING_DOI_SER_FIFO_STATUSRs ("ING_DOI_SER_FIFO_STATUSR")
#endif
#ifndef ING_DOI_SER_STATUSRs
#define ING_DOI_SER_STATUSRs ("ING_DOI_SER_STATUSR")
#endif
#ifndef ING_ECN_COUNTER_64Rs
#define ING_ECN_COUNTER_64Rs ("ING_ECN_COUNTER_64R")
#endif
#ifndef ING_EGRMSKBMAPMs
#define ING_EGRMSKBMAPMs ("ING_EGRMSKBMAPM")
#endif
#ifndef ING_EGR_MASKs
#define ING_EGR_MASKs ("ING_EGR_MASK")
#endif
#ifndef ING_EN_EFILTER_BITMAPMs
#define ING_EN_EFILTER_BITMAPMs ("ING_EN_EFILTER_BITMAPM")
#endif
#ifndef ING_EVENT_DEBUGRs
#define ING_EVENT_DEBUGRs ("ING_EVENT_DEBUGR")
#endif
#ifndef ING_EVENT_DEBUG_2Rs
#define ING_EVENT_DEBUG_2Rs ("ING_EVENT_DEBUG_2R")
#endif
#ifndef ING_EVENT_DEBUG_3Rs
#define ING_EVENT_DEBUG_3Rs ("ING_EVENT_DEBUG_3R")
#endif
#ifndef ING_EVENT_DEBUG_4Rs
#define ING_EVENT_DEBUG_4Rs ("ING_EVENT_DEBUG_4R")
#endif
#ifndef ING_EVENT_MASK_0Ms
#define ING_EVENT_MASK_0Ms ("ING_EVENT_MASK_0M")
#endif
#ifndef ING_EVENT_MASK_1Ms
#define ING_EVENT_MASK_1Ms ("ING_EVENT_MASK_1M")
#endif
#ifndef ING_EVENT_MASK_2Ms
#define ING_EVENT_MASK_2Ms ("ING_EVENT_MASK_2M")
#endif
#ifndef ING_EVENT_MASK_3Ms
#define ING_EVENT_MASK_3Ms ("ING_EVENT_MASK_3M")
#endif
#ifndef ING_EVENT_MASK_4Ms
#define ING_EVENT_MASK_4Ms ("ING_EVENT_MASK_4M")
#endif
#ifndef ING_EVENT_MASK_5Ms
#define ING_EVENT_MASK_5Ms ("ING_EVENT_MASK_5M")
#endif
#ifndef ING_EVENT_MASK_6Ms
#define ING_EVENT_MASK_6Ms ("ING_EVENT_MASK_6M")
#endif
#ifndef ING_EVENT_MASK_7Ms
#define ING_EVENT_MASK_7Ms ("ING_EVENT_MASK_7M")
#endif
#ifndef ING_EXP_TO_IP_ECN_MAPPINGMs
#define ING_EXP_TO_IP_ECN_MAPPINGMs ("ING_EXP_TO_IP_ECN_MAPPINGM")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_0_INST0Ms
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST0Ms ("ING_FLEX_CTR_OFFSET_TABLE_0_INST0M")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_0_INST1Ms
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST1Ms ("ING_FLEX_CTR_OFFSET_TABLE_0_INST1M")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_1_INST0Ms
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST0Ms ("ING_FLEX_CTR_OFFSET_TABLE_1_INST0M")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_1_INST1Ms
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST1Ms ("ING_FLEX_CTR_OFFSET_TABLE_1_INST1M")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_2_INST0Ms
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST0Ms ("ING_FLEX_CTR_OFFSET_TABLE_2_INST0M")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_2_INST1Ms
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST1Ms ("ING_FLEX_CTR_OFFSET_TABLE_2_INST1M")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0Rs
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0Rs ("ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0R")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1Rs
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1Rs ("ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1R")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0Rs
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0Rs ("ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0R")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1Rs
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1Rs ("ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1R")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0Rs
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0Rs ("ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0R")
#endif
#ifndef ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1Rs
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1Rs ("ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1R")
#endif
#ifndef ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0Rs
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0Rs ("ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0R")
#endif
#ifndef ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1Rs
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1Rs ("ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1R")
#endif
#ifndef ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0Rs
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0Rs ("ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0R")
#endif
#ifndef ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1Rs
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1Rs ("ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1R")
#endif
#ifndef ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0Rs
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0Rs ("ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0R")
#endif
#ifndef ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1Rs
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1Rs ("ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1R")
#endif
#ifndef ING_GSH_ETHERTYPERs
#define ING_GSH_ETHERTYPERs ("ING_GSH_ETHERTYPER")
#endif
#ifndef ING_GTP_CONTROLRs
#define ING_GTP_CONTROLRs ("ING_GTP_CONTROLR")
#endif
#ifndef ING_HASH_CONFIG_0Rs
#define ING_HASH_CONFIG_0Rs ("ING_HASH_CONFIG_0R")
#endif
#ifndef ING_HEADROOM_POOL_CELLSs
#define ING_HEADROOM_POOL_CELLSs ("ING_HEADROOM_POOL_CELLS")
#endif
#ifndef ING_ICFIs
#define ING_ICFIs ("ING_ICFI")
#endif
#ifndef ING_IDB_TO_DEVICE_PORT_MAPMs
#define ING_IDB_TO_DEVICE_PORT_MAPMs ("ING_IDB_TO_DEVICE_PORT_MAPM")
#endif
#ifndef ING_IPRIs
#define ING_IPRIs ("ING_IPRI")
#endif
#ifndef ING_IPV6_EXT_HDR_PROTOs
#define ING_IPV6_EXT_HDR_PROTOs ("ING_IPV6_EXT_HDR_PROTO")
#endif
#ifndef ING_IPV6_MC_RESERVED_ADDRESSMs
#define ING_IPV6_MC_RESERVED_ADDRESSMs ("ING_IPV6_MC_RESERVED_ADDRESSM")
#endif
#ifndef ING_IVIDs
#define ING_IVIDs ("ING_IVID")
#endif
#ifndef ING_L2_TUNNEL_PARSE_CONTROLRs
#define ING_L2_TUNNEL_PARSE_CONTROLRs ("ING_L2_TUNNEL_PARSE_CONTROLR")
#endif
#ifndef ING_L3_NEXT_HOPMs
#define ING_L3_NEXT_HOPMs ("ING_L3_NEXT_HOPM")
#endif
#ifndef ING_L3_NEXT_HOP_BANK_CONFIGRs
#define ING_L3_NEXT_HOP_BANK_CONFIGRs ("ING_L3_NEXT_HOP_BANK_CONFIGR")
#endif
#ifndef ING_MIN_MODEs
#define ING_MIN_MODEs ("ING_MIN_MODE")
#endif
#ifndef ING_MIRROR_COS_CONTROLRs
#define ING_MIRROR_COS_CONTROLRs ("ING_MIRROR_COS_CONTROLR")
#endif
#ifndef ING_MIRROR_EVENT_PROFILEMs
#define ING_MIRROR_EVENT_PROFILEMs ("ING_MIRROR_EVENT_PROFILEM")
#endif
#ifndef ING_MIRROR_EVENT_PROFILE_DATA_ONLYMs
#define ING_MIRROR_EVENT_PROFILE_DATA_ONLYMs ("ING_MIRROR_EVENT_PROFILE_DATA_ONLYM")
#endif
#ifndef ING_MIRROR_EVENT_PROFILE_ONLYMs
#define ING_MIRROR_EVENT_PROFILE_ONLYMs ("ING_MIRROR_EVENT_PROFILE_ONLYM")
#endif
#ifndef ING_MIRROR_ON_DROP_CONFIGRs
#define ING_MIRROR_ON_DROP_CONFIGRs ("ING_MIRROR_ON_DROP_CONFIGR")
#endif
#ifndef ING_MIRROR_SESSIONMs
#define ING_MIRROR_SESSIONMs ("ING_MIRROR_SESSIONM")
#endif
#ifndef ING_MISC_CONFIG2Rs
#define ING_MISC_CONFIG2Rs ("ING_MISC_CONFIG2R")
#endif
#ifndef ING_MISC_CONFIGRs
#define ING_MISC_CONFIGRs ("ING_MISC_CONFIGR")
#endif
#ifndef ING_MOD_EVENTs
#define ING_MOD_EVENTs ("ING_MOD_EVENT")
#endif
#ifndef ING_MPLS_EXP_MAPPINGMs
#define ING_MPLS_EXP_MAPPINGMs ("ING_MPLS_EXP_MAPPINGM")
#endif
#ifndef ING_OCFIs
#define ING_OCFIs ("ING_OCFI")
#endif
#ifndef ING_OPRIs
#define ING_OPRIs ("ING_OPRI")
#endif
#ifndef ING_OUTER_DOT1P_MAPPING_TABLEMs
#define ING_OUTER_DOT1P_MAPPING_TABLEMs ("ING_OUTER_DOT1P_MAPPING_TABLEM")
#endif
#ifndef ING_OUTER_TPIDRs
#define ING_OUTER_TPIDRs ("ING_OUTER_TPIDR")
#endif
#ifndef ING_OUTER_TPID_0Rs
#define ING_OUTER_TPID_0Rs ("ING_OUTER_TPID_0R")
#endif
#ifndef ING_OUTER_TPID_1Rs
#define ING_OUTER_TPID_1Rs ("ING_OUTER_TPID_1R")
#endif
#ifndef ING_OUTER_TPID_2Rs
#define ING_OUTER_TPID_2Rs ("ING_OUTER_TPID_2R")
#endif
#ifndef ING_OUTER_TPID_3Rs
#define ING_OUTER_TPID_3Rs ("ING_OUTER_TPID_3R")
#endif
#ifndef ING_OVIDs
#define ING_OVIDs ("ING_OVID")
#endif
#ifndef ING_PHY_TO_IDB_PORT_MAPMs
#define ING_PHY_TO_IDB_PORT_MAPMs ("ING_PHY_TO_IDB_PORT_MAPM")
#endif
#ifndef ING_PIPEs
#define ING_PIPEs ("ING_PIPE")
#endif
#ifndef ING_PORTs
#define ING_PORTs ("ING_PORT")
#endif
#ifndef ING_PORT_IDs
#define ING_PORT_IDs ("ING_PORT_ID")
#endif
#ifndef ING_PORT_ID_MATCHs
#define ING_PORT_ID_MATCHs ("ING_PORT_ID_MATCH")
#endif
#ifndef ING_POST_FWD_INSTs
#define ING_POST_FWD_INSTs ("ING_POST_FWD_INST")
#endif
#ifndef ING_POST_LKUP_INSTs
#define ING_POST_LKUP_INSTs ("ING_POST_LKUP_INST")
#endif
#ifndef ING_PRIs
#define ING_PRIs ("ING_PRI")
#endif
#ifndef ING_PRI_CNG_MAPMs
#define ING_PRI_CNG_MAPMs ("ING_PRI_CNG_MAPM")
#endif
#ifndef ING_PRI_MAP_IDs
#define ING_PRI_MAP_IDs ("ING_PRI_MAP_ID")
#endif
#ifndef ING_PROC_CONTROLRs
#define ING_PROC_CONTROLRs ("ING_PROC_CONTROLR")
#endif
#ifndef ING_PVLANs
#define ING_PVLANs ("ING_PVLAN")
#endif
#ifndef ING_SCTP_CONTROLRs
#define ING_SCTP_CONTROLRs ("ING_SCTP_CONTROLR")
#endif
#ifndef ING_SERVICE_POOL_CELLSs
#define ING_SERVICE_POOL_CELLSs ("ING_SERVICE_POOL_CELLS")
#endif
#ifndef ING_SER_FIFOMs
#define ING_SER_FIFOMs ("ING_SER_FIFOM")
#endif
#ifndef ING_SER_FIFO_CTRLRs
#define ING_SER_FIFO_CTRLRs ("ING_SER_FIFO_CTRLR")
#endif
#ifndef ING_SRV6_CONTROLRs
#define ING_SRV6_CONTROLRs ("ING_SRV6_CONTROLR")
#endif
#ifndef ING_SRV6_CONTROL_1Rs
#define ING_SRV6_CONTROL_1Rs ("ING_SRV6_CONTROL_1R")
#endif
#ifndef ING_SRV6_CONTROL_2Rs
#define ING_SRV6_CONTROL_2Rs ("ING_SRV6_CONTROL_2R")
#endif
#ifndef ING_SRV6_CONTROL_3Rs
#define ING_SRV6_CONTROL_3Rs ("ING_SRV6_CONTROL_3R")
#endif
#ifndef ING_SYSTEM_PORT_TABLE_IDs
#define ING_SYSTEM_PORT_TABLE_IDs ("ING_SYSTEM_PORT_TABLE_ID")
#endif
#ifndef ING_TIMESTAMP_OBJ0s
#define ING_TIMESTAMP_OBJ0s ("ING_TIMESTAMP_OBJ0")
#endif
#ifndef ING_TIMESTAMP_OBJ1s
#define ING_TIMESTAMP_OBJ1s ("ING_TIMESTAMP_OBJ1")
#endif
#ifndef ING_TIMESTAMP_OBJ2s
#define ING_TIMESTAMP_OBJ2s ("ING_TIMESTAMP_OBJ2")
#endif
#ifndef ING_TIMESTAMP_SECONDS_HIs
#define ING_TIMESTAMP_SECONDS_HIs ("ING_TIMESTAMP_SECONDS_HI")
#endif
#ifndef ING_TIMESTAMP_SECONDS_LOs
#define ING_TIMESTAMP_SECONDS_LOs ("ING_TIMESTAMP_SECONDS_LO")
#endif
#ifndef ING_TIMESTAMP_SUB_SECONDSs
#define ING_TIMESTAMP_SUB_SECONDSs ("ING_TIMESTAMP_SUB_SECONDS")
#endif
#ifndef ING_TM_PIPE_ID_MATCHs
#define ING_TM_PIPE_ID_MATCHs ("ING_TM_PIPE_ID_MATCH")
#endif
#ifndef ING_TO_EGR_CLASS_IDs
#define ING_TO_EGR_CLASS_IDs ("ING_TO_EGR_CLASS_ID")
#endif
#ifndef ING_TPIDs
#define ING_TPIDs ("ING_TPID")
#endif
#ifndef ING_TUNNEL_ECN_DECAPMs
#define ING_TUNNEL_ECN_DECAPMs ("ING_TUNNEL_ECN_DECAPM")
#endif
#ifndef ING_TUNNEL_ECN_DECAP_2Ms
#define ING_TUNNEL_ECN_DECAP_2Ms ("ING_TUNNEL_ECN_DECAP_2M")
#endif
#ifndef ING_UNDERLAY_NHOP_IDs
#define ING_UNDERLAY_NHOP_IDs ("ING_UNDERLAY_NHOP_ID")
#endif
#ifndef ING_UNDERLAY_NHOP_VALIDs
#define ING_UNDERLAY_NHOP_VALIDs ("ING_UNDERLAY_NHOP_VALID")
#endif
#ifndef ING_UNTAGGED_PHBMs
#define ING_UNTAGGED_PHBMs ("ING_UNTAGGED_PHBM")
#endif
#ifndef ING_UPDATE_BASED_ENABLEs
#define ING_UPDATE_BASED_ENABLEs ("ING_UPDATE_BASED_ENABLE")
#endif
#ifndef ING_VLAN_MEMBERSHIP_CHECKs
#define ING_VLAN_MEMBERSHIP_CHECKs ("ING_VLAN_MEMBERSHIP_CHECK")
#endif
#ifndef ING_VLAN_OUTER_TPID_IDs
#define ING_VLAN_OUTER_TPID_IDs ("ING_VLAN_OUTER_TPID_ID")
#endif
#ifndef ING_VLAN_TAG_ACTION_PROFILEMs
#define ING_VLAN_TAG_ACTION_PROFILEMs ("ING_VLAN_TAG_ACTION_PROFILEM")
#endif
#ifndef ING_WESPs
#define ING_WESPs ("ING_WESP")
#endif
#ifndef ING_WESP_IP_PROTOs
#define ING_WESP_IP_PROTOs ("ING_WESP_IP_PROTO")
#endif
#ifndef ING_WESP_PROTO_CONTROLRs
#define ING_WESP_PROTO_CONTROLRs ("ING_WESP_PROTO_CONTROLR")
#endif
#ifndef INITs
#define INITs ("INIT")
#endif
#ifndef INITIAL_SEQ_NUMs
#define INITIAL_SEQ_NUMs ("INITIAL_SEQ_NUM")
#endif
#ifndef INITIAL_VALUE_0s
#define INITIAL_VALUE_0s ("INITIAL_VALUE_0")
#endif
#ifndef INITIAL_VALUE_1s
#define INITIAL_VALUE_1s ("INITIAL_VALUE_1")
#endif
#ifndef INITIATORs
#define INITIATORs ("INITIATOR")
#endif
#ifndef INJECT_ERR_BIT_NUMs
#define INJECT_ERR_BIT_NUMs ("INJECT_ERR_BIT_NUM")
#endif
#ifndef INJECT_VALIDATEs
#define INJECT_VALIDATEs ("INJECT_VALIDATE")
#endif
#ifndef INNER_DST_IPV4s
#define INNER_DST_IPV4s ("INNER_DST_IPV4")
#endif
#ifndef INNER_DST_IPV6s
#define INNER_DST_IPV6s ("INNER_DST_IPV6")
#endif
#ifndef INNER_DST_L4_PORTs
#define INNER_DST_L4_PORTs ("INNER_DST_L4_PORT")
#endif
#ifndef INNER_FCOE_HDRs
#define INNER_FCOE_HDRs ("INNER_FCOE_HDR")
#endif
#ifndef INNER_FCOE_HDR_MASKs
#define INNER_FCOE_HDR_MASKs ("INNER_FCOE_HDR_MASK")
#endif
#ifndef INNER_IFA_HDRs
#define INNER_IFA_HDRs ("INNER_IFA_HDR")
#endif
#ifndef INNER_IFA_HDR_MASKs
#define INNER_IFA_HDR_MASKs ("INNER_IFA_HDR_MASK")
#endif
#ifndef INNER_IP_PAYLOAD_MAX_CHECKs
#define INNER_IP_PAYLOAD_MAX_CHECKs ("INNER_IP_PAYLOAD_MAX_CHECK")
#endif
#ifndef INNER_IP_PAYLOAD_MAX_SIZEs
#define INNER_IP_PAYLOAD_MAX_SIZEs ("INNER_IP_PAYLOAD_MAX_SIZE")
#endif
#ifndef INNER_IP_PAYLOAD_MIN_CHECKs
#define INNER_IP_PAYLOAD_MIN_CHECKs ("INNER_IP_PAYLOAD_MIN_CHECK")
#endif
#ifndef INNER_IP_PAYLOAD_MIN_SIZEs
#define INNER_IP_PAYLOAD_MIN_SIZEs ("INNER_IP_PAYLOAD_MIN_SIZE")
#endif
#ifndef INNER_IP_PROTOCOLs
#define INNER_IP_PROTOCOLs ("INNER_IP_PROTOCOL")
#endif
#ifndef INNER_L2s
#define INNER_L2s ("INNER_L2")
#endif
#ifndef INNER_L2_OPAQUE_TAG_CONFIGRs
#define INNER_L2_OPAQUE_TAG_CONFIGRs ("INNER_L2_OPAQUE_TAG_CONFIGR")
#endif
#ifndef INNER_L2_OUTER_TPIDRs
#define INNER_L2_OUTER_TPIDRs ("INNER_L2_OUTER_TPIDR")
#endif
#ifndef INNER_L2_OUTER_TPID_0Rs
#define INNER_L2_OUTER_TPID_0Rs ("INNER_L2_OUTER_TPID_0R")
#endif
#ifndef INNER_L2_OUTER_TPID_1Rs
#define INNER_L2_OUTER_TPID_1Rs ("INNER_L2_OUTER_TPID_1R")
#endif
#ifndef INNER_L2_OUTER_TPID_2Rs
#define INNER_L2_OUTER_TPID_2Rs ("INNER_L2_OUTER_TPID_2R")
#endif
#ifndef INNER_L2_OUTER_TPID_3Rs
#define INNER_L2_OUTER_TPID_3Rs ("INNER_L2_OUTER_TPID_3R")
#endif
#ifndef INNER_L3s
#define INNER_L3s ("INNER_L3")
#endif
#ifndef INNER_L3_HDRs
#define INNER_L3_HDRs ("INNER_L3_HDR")
#endif
#ifndef INNER_L3_HDR_MASKs
#define INNER_L3_HDR_MASKs ("INNER_L3_HDR_MASK")
#endif
#ifndef INNER_L4_DST_PORTs
#define INNER_L4_DST_PORTs ("INNER_L4_DST_PORT")
#endif
#ifndef INNER_L4_SRC_PORTs
#define INNER_L4_SRC_PORTs ("INNER_L4_SRC_PORT")
#endif
#ifndef INNER_SRC_IPV4s
#define INNER_SRC_IPV4s ("INNER_SRC_IPV4")
#endif
#ifndef INNER_SRC_IPV6s
#define INNER_SRC_IPV6s ("INNER_SRC_IPV6")
#endif
#ifndef INNER_SRC_L4_PORTs
#define INNER_SRC_L4_PORTs ("INNER_SRC_L4_PORT")
#endif
#ifndef INNER_TPIDs
#define INNER_TPIDs ("INNER_TPID")
#endif
#ifndef INNER_VLAN_ASSINGMENT_VLAN_RANGE_IDs
#define INNER_VLAN_ASSINGMENT_VLAN_RANGE_IDs ("INNER_VLAN_ASSINGMENT_VLAN_RANGE_ID")
#endif
#ifndef INPORT_BITMAP_INDEXs
#define INPORT_BITMAP_INDEXs ("INPORT_BITMAP_INDEX")
#endif
#ifndef INSERT_METADATA_ONLYs
#define INSERT_METADATA_ONLYs ("INSERT_METADATA_ONLY")
#endif
#ifndef INSERT_NONEs
#define INSERT_NONEs ("INSERT_NONE")
#endif
#ifndef INSERT_OPCODEs
#define INSERT_OPCODEs ("INSERT_OPCODE")
#endif
#ifndef INSTANTANEOUS_TRACKs
#define INSTANTANEOUS_TRACKs ("INSTANTANEOUS_TRACK")
#endif
#ifndef INSTANT_ECN_GREEN_DROP_MAX_THD_CELLSs
#define INSTANT_ECN_GREEN_DROP_MAX_THD_CELLSs ("INSTANT_ECN_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef INSTANT_ECN_GREEN_DROP_MIN_THD_CELLSs
#define INSTANT_ECN_GREEN_DROP_MIN_THD_CELLSs ("INSTANT_ECN_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef INSTANT_ECN_GREEN_DROP_PERCENTAGEs
#define INSTANT_ECN_GREEN_DROP_PERCENTAGEs ("INSTANT_ECN_GREEN_DROP_PERCENTAGE")
#endif
#ifndef INSTANT_ECN_RED_DROP_MAX_THD_CELLSs
#define INSTANT_ECN_RED_DROP_MAX_THD_CELLSs ("INSTANT_ECN_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef INSTANT_ECN_RED_DROP_MIN_THD_CELLSs
#define INSTANT_ECN_RED_DROP_MIN_THD_CELLSs ("INSTANT_ECN_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef INSTANT_ECN_RED_DROP_PERCENTAGEs
#define INSTANT_ECN_RED_DROP_PERCENTAGEs ("INSTANT_ECN_RED_DROP_PERCENTAGE")
#endif
#ifndef INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLSs
#define INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLSs ("INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLSs
#define INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLSs ("INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef INSTANT_ECN_YELLOW_DROP_PERCENTAGEs
#define INSTANT_ECN_YELLOW_DROP_PERCENTAGEs ("INSTANT_ECN_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef INSTANT_Q_SIZEs
#define INSTANT_Q_SIZEs ("INSTANT_Q_SIZE")
#endif
#ifndef INSTRUMENTATION_TRIGGERS_ENABLEMs
#define INSTRUMENTATION_TRIGGERS_ENABLEMs ("INSTRUMENTATION_TRIGGERS_ENABLEM")
#endif
#ifndef INSTRUMENT_CPU_COS_CONFIGRs
#define INSTRUMENT_CPU_COS_CONFIGRs ("INSTRUMENT_CPU_COS_CONFIGR")
#endif
#ifndef INTC_INTR_ENABLE_REG0Rs
#define INTC_INTR_ENABLE_REG0Rs ("INTC_INTR_ENABLE_REG0R")
#endif
#ifndef INTC_INTR_ENABLE_REG1Rs
#define INTC_INTR_ENABLE_REG1Rs ("INTC_INTR_ENABLE_REG1R")
#endif
#ifndef INTC_INTR_ENABLE_REG2Rs
#define INTC_INTR_ENABLE_REG2Rs ("INTC_INTR_ENABLE_REG2R")
#endif
#ifndef INTC_INTR_ENABLE_REG3Rs
#define INTC_INTR_ENABLE_REG3Rs ("INTC_INTR_ENABLE_REG3R")
#endif
#ifndef INTC_INTR_ENABLE_REG4Rs
#define INTC_INTR_ENABLE_REG4Rs ("INTC_INTR_ENABLE_REG4R")
#endif
#ifndef INTC_INTR_ENABLE_REG5Rs
#define INTC_INTR_ENABLE_REG5Rs ("INTC_INTR_ENABLE_REG5R")
#endif
#ifndef INTC_INTR_ENABLE_REG6Rs
#define INTC_INTR_ENABLE_REG6Rs ("INTC_INTR_ENABLE_REG6R")
#endif
#ifndef INTC_INTR_ENABLE_REG7Rs
#define INTC_INTR_ENABLE_REG7Rs ("INTC_INTR_ENABLE_REG7R")
#endif
#ifndef INTC_INTR_ENABLE_REGRs
#define INTC_INTR_ENABLE_REGRs ("INTC_INTR_ENABLE_REGR")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG0Rs
#define INTC_INTR_RAW_STATUS_REG0Rs ("INTC_INTR_RAW_STATUS_REG0R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG1Rs
#define INTC_INTR_RAW_STATUS_REG1Rs ("INTC_INTR_RAW_STATUS_REG1R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG2Rs
#define INTC_INTR_RAW_STATUS_REG2Rs ("INTC_INTR_RAW_STATUS_REG2R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG3Rs
#define INTC_INTR_RAW_STATUS_REG3Rs ("INTC_INTR_RAW_STATUS_REG3R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG4Rs
#define INTC_INTR_RAW_STATUS_REG4Rs ("INTC_INTR_RAW_STATUS_REG4R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG5Rs
#define INTC_INTR_RAW_STATUS_REG5Rs ("INTC_INTR_RAW_STATUS_REG5R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG6Rs
#define INTC_INTR_RAW_STATUS_REG6Rs ("INTC_INTR_RAW_STATUS_REG6R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REG7Rs
#define INTC_INTR_RAW_STATUS_REG7Rs ("INTC_INTR_RAW_STATUS_REG7R")
#endif
#ifndef INTC_INTR_RAW_STATUS_REGRs
#define INTC_INTR_RAW_STATUS_REGRs ("INTC_INTR_RAW_STATUS_REGR")
#endif
#ifndef INTC_INTR_STATUS_REG0Rs
#define INTC_INTR_STATUS_REG0Rs ("INTC_INTR_STATUS_REG0R")
#endif
#ifndef INTC_INTR_STATUS_REG1Rs
#define INTC_INTR_STATUS_REG1Rs ("INTC_INTR_STATUS_REG1R")
#endif
#ifndef INTC_INTR_STATUS_REG2Rs
#define INTC_INTR_STATUS_REG2Rs ("INTC_INTR_STATUS_REG2R")
#endif
#ifndef INTC_INTR_STATUS_REG3Rs
#define INTC_INTR_STATUS_REG3Rs ("INTC_INTR_STATUS_REG3R")
#endif
#ifndef INTC_INTR_STATUS_REG4Rs
#define INTC_INTR_STATUS_REG4Rs ("INTC_INTR_STATUS_REG4R")
#endif
#ifndef INTC_INTR_STATUS_REG5Rs
#define INTC_INTR_STATUS_REG5Rs ("INTC_INTR_STATUS_REG5R")
#endif
#ifndef INTC_INTR_STATUS_REG6Rs
#define INTC_INTR_STATUS_REG6Rs ("INTC_INTR_STATUS_REG6R")
#endif
#ifndef INTC_INTR_STATUS_REG7Rs
#define INTC_INTR_STATUS_REG7Rs ("INTC_INTR_STATUS_REG7R")
#endif
#ifndef INTC_INTR_STATUS_REGRs
#define INTC_INTR_STATUS_REGRs ("INTC_INTR_STATUS_REGR")
#endif
#ifndef INTERNALs
#define INTERNALs ("INTERNAL")
#endif
#ifndef INTERNAL_PMs
#define INTERNAL_PMs ("INTERNAL_PM")
#endif
#ifndef INTERRUPT_ENABLEs
#define INTERRUPT_ENABLEs ("INTERRUPT_ENABLE")
#endif
#ifndef INTERVALs
#define INTERVALs ("INTERVAL")
#endif
#ifndef INTERVAL_SHIFTs
#define INTERVAL_SHIFTs ("INTERVAL_SHIFT")
#endif
#ifndef INTERVAL_SIZEs
#define INTERVAL_SIZEs ("INTERVAL_SIZE")
#endif
#ifndef INTER_FRAME_GAPs
#define INTER_FRAME_GAPs ("INTER_FRAME_GAP")
#endif
#ifndef INTER_FRAME_GAP_AUTOs
#define INTER_FRAME_GAP_AUTOs ("INTER_FRAME_GAP_AUTO")
#endif
#ifndef INTER_FRAME_GAP_BYTEs
#define INTER_FRAME_GAP_BYTEs ("INTER_FRAME_GAP_BYTE")
#endif
#ifndef INTER_FRAME_GAP_ENCAPs
#define INTER_FRAME_GAP_ENCAPs ("INTER_FRAME_GAP_ENCAP")
#endif
#ifndef INTER_FRAME_GAP_HIGIG2_BYTEs
#define INTER_FRAME_GAP_HIGIG2_BYTEs ("INTER_FRAME_GAP_HIGIG2_BYTE")
#endif
#ifndef INTER_FRAME_GAP_OPERs
#define INTER_FRAME_GAP_OPERs ("INTER_FRAME_GAP_OPER")
#endif
#ifndef INTF_EGRESSs
#define INTF_EGRESSs ("INTF_EGRESS")
#endif
#ifndef INTF_EGRESS_QUEUEs
#define INTF_EGRESS_QUEUEs ("INTF_EGRESS_QUEUE")
#endif
#ifndef INTF_INGRESSs
#define INTF_INGRESSs ("INTF_INGRESS")
#endif
#ifndef INTF_INGRESS_ERRORSs
#define INTF_INGRESS_ERRORSs ("INTF_INGRESS_ERRORS")
#endif
#ifndef INTF_METADATAs
#define INTF_METADATAs ("INTF_METADATA")
#endif
#ifndef INTR_CONFIG_MASKRs
#define INTR_CONFIG_MASKRs ("INTR_CONFIG_MASKR")
#endif
#ifndef INTR_CONFIG_MASK_0Rs
#define INTR_CONFIG_MASK_0Rs ("INTR_CONFIG_MASK_0R")
#endif
#ifndef INTR_CONFIG_MASK_1Rs
#define INTR_CONFIG_MASK_1Rs ("INTR_CONFIG_MASK_1R")
#endif
#ifndef INTR_CONFIG_MASK_2Rs
#define INTR_CONFIG_MASK_2Rs ("INTR_CONFIG_MASK_2R")
#endif
#ifndef INTR_CONFIG_MASK_3Rs
#define INTR_CONFIG_MASK_3Rs ("INTR_CONFIG_MASK_3R")
#endif
#ifndef INTR_CONFIG_MASK_4Rs
#define INTR_CONFIG_MASK_4Rs ("INTR_CONFIG_MASK_4R")
#endif
#ifndef INTR_CONFIG_MASK_5Rs
#define INTR_CONFIG_MASK_5Rs ("INTR_CONFIG_MASK_5R")
#endif
#ifndef INTR_CONFIG_MASK_6Rs
#define INTR_CONFIG_MASK_6Rs ("INTR_CONFIG_MASK_6R")
#endif
#ifndef INTR_CONFIG_MASK_7Rs
#define INTR_CONFIG_MASK_7Rs ("INTR_CONFIG_MASK_7R")
#endif
#ifndef INT_CNs
#define INT_CNs ("INT_CN")
#endif
#ifndef INT_CN_BIT0s
#define INT_CN_BIT0s ("INT_CN_BIT0")
#endif
#ifndef INT_CN_BIT1s
#define INT_CN_BIT1s ("INT_CN_BIT1")
#endif
#ifndef INT_CN_TO_MMUIF_MAPPINGMs
#define INT_CN_TO_MMUIF_MAPPINGMs ("INT_CN_TO_MMUIF_MAPPINGM")
#endif
#ifndef INT_DP_DETECT_CONFIG_0Rs
#define INT_DP_DETECT_CONFIG_0Rs ("INT_DP_DETECT_CONFIG_0R")
#endif
#ifndef INT_DP_DETECT_CONFIG_1Rs
#define INT_DP_DETECT_CONFIG_1Rs ("INT_DP_DETECT_CONFIG_1R")
#endif
#ifndef INT_DP_DETECT_CONFIG_2Rs
#define INT_DP_DETECT_CONFIG_2Rs ("INT_DP_DETECT_CONFIG_2R")
#endif
#ifndef INT_ECN_CNGs
#define INT_ECN_CNGs ("INT_ECN_CNG")
#endif
#ifndef INT_PRIs
#define INT_PRIs ("INT_PRI")
#endif
#ifndef INT_PRI_BIT0s
#define INT_PRI_BIT0s ("INT_PRI_BIT0")
#endif
#ifndef INT_PRI_BIT1s
#define INT_PRI_BIT1s ("INT_PRI_BIT1")
#endif
#ifndef INT_PRI_BIT2s
#define INT_PRI_BIT2s ("INT_PRI_BIT2")
#endif
#ifndef INT_PRI_BIT3s
#define INT_PRI_BIT3s ("INT_PRI_BIT3")
#endif
#ifndef INT_PRI_MASKs
#define INT_PRI_MASKs ("INT_PRI_MASK")
#endif
#ifndef INT_PROCESS_CONFIGRs
#define INT_PROCESS_CONFIGRs ("INT_PROCESS_CONFIGR")
#endif
#ifndef INT_TURNAROUND_EN_BMAPMs
#define INT_TURNAROUND_EN_BMAPMs ("INT_TURNAROUND_EN_BMAPM")
#endif
#ifndef INUSE_ENTRIESs
#define INUSE_ENTRIESs ("INUSE_ENTRIES")
#endif
#ifndef INUSE_RAW_BUCKETSs
#define INUSE_RAW_BUCKETSs ("INUSE_RAW_BUCKETS")
#endif
#ifndef INVALIDs
#define INVALIDs ("INVALID")
#endif
#ifndef INVALID_1588_PKTs
#define INVALID_1588_PKTs ("INVALID_1588_PKT")
#endif
#ifndef INVALID_DEST_PORT_PKTs
#define INVALID_DEST_PORT_PKTs ("INVALID_DEST_PORT_PKT")
#endif
#ifndef INVALID_ENUM_NAMEs
#define INVALID_ENUM_NAMEs ("INVALID_ENUM_NAME")
#endif
#ifndef INVALID_FIELDs
#define INVALID_FIELDs ("INVALID_FIELD")
#endif
#ifndef INVALID_HIGIG2_DST_PORTs
#define INVALID_HIGIG2_DST_PORTs ("INVALID_HIGIG2_DST_PORT")
#endif
#ifndef INVALID_INTERVALs
#define INVALID_INTERVALs ("INVALID_INTERVAL")
#endif
#ifndef INVALID_LTs
#define INVALID_LTs ("INVALID_LT")
#endif
#ifndef INVALID_MAX_EXPORT_LENGTHs
#define INVALID_MAX_EXPORT_LENGTHs ("INVALID_MAX_EXPORT_LENGTH")
#endif
#ifndef INVALID_NUM_SA_PER_SCs
#define INVALID_NUM_SA_PER_SCs ("INVALID_NUM_SA_PER_SC")
#endif
#ifndef INVALID_PACKET_LENGTHs
#define INVALID_PACKET_LENGTHs ("INVALID_PACKET_LENGTH")
#endif
#ifndef INVALID_PTs
#define INVALID_PTs ("INVALID_PT")
#endif
#ifndef INVALID_Q_NUMs
#define INVALID_Q_NUMs ("INVALID_Q_NUM")
#endif
#ifndef INVALID_SCAN_INTERVAL_USECSs
#define INVALID_SCAN_INTERVAL_USECSs ("INVALID_SCAN_INTERVAL_USECS")
#endif
#ifndef INVALID_TPIDs
#define INVALID_TPIDs ("INVALID_TPID")
#endif
#ifndef INVALID_VLANs
#define INVALID_VLANs ("INVALID_VLAN")
#endif
#ifndef INVALID_VLAN_DROPs
#define INVALID_VLAN_DROPs ("INVALID_VLAN_DROP")
#endif
#ifndef IN_PORTs
#define IN_PORTs ("IN_PORT")
#endif
#ifndef IOAM_DETECT_CONFIG_0Rs
#define IOAM_DETECT_CONFIG_0Rs ("IOAM_DETECT_CONFIG_0R")
#endif
#ifndef IOAM_TRACE_TYPEs
#define IOAM_TRACE_TYPEs ("IOAM_TRACE_TYPE")
#endif
#ifndef IOAM_TRACE_TYPE_MASKs
#define IOAM_TRACE_TYPE_MASKs ("IOAM_TRACE_TYPE_MASK")
#endif
#ifndef IOAM_TYPEs
#define IOAM_TYPEs ("IOAM_TYPE")
#endif
#ifndef IPs
#define IPs ("IP")
#endif
#ifndef IP4_INTR_ENABLERs
#define IP4_INTR_ENABLERs ("IP4_INTR_ENABLER")
#endif
#ifndef IP4_INTR_STATUSRs
#define IP4_INTR_STATUSRs ("IP4_INTR_STATUSR")
#endif
#ifndef IP4_NO_OPTIONSs
#define IP4_NO_OPTIONSs ("IP4_NO_OPTIONS")
#endif
#ifndef IP4_OPTIONSs
#define IP4_OPTIONSs ("IP4_OPTIONS")
#endif
#ifndef IP6TOIP4s
#define IP6TOIP4s ("IP6TOIP4")
#endif
#ifndef IP6TOIP4SECUREs
#define IP6TOIP4SECUREs ("IP6TOIP4SECURE")
#endif
#ifndef IP6_HOP_BY_HOPs
#define IP6_HOP_BY_HOPs ("IP6_HOP_BY_HOP")
#endif
#ifndef IP6_ICMPs
#define IP6_ICMPs ("IP6_ICMP")
#endif
#ifndef IP6_NO_EXT_HDRs
#define IP6_NO_EXT_HDRs ("IP6_NO_EXT_HDR")
#endif
#ifndef IP6_ONE_EXT_HDRs
#define IP6_ONE_EXT_HDRs ("IP6_ONE_EXT_HDR")
#endif
#ifndef IP6_TWO_EXT_HDRs
#define IP6_TWO_EXT_HDRs ("IP6_TWO_EXT_HDR")
#endif
#ifndef IPARS_HW_CONFIGRs
#define IPARS_HW_CONFIGRs ("IPARS_HW_CONFIGR")
#endif
#ifndef IPEP_COMMON_INTR_STATUSRs
#define IPEP_COMMON_INTR_STATUSRs ("IPEP_COMMON_INTR_STATUSR")
#endif
#ifndef IPFIXs
#define IPFIXs ("IPFIX")
#endif
#ifndef IPFIX_VERSIONs
#define IPFIX_VERSIONs ("IPFIX_VERSION")
#endif
#ifndef IPMCV4_DROPs
#define IPMCV4_DROPs ("IPMCV4_DROP")
#endif
#ifndef IPMCV4_PKTs
#define IPMCV4_PKTs ("IPMCV4_PKT")
#endif
#ifndef IPMCV6_DROPs
#define IPMCV6_DROPs ("IPMCV6_DROP")
#endif
#ifndef IPMCV6_PKTs
#define IPMCV6_PKTs ("IPMCV6_PKT")
#endif
#ifndef IPMC_L3_SELF_INTFs
#define IPMC_L3_SELF_INTFs ("IPMC_L3_SELF_INTF")
#endif
#ifndef IPMC_ROUTE_SAME_VLANs
#define IPMC_ROUTE_SAME_VLANs ("IPMC_ROUTE_SAME_VLAN")
#endif
#ifndef IPMC_RSVD_PROTOCOLs
#define IPMC_RSVD_PROTOCOLs ("IPMC_RSVD_PROTOCOL")
#endif
#ifndef IPMC_RSVD_PROTOCOL_MASKs
#define IPMC_RSVD_PROTOCOL_MASKs ("IPMC_RSVD_PROTOCOL_MASK")
#endif
#ifndef IPMC_USE_L3_IIFs
#define IPMC_USE_L3_IIFs ("IPMC_USE_L3_IIF")
#endif
#ifndef IPRIs
#define IPRIs ("IPRI")
#endif
#ifndef IPV4s
#define IPV4s ("IPV4")
#endif
#ifndef IPV4_COMPRESSION_STRENGTH_PROFILE_INDEXs
#define IPV4_COMPRESSION_STRENGTH_PROFILE_INDEXs ("IPV4_COMPRESSION_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_DOUBLE_TAGs
#define IPV4_DOUBLE_TAGs ("IPV4_DOUBLE_TAG")
#endif
#ifndef IPV4_DROPs
#define IPV4_DROPs ("IPV4_DROP")
#endif
#ifndef IPV4_ERROR_TO_CPUs
#define IPV4_ERROR_TO_CPUs ("IPV4_ERROR_TO_CPU")
#endif
#ifndef IPV4_GRE_PAYLOADs
#define IPV4_GRE_PAYLOADs ("IPV4_GRE_PAYLOAD")
#endif
#ifndef IPV4_INDEXs
#define IPV4_INDEXs ("IPV4_INDEX")
#endif
#ifndef IPV4_IN_IPV4_DF_MODEs
#define IPV4_IN_IPV4_DF_MODEs ("IPV4_IN_IPV4_DF_MODE")
#endif
#ifndef IPV4_IN_IPV6_PREFIX_MATCH_TABLEMs
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEMs ("IPV4_IN_IPV6_PREFIX_MATCH_TABLEM")
#endif
#ifndef IPV4_MASKs
#define IPV4_MASKs ("IPV4_MASK")
#endif
#ifndef IPV4_MCs
#define IPV4_MCs ("IPV4_MC")
#endif
#ifndef IPV4_MC_DST_MAC_CHECKs
#define IPV4_MC_DST_MAC_CHECKs ("IPV4_MC_DST_MAC_CHECK")
#endif
#ifndef IPV4_MC_L2_FWDs
#define IPV4_MC_L2_FWDs ("IPV4_MC_L2_FWD")
#endif
#ifndef IPV4_MC_ROUTEDs
#define IPV4_MC_ROUTEDs ("IPV4_MC_ROUTED")
#endif
#ifndef IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONs
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONs ("IPV4_MC_ROUTER_ADV_PKT_FWD_ACTION")
#endif
#ifndef IPV4_MC_ROUTER_ADV_PKT_TO_CPUs
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUs ("IPV4_MC_ROUTER_ADV_PKT_TO_CPU")
#endif
#ifndef IPV4_MC_TERMINATIONs
#define IPV4_MC_TERMINATIONs ("IPV4_MC_TERMINATION")
#endif
#ifndef IPV4_NO_OPTIONSs
#define IPV4_NO_OPTIONSs ("IPV4_NO_OPTIONS")
#endif
#ifndef IPV4_OTHERs
#define IPV4_OTHERs ("IPV4_OTHER")
#endif
#ifndef IPV4_PAYLOADs
#define IPV4_PAYLOADs ("IPV4_PAYLOAD")
#endif
#ifndef IPV4_PKTs
#define IPV4_PKTs ("IPV4_PKT")
#endif
#ifndef IPV4_PROTOCOL_ERRs
#define IPV4_PROTOCOL_ERRs ("IPV4_PROTOCOL_ERR")
#endif
#ifndef IPV4_RESVD_MC_PKT_FWD_ACTIONs
#define IPV4_RESVD_MC_PKT_FWD_ACTIONs ("IPV4_RESVD_MC_PKT_FWD_ACTION")
#endif
#ifndef IPV4_RESVD_MC_PKT_TO_CPUs
#define IPV4_RESVD_MC_PKT_TO_CPUs ("IPV4_RESVD_MC_PKT_TO_CPU")
#endif
#ifndef IPV4_SINGLE_TAGs
#define IPV4_SINGLE_TAGs ("IPV4_SINGLE_TAG")
#endif
#ifndef IPV4_TCPs
#define IPV4_TCPs ("IPV4_TCP")
#endif
#ifndef IPV4_TERMINATIONs
#define IPV4_TERMINATIONs ("IPV4_TERMINATION")
#endif
#ifndef IPV4_UCs
#define IPV4_UCs ("IPV4_UC")
#endif
#ifndef IPV4_UC_DST_MISS_TO_CPUs
#define IPV4_UC_DST_MISS_TO_CPUs ("IPV4_UC_DST_MISS_TO_CPU")
#endif
#ifndef IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs
#define IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs ("IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_UC_STRENGTH_PROFILE_INDEXs
#define IPV4_UC_STRENGTH_PROFILE_INDEXs ("IPV4_UC_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_UC_VRF_STRENGTH_PROFILE_INDEXs
#define IPV4_UC_VRF_STRENGTH_PROFILE_INDEXs ("IPV4_UC_VRF_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV4_UDPs
#define IPV4_UDPs ("IPV4_UDP")
#endif
#ifndef IPV4_UNKNOWN_MC_TO_CPUs
#define IPV4_UNKNOWN_MC_TO_CPUs ("IPV4_UNKNOWN_MC_TO_CPU")
#endif
#ifndef IPV4_UNTAGs
#define IPV4_UNTAGs ("IPV4_UNTAG")
#endif
#ifndef IPV4_WITH_OPTIONSs
#define IPV4_WITH_OPTIONSs ("IPV4_WITH_OPTIONS")
#endif
#ifndef IPV6s
#define IPV6s ("IPV6")
#endif
#ifndef IPV6_COMPRESSION_STRENGTH_PROFILE_INDEXs
#define IPV6_COMPRESSION_STRENGTH_PROFILE_INDEXs ("IPV6_COMPRESSION_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_DOUBLE_TAGs
#define IPV6_DOUBLE_TAGs ("IPV6_DOUBLE_TAG")
#endif
#ifndef IPV6_DROPs
#define IPV6_DROPs ("IPV6_DROP")
#endif
#ifndef IPV6_ENCAPs
#define IPV6_ENCAPs ("IPV6_ENCAP")
#endif
#ifndef IPV6_ERROR_TO_CPUs
#define IPV6_ERROR_TO_CPUs ("IPV6_ERROR_TO_CPU")
#endif
#ifndef IPV6_GRE_PAYLOADs
#define IPV6_GRE_PAYLOADs ("IPV6_GRE_PAYLOAD")
#endif
#ifndef IPV6_IN_IPV4_DF_MODEs
#define IPV6_IN_IPV4_DF_MODEs ("IPV6_IN_IPV4_DF_MODE")
#endif
#ifndef IPV6_LOWERs
#define IPV6_LOWERs ("IPV6_LOWER")
#endif
#ifndef IPV6_LOWER_MASKs
#define IPV6_LOWER_MASKs ("IPV6_LOWER_MASK")
#endif
#ifndef IPV6_MCs
#define IPV6_MCs ("IPV6_MC")
#endif
#ifndef IPV6_MC_DST_MAC_CHECKs
#define IPV6_MC_DST_MAC_CHECKs ("IPV6_MC_DST_MAC_CHECK")
#endif
#ifndef IPV6_MC_L2_FWDs
#define IPV6_MC_L2_FWDs ("IPV6_MC_L2_FWD")
#endif
#ifndef IPV6_MC_ROUTEDs
#define IPV6_MC_ROUTEDs ("IPV6_MC_ROUTED")
#endif
#ifndef IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONs
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONs ("IPV6_MC_ROUTER_ADV_PKT_FWD_ACTION")
#endif
#ifndef IPV6_MC_ROUTER_ADV_PKT_TO_CPUs
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUs ("IPV6_MC_ROUTER_ADV_PKT_TO_CPU")
#endif
#ifndef IPV6_MC_TERMINATIONs
#define IPV6_MC_TERMINATIONs ("IPV6_MC_TERMINATION")
#endif
#ifndef IPV6_MIN_FRAGMENT_SIZEs
#define IPV6_MIN_FRAGMENT_SIZEs ("IPV6_MIN_FRAGMENT_SIZE")
#endif
#ifndef IPV6_MIN_FRAGMENT_SIZE_CHECKs
#define IPV6_MIN_FRAGMENT_SIZE_CHECKs ("IPV6_MIN_FRAGMENT_SIZE_CHECK")
#endif
#ifndef IPV6_MIN_FRAG_SIZERs
#define IPV6_MIN_FRAG_SIZERs ("IPV6_MIN_FRAG_SIZER")
#endif
#ifndef IPV6_NEXT_HEADERs
#define IPV6_NEXT_HEADERs ("IPV6_NEXT_HEADER")
#endif
#ifndef IPV6_NEXT_HEADER_OFFSETs
#define IPV6_NEXT_HEADER_OFFSETs ("IPV6_NEXT_HEADER_OFFSET")
#endif
#ifndef IPV6_NO_EXTNs
#define IPV6_NO_EXTNs ("IPV6_NO_EXTN")
#endif
#ifndef IPV6_OTHERs
#define IPV6_OTHERs ("IPV6_OTHER")
#endif
#ifndef IPV6_PAYLOADs
#define IPV6_PAYLOADs ("IPV6_PAYLOAD")
#endif
#ifndef IPV6_PKTs
#define IPV6_PKTs ("IPV6_PKT")
#endif
#ifndef IPV6_PREFIX_LOWERs
#define IPV6_PREFIX_LOWERs ("IPV6_PREFIX_LOWER")
#endif
#ifndef IPV6_PREFIX_UPPERs
#define IPV6_PREFIX_UPPERs ("IPV6_PREFIX_UPPER")
#endif
#ifndef IPV6_PROTOCOL_ERRs
#define IPV6_PROTOCOL_ERRs ("IPV6_PROTOCOL_ERR")
#endif
#ifndef IPV6_RESVD_MC_PKT_FWD_ACTIONs
#define IPV6_RESVD_MC_PKT_FWD_ACTIONs ("IPV6_RESVD_MC_PKT_FWD_ACTION")
#endif
#ifndef IPV6_RESVD_MC_PKT_TO_CPUs
#define IPV6_RESVD_MC_PKT_TO_CPUs ("IPV6_RESVD_MC_PKT_TO_CPU")
#endif
#ifndef IPV6_ROUTING_HDR_TYPE_0_DROPs
#define IPV6_ROUTING_HDR_TYPE_0_DROPs ("IPV6_ROUTING_HDR_TYPE_0_DROP")
#endif
#ifndef IPV6_SINGLE_TAGs
#define IPV6_SINGLE_TAGs ("IPV6_SINGLE_TAG")
#endif
#ifndef IPV6_TCPs
#define IPV6_TCPs ("IPV6_TCP")
#endif
#ifndef IPV6_TERMINATIONs
#define IPV6_TERMINATIONs ("IPV6_TERMINATION")
#endif
#ifndef IPV6_UCs
#define IPV6_UCs ("IPV6_UC")
#endif
#ifndef IPV6_UC_MISS_TO_CPUs
#define IPV6_UC_MISS_TO_CPUs ("IPV6_UC_MISS_TO_CPU")
#endif
#ifndef IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs
#define IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEXs ("IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_UC_STRENGTH_PROFILE_INDEXs
#define IPV6_UC_STRENGTH_PROFILE_INDEXs ("IPV6_UC_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_UC_VRF_STRENGTH_PROFILE_INDEXs
#define IPV6_UC_VRF_STRENGTH_PROFILE_INDEXs ("IPV6_UC_VRF_STRENGTH_PROFILE_INDEX")
#endif
#ifndef IPV6_UDPs
#define IPV6_UDPs ("IPV6_UDP")
#endif
#ifndef IPV6_UNKNOWN_MC_TO_CPUs
#define IPV6_UNKNOWN_MC_TO_CPUs ("IPV6_UNKNOWN_MC_TO_CPU")
#endif
#ifndef IPV6_UNTAGs
#define IPV6_UNTAGs ("IPV6_UNTAG")
#endif
#ifndef IPV6_UPPERs
#define IPV6_UPPERs ("IPV6_UPPER")
#endif
#ifndef IPV6_UPPER_MASKs
#define IPV6_UPPER_MASKs ("IPV6_UPPER_MASK")
#endif
#ifndef IPV6_WITH_EXTNs
#define IPV6_WITH_EXTNs ("IPV6_WITH_EXTN")
#endif
#ifndef IP_DPR_LATENCY_CONFIGRs
#define IP_DPR_LATENCY_CONFIGRs ("IP_DPR_LATENCY_CONFIGR")
#endif
#ifndef IP_DPR_LATENCY_CONFIG_WR_ENRs
#define IP_DPR_LATENCY_CONFIG_WR_ENRs ("IP_DPR_LATENCY_CONFIG_WR_ENR")
#endif
#ifndef IP_FIRST_FRAGMENTs
#define IP_FIRST_FRAGMENTs ("IP_FIRST_FRAGMENT")
#endif
#ifndef IP_FLAGSs
#define IP_FLAGSs ("IP_FLAGS")
#endif
#ifndef IP_FLAGS_MASKs
#define IP_FLAGS_MASKs ("IP_FLAGS_MASK")
#endif
#ifndef IP_IN_IPs
#define IP_IN_IPs ("IP_IN_IP")
#endif
#ifndef IP_IN_IP_OFFSETs
#define IP_IN_IP_OFFSETs ("IP_IN_IP_OFFSET")
#endif
#ifndef IP_MC_DROPs
#define IP_MC_DROPs ("IP_MC_DROP")
#endif
#ifndef IP_MC_L3_IIF_MISMATCHs
#define IP_MC_L3_IIF_MISMATCHs ("IP_MC_L3_IIF_MISMATCH")
#endif
#ifndef IP_MC_L3_IIF_MISMATCH_MASKs
#define IP_MC_L3_IIF_MISMATCH_MASKs ("IP_MC_L3_IIF_MISMATCH_MASK")
#endif
#ifndef IP_MC_MISSs
#define IP_MC_MISSs ("IP_MC_MISS")
#endif
#ifndef IP_MC_MISS_MASKs
#define IP_MC_MISS_MASKs ("IP_MC_MISS_MASK")
#endif
#ifndef IP_MC_RSVD_PROTOCOLs
#define IP_MC_RSVD_PROTOCOLs ("IP_MC_RSVD_PROTOCOL")
#endif
#ifndef IP_OPTIONS_PKTs
#define IP_OPTIONS_PKTs ("IP_OPTIONS_PKT")
#endif
#ifndef IP_OPTIONS_PKT_MASKs
#define IP_OPTIONS_PKT_MASKs ("IP_OPTIONS_PKT_MASK")
#endif
#ifndef IP_OPTION_CONTROL_PROFILE_TABLEMs
#define IP_OPTION_CONTROL_PROFILE_TABLEMs ("IP_OPTION_CONTROL_PROFILE_TABLEM")
#endif
#ifndef IP_PROTOs
#define IP_PROTOs ("IP_PROTO")
#endif
#ifndef IP_PROTOCOLs
#define IP_PROTOCOLs ("IP_PROTOCOL")
#endif
#ifndef IP_PROTOCOL_MASKs
#define IP_PROTOCOL_MASKs ("IP_PROTOCOL_MASK")
#endif
#ifndef IP_PROTOCOL_OFFSETs
#define IP_PROTOCOL_OFFSETs ("IP_PROTOCOL_OFFSET")
#endif
#ifndef IP_PROTO_MAPMs
#define IP_PROTO_MAPMs ("IP_PROTO_MAPM")
#endif
#ifndef IP_TOTAL_LENs
#define IP_TOTAL_LENs ("IP_TOTAL_LEN")
#endif
#ifndef IP_TO_CMIC_INTR_ENABLERs
#define IP_TO_CMIC_INTR_ENABLERs ("IP_TO_CMIC_INTR_ENABLER")
#endif
#ifndef IP_TO_CMIC_INTR_STATUSRs
#define IP_TO_CMIC_INTR_STATUSRs ("IP_TO_CMIC_INTR_STATUSR")
#endif
#ifndef IP_TO_INT_CN_MAPPING_1Ms
#define IP_TO_INT_CN_MAPPING_1Ms ("IP_TO_INT_CN_MAPPING_1M")
#endif
#ifndef IP_TO_INT_CN_MAPPING_2Ms
#define IP_TO_INT_CN_MAPPING_2Ms ("IP_TO_INT_CN_MAPPING_2M")
#endif
#ifndef IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1Ms
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1Ms ("IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1M")
#endif
#ifndef IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2Ms
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2Ms ("IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2M")
#endif
#ifndef IP_UNKNOWN_MC_AS_L2_MCs
#define IP_UNKNOWN_MC_AS_L2_MCs ("IP_UNKNOWN_MC_AS_L2_MC")
#endif
#ifndef IRSEL_EN_COR_ERR_RPTRs
#define IRSEL_EN_COR_ERR_RPTRs ("IRSEL_EN_COR_ERR_RPTR")
#endif
#ifndef IRSEL_HW_CONFIGRs
#define IRSEL_HW_CONFIGRs ("IRSEL_HW_CONFIGR")
#endif
#ifndef IRSEL_SER_CONTROLRs
#define IRSEL_SER_CONTROLRs ("IRSEL_SER_CONTROLR")
#endif
#ifndef ISATAPs
#define ISATAPs ("ISATAP")
#endif
#ifndef ISW_ECC_ENRs
#define ISW_ECC_ENRs ("ISW_ECC_ENR")
#endif
#ifndef ISW_EN_COR_ERR_RPTRs
#define ISW_EN_COR_ERR_RPTRs ("ISW_EN_COR_ERR_RPTR")
#endif
#ifndef ISW_HW_CONFIGRs
#define ISW_HW_CONFIGRs ("ISW_HW_CONFIGR")
#endif
#ifndef ISW_RAM_CONTROLRs
#define ISW_RAM_CONTROLRs ("ISW_RAM_CONTROLR")
#endif
#ifndef ISW_SER_CONTROLRs
#define ISW_SER_CONTROLRs ("ISW_SER_CONTROLR")
#endif
#ifndef IS_CAL_CONFIGRs
#define IS_CAL_CONFIGRs ("IS_CAL_CONFIGR")
#endif
#ifndef IS_CBMG_VALUERs
#define IS_CBMG_VALUERs ("IS_CBMG_VALUER")
#endif
#ifndef IS_CMIC_RESERVEDRs
#define IS_CMIC_RESERVEDRs ("IS_CMIC_RESERVEDR")
#endif
#ifndef IS_CPU_MGMT_LB_RATIOSRs
#define IS_CPU_MGMT_LB_RATIOSRs ("IS_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef IS_FEATURE_CTRLRs
#define IS_FEATURE_CTRLRs ("IS_FEATURE_CTRLR")
#endif
#ifndef IS_MAX_SPACINGRs
#define IS_MAX_SPACINGRs ("IS_MAX_SPACINGR")
#endif
#ifndef IS_MIN_CELL_SPACINGRs
#define IS_MIN_CELL_SPACINGRs ("IS_MIN_CELL_SPACINGR")
#endif
#ifndef IS_MIN_CELL_SPACING_EOP_TO_SOPRs
#define IS_MIN_CELL_SPACING_EOP_TO_SOPRs ("IS_MIN_CELL_SPACING_EOP_TO_SOPR")
#endif
#ifndef IS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs
#define IS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs ("IS_MIN_PORT_PICK_SPACING_WITHIN_PKTR")
#endif
#ifndef IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs
#define IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs ("IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYR")
#endif
#ifndef IS_PHB_MAP_IDs
#define IS_PHB_MAP_IDs ("IS_PHB_MAP_ID")
#endif
#ifndef IS_PKSCH_CAL_CONFIGRs
#define IS_PKSCH_CAL_CONFIGRs ("IS_PKSCH_CAL_CONFIGR")
#endif
#ifndef IS_PKSCH_CPU_MGMT_LB_RATIOSRs
#define IS_PKSCH_CPU_MGMT_LB_RATIOSRs ("IS_PKSCH_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef IS_PKSCH_CREDIT_STSRs
#define IS_PKSCH_CREDIT_STSRs ("IS_PKSCH_CREDIT_STSR")
#endif
#ifndef IS_PKSCH_PKT_CREDITS_PER_PIPERs
#define IS_PKSCH_PKT_CREDITS_PER_PIPERs ("IS_PKSCH_PKT_CREDITS_PER_PIPER")
#endif
#ifndef IS_PKSCH_PKT_CREDITS_PER_PORTRs
#define IS_PKSCH_PKT_CREDITS_PER_PORTRs ("IS_PKSCH_PKT_CREDITS_PER_PORTR")
#endif
#ifndef IS_SOPs
#define IS_SOPs ("IS_SOP")
#endif
#ifndef IS_TRUNKs
#define IS_TRUNKs ("IS_TRUNK")
#endif
#ifndef IS_URG_CELL_SPACINGRs
#define IS_URG_CELL_SPACINGRs ("IS_URG_CELL_SPACINGR")
#endif
#ifndef ITU_MODEs
#define ITU_MODEs ("ITU_MODE")
#endif
#ifndef IVIDs
#define IVIDs ("IVID")
#endif
#ifndef IVID_VALIDs
#define IVID_VALIDs ("IVID_VALID")
#endif
#ifndef I_MIRROR_CONTROLMs
#define I_MIRROR_CONTROLMs ("I_MIRROR_CONTROLM")
#endif
#ifndef JITTERs
#define JITTERs ("JITTER")
#endif
#ifndef JUMBO_PKT_SIZEs
#define JUMBO_PKT_SIZEs ("JUMBO_PKT_SIZE")
#endif
#ifndef KAY_IKE_PKTs
#define KAY_IKE_PKTs ("KAY_IKE_PKT")
#endif
#ifndef KEEP_DST_MACs
#define KEEP_DST_MACs ("KEEP_DST_MAC")
#endif
#ifndef KEEP_PAYLOAD_DSCPs
#define KEEP_PAYLOAD_DSCPs ("KEEP_PAYLOAD_DSCP")
#endif
#ifndef KEEP_SRC_MACs
#define KEEP_SRC_MACs ("KEEP_SRC_MAC")
#endif
#ifndef KEEP_TTLs
#define KEEP_TTLs ("KEEP_TTL")
#endif
#ifndef KEEP_VLAN_IDs
#define KEEP_VLAN_IDs ("KEEP_VLAN_ID")
#endif
#ifndef KEYs
#define KEYs ("KEY")
#endif
#ifndef KEY0s
#define KEY0s ("KEY0")
#endif
#ifndef KEY0_MASKs
#define KEY0_MASKs ("KEY0_MASK")
#endif
#ifndef KEY1s
#define KEY1s ("KEY1")
#endif
#ifndef KEY1_MASKs
#define KEY1_MASKs ("KEY1_MASK")
#endif
#ifndef KEY2s
#define KEY2s ("KEY2")
#endif
#ifndef KEY2_MASKs
#define KEY2_MASKs ("KEY2_MASK")
#endif
#ifndef KEYED_SHA1s
#define KEYED_SHA1s ("KEYED_SHA1")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_0s
#define KEY_INPUT_LEVEL_1_BLOCK_0s ("KEY_INPUT_LEVEL_1_BLOCK_0")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_1s
#define KEY_INPUT_LEVEL_1_BLOCK_1s ("KEY_INPUT_LEVEL_1_BLOCK_1")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_2s
#define KEY_INPUT_LEVEL_1_BLOCK_2s ("KEY_INPUT_LEVEL_1_BLOCK_2")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_3s
#define KEY_INPUT_LEVEL_1_BLOCK_3s ("KEY_INPUT_LEVEL_1_BLOCK_3")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_4s
#define KEY_INPUT_LEVEL_1_BLOCK_4s ("KEY_INPUT_LEVEL_1_BLOCK_4")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_5s
#define KEY_INPUT_LEVEL_1_BLOCK_5s ("KEY_INPUT_LEVEL_1_BLOCK_5")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_6s
#define KEY_INPUT_LEVEL_1_BLOCK_6s ("KEY_INPUT_LEVEL_1_BLOCK_6")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_7s
#define KEY_INPUT_LEVEL_1_BLOCK_7s ("KEY_INPUT_LEVEL_1_BLOCK_7")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_8s
#define KEY_INPUT_LEVEL_1_BLOCK_8s ("KEY_INPUT_LEVEL_1_BLOCK_8")
#endif
#ifndef KEY_INPUT_LEVEL_1_BLOCK_9s
#define KEY_INPUT_LEVEL_1_BLOCK_9s ("KEY_INPUT_LEVEL_1_BLOCK_9")
#endif
#ifndef KEY_L3_IPV4_COMPs
#define KEY_L3_IPV4_COMPs ("KEY_L3_IPV4_COMP")
#endif
#ifndef KEY_L3_IPV4_MCs
#define KEY_L3_IPV4_MCs ("KEY_L3_IPV4_MC")
#endif
#ifndef KEY_L3_IPV4_UCs
#define KEY_L3_IPV4_UCs ("KEY_L3_IPV4_UC")
#endif
#ifndef KEY_L3_IPV4_UC_OVERRIDEs
#define KEY_L3_IPV4_UC_OVERRIDEs ("KEY_L3_IPV4_UC_OVERRIDE")
#endif
#ifndef KEY_L3_IPV4_UC_VRFs
#define KEY_L3_IPV4_UC_VRFs ("KEY_L3_IPV4_UC_VRF")
#endif
#ifndef KEY_L3_IPV6_COMPs
#define KEY_L3_IPV6_COMPs ("KEY_L3_IPV6_COMP")
#endif
#ifndef KEY_L3_IPV6_MCs
#define KEY_L3_IPV6_MCs ("KEY_L3_IPV6_MC")
#endif
#ifndef KEY_L3_IPV6_UC_DOUBLEs
#define KEY_L3_IPV6_UC_DOUBLEs ("KEY_L3_IPV6_UC_DOUBLE")
#endif
#ifndef KEY_L3_IPV6_UC_DOUBLE_OVERRIDEs
#define KEY_L3_IPV6_UC_DOUBLE_OVERRIDEs ("KEY_L3_IPV6_UC_DOUBLE_OVERRIDE")
#endif
#ifndef KEY_L3_IPV6_UC_DOUBLE_VRFs
#define KEY_L3_IPV6_UC_DOUBLE_VRFs ("KEY_L3_IPV6_UC_DOUBLE_VRF")
#endif
#ifndef KEY_L3_IPV6_UC_QUADs
#define KEY_L3_IPV6_UC_QUADs ("KEY_L3_IPV6_UC_QUAD")
#endif
#ifndef KEY_L3_IPV6_UC_QUAD_OVERRIDEs
#define KEY_L3_IPV6_UC_QUAD_OVERRIDEs ("KEY_L3_IPV6_UC_QUAD_OVERRIDE")
#endif
#ifndef KEY_L3_IPV6_UC_QUAD_VRFs
#define KEY_L3_IPV6_UC_QUAD_VRFs ("KEY_L3_IPV6_UC_QUAD_VRF")
#endif
#ifndef KEY_L3_IPV6_UC_SINGLEs
#define KEY_L3_IPV6_UC_SINGLEs ("KEY_L3_IPV6_UC_SINGLE")
#endif
#ifndef KEY_L3_IPV6_UC_SINGLE_OVERRIDEs
#define KEY_L3_IPV6_UC_SINGLE_OVERRIDEs ("KEY_L3_IPV6_UC_SINGLE_OVERRIDE")
#endif
#ifndef KEY_L3_IPV6_UC_SINGLE_VRFs
#define KEY_L3_IPV6_UC_SINGLE_VRFs ("KEY_L3_IPV6_UC_SINGLE_VRF")
#endif
#ifndef KEY_TYPEs
#define KEY_TYPEs ("KEY_TYPE")
#endif
#ifndef KNOWN_MCs
#define KNOWN_MCs ("KNOWN_MC")
#endif
#ifndef KNOWN_MCAST_BLOCK_MASKMs
#define KNOWN_MCAST_BLOCK_MASKMs ("KNOWN_MCAST_BLOCK_MASKM")
#endif
#ifndef L0_SCHED_NODEs
#define L0_SCHED_NODEs ("L0_SCHED_NODE")
#endif
#ifndef L1_SCHED_NODE_MCs
#define L1_SCHED_NODE_MCs ("L1_SCHED_NODE_MC")
#endif
#ifndef L1_SCHED_NODE_UCs
#define L1_SCHED_NODE_UCs ("L1_SCHED_NODE_UC")
#endif
#ifndef L2s
#define L2s ("L2")
#endif
#ifndef L2GRE_CONTROLRs
#define L2GRE_CONTROLRs ("L2GRE_CONTROLR")
#endif
#ifndef L2MCMs
#define L2MCMs ("L2MCM")
#endif
#ifndef L2_BANK0s
#define L2_BANK0s ("L2_BANK0")
#endif
#ifndef L2_BANK1s
#define L2_BANK1s ("L2_BANK1")
#endif
#ifndef L2_CONTROLs
#define L2_CONTROLs ("L2_CONTROL")
#endif
#ifndef L2_DSTs
#define L2_DSTs ("L2_DST")
#endif
#ifndef L2_DST_BLOCKs
#define L2_DST_BLOCKs ("L2_DST_BLOCK")
#endif
#ifndef L2_DST_BLOCK_IDs
#define L2_DST_BLOCK_IDs ("L2_DST_BLOCK_ID")
#endif
#ifndef L2_DST_LOOKUP_FAILUREs
#define L2_DST_LOOKUP_FAILUREs ("L2_DST_LOOKUP_FAILURE")
#endif
#ifndef L2_DST_LOOKUP_FAILURE_MASKs
#define L2_DST_LOOKUP_FAILURE_MASKs ("L2_DST_LOOKUP_FAILURE_MASK")
#endif
#ifndef L2_EIF_IDs
#define L2_EIF_IDs ("L2_EIF_ID")
#endif
#ifndef L2_ENTRY_ACTION_TABLE_AMs
#define L2_ENTRY_ACTION_TABLE_AMs ("L2_ENTRY_ACTION_TABLE_AM")
#endif
#ifndef L2_ENTRY_ACTION_TABLE_BMs
#define L2_ENTRY_ACTION_TABLE_BMs ("L2_ENTRY_ACTION_TABLE_BM")
#endif
#ifndef L2_ENTRY_ECCMs
#define L2_ENTRY_ECCMs ("L2_ENTRY_ECCM")
#endif
#ifndef L2_ENTRY_HASH_CONTROLMs
#define L2_ENTRY_HASH_CONTROLMs ("L2_ENTRY_HASH_CONTROLM")
#endif
#ifndef L2_ENTRY_HT_DEBUG_CMDMs
#define L2_ENTRY_HT_DEBUG_CMDMs ("L2_ENTRY_HT_DEBUG_CMDM")
#endif
#ifndef L2_ENTRY_HT_DEBUG_KEYMs
#define L2_ENTRY_HT_DEBUG_KEYMs ("L2_ENTRY_HT_DEBUG_KEYM")
#endif
#ifndef L2_ENTRY_HT_DEBUG_RESULTMs
#define L2_ENTRY_HT_DEBUG_RESULTMs ("L2_ENTRY_HT_DEBUG_RESULTM")
#endif
#ifndef L2_ENTRY_KEY_ATTRIBUTESMs
#define L2_ENTRY_KEY_ATTRIBUTESMs ("L2_ENTRY_KEY_ATTRIBUTESM")
#endif
#ifndef L2_ENTRY_KEY_BUFFER_0Ms
#define L2_ENTRY_KEY_BUFFER_0Ms ("L2_ENTRY_KEY_BUFFER_0M")
#endif
#ifndef L2_ENTRY_KEY_BUFFER_1Ms
#define L2_ENTRY_KEY_BUFFER_1Ms ("L2_ENTRY_KEY_BUFFER_1M")
#endif
#ifndef L2_ENTRY_REMAP_TABLE_AMs
#define L2_ENTRY_REMAP_TABLE_AMs ("L2_ENTRY_REMAP_TABLE_AM")
#endif
#ifndef L2_ENTRY_REMAP_TABLE_BMs
#define L2_ENTRY_REMAP_TABLE_BMs ("L2_ENTRY_REMAP_TABLE_BM")
#endif
#ifndef L2_ENTRY_SINGLEMs
#define L2_ENTRY_SINGLEMs ("L2_ENTRY_SINGLEM")
#endif
#ifndef L2_ENTRY_UFT_ECCMs
#define L2_ENTRY_UFT_ECCMs ("L2_ENTRY_UFT_ECCM")
#endif
#ifndef L2_ENTRY_UFT_SINGLEMs
#define L2_ENTRY_UFT_SINGLEMs ("L2_ENTRY_UFT_SINGLEM")
#endif
#ifndef L2_FWD_IPMCV4s
#define L2_FWD_IPMCV4s ("L2_FWD_IPMCV4")
#endif
#ifndef L2_FWD_IPMCV6s
#define L2_FWD_IPMCV6s ("L2_FWD_IPMCV6")
#endif
#ifndef L2_HASH_ALGs
#define L2_HASH_ALGs ("L2_HASH_ALG")
#endif
#ifndef L2_HASH_GROUPs
#define L2_HASH_GROUPs ("L2_HASH_GROUP")
#endif
#ifndef L2_HDRs
#define L2_HDRs ("L2_HDR")
#endif
#ifndef L2_HITDA_ONLYMs
#define L2_HITDA_ONLYMs ("L2_HITDA_ONLYM")
#endif
#ifndef L2_HITDA_UFTMs
#define L2_HITDA_UFTMs ("L2_HITDA_UFTM")
#endif
#ifndef L2_HITSA_ONLYMs
#define L2_HITSA_ONLYMs ("L2_HITSA_ONLYM")
#endif
#ifndef L2_HITSA_UFTMs
#define L2_HITSA_UFTMs ("L2_HITSA_UFTM")
#endif
#ifndef L2_IIF_SVP_MIRROR_INDEX_0s
#define L2_IIF_SVP_MIRROR_INDEX_0s ("L2_IIF_SVP_MIRROR_INDEX_0")
#endif
#ifndef L2_INDEPENDENTs
#define L2_INDEPENDENTs ("L2_INDEPENDENT")
#endif
#ifndef L2_L3_MC_COMBINED_MODEs
#define L2_L3_MC_COMBINED_MODEs ("L2_L3_MC_COMBINED_MODE")
#endif
#ifndef L2_LEARN_CACHEMs
#define L2_LEARN_CACHEMs ("L2_LEARN_CACHEM")
#endif
#ifndef L2_LEARN_CACHE_QUADMs
#define L2_LEARN_CACHE_QUADMs ("L2_LEARN_CACHE_QUADM")
#endif
#ifndef L2_LEARN_CACHE_STATUSRs
#define L2_LEARN_CACHE_STATUSRs ("L2_LEARN_CACHE_STATUSR")
#endif
#ifndef L2_LEARN_CONTROLs
#define L2_LEARN_CONTROLs ("L2_LEARN_CONTROL")
#endif
#ifndef L2_LEARN_COPY_CACHE_CTRLRs
#define L2_LEARN_COPY_CACHE_CTRLRs ("L2_LEARN_COPY_CACHE_CTRLR")
#endif
#ifndef L2_LEARN_OVERRIDEs
#define L2_LEARN_OVERRIDEs ("L2_LEARN_OVERRIDE")
#endif
#ifndef L2_MASKs
#define L2_MASKs ("L2_MASK")
#endif
#ifndef L2_MCs
#define L2_MCs ("L2_MC")
#endif
#ifndef L2_MC_DROPs
#define L2_MC_DROPs ("L2_MC_DROP")
#endif
#ifndef L2_MC_FID_LOOKUPs
#define L2_MC_FID_LOOKUPs ("L2_MC_FID_LOOKUP")
#endif
#ifndef L2_MC_GROUPs
#define L2_MC_GROUPs ("L2_MC_GROUP")
#endif
#ifndef L2_MC_GROUP_IDs
#define L2_MC_GROUP_IDs ("L2_MC_GROUP_ID")
#endif
#ifndef L2_MC_GRPs
#define L2_MC_GRPs ("L2_MC_GRP")
#endif
#ifndef L2_MC_MISSs
#define L2_MC_MISSs ("L2_MC_MISS")
#endif
#ifndef L2_MC_MISS_MASKs
#define L2_MC_MISS_MASKs ("L2_MC_MISS_MASK")
#endif
#ifndef L2_MISS_DROPs
#define L2_MISS_DROPs ("L2_MISS_DROP")
#endif
#ifndef L2_MISS_TOCPUs
#define L2_MISS_TOCPUs ("L2_MISS_TOCPU")
#endif
#ifndef L2_MOVEs
#define L2_MOVEs ("L2_MOVE")
#endif
#ifndef L2_MOVE_MASKs
#define L2_MOVE_MASKs ("L2_MOVE_MASK")
#endif
#ifndef L2_MTU_FAILs
#define L2_MTU_FAILs ("L2_MTU_FAIL")
#endif
#ifndef L2_MY_STATIONs
#define L2_MY_STATIONs ("L2_MY_STATION")
#endif
#ifndef L2_MY_STATION_HITs
#define L2_MY_STATION_HITs ("L2_MY_STATION_HIT")
#endif
#ifndef L2_MY_STATION_HIT_MASKs
#define L2_MY_STATION_HIT_MASKs ("L2_MY_STATION_HIT_MASK")
#endif
#ifndef L2_NON_UCAST_DROPs
#define L2_NON_UCAST_DROPs ("L2_NON_UCAST_DROP")
#endif
#ifndef L2_NON_UCAST_TOCPUs
#define L2_NON_UCAST_TOCPUs ("L2_NON_UCAST_TOCPU")
#endif
#ifndef L2_OFFSETs
#define L2_OFFSETs ("L2_OFFSET")
#endif
#ifndef L2_OPAQUE_TAGs
#define L2_OPAQUE_TAGs ("L2_OPAQUE_TAG")
#endif
#ifndef L2_OPAQUE_TAG_IDs
#define L2_OPAQUE_TAG_IDs ("L2_OPAQUE_TAG_ID")
#endif
#ifndef L2_OPAQUE_TAG_NOT_PRESENT_ACTIONs
#define L2_OPAQUE_TAG_NOT_PRESENT_ACTIONs ("L2_OPAQUE_TAG_NOT_PRESENT_ACTION")
#endif
#ifndef L2_OPAQUE_TAG_PRESENT_ACTIONs
#define L2_OPAQUE_TAG_PRESENT_ACTIONs ("L2_OPAQUE_TAG_PRESENT_ACTION")
#endif
#ifndef L2_PARSER_CONTROLs
#define L2_PARSER_CONTROLs ("L2_PARSER_CONTROL")
#endif
#ifndef L2_PAYLOAD_OPAQUE_TAGs
#define L2_PAYLOAD_OPAQUE_TAGs ("L2_PAYLOAD_OPAQUE_TAG")
#endif
#ifndef L2_PFMs
#define L2_PFMs ("L2_PFM")
#endif
#ifndef L2_PORTs
#define L2_PORTs ("L2_PORT")
#endif
#ifndef L2_PROTOs
#define L2_PROTOs ("L2_PROTO")
#endif
#ifndef L2_PROTOCOL_PKTs
#define L2_PROTOCOL_PKTs ("L2_PROTOCOL_PKT")
#endif
#ifndef L2_PROTO_MASKs
#define L2_PROTO_MASKs ("L2_PROTO_MASK")
#endif
#ifndef L2_SHAREDs
#define L2_SHAREDs ("L2_SHARED")
#endif
#ifndef L2_SINGLE_WIDEs
#define L2_SINGLE_WIDEs ("L2_SINGLE_WIDE")
#endif
#ifndef L2_SRCs
#define L2_SRCs ("L2_SRC")
#endif
#ifndef L2_SRC_LOOKUP_FAILUREs
#define L2_SRC_LOOKUP_FAILUREs ("L2_SRC_LOOKUP_FAILURE")
#endif
#ifndef L2_SRC_LOOKUP_FAILURE_MASKs
#define L2_SRC_LOOKUP_FAILURE_MASKs ("L2_SRC_LOOKUP_FAILURE_MASK")
#endif
#ifndef L2_SWITCHs
#define L2_SWITCHs ("L2_SWITCH")
#endif
#ifndef L2_TAG_ACTION_NHOPs
#define L2_TAG_ACTION_NHOPs ("L2_TAG_ACTION_NHOP")
#endif
#ifndef L2_TAG_SETs
#define L2_TAG_SETs ("L2_TAG_SET")
#endif
#ifndef L2_TYPEs
#define L2_TYPEs ("L2_TYPE")
#endif
#ifndef L2_TYPE_MASKs
#define L2_TYPE_MASKs ("L2_TYPE_MASK")
#endif
#ifndef L2_UFT_GROUPs
#define L2_UFT_GROUPs ("L2_UFT_GROUP")
#endif
#ifndef L2_USER_ENTRYMs
#define L2_USER_ENTRYMs ("L2_USER_ENTRYM")
#endif
#ifndef L2_USER_ENTRY_CAM_BIST_CONFIG_1_64Rs
#define L2_USER_ENTRY_CAM_BIST_CONFIG_1_64Rs ("L2_USER_ENTRY_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef L2_USER_ENTRY_CAM_BIST_CONFIG_64Rs
#define L2_USER_ENTRY_CAM_BIST_CONFIG_64Rs ("L2_USER_ENTRY_CAM_BIST_CONFIG_64R")
#endif
#ifndef L2_USER_ENTRY_CAM_BIST_STATUSRs
#define L2_USER_ENTRY_CAM_BIST_STATUSRs ("L2_USER_ENTRY_CAM_BIST_STATUSR")
#endif
#ifndef L2_USER_ENTRY_CAM_DBGCTRLRs
#define L2_USER_ENTRY_CAM_DBGCTRLRs ("L2_USER_ENTRY_CAM_DBGCTRLR")
#endif
#ifndef L2_USER_ENTRY_DATA_ONLYMs
#define L2_USER_ENTRY_DATA_ONLYMs ("L2_USER_ENTRY_DATA_ONLYM")
#endif
#ifndef L2_USER_ENTRY_ONLYMs
#define L2_USER_ENTRY_ONLYMs ("L2_USER_ENTRY_ONLYM")
#endif
#ifndef L2_VFI_FDBs
#define L2_VFI_FDBs ("L2_VFI_FDB")
#endif
#ifndef L2_VFI_FDB_CCs
#define L2_VFI_FDB_CCs ("L2_VFI_FDB_CC")
#endif
#ifndef L2_VFI_FDB_STATICs
#define L2_VFI_FDB_STATICs ("L2_VFI_FDB_STATIC")
#endif
#ifndef L2_VFI_LEARN_DATAs
#define L2_VFI_LEARN_DATAs ("L2_VFI_LEARN_DATA")
#endif
#ifndef L2_VFI_LEARN_DATA_IDs
#define L2_VFI_LEARN_DATA_IDs ("L2_VFI_LEARN_DATA_ID")
#endif
#ifndef L2_VFI_MY_STATIONs
#define L2_VFI_MY_STATIONs ("L2_VFI_MY_STATION")
#endif
#ifndef L2_VFI_MY_STATION_MODPORTs
#define L2_VFI_MY_STATION_MODPORTs ("L2_VFI_MY_STATION_MODPORT")
#endif
#ifndef L2_VFI_MY_STATION_TRUNKs
#define L2_VFI_MY_STATION_TRUNKs ("L2_VFI_MY_STATION_TRUNK")
#endif
#ifndef L2_VFI_UNDERLAY_MY_STATIONs
#define L2_VFI_UNDERLAY_MY_STATIONs ("L2_VFI_UNDERLAY_MY_STATION")
#endif
#ifndef L2_VFI_UNDERLAY_MY_STATION_MODPORTs
#define L2_VFI_UNDERLAY_MY_STATION_MODPORTs ("L2_VFI_UNDERLAY_MY_STATION_MODPORT")
#endif
#ifndef L2_VFI_UNDERLAY_MY_STATION_TRUNKs
#define L2_VFI_UNDERLAY_MY_STATION_TRUNKs ("L2_VFI_UNDERLAY_MY_STATION_TRUNK")
#endif
#ifndef L2_VPNs
#define L2_VPNs ("L2_VPN")
#endif
#ifndef L2_VPN_DIRECTs
#define L2_VPN_DIRECTs ("L2_VPN_DIRECT")
#endif
#ifndef L3s
#define L3s ("L3")
#endif
#ifndef L3MC_V4_KEYs
#define L3MC_V4_KEYs ("L3MC_V4_KEY")
#endif
#ifndef L3MC_V4_V6_ASSOC_DATA_FULLs
#define L3MC_V4_V6_ASSOC_DATA_FULLs ("L3MC_V4_V6_ASSOC_DATA_FULL")
#endif
#ifndef L3MC_V6_KEYs
#define L3MC_V6_KEYs ("L3MC_V6_KEY")
#endif
#ifndef L3_ALPM_CONTROLs
#define L3_ALPM_CONTROLs ("L3_ALPM_CONTROL")
#endif
#ifndef L3_ALPM_LEVEL_1_USAGEs
#define L3_ALPM_LEVEL_1_USAGEs ("L3_ALPM_LEVEL_1_USAGE")
#endif
#ifndef L3_ALPM_LEVEL_2_USAGEs
#define L3_ALPM_LEVEL_2_USAGEs ("L3_ALPM_LEVEL_2_USAGE")
#endif
#ifndef L3_ALPM_LEVEL_3_USAGEs
#define L3_ALPM_LEVEL_3_USAGEs ("L3_ALPM_LEVEL_3_USAGE")
#endif
#ifndef L3_ALT_DOUBLE_WIDEs
#define L3_ALT_DOUBLE_WIDEs ("L3_ALT_DOUBLE_WIDE")
#endif
#ifndef L3_ANY_DOUBLE_WIDEs
#define L3_ANY_DOUBLE_WIDEs ("L3_ANY_DOUBLE_WIDE")
#endif
#ifndef L3_ANY_SINGLE_WIDEs
#define L3_ANY_SINGLE_WIDEs ("L3_ANY_SINGLE_WIDE")
#endif
#ifndef L3_BC_GRP_IDs
#define L3_BC_GRP_IDs ("L3_BC_GRP_ID")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2Ms
#define L3_DEFIP_ALPM_LEVEL2Ms ("L3_DEFIP_ALPM_LEVEL2M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_ECCMs
#define L3_DEFIP_ALPM_LEVEL2_ECCMs ("L3_DEFIP_ALPM_LEVEL2_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_HIT_ONLYMs
#define L3_DEFIP_ALPM_LEVEL2_HIT_ONLYMs ("L3_DEFIP_ALPM_LEVEL2_HIT_ONLYM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL2_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL2_SINGLEMs ("L3_DEFIP_ALPM_LEVEL2_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3Ms
#define L3_DEFIP_ALPM_LEVEL3Ms ("L3_DEFIP_ALPM_LEVEL3M")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_ECCMs
#define L3_DEFIP_ALPM_LEVEL3_ECCMs ("L3_DEFIP_ALPM_LEVEL3_ECCM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_HIT_ONLYMs
#define L3_DEFIP_ALPM_LEVEL3_HIT_ONLYMs ("L3_DEFIP_ALPM_LEVEL3_HIT_ONLYM")
#endif
#ifndef L3_DEFIP_ALPM_LEVEL3_SINGLEMs
#define L3_DEFIP_ALPM_LEVEL3_SINGLEMs ("L3_DEFIP_ALPM_LEVEL3_SINGLEM")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT1s
#define L3_DEFIP_ALPM_PIVOT_FMT1s ("L3_DEFIP_ALPM_PIVOT_FMT1")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT10s
#define L3_DEFIP_ALPM_PIVOT_FMT10s ("L3_DEFIP_ALPM_PIVOT_FMT10")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT10_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT10_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT10_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT1_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT1_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT1_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT2s
#define L3_DEFIP_ALPM_PIVOT_FMT2s ("L3_DEFIP_ALPM_PIVOT_FMT2")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT2_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT2_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT2_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT3s
#define L3_DEFIP_ALPM_PIVOT_FMT3s ("L3_DEFIP_ALPM_PIVOT_FMT3")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT3_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT3_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT3_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT4s
#define L3_DEFIP_ALPM_PIVOT_FMT4s ("L3_DEFIP_ALPM_PIVOT_FMT4")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT4_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT4_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT4_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT5s
#define L3_DEFIP_ALPM_PIVOT_FMT5s ("L3_DEFIP_ALPM_PIVOT_FMT5")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT5_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT5_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT5_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT6s
#define L3_DEFIP_ALPM_PIVOT_FMT6s ("L3_DEFIP_ALPM_PIVOT_FMT6")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT6_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT6_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT6_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT7s
#define L3_DEFIP_ALPM_PIVOT_FMT7s ("L3_DEFIP_ALPM_PIVOT_FMT7")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT7_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT7_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT7_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT8s
#define L3_DEFIP_ALPM_PIVOT_FMT8s ("L3_DEFIP_ALPM_PIVOT_FMT8")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT8_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT8_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT8_FULL")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT9s
#define L3_DEFIP_ALPM_PIVOT_FMT9s ("L3_DEFIP_ALPM_PIVOT_FMT9")
#endif
#ifndef L3_DEFIP_ALPM_PIVOT_FMT9_FULLs
#define L3_DEFIP_ALPM_PIVOT_FMT9_FULLs ("L3_DEFIP_ALPM_PIVOT_FMT9_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT1s
#define L3_DEFIP_ALPM_ROUTE_FMT1s ("L3_DEFIP_ALPM_ROUTE_FMT1")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT10s
#define L3_DEFIP_ALPM_ROUTE_FMT10s ("L3_DEFIP_ALPM_ROUTE_FMT10")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT10_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT10_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT10_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT11s
#define L3_DEFIP_ALPM_ROUTE_FMT11s ("L3_DEFIP_ALPM_ROUTE_FMT11")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT11_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT11_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT11_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT12s
#define L3_DEFIP_ALPM_ROUTE_FMT12s ("L3_DEFIP_ALPM_ROUTE_FMT12")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT12_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT12_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT12_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT13s
#define L3_DEFIP_ALPM_ROUTE_FMT13s ("L3_DEFIP_ALPM_ROUTE_FMT13")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT13_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT13_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT13_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT14s
#define L3_DEFIP_ALPM_ROUTE_FMT14s ("L3_DEFIP_ALPM_ROUTE_FMT14")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT14_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT14_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT14_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT15s
#define L3_DEFIP_ALPM_ROUTE_FMT15s ("L3_DEFIP_ALPM_ROUTE_FMT15")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT15_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT15_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT15_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT1_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT1_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT1_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT2s
#define L3_DEFIP_ALPM_ROUTE_FMT2s ("L3_DEFIP_ALPM_ROUTE_FMT2")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT2_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT2_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT2_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT3s
#define L3_DEFIP_ALPM_ROUTE_FMT3s ("L3_DEFIP_ALPM_ROUTE_FMT3")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT3_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT3_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT3_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT4s
#define L3_DEFIP_ALPM_ROUTE_FMT4s ("L3_DEFIP_ALPM_ROUTE_FMT4")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT4_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT4_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT4_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT5s
#define L3_DEFIP_ALPM_ROUTE_FMT5s ("L3_DEFIP_ALPM_ROUTE_FMT5")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT5_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT5_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT5_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT6s
#define L3_DEFIP_ALPM_ROUTE_FMT6s ("L3_DEFIP_ALPM_ROUTE_FMT6")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT6_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT6_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT6_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT7s
#define L3_DEFIP_ALPM_ROUTE_FMT7s ("L3_DEFIP_ALPM_ROUTE_FMT7")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT7_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT7_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT7_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT8s
#define L3_DEFIP_ALPM_ROUTE_FMT8s ("L3_DEFIP_ALPM_ROUTE_FMT8")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT8_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT8_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT8_FULL")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT9s
#define L3_DEFIP_ALPM_ROUTE_FMT9s ("L3_DEFIP_ALPM_ROUTE_FMT9")
#endif
#ifndef L3_DEFIP_ALPM_ROUTE_FMT9_FULLs
#define L3_DEFIP_ALPM_ROUTE_FMT9_FULLs ("L3_DEFIP_ALPM_ROUTE_FMT9_FULL")
#endif
#ifndef L3_DEFIP_CAM_BIST_CONFIG_1_64Rs
#define L3_DEFIP_CAM_BIST_CONFIG_1_64Rs ("L3_DEFIP_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef L3_DEFIP_CAM_BIST_CONFIG_64Rs
#define L3_DEFIP_CAM_BIST_CONFIG_64Rs ("L3_DEFIP_CAM_BIST_CONFIG_64R")
#endif
#ifndef L3_DEFIP_CAM_BIST_STATUSRs
#define L3_DEFIP_CAM_BIST_STATUSRs ("L3_DEFIP_CAM_BIST_STATUSR")
#endif
#ifndef L3_DEFIP_CAM_DBGCTRLRs
#define L3_DEFIP_CAM_DBGCTRLRs ("L3_DEFIP_CAM_DBGCTRLR")
#endif
#ifndef L3_DEFIP_DATA_LEVEL1Ms
#define L3_DEFIP_DATA_LEVEL1Ms ("L3_DEFIP_DATA_LEVEL1M")
#endif
#ifndef L3_DEFIP_DATA_LEVEL1_WIDEMs
#define L3_DEFIP_DATA_LEVEL1_WIDEMs ("L3_DEFIP_DATA_LEVEL1_WIDEM")
#endif
#ifndef L3_DEFIP_LEVEL1Ms
#define L3_DEFIP_LEVEL1Ms ("L3_DEFIP_LEVEL1M")
#endif
#ifndef L3_DEFIP_LEVEL1_HIT_ONLYMs
#define L3_DEFIP_LEVEL1_HIT_ONLYMs ("L3_DEFIP_LEVEL1_HIT_ONLYM")
#endif
#ifndef L3_DEFIP_LEVEL1_WIDEMs
#define L3_DEFIP_LEVEL1_WIDEMs ("L3_DEFIP_LEVEL1_WIDEM")
#endif
#ifndef L3_DEFIP_NEW_CAM_BIST_CONFIG_1_64Rs
#define L3_DEFIP_NEW_CAM_BIST_CONFIG_1_64Rs ("L3_DEFIP_NEW_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef L3_DEFIP_NEW_CAM_BIST_CONFIG_64Rs
#define L3_DEFIP_NEW_CAM_BIST_CONFIG_64Rs ("L3_DEFIP_NEW_CAM_BIST_CONFIG_64R")
#endif
#ifndef L3_DEFIP_NEW_CAM_BIST_STATUSRs
#define L3_DEFIP_NEW_CAM_BIST_STATUSRs ("L3_DEFIP_NEW_CAM_BIST_STATUSR")
#endif
#ifndef L3_DEFIP_PAIR_LEVEL1Ms
#define L3_DEFIP_PAIR_LEVEL1Ms ("L3_DEFIP_PAIR_LEVEL1M")
#endif
#ifndef L3_DEFIP_PAIR_LEVEL1_WIDEMs
#define L3_DEFIP_PAIR_LEVEL1_WIDEMs ("L3_DEFIP_PAIR_LEVEL1_WIDEM")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT0s
#define L3_DEFIP_TCAM_KEY_FMT0s ("L3_DEFIP_TCAM_KEY_FMT0")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEYs
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEYs ("L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEY")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEYs
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEYs ("L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEY")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT0_FULLs
#define L3_DEFIP_TCAM_KEY_FMT0_FULLs ("L3_DEFIP_TCAM_KEY_FMT0_FULL")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEYs
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEYs ("L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEY")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEYs
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEYs ("L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEY")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT1s
#define L3_DEFIP_TCAM_KEY_FMT1s ("L3_DEFIP_TCAM_KEY_FMT1")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT1_FULLs
#define L3_DEFIP_TCAM_KEY_FMT1_FULLs ("L3_DEFIP_TCAM_KEY_FMT1_FULL")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEYs
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEYs ("L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEY")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEYs
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEYs ("L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEY")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEYs
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEYs ("L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEY")
#endif
#ifndef L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEYs
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEYs ("L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEY")
#endif
#ifndef L3_DEFIP_TCAM_LEVEL1Ms
#define L3_DEFIP_TCAM_LEVEL1Ms ("L3_DEFIP_TCAM_LEVEL1M")
#endif
#ifndef L3_DEFIP_TCAM_LEVEL1_WIDEMs
#define L3_DEFIP_TCAM_LEVEL1_WIDEMs ("L3_DEFIP_TCAM_LEVEL1_WIDEM")
#endif
#ifndef L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64Rs
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64Rs ("L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef L3_DEFIP_WIDE_CAM_BIST_CONFIG_64Rs
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_64Rs ("L3_DEFIP_WIDE_CAM_BIST_CONFIG_64R")
#endif
#ifndef L3_DEFIP_WIDE_CAM_BIST_STATUSRs
#define L3_DEFIP_WIDE_CAM_BIST_STATUSRs ("L3_DEFIP_WIDE_CAM_BIST_STATUSR")
#endif
#ifndef L3_DIRECTs
#define L3_DIRECTs ("L3_DIRECT")
#endif
#ifndef L3_DOUBLE_WIDEs
#define L3_DOUBLE_WIDEs ("L3_DOUBLE_WIDE")
#endif
#ifndef L3_DSTs
#define L3_DSTs ("L3_DST")
#endif
#ifndef L3_DST_MISSs
#define L3_DST_MISSs ("L3_DST_MISS")
#endif
#ifndef L3_DST_MISS_MASKs
#define L3_DST_MISS_MASKs ("L3_DST_MISS_MASK")
#endif
#ifndef L3_ECMPs
#define L3_ECMPs ("L3_ECMP")
#endif
#ifndef L3_ECMPMs
#define L3_ECMPMs ("L3_ECMPM")
#endif
#ifndef L3_ECMP_BANK_CONFIGRs
#define L3_ECMP_BANK_CONFIGRs ("L3_ECMP_BANK_CONFIGR")
#endif
#ifndef L3_ECMP_COUNTMs
#define L3_ECMP_COUNTMs ("L3_ECMP_COUNTM")
#endif
#ifndef L3_ECMP_GROUP_FLEX_CTR_CONTROLRs
#define L3_ECMP_GROUP_FLEX_CTR_CONTROLRs ("L3_ECMP_GROUP_FLEX_CTR_CONTROLR")
#endif
#ifndef L3_ECMP_GROUP_HIERARCHICALMs
#define L3_ECMP_GROUP_HIERARCHICALMs ("L3_ECMP_GROUP_HIERARCHICALM")
#endif
#ifndef L3_ECMP_GROUP_HIERARCHICAL_FLEX_CTR_CONTROLRs
#define L3_ECMP_GROUP_HIERARCHICAL_FLEX_CTR_CONTROLRs ("L3_ECMP_GROUP_HIERARCHICAL_FLEX_CTR_CONTROLR")
#endif
#ifndef L3_EIFs
#define L3_EIFs ("L3_EIF")
#endif
#ifndef L3_EIF_IDs
#define L3_EIF_IDs ("L3_EIF_ID")
#endif
#ifndef L3_EIF_OVERLAYs
#define L3_EIF_OVERLAYs ("L3_EIF_OVERLAY")
#endif
#ifndef L3_EIF_VALIDs
#define L3_EIF_VALIDs ("L3_EIF_VALID")
#endif
#ifndef L3_FIELDSs
#define L3_FIELDSs ("L3_FIELDS")
#endif
#ifndef L3_FIELDS_MASKs
#define L3_FIELDS_MASKs ("L3_FIELDS_MASK")
#endif
#ifndef L3_HASH_ALGs
#define L3_HASH_ALGs ("L3_HASH_ALG")
#endif
#ifndef L3_HDR_ERRs
#define L3_HDR_ERRs ("L3_HDR_ERR")
#endif
#ifndef L3_HDR_ERR_MASKs
#define L3_HDR_ERR_MASKs ("L3_HDR_ERR_MASK")
#endif
#ifndef L3_HDR_ERR_TO_CPUs
#define L3_HDR_ERR_TO_CPUs ("L3_HDR_ERR_TO_CPU")
#endif
#ifndef L3_IIFs
#define L3_IIFs ("L3_IIF")
#endif
#ifndef L3_IIFMs
#define L3_IIFMs ("L3_IIFM")
#endif
#ifndef L3_IIF_IDs
#define L3_IIF_IDs ("L3_IIF_ID")
#endif
#ifndef L3_IIF_PROFILEs
#define L3_IIF_PROFILEs ("L3_IIF_PROFILE")
#endif
#ifndef L3_IIF_PROFILEMs
#define L3_IIF_PROFILEMs ("L3_IIF_PROFILEM")
#endif
#ifndef L3_IIF_PROFILE_IDs
#define L3_IIF_PROFILE_IDs ("L3_IIF_PROFILE_ID")
#endif
#ifndef L3_IPMCMs
#define L3_IPMCMs ("L3_IPMCM")
#endif
#ifndef L3_IPV4_COMP_DSTs
#define L3_IPV4_COMP_DSTs ("L3_IPV4_COMP_DST")
#endif
#ifndef L3_IPV4_COMP_SRCs
#define L3_IPV4_COMP_SRCs ("L3_IPV4_COMP_SRC")
#endif
#ifndef L3_IPV4_MC_CTR_ING_EFLEX_ACTIONs
#define L3_IPV4_MC_CTR_ING_EFLEX_ACTIONs ("L3_IPV4_MC_CTR_ING_EFLEX_ACTION")
#endif
#ifndef L3_IPV4_MC_CTR_ING_EFLEX_ACTION_IDs
#define L3_IPV4_MC_CTR_ING_EFLEX_ACTION_IDs ("L3_IPV4_MC_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef L3_IPV4_MC_ROUTEs
#define L3_IPV4_MC_ROUTEs ("L3_IPV4_MC_ROUTE")
#endif
#ifndef L3_IPV4_PFMs
#define L3_IPV4_PFMs ("L3_IPV4_PFM")
#endif
#ifndef L3_IPV4_UC_ROUTEs
#define L3_IPV4_UC_ROUTEs ("L3_IPV4_UC_ROUTE")
#endif
#ifndef L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTIONs
#define L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTIONs ("L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION")
#endif
#ifndef L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION_IDs
#define L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION_IDs ("L3_IPV4_UC_ROUTE_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef L3_IPV4_UC_ROUTE_OVERRIDEs
#define L3_IPV4_UC_ROUTE_OVERRIDEs ("L3_IPV4_UC_ROUTE_OVERRIDE")
#endif
#ifndef L3_IPV4_UC_ROUTE_VRFs
#define L3_IPV4_UC_ROUTE_VRFs ("L3_IPV4_UC_ROUTE_VRF")
#endif
#ifndef L3_IPV6_COMP_DSTs
#define L3_IPV6_COMP_DSTs ("L3_IPV6_COMP_DST")
#endif
#ifndef L3_IPV6_COMP_SRCs
#define L3_IPV6_COMP_SRCs ("L3_IPV6_COMP_SRC")
#endif
#ifndef L3_IPV6_MC_CTR_ING_EFLEX_ACTIONs
#define L3_IPV6_MC_CTR_ING_EFLEX_ACTIONs ("L3_IPV6_MC_CTR_ING_EFLEX_ACTION")
#endif
#ifndef L3_IPV6_MC_CTR_ING_EFLEX_ACTION_IDs
#define L3_IPV6_MC_CTR_ING_EFLEX_ACTION_IDs ("L3_IPV6_MC_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef L3_IPV6_MC_ROUTEs
#define L3_IPV6_MC_ROUTEs ("L3_IPV6_MC_ROUTE")
#endif
#ifndef L3_IPV6_PFMs
#define L3_IPV6_PFMs ("L3_IPV6_PFM")
#endif
#ifndef L3_IPV6_PREFIX_TO_IPV4_MAPs
#define L3_IPV6_PREFIX_TO_IPV4_MAPs ("L3_IPV6_PREFIX_TO_IPV4_MAP")
#endif
#ifndef L3_IPV6_PREFIX_TO_IPV4_MAP_IDs
#define L3_IPV6_PREFIX_TO_IPV4_MAP_IDs ("L3_IPV6_PREFIX_TO_IPV4_MAP_ID")
#endif
#ifndef L3_IPV6_RESERVED_MCs
#define L3_IPV6_RESERVED_MCs ("L3_IPV6_RESERVED_MC")
#endif
#ifndef L3_IPV6_RESERVED_MC_IDs
#define L3_IPV6_RESERVED_MC_IDs ("L3_IPV6_RESERVED_MC_ID")
#endif
#ifndef L3_IPV6_UC_ROUTEs
#define L3_IPV6_UC_ROUTEs ("L3_IPV6_UC_ROUTE")
#endif
#ifndef L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTIONs
#define L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTIONs ("L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION")
#endif
#ifndef L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION_IDs
#define L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION_IDs ("L3_IPV6_UC_ROUTE_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef L3_IPV6_UC_ROUTE_OVERRIDEs
#define L3_IPV6_UC_ROUTE_OVERRIDEs ("L3_IPV6_UC_ROUTE_OVERRIDE")
#endif
#ifndef L3_IPV6_UC_ROUTE_VRFs
#define L3_IPV6_UC_ROUTE_VRFs ("L3_IPV6_UC_ROUTE_VRF")
#endif
#ifndef L3_IP_OPTION_CONTROL_PROFILEs
#define L3_IP_OPTION_CONTROL_PROFILEs ("L3_IP_OPTION_CONTROL_PROFILE")
#endif
#ifndef L3_IP_OPTION_CONTROL_PROFILE_IDs
#define L3_IP_OPTION_CONTROL_PROFILE_IDs ("L3_IP_OPTION_CONTROL_PROFILE_ID")
#endif
#ifndef L3_LIMIT_CONTROLs
#define L3_LIMIT_CONTROLs ("L3_LIMIT_CONTROL")
#endif
#ifndef L3_MC_CONTROLs
#define L3_MC_CONTROLs ("L3_MC_CONTROL")
#endif
#ifndef L3_MC_ERROR_TO_CPUs
#define L3_MC_ERROR_TO_CPUs ("L3_MC_ERROR_TO_CPU")
#endif
#ifndef L3_MC_GRPs
#define L3_MC_GRPs ("L3_MC_GRP")
#endif
#ifndef L3_MC_IIF_IDs
#define L3_MC_IIF_IDs ("L3_MC_IIF_ID")
#endif
#ifndef L3_MC_INDEX_ERROR_TO_CPUs
#define L3_MC_INDEX_ERROR_TO_CPUs ("L3_MC_INDEX_ERROR_TO_CPU")
#endif
#ifndef L3_MC_MISS_TO_L2s
#define L3_MC_MISS_TO_L2s ("L3_MC_MISS_TO_L2")
#endif
#ifndef L3_MC_MTUs
#define L3_MC_MTUs ("L3_MC_MTU")
#endif
#ifndef L3_MC_NHOPs
#define L3_MC_NHOPs ("L3_MC_NHOP")
#endif
#ifndef L3_MC_NHOP_CTR_EGR_EFLEX_ACTIONs
#define L3_MC_NHOP_CTR_EGR_EFLEX_ACTIONs ("L3_MC_NHOP_CTR_EGR_EFLEX_ACTION")
#endif
#ifndef L3_MC_NHOP_CTR_EGR_EFLEX_ACTION_IDs
#define L3_MC_NHOP_CTR_EGR_EFLEX_ACTION_IDs ("L3_MC_NHOP_CTR_EGR_EFLEX_ACTION_ID")
#endif
#ifndef L3_MC_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTIONs
#define L3_MC_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTIONs ("L3_MC_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTION")
#endif
#ifndef L3_MC_PORT_CONTROLs
#define L3_MC_PORT_CONTROLs ("L3_MC_PORT_CONTROL")
#endif
#ifndef L3_MC_PORT_MISS_TO_CPUs
#define L3_MC_PORT_MISS_TO_CPUs ("L3_MC_PORT_MISS_TO_CPU")
#endif
#ifndef L3_MC_RPA_PROFILE_IDs
#define L3_MC_RPA_PROFILE_IDs ("L3_MC_RPA_PROFILE_ID")
#endif
#ifndef L3_MC_TNL_DROPs
#define L3_MC_TNL_DROPs ("L3_MC_TNL_DROP")
#endif
#ifndef L3_MTUs
#define L3_MTUs ("L3_MTU")
#endif
#ifndef L3_MTU_CHECK_FAILs
#define L3_MTU_CHECK_FAILs ("L3_MTU_CHECK_FAIL")
#endif
#ifndef L3_MTU_CHECK_FAIL_MASKs
#define L3_MTU_CHECK_FAIL_MASKs ("L3_MTU_CHECK_FAIL_MASK")
#endif
#ifndef L3_MTU_CHECK_FAIL_TO_CPUs
#define L3_MTU_CHECK_FAIL_TO_CPUs ("L3_MTU_CHECK_FAIL_TO_CPU")
#endif
#ifndef L3_MTU_ERRs
#define L3_MTU_ERRs ("L3_MTU_ERR")
#endif
#ifndef L3_MTU_VALUESMs
#define L3_MTU_VALUESMs ("L3_MTU_VALUESM")
#endif
#ifndef L3_NHIs
#define L3_NHIs ("L3_NHI")
#endif
#ifndef L3_NON_UDP_OFFSETs
#define L3_NON_UDP_OFFSETs ("L3_NON_UDP_OFFSET")
#endif
#ifndef L3_OFFSETs
#define L3_OFFSETs ("L3_OFFSET")
#endif
#ifndef L3_OIFs
#define L3_OIFs ("L3_OIF")
#endif
#ifndef L3_OVERRIDE_IP_MC_DO_VLANs
#define L3_OVERRIDE_IP_MC_DO_VLANs ("L3_OVERRIDE_IP_MC_DO_VLAN")
#endif
#ifndef L3_PARSER_CONTROLs
#define L3_PARSER_CONTROLs ("L3_PARSER_CONTROL")
#endif
#ifndef L3_PORTs
#define L3_PORTs ("L3_PORT")
#endif
#ifndef L3_SINGLE_WIDEs
#define L3_SINGLE_WIDEs ("L3_SINGLE_WIDE")
#endif
#ifndef L3_SLOW_PATH_TO_CPUs
#define L3_SLOW_PATH_TO_CPUs ("L3_SLOW_PATH_TO_CPU")
#endif
#ifndef L3_SRCs
#define L3_SRCs ("L3_SRC")
#endif
#ifndef L3_SRC_HITs
#define L3_SRC_HITs ("L3_SRC_HIT")
#endif
#ifndef L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTIONs
#define L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTIONs ("L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION")
#endif
#ifndef L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION_IDs
#define L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION_IDs ("L3_SRC_IPV4_UC_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef L3_SRC_IPV4_UC_ROUTEs
#define L3_SRC_IPV4_UC_ROUTEs ("L3_SRC_IPV4_UC_ROUTE")
#endif
#ifndef L3_SRC_IPV4_UC_ROUTE_OVERRIDEs
#define L3_SRC_IPV4_UC_ROUTE_OVERRIDEs ("L3_SRC_IPV4_UC_ROUTE_OVERRIDE")
#endif
#ifndef L3_SRC_IPV4_UC_ROUTE_VRFs
#define L3_SRC_IPV4_UC_ROUTE_VRFs ("L3_SRC_IPV4_UC_ROUTE_VRF")
#endif
#ifndef L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTIONs
#define L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTIONs ("L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION")
#endif
#ifndef L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION_IDs
#define L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION_IDs ("L3_SRC_IPV6_UC_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef L3_SRC_IPV6_UC_ROUTEs
#define L3_SRC_IPV6_UC_ROUTEs ("L3_SRC_IPV6_UC_ROUTE")
#endif
#ifndef L3_SRC_IPV6_UC_ROUTE_OVERRIDEs
#define L3_SRC_IPV6_UC_ROUTE_OVERRIDEs ("L3_SRC_IPV6_UC_ROUTE_OVERRIDE")
#endif
#ifndef L3_SRC_IPV6_UC_ROUTE_VRFs
#define L3_SRC_IPV6_UC_ROUTE_VRFs ("L3_SRC_IPV6_UC_ROUTE_VRF")
#endif
#ifndef L3_SRC_MISSs
#define L3_SRC_MISSs ("L3_SRC_MISS")
#endif
#ifndef L3_SRC_MISS_MASKs
#define L3_SRC_MISS_MASKs ("L3_SRC_MISS_MASK")
#endif
#ifndef L3_SRC_MOVEs
#define L3_SRC_MOVEs ("L3_SRC_MOVE")
#endif
#ifndef L3_SRC_MOVE_MASKs
#define L3_SRC_MOVE_MASKs ("L3_SRC_MOVE_MASK")
#endif
#ifndef L3_TNLs
#define L3_TNLs ("L3_TNL")
#endif
#ifndef L3_TNL_INDEXs
#define L3_TNL_INDEXs ("L3_TNL_INDEX")
#endif
#ifndef L3_TTL_ERRs
#define L3_TTL_ERRs ("L3_TTL_ERR")
#endif
#ifndef L3_TUNNEL_ACTION_TABLE_AMs
#define L3_TUNNEL_ACTION_TABLE_AMs ("L3_TUNNEL_ACTION_TABLE_AM")
#endif
#ifndef L3_TUNNEL_ACTION_TABLE_BMs
#define L3_TUNNEL_ACTION_TABLE_BMs ("L3_TUNNEL_ACTION_TABLE_BM")
#endif
#ifndef L3_TUNNEL_BANK0s
#define L3_TUNNEL_BANK0s ("L3_TUNNEL_BANK0")
#endif
#ifndef L3_TUNNEL_BANK1s
#define L3_TUNNEL_BANK1s ("L3_TUNNEL_BANK1")
#endif
#ifndef L3_TUNNEL_BANK2s
#define L3_TUNNEL_BANK2s ("L3_TUNNEL_BANK2")
#endif
#ifndef L3_TUNNEL_BANK3s
#define L3_TUNNEL_BANK3s ("L3_TUNNEL_BANK3")
#endif
#ifndef L3_TUNNEL_CAM_BIST_CONFIG_1_64Rs
#define L3_TUNNEL_CAM_BIST_CONFIG_1_64Rs ("L3_TUNNEL_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef L3_TUNNEL_CAM_BIST_CONFIG_64Rs
#define L3_TUNNEL_CAM_BIST_CONFIG_64Rs ("L3_TUNNEL_CAM_BIST_CONFIG_64R")
#endif
#ifndef L3_TUNNEL_CAM_BIST_STATUSRs
#define L3_TUNNEL_CAM_BIST_STATUSRs ("L3_TUNNEL_CAM_BIST_STATUSR")
#endif
#ifndef L3_TUNNEL_CAM_CONTROLRs
#define L3_TUNNEL_CAM_CONTROLRs ("L3_TUNNEL_CAM_CONTROLR")
#endif
#ifndef L3_TUNNEL_DOUBLEMs
#define L3_TUNNEL_DOUBLEMs ("L3_TUNNEL_DOUBLEM")
#endif
#ifndef L3_TUNNEL_ECCMs
#define L3_TUNNEL_ECCMs ("L3_TUNNEL_ECCM")
#endif
#ifndef L3_TUNNEL_HASH_CONTROLMs
#define L3_TUNNEL_HASH_CONTROLMs ("L3_TUNNEL_HASH_CONTROLM")
#endif
#ifndef L3_TUNNEL_HASH_GROUPs
#define L3_TUNNEL_HASH_GROUPs ("L3_TUNNEL_HASH_GROUP")
#endif
#ifndef L3_TUNNEL_HT_DEBUG_CMDMs
#define L3_TUNNEL_HT_DEBUG_CMDMs ("L3_TUNNEL_HT_DEBUG_CMDM")
#endif
#ifndef L3_TUNNEL_HT_DEBUG_KEYMs
#define L3_TUNNEL_HT_DEBUG_KEYMs ("L3_TUNNEL_HT_DEBUG_KEYM")
#endif
#ifndef L3_TUNNEL_HT_DEBUG_RESULTMs
#define L3_TUNNEL_HT_DEBUG_RESULTMs ("L3_TUNNEL_HT_DEBUG_RESULTM")
#endif
#ifndef L3_TUNNEL_KEY_ATTRIBUTESMs
#define L3_TUNNEL_KEY_ATTRIBUTESMs ("L3_TUNNEL_KEY_ATTRIBUTESM")
#endif
#ifndef L3_TUNNEL_KEY_BUFFERMs
#define L3_TUNNEL_KEY_BUFFERMs ("L3_TUNNEL_KEY_BUFFERM")
#endif
#ifndef L3_TUNNEL_OUTER_IP_PROTO_REMAPMs
#define L3_TUNNEL_OUTER_IP_PROTO_REMAPMs ("L3_TUNNEL_OUTER_IP_PROTO_REMAPM")
#endif
#ifndef L3_TUNNEL_PAIR_TCAMMs
#define L3_TUNNEL_PAIR_TCAMMs ("L3_TUNNEL_PAIR_TCAMM")
#endif
#ifndef L3_TUNNEL_QUADMs
#define L3_TUNNEL_QUADMs ("L3_TUNNEL_QUADM")
#endif
#ifndef L3_TUNNEL_REMAP_TABLE_AMs
#define L3_TUNNEL_REMAP_TABLE_AMs ("L3_TUNNEL_REMAP_TABLE_AM")
#endif
#ifndef L3_TUNNEL_REMAP_TABLE_BMs
#define L3_TUNNEL_REMAP_TABLE_BMs ("L3_TUNNEL_REMAP_TABLE_BM")
#endif
#ifndef L3_TUNNEL_SINGLEMs
#define L3_TUNNEL_SINGLEMs ("L3_TUNNEL_SINGLEM")
#endif
#ifndef L3_TUNNEL_TCAMMs
#define L3_TUNNEL_TCAMMs ("L3_TUNNEL_TCAMM")
#endif
#ifndef L3_TUNNEL_TCAM_ASSOC_DATAs
#define L3_TUNNEL_TCAM_ASSOC_DATAs ("L3_TUNNEL_TCAM_ASSOC_DATA")
#endif
#ifndef L3_TUNNEL_TCAM_DATA_ONLYMs
#define L3_TUNNEL_TCAM_DATA_ONLYMs ("L3_TUNNEL_TCAM_DATA_ONLYM")
#endif
#ifndef L3_TUNNEL_TCAM_KEY_BUFFERMs
#define L3_TUNNEL_TCAM_KEY_BUFFERMs ("L3_TUNNEL_TCAM_KEY_BUFFERM")
#endif
#ifndef L3_TUNNEL_TCAM_ONLYMs
#define L3_TUNNEL_TCAM_ONLYMs ("L3_TUNNEL_TCAM_ONLYM")
#endif
#ifndef L3_TUNNEL_TCAM_SW_KEYs
#define L3_TUNNEL_TCAM_SW_KEYs ("L3_TUNNEL_TCAM_SW_KEY")
#endif
#ifndef L3_UC_CONTROLs
#define L3_UC_CONTROLs ("L3_UC_CONTROL")
#endif
#ifndef L3_UC_MTUs
#define L3_UC_MTUs ("L3_UC_MTU")
#endif
#ifndef L3_UC_NHOPs
#define L3_UC_NHOPs ("L3_UC_NHOP")
#endif
#ifndef L3_UC_NHOP_CTR_EGR_EFLEX_ACTIONs
#define L3_UC_NHOP_CTR_EGR_EFLEX_ACTIONs ("L3_UC_NHOP_CTR_EGR_EFLEX_ACTION")
#endif
#ifndef L3_UC_NHOP_CTR_EGR_EFLEX_ACTION_IDs
#define L3_UC_NHOP_CTR_EGR_EFLEX_ACTION_IDs ("L3_UC_NHOP_CTR_EGR_EFLEX_ACTION_ID")
#endif
#ifndef L3_UC_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTIONs
#define L3_UC_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTIONs ("L3_UC_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTION")
#endif
#ifndef L3_UC_TNL_MTUs
#define L3_UC_TNL_MTUs ("L3_UC_TNL_MTU")
#endif
#ifndef L3_UDP_OFFSETs
#define L3_UDP_OFFSETs ("L3_UDP_OFFSET")
#endif
#ifndef L3_UNKOWN_MC_GRP_IDs
#define L3_UNKOWN_MC_GRP_IDs ("L3_UNKOWN_MC_GRP_ID")
#endif
#ifndef L3_UNKOWN_UC_GRP_IDs
#define L3_UNKOWN_UC_GRP_IDs ("L3_UNKOWN_UC_GRP_ID")
#endif
#ifndef L4DSTPORTs
#define L4DSTPORTs ("L4DSTPORT")
#endif
#ifndef L4DST_PORTs
#define L4DST_PORTs ("L4DST_PORT")
#endif
#ifndef L4DST_PORT_MASKs
#define L4DST_PORT_MASKs ("L4DST_PORT_MASK")
#endif
#ifndef L4SRCPORTs
#define L4SRCPORTs ("L4SRCPORT")
#endif
#ifndef L4_DATAs
#define L4_DATAs ("L4_DATA")
#endif
#ifndef L4_DST_PORTs
#define L4_DST_PORTs ("L4_DST_PORT")
#endif
#ifndef L4_FLAGSs
#define L4_FLAGSs ("L4_FLAGS")
#endif
#ifndef L4_HDRs
#define L4_HDRs ("L4_HDR")
#endif
#ifndef L4_PORTs
#define L4_PORTs ("L4_PORT")
#endif
#ifndef L4_PORT_MASKs
#define L4_PORT_MASKs ("L4_PORT_MASK")
#endif
#ifndef L4_SRC_PORTs
#define L4_SRC_PORTs ("L4_SRC_PORT")
#endif
#ifndef LABELs
#define LABELs ("LABEL")
#endif
#ifndef LABEL_ACTIONs
#define LABEL_ACTIONs ("LABEL_ACTION")
#endif
#ifndef LABEL_EXPs
#define LABEL_EXPs ("LABEL_EXP")
#endif
#ifndef LABEL_FWD_CTRLs
#define LABEL_FWD_CTRLs ("LABEL_FWD_CTRL")
#endif
#ifndef LABEL_FWD_CTRL_MASKs
#define LABEL_FWD_CTRL_MASKs ("LABEL_FWD_CTRL_MASK")
#endif
#ifndef LABEL_REORDERs
#define LABEL_REORDERs ("LABEL_REORDER")
#endif
#ifndef LABEL_TTLs
#define LABEL_TTLs ("LABEL_TTL")
#endif
#ifndef LAG_FAILOVERs
#define LAG_FAILOVERs ("LAG_FAILOVER")
#endif
#ifndef LANE_INDEXs
#define LANE_INDEXs ("LANE_INDEX")
#endif
#ifndef LARGE_VRFs
#define LARGE_VRFs ("LARGE_VRF")
#endif
#ifndef LAST_DERIVED_ECNs
#define LAST_DERIVED_ECNs ("LAST_DERIVED_ECN")
#endif
#ifndef LAST_OPERATIONAL_STATEs
#define LAST_OPERATIONAL_STATEs ("LAST_OPERATIONAL_STATE")
#endif
#ifndef LATENCY_ADJUSTs
#define LATENCY_ADJUSTs ("LATENCY_ADJUST")
#endif
#ifndef LAYERs
#define LAYERs ("LAYER")
#endif
#ifndef LBID_COMPUTEs
#define LBID_COMPUTEs ("LBID_COMPUTE")
#endif
#ifndef LB_HASHs
#define LB_HASHs ("LB_HASH")
#endif
#ifndef LB_HASH_ALGORITHMs
#define LB_HASH_ALGORITHMs ("LB_HASH_ALGORITHM")
#endif
#ifndef LB_HASH_BINS_ASSIGNMENTs
#define LB_HASH_BINS_ASSIGNMENTs ("LB_HASH_BINS_ASSIGNMENT")
#endif
#ifndef LB_HASH_CONTROLs
#define LB_HASH_CONTROLs ("LB_HASH_CONTROL")
#endif
#ifndef LB_HASH_DEVICE_INFOs
#define LB_HASH_DEVICE_INFOs ("LB_HASH_DEVICE_INFO")
#endif
#ifndef LB_HASH_FLEX_FIELDS_SELECTIONs
#define LB_HASH_FLEX_FIELDS_SELECTIONs ("LB_HASH_FLEX_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_FLOW_BASEDs
#define LB_HASH_FLOW_BASEDs ("LB_HASH_FLOW_BASED")
#endif
#ifndef LB_HASH_FLOW_BASED_L2s
#define LB_HASH_FLOW_BASED_L2s ("LB_HASH_FLOW_BASED_L2")
#endif
#ifndef LB_HASH_FLOW_BASED_MEMBER_WEIGHTs
#define LB_HASH_FLOW_BASED_MEMBER_WEIGHTs ("LB_HASH_FLOW_BASED_MEMBER_WEIGHT")
#endif
#ifndef LB_HASH_FLOW_BASED_RHs
#define LB_HASH_FLOW_BASED_RHs ("LB_HASH_FLOW_BASED_RH")
#endif
#ifndef LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTIONs ("LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_DLB_ECMP_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_ECMP_OUTPUT_SELECTIONs ("LB_HASH_FLOW_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_ECMP_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_ECMP_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_ECMP_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_ID_SELECTIONs
#define LB_HASH_FLOW_ID_SELECTIONs ("LB_HASH_FLOW_ID_SELECTION")
#endif
#ifndef LB_HASH_FLOW_L2_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_L2_ECMP_OUTPUT_SELECTIONs ("LB_HASH_FLOW_L2_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_L2_ECMP_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_L2_ECMP_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_L2_ECMP_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTIONs ("LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_MPLS_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_MPLS_ECMP_OUTPUT_SELECTIONs ("LB_HASH_FLOW_MPLS_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_MPLS_ECMP_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_MPLS_ECMP_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_MPLS_ECMP_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_PLFS_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_PLFS_OUTPUT_SELECTIONs ("LB_HASH_FLOW_PLFS_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_PLFS_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_PLFS_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_PLFS_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_RH_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_RH_ECMP_OUTPUT_SELECTIONs ("LB_HASH_FLOW_RH_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_RH_ECMP_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_RH_ECMP_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_RH_ECMP_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_FLOW_SYMMETRYs
#define LB_HASH_FLOW_SYMMETRYs ("LB_HASH_FLOW_SYMMETRY")
#endif
#ifndef LB_HASH_FLOW_TRUNK_OUTPUT_SELECTIONs
#define LB_HASH_FLOW_TRUNK_OUTPUT_SELECTIONs ("LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION_IDs
#define LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION_IDs ("LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION_ID")
#endif
#ifndef LB_HASH_GTP_L4_PORT_MATCHs
#define LB_HASH_GTP_L4_PORT_MATCHs ("LB_HASH_GTP_L4_PORT_MATCH")
#endif
#ifndef LB_HASH_GTP_L4_PORT_MATCH_IDs
#define LB_HASH_GTP_L4_PORT_MATCH_IDs ("LB_HASH_GTP_L4_PORT_MATCH_ID")
#endif
#ifndef LB_HASH_IPV4_FIELDS_SELECTIONs
#define LB_HASH_IPV4_FIELDS_SELECTIONs ("LB_HASH_IPV4_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_IPV4_TCP_UDP_FIELDS_SELECTIONs
#define LB_HASH_IPV4_TCP_UDP_FIELDS_SELECTIONs ("LB_HASH_IPV4_TCP_UDP_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_IPV4_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTIONs
#define LB_HASH_IPV4_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTIONs ("LB_HASH_IPV4_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_IPV6_COLLAPSE_SELECTIONs
#define LB_HASH_IPV6_COLLAPSE_SELECTIONs ("LB_HASH_IPV6_COLLAPSE_SELECTION")
#endif
#ifndef LB_HASH_IPV6_FIELDS_SELECTIONs
#define LB_HASH_IPV6_FIELDS_SELECTIONs ("LB_HASH_IPV6_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_IPV6_TCP_UDP_FIELDS_SELECTIONs
#define LB_HASH_IPV6_TCP_UDP_FIELDS_SELECTIONs ("LB_HASH_IPV6_TCP_UDP_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_IPV6_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTIONs
#define LB_HASH_IPV6_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTIONs ("LB_HASH_IPV6_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_L2_FIELDS_SELECTIONs
#define LB_HASH_L2_FIELDS_SELECTIONs ("LB_HASH_L2_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_L3MPLS_PAYLOAD_FIELDS_SELECTIONs
#define LB_HASH_L3MPLS_PAYLOAD_FIELDS_SELECTIONs ("LB_HASH_L3MPLS_PAYLOAD_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_PKT_HDR_SELECTIONs
#define LB_HASH_PKT_HDR_SELECTIONs ("LB_HASH_PKT_HDR_SELECTION")
#endif
#ifndef LB_HASH_PORT_DLB_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_PORT_DLB_ECMP_OUTPUT_SELECTIONs ("LB_HASH_PORT_DLB_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_PORT_ENTROPY_LABEL_OUTPUT_SELECTIONs
#define LB_HASH_PORT_ENTROPY_LABEL_OUTPUT_SELECTIONs ("LB_HASH_PORT_ENTROPY_LABEL_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_PORT_L2_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_PORT_L2_ECMP_OUTPUT_SELECTIONs ("LB_HASH_PORT_L2_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_PORT_L3_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_PORT_L3_ECMP_OUTPUT_SELECTIONs ("LB_HASH_PORT_L3_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_PORT_LB_NUMs
#define LB_HASH_PORT_LB_NUMs ("LB_HASH_PORT_LB_NUM")
#endif
#ifndef LB_HASH_PORT_MPLS_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_PORT_MPLS_ECMP_OUTPUT_SELECTIONs ("LB_HASH_PORT_MPLS_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_PORT_PLFS_OUTPUT_SELECTIONs
#define LB_HASH_PORT_PLFS_OUTPUT_SELECTIONs ("LB_HASH_PORT_PLFS_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_PORT_RH_ECMP_OUTPUT_SELECTIONs
#define LB_HASH_PORT_RH_ECMP_OUTPUT_SELECTIONs ("LB_HASH_PORT_RH_ECMP_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_PORT_TRUNK_OUTPUT_SELECTIONs
#define LB_HASH_PORT_TRUNK_OUTPUT_SELECTIONs ("LB_HASH_PORT_TRUNK_OUTPUT_SELECTION")
#endif
#ifndef LB_HASH_SEED_CONTROLs
#define LB_HASH_SEED_CONTROLs ("LB_HASH_SEED_CONTROL")
#endif
#ifndef LB_HASH_TNL_MPLS_TRANSIT_FIELDS_SELECTIONs
#define LB_HASH_TNL_MPLS_TRANSIT_FIELDS_SELECTIONs ("LB_HASH_TNL_MPLS_TRANSIT_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_TUNNEL_FIELDS_SELECTIONs
#define LB_HASH_TUNNEL_FIELDS_SELECTIONs ("LB_HASH_TUNNEL_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_USE_FLOW_DLB_ECMPs
#define LB_HASH_USE_FLOW_DLB_ECMPs ("LB_HASH_USE_FLOW_DLB_ECMP")
#endif
#ifndef LB_HASH_USE_FLOW_FAILOVERs
#define LB_HASH_USE_FLOW_FAILOVERs ("LB_HASH_USE_FLOW_FAILOVER")
#endif
#ifndef LB_HASH_USE_FLOW_NONUCs
#define LB_HASH_USE_FLOW_NONUCs ("LB_HASH_USE_FLOW_NONUC")
#endif
#ifndef LB_HASH_USE_FLOW_UCs
#define LB_HASH_USE_FLOW_UCs ("LB_HASH_USE_FLOW_UC")
#endif
#ifndef LB_HASH_VERSATILE_CONTROLs
#define LB_HASH_VERSATILE_CONTROLs ("LB_HASH_VERSATILE_CONTROL")
#endif
#ifndef LB_HASH_VXLAN_L2_PAYLOAD_FIELDS_SELECTIONs
#define LB_HASH_VXLAN_L2_PAYLOAD_FIELDS_SELECTIONs ("LB_HASH_VXLAN_L2_PAYLOAD_FIELDS_SELECTION")
#endif
#ifndef LB_HASH_VXLAN_L3_PAYLOAD_FIELDS_SELECTIONs
#define LB_HASH_VXLAN_L3_PAYLOAD_FIELDS_SELECTIONs ("LB_HASH_VXLAN_L3_PAYLOAD_FIELDS_SELECTION")
#endif
#ifndef LB_MODEs
#define LB_MODEs ("LB_MODE")
#endif
#ifndef LB_TO_LB_DROPs
#define LB_TO_LB_DROPs ("LB_TO_LB_DROP")
#endif
#ifndef LEARNs
#define LEARNs ("LEARN")
#endif
#ifndef LEARN_DISABLEs
#define LEARN_DISABLEs ("LEARN_DISABLE")
#endif
#ifndef LEARN_FORWARDs
#define LEARN_FORWARDs ("LEARN_FORWARD")
#endif
#ifndef LEGACYs
#define LEGACYs ("LEGACY")
#endif
#ifndef LESSs
#define LESSs ("LESS")
#endif
#ifndef LEVEL0_RANDOM_SEEDs
#define LEVEL0_RANDOM_SEEDs ("LEVEL0_RANDOM_SEED")
#endif
#ifndef LEVEL1_RANDOM_SEEDs
#define LEVEL1_RANDOM_SEEDs ("LEVEL1_RANDOM_SEED")
#endif
#ifndef LEVEL2_CONCATs
#define LEVEL2_CONCATs ("LEVEL2_CONCAT")
#endif
#ifndef LEVEL2_OFFSETs
#define LEVEL2_OFFSETs ("LEVEL2_OFFSET")
#endif
#ifndef LEVEL2_SUBSET_SELECTs
#define LEVEL2_SUBSET_SELECTs ("LEVEL2_SUBSET_SELECT")
#endif
#ifndef LIMIT_CELLSs
#define LIMIT_CELLSs ("LIMIT_CELLS")
#endif
#ifndef LIMIT_CELLS_OPERs
#define LIMIT_CELLS_OPERs ("LIMIT_CELLS_OPER")
#endif
#ifndef LINKSCAN_MODEs
#define LINKSCAN_MODEs ("LINKSCAN_MODE")
#endif
#ifndef LINK_DELAYs
#define LINK_DELAYs ("LINK_DELAY")
#endif
#ifndef LINK_STATEs
#define LINK_STATEs ("LINK_STATE")
#endif
#ifndef LINK_STATUSMs
#define LINK_STATUSMs ("LINK_STATUSM")
#endif
#ifndef LINK_TRAININGs
#define LINK_TRAININGs ("LINK_TRAINING")
#endif
#ifndef LINK_TRAINING_ACTIVEs
#define LINK_TRAINING_ACTIVEs ("LINK_TRAINING_ACTIVE")
#endif
#ifndef LINK_TRAINING_DONEs
#define LINK_TRAINING_DONEs ("LINK_TRAINING_DONE")
#endif
#ifndef LINK_TRAINING_OFFs
#define LINK_TRAINING_OFFs ("LINK_TRAINING_OFF")
#endif
#ifndef LLCs
#define LLCs ("LLC")
#endif
#ifndef LM_CONTROLs
#define LM_CONTROLs ("LM_CONTROL")
#endif
#ifndef LM_LINK_STATEs
#define LM_LINK_STATEs ("LM_LINK_STATE")
#endif
#ifndef LM_PORT_CONTROLs
#define LM_PORT_CONTROLs ("LM_PORT_CONTROL")
#endif
#ifndef LNSs
#define LNSs ("LNS")
#endif
#ifndef LNS_MASKs
#define LNS_MASKs ("LNS_MASK")
#endif
#ifndef LOCAL_FAULTs
#define LOCAL_FAULTs ("LOCAL_FAULT")
#endif
#ifndef LOCAL_FAULT_DISABLEs
#define LOCAL_FAULT_DISABLEs ("LOCAL_FAULT_DISABLE")
#endif
#ifndef LOCAL_STATE_ADMIN_DOWNs
#define LOCAL_STATE_ADMIN_DOWNs ("LOCAL_STATE_ADMIN_DOWN")
#endif
#ifndef LOCAL_STATE_DOWNs
#define LOCAL_STATE_DOWNs ("LOCAL_STATE_DOWN")
#endif
#ifndef LOCAL_STATE_INITs
#define LOCAL_STATE_INITs ("LOCAL_STATE_INIT")
#endif
#ifndef LOCAL_STATE_UPs
#define LOCAL_STATE_UPs ("LOCAL_STATE_UP")
#endif
#ifndef LONG_CHs
#define LONG_CHs ("LONG_CH")
#endif
#ifndef LOOKUPs
#define LOOKUPs ("LOOKUP")
#endif
#ifndef LOOKUP0_LTs
#define LOOKUP0_LTs ("LOOKUP0_LT")
#endif
#ifndef LOOKUP1_LTs
#define LOOKUP1_LTs ("LOOKUP1_LT")
#endif
#ifndef LOOKUP_CNTs
#define LOOKUP_CNTs ("LOOKUP_CNT")
#endif
#ifndef LOOKUP_HIT_STATUSs
#define LOOKUP_HIT_STATUSs ("LOOKUP_HIT_STATUS")
#endif
#ifndef LOOKUP_OPCODEs
#define LOOKUP_OPCODEs ("LOOKUP_OPCODE")
#endif
#ifndef LOOPBACKs
#define LOOPBACKs ("LOOPBACK")
#endif
#ifndef LOOPBACK_HDRs
#define LOOPBACK_HDRs ("LOOPBACK_HDR")
#endif
#ifndef LOOPBACK_HDR_MASKs
#define LOOPBACK_HDR_MASKs ("LOOPBACK_HDR_MASK")
#endif
#ifndef LOOPBACK_MODEs
#define LOOPBACK_MODEs ("LOOPBACK_MODE")
#endif
#ifndef LOOPBACK_PORTSs
#define LOOPBACK_PORTSs ("LOOPBACK_PORTS")
#endif
#ifndef LOOPBACK_PORTS_MASK_ACTIONs
#define LOOPBACK_PORTS_MASK_ACTIONs ("LOOPBACK_PORTS_MASK_ACTION")
#endif
#ifndef LOOPBACK_PORTS_MASK_TARGETs
#define LOOPBACK_PORTS_MASK_TARGETs ("LOOPBACK_PORTS_MASK_TARGET")
#endif
#ifndef LOOPBACK_TYPEs
#define LOOPBACK_TYPEs ("LOOPBACK_TYPE")
#endif
#ifndef LOOPBACK_TYPE_MASKs
#define LOOPBACK_TYPE_MASKs ("LOOPBACK_TYPE_MASK")
#endif
#ifndef LOSSLESSs
#define LOSSLESSs ("LOSSLESS")
#endif
#ifndef LOSSLESS0_BYTEs
#define LOSSLESS0_BYTEs ("LOSSLESS0_BYTE")
#endif
#ifndef LOSSLESS0_FLOW_CTRLs
#define LOSSLESS0_FLOW_CTRLs ("LOSSLESS0_FLOW_CTRL")
#endif
#ifndef LOSSLESS0_PKTs
#define LOSSLESS0_PKTs ("LOSSLESS0_PKT")
#endif
#ifndef LOSSLESS1_BYTEs
#define LOSSLESS1_BYTEs ("LOSSLESS1_BYTE")
#endif
#ifndef LOSSLESS1_FLOW_CTRLs
#define LOSSLESS1_FLOW_CTRLs ("LOSSLESS1_FLOW_CTRL")
#endif
#ifndef LOSSLESS1_PKTs
#define LOSSLESS1_PKTs ("LOSSLESS1_PKT")
#endif
#ifndef LOSSLESS_PRI_GRPs
#define LOSSLESS_PRI_GRPs ("LOSSLESS_PRI_GRP")
#endif
#ifndef LOSSYs
#define LOSSYs ("LOSSY")
#endif
#ifndef LOSSY_AND_LOSSLESSs
#define LOSSY_AND_LOSSLESSs ("LOSSY_AND_LOSSLESS")
#endif
#ifndef LOSSY_BYTEs
#define LOSSY_BYTEs ("LOSSY_BYTE")
#endif
#ifndef LOSSY_HIGH_BYTEs
#define LOSSY_HIGH_BYTEs ("LOSSY_HIGH_BYTE")
#endif
#ifndef LOSSY_HIGH_PKTs
#define LOSSY_HIGH_PKTs ("LOSSY_HIGH_PKT")
#endif
#ifndef LOSSY_LOW_BYTEs
#define LOSSY_LOW_BYTEs ("LOSSY_LOW_BYTE")
#endif
#ifndef LOSSY_LOW_PKTs
#define LOSSY_LOW_PKTs ("LOSSY_LOW_PKT")
#endif
#ifndef LOW_CNG_LIMIT_CELLSs
#define LOW_CNG_LIMIT_CELLSs ("LOW_CNG_LIMIT_CELLS")
#endif
#ifndef LOW_CONGESTIONs
#define LOW_CONGESTIONs ("LOW_CONGESTION")
#endif
#ifndef LOW_PRI_DYNAMICs
#define LOW_PRI_DYNAMICs ("LOW_PRI_DYNAMIC")
#endif
#ifndef LOW_PRI_GROUPs
#define LOW_PRI_GROUPs ("LOW_PRI_GROUP")
#endif
#ifndef LPM_IP_CONTROLMs
#define LPM_IP_CONTROLMs ("LPM_IP_CONTROLM")
#endif
#ifndef LPM_LANE_CTRLRs
#define LPM_LANE_CTRLRs ("LPM_LANE_CTRLR")
#endif
#ifndef LPM_UNIFIED_KEY_BUFFER_0Ms
#define LPM_UNIFIED_KEY_BUFFER_0Ms ("LPM_UNIFIED_KEY_BUFFER_0M")
#endif
#ifndef LPM_UNIFIED_KEY_BUFFER_1Ms
#define LPM_UNIFIED_KEY_BUFFER_1Ms ("LPM_UNIFIED_KEY_BUFFER_1M")
#endif
#ifndef LPM_UNIFIED_KEY_BUFFER_2Ms
#define LPM_UNIFIED_KEY_BUFFER_2Ms ("LPM_UNIFIED_KEY_BUFFER_2M")
#endif
#ifndef LPM_UNIFIED_KEY_BUFFER_3Ms
#define LPM_UNIFIED_KEY_BUFFER_3Ms ("LPM_UNIFIED_KEY_BUFFER_3M")
#endif
#ifndef LPM_V4_KEYs
#define LPM_V4_KEYs ("LPM_V4_KEY")
#endif
#ifndef LPM_V4_V6_ASSOC_DATA_FULLs
#define LPM_V4_V6_ASSOC_DATA_FULLs ("LPM_V4_V6_ASSOC_DATA_FULL")
#endif
#ifndef LPM_V4_V6_ASSOC_DATA_REDUCEDs
#define LPM_V4_V6_ASSOC_DATA_REDUCEDs ("LPM_V4_V6_ASSOC_DATA_REDUCED")
#endif
#ifndef LPM_V6_KEYs
#define LPM_V6_KEYs ("LPM_V6_KEY")
#endif
#ifndef LPORT_TABMs
#define LPORT_TABMs ("LPORT_TABM")
#endif
#ifndef LP_DFEs
#define LP_DFEs ("LP_DFE")
#endif
#ifndef LP_DFE_AUTOs
#define LP_DFE_AUTOs ("LP_DFE_AUTO")
#endif
#ifndef LP_TX_PRECODER_ONs
#define LP_TX_PRECODER_ONs ("LP_TX_PRECODER_ON")
#endif
#ifndef LP_TX_PRECODER_ON_AUTOs
#define LP_TX_PRECODER_ON_AUTOs ("LP_TX_PRECODER_ON_AUTO")
#endif
#ifndef LSBs
#define LSBs ("LSB")
#endif
#ifndef LSB_10BITSs
#define LSB_10BITSs ("LSB_10BITS")
#endif
#ifndef LSB_11BITSs
#define LSB_11BITSs ("LSB_11BITS")
#endif
#ifndef LSB_12BITSs
#define LSB_12BITSs ("LSB_12BITS")
#endif
#ifndef LSB_13BITSs
#define LSB_13BITSs ("LSB_13BITS")
#endif
#ifndef LSB_14BITSs
#define LSB_14BITSs ("LSB_14BITS")
#endif
#ifndef LSB_15BITSs
#define LSB_15BITSs ("LSB_15BITS")
#endif
#ifndef LSB_16BITSs
#define LSB_16BITSs ("LSB_16BITS")
#endif
#ifndef LTIDs
#define LTIDs ("LTID")
#endif
#ifndef LTID_AUTOs
#define LTID_AUTOs ("LTID_AUTO")
#endif
#ifndef LTID_OPERs
#define LTID_OPERs ("LTID_OPER")
#endif
#ifndef MACs
#define MACs ("MAC")
#endif
#ifndef MACRO_FLOW_HASH_ALGs
#define MACRO_FLOW_HASH_ALGs ("MACRO_FLOW_HASH_ALG")
#endif
#ifndef MAC_ADDRs
#define MAC_ADDRs ("MAC_ADDR")
#endif
#ifndef MAC_ADDR_MASKs
#define MAC_ADDR_MASKs ("MAC_ADDR_MASK")
#endif
#ifndef MAC_BLOCKMs
#define MAC_BLOCKMs ("MAC_BLOCKM")
#endif
#ifndef MAC_CONTROL_FRAMEs
#define MAC_CONTROL_FRAMEs ("MAC_CONTROL_FRAME")
#endif
#ifndef MAC_COPY_TO_CPUs
#define MAC_COPY_TO_CPUs ("MAC_COPY_TO_CPU")
#endif
#ifndef MAC_DISABLEDs
#define MAC_DISABLEDs ("MAC_DISABLED")
#endif
#ifndef MAC_DROPs
#define MAC_DROPs ("MAC_DROP")
#endif
#ifndef MAC_ECC_INTR_ENABLEs
#define MAC_ECC_INTR_ENABLEs ("MAC_ECC_INTR_ENABLE")
#endif
#ifndef MAC_IP_BIND_LOOKUP_MISS_DROPs
#define MAC_IP_BIND_LOOKUP_MISS_DROPs ("MAC_IP_BIND_LOOKUP_MISS_DROP")
#endif
#ifndef MAC_IP_BIND_LOOKUP_MISS_DROP_MASKs
#define MAC_IP_BIND_LOOKUP_MISS_DROP_MASKs ("MAC_IP_BIND_LOOKUP_MISS_DROP_MASK")
#endif
#ifndef MAC_LEARNs
#define MAC_LEARNs ("MAC_LEARN")
#endif
#ifndef MAC_LEARN_AS_PENDINGs
#define MAC_LEARN_AS_PENDINGs ("MAC_LEARN_AS_PENDING")
#endif
#ifndef MAC_LEARN_OVERRIDEs
#define MAC_LEARN_OVERRIDEs ("MAC_LEARN_OVERRIDE")
#endif
#ifndef MAC_LIMIT_DROPs
#define MAC_LIMIT_DROPs ("MAC_LIMIT_DROP")
#endif
#ifndef MAC_LIMIT_NODROPs
#define MAC_LIMIT_NODROPs ("MAC_LIMIT_NODROP")
#endif
#ifndef MAC_MASKs
#define MAC_MASKs ("MAC_MASK")
#endif
#ifndef MAC_MOVEs
#define MAC_MOVEs ("MAC_MOVE")
#endif
#ifndef MAC_MOVE_AS_PENDINGs
#define MAC_MOVE_AS_PENDINGs ("MAC_MOVE_AS_PENDING")
#endif
#ifndef MAC_MOVE_COPY_TO_CPUs
#define MAC_MOVE_COPY_TO_CPUs ("MAC_MOVE_COPY_TO_CPU")
#endif
#ifndef MAC_MOVE_DROPs
#define MAC_MOVE_DROPs ("MAC_MOVE_DROP")
#endif
#ifndef MAC_MOVE_FAILURE_TO_CPUs
#define MAC_MOVE_FAILURE_TO_CPUs ("MAC_MOVE_FAILURE_TO_CPU")
#endif
#ifndef MAC_MOVE_OVERRIDEs
#define MAC_MOVE_OVERRIDEs ("MAC_MOVE_OVERRIDE")
#endif
#ifndef MAC_SAs
#define MAC_SAs ("MAC_SA")
#endif
#ifndef MANUAL_SYNCs
#define MANUAL_SYNCs ("MANUAL_SYNC")
#endif
#ifndef MAPs
#define MAPs ("MAP")
#endif
#ifndef MAP_PRI_CNGs
#define MAP_PRI_CNGs ("MAP_PRI_CNG")
#endif
#ifndef MARGINs
#define MARGINs ("MARGIN")
#endif
#ifndef MARKs
#define MARKs ("MARK")
#endif
#ifndef MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs
#define MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_IDs ("MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_ID")
#endif
#ifndef MARTIAN_ADDRs
#define MARTIAN_ADDRs ("MARTIAN_ADDR")
#endif
#ifndef MARTIAN_ADDRESS_TO_CPUs
#define MARTIAN_ADDRESS_TO_CPUs ("MARTIAN_ADDRESS_TO_CPU")
#endif
#ifndef MARTIAN_ADDR_MASKs
#define MARTIAN_ADDR_MASKs ("MARTIAN_ADDR_MASK")
#endif
#ifndef MASKs
#define MASKs ("MASK")
#endif
#ifndef MASK_SIZE_1s
#define MASK_SIZE_1s ("MASK_SIZE_1")
#endif
#ifndef MASK_SIZE_2s
#define MASK_SIZE_2s ("MASK_SIZE_2")
#endif
#ifndef MASK_SIZE_3s
#define MASK_SIZE_3s ("MASK_SIZE_3")
#endif
#ifndef MATCHs
#define MATCHs ("MATCH")
#endif
#ifndef MATCH_NON_ZERO_OUI_SNAPs
#define MATCH_NON_ZERO_OUI_SNAPs ("MATCH_NON_ZERO_OUI_SNAP")
#endif
#ifndef MAXs
#define MAXs ("MAX")
#endif
#ifndef MAX_BANDWIDTH_KBPSs
#define MAX_BANDWIDTH_KBPSs ("MAX_BANDWIDTH_KBPS")
#endif
#ifndef MAX_BANDWIDTH_KBPS_OPERs
#define MAX_BANDWIDTH_KBPS_OPERs ("MAX_BANDWIDTH_KBPS_OPER")
#endif
#ifndef MAX_BURST_KBITSs
#define MAX_BURST_KBITSs ("MAX_BURST_KBITS")
#endif
#ifndef MAX_BURST_PKTSs
#define MAX_BURST_PKTSs ("MAX_BURST_PKTS")
#endif
#ifndef MAX_BURST_SIZE_KBITSs
#define MAX_BURST_SIZE_KBITSs ("MAX_BURST_SIZE_KBITS")
#endif
#ifndef MAX_BURST_SIZE_KBITS_OPERs
#define MAX_BURST_SIZE_KBITS_OPERs ("MAX_BURST_SIZE_KBITS_OPER")
#endif
#ifndef MAX_BURST_SIZE_PKTSs
#define MAX_BURST_SIZE_PKTSs ("MAX_BURST_SIZE_PKTS")
#endif
#ifndef MAX_BURST_SIZE_PKTS_OPERs
#define MAX_BURST_SIZE_PKTS_OPERs ("MAX_BURST_SIZE_PKTS_OPER")
#endif
#ifndef MAX_CREDIT_CELLSs
#define MAX_CREDIT_CELLSs ("MAX_CREDIT_CELLS")
#endif
#ifndef MAX_ENTRIESs
#define MAX_ENTRIESs ("MAX_ENTRIES")
#endif
#ifndef MAX_FRAME_SIZEs
#define MAX_FRAME_SIZEs ("MAX_FRAME_SIZE")
#endif
#ifndef MAX_HISTOGRAM_GROUPs
#define MAX_HISTOGRAM_GROUPs ("MAX_HISTOGRAM_GROUP")
#endif
#ifndef MAX_LABELs
#define MAX_LABELs ("MAX_LABEL")
#endif
#ifndef MAX_LABELSs
#define MAX_LABELSs ("MAX_LABELS")
#endif
#ifndef MAX_LIMITs
#define MAX_LIMITs ("MAX_LIMIT")
#endif
#ifndef MAX_NUM_MC_REPLs
#define MAX_NUM_MC_REPLs ("MAX_NUM_MC_REPL")
#endif
#ifndef MAX_PATHSs
#define MAX_PATHSs ("MAX_PATHS")
#endif
#ifndef MAX_PKT_LENGTHs
#define MAX_PKT_LENGTHs ("MAX_PKT_LENGTH")
#endif
#ifndef MAX_PKT_SIZEs
#define MAX_PKT_SIZEs ("MAX_PKT_SIZE")
#endif
#ifndef MAX_RATE_KBPSs
#define MAX_RATE_KBPSs ("MAX_RATE_KBPS")
#endif
#ifndef MAX_RATE_KBPS_OPERs
#define MAX_RATE_KBPS_OPERs ("MAX_RATE_KBPS_OPER")
#endif
#ifndef MAX_RATE_PPSs
#define MAX_RATE_PPSs ("MAX_RATE_PPS")
#endif
#ifndef MAX_RATE_PPS_OPERs
#define MAX_RATE_PPS_OPERs ("MAX_RATE_PPS_OPER")
#endif
#ifndef MAX_RAW_BUCKETSs
#define MAX_RAW_BUCKETSs ("MAX_RAW_BUCKETS")
#endif
#ifndef MAX_SUB_PORTs
#define MAX_SUB_PORTs ("MAX_SUB_PORT")
#endif
#ifndef MAX_THD_EXCEEDs
#define MAX_THD_EXCEEDs ("MAX_THD_EXCEED")
#endif
#ifndef MAX_USAGE_BYTEs
#define MAX_USAGE_BYTEs ("MAX_USAGE_BYTE")
#endif
#ifndef MAX_USAGE_CELLSs
#define MAX_USAGE_CELLSs ("MAX_USAGE_CELLS")
#endif
#ifndef MAX_USAGE_MODEs
#define MAX_USAGE_MODEs ("MAX_USAGE_MODE")
#endif
#ifndef MAX_VALUEs
#define MAX_VALUEs ("MAX_VALUE")
#endif
#ifndef MC_BASE_INDEXs
#define MC_BASE_INDEXs ("MC_BASE_INDEX")
#endif
#ifndef MC_BRIDGEDs
#define MC_BRIDGEDs ("MC_BRIDGED")
#endif
#ifndef MC_CELLSs
#define MC_CELLSs ("MC_CELLS")
#endif
#ifndef MC_CONTROL_4Rs
#define MC_CONTROL_4Rs ("MC_CONTROL_4R")
#endif
#ifndef MC_CONTROL_5Rs
#define MC_CONTROL_5Rs ("MC_CONTROL_5R")
#endif
#ifndef MC_COSs
#define MC_COSs ("MC_COS")
#endif
#ifndef MC_DROPs
#define MC_DROPs ("MC_DROP")
#endif
#ifndef MC_GREEN_PKTs
#define MC_GREEN_PKTs ("MC_GREEN_PKT")
#endif
#ifndef MC_GROUPs
#define MC_GROUPs ("MC_GROUP")
#endif
#ifndef MC_GROUP_LOWERs
#define MC_GROUP_LOWERs ("MC_GROUP_LOWER")
#endif
#ifndef MC_GROUP_UPPERs
#define MC_GROUP_UPPERs ("MC_GROUP_UPPER")
#endif
#ifndef MC_ID_ERRORs
#define MC_ID_ERRORs ("MC_ID_ERROR")
#endif
#ifndef MC_ID_ERROR_MASKs
#define MC_ID_ERROR_MASKs ("MC_ID_ERROR_MASK")
#endif
#ifndef MC_INDEX_ERRs
#define MC_INDEX_ERRs ("MC_INDEX_ERR")
#endif
#ifndef MC_INDEX_ERR_TO_CPUs
#define MC_INDEX_ERR_TO_CPUs ("MC_INDEX_ERR_TO_CPU")
#endif
#ifndef MC_MASK_MODEs
#define MC_MASK_MODEs ("MC_MASK_MODE")
#endif
#ifndef MC_MIN_USAGE_CELLSs
#define MC_MIN_USAGE_CELLSs ("MC_MIN_USAGE_CELLS")
#endif
#ifndef MC_MPLSs
#define MC_MPLSs ("MC_MPLS")
#endif
#ifndef MC_NUM_ENTRIESs
#define MC_NUM_ENTRIESs ("MC_NUM_ENTRIES")
#endif
#ifndef MC_OVERRIDEs
#define MC_OVERRIDEs ("MC_OVERRIDE")
#endif
#ifndef MC_PKTs
#define MC_PKTs ("MC_PKT")
#endif
#ifndef MC_PKT_MC_COSs
#define MC_PKT_MC_COSs ("MC_PKT_MC_COS")
#endif
#ifndef MC_PKT_MC_COS_OVERRIDEs
#define MC_PKT_MC_COS_OVERRIDEs ("MC_PKT_MC_COS_OVERRIDE")
#endif
#ifndef MC_PORT_SERVICE_POOLs
#define MC_PORT_SERVICE_POOLs ("MC_PORT_SERVICE_POOL")
#endif
#ifndef MC_Qs
#define MC_Qs ("MC_Q")
#endif
#ifndef MC_QUEUE_LIMIT_EXCEEDSs
#define MC_QUEUE_LIMIT_EXCEEDSs ("MC_QUEUE_LIMIT_EXCEEDS")
#endif
#ifndef MC_Q_CELLSs
#define MC_Q_CELLSs ("MC_Q_CELLS")
#endif
#ifndef MC_Q_GRP_MIN_GUARANTEE_CELLSs
#define MC_Q_GRP_MIN_GUARANTEE_CELLSs ("MC_Q_GRP_MIN_GUARANTEE_CELLS")
#endif
#ifndef MC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs
#define MC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs ("MC_Q_GRP_MIN_GUARANTEE_CELLS_OPER")
#endif
#ifndef MC_Q_INVALIDs
#define MC_Q_INVALIDs ("MC_Q_INVALID")
#endif
#ifndef MC_Q_LIMIT_EXCEEDSs
#define MC_Q_LIMIT_EXCEEDSs ("MC_Q_LIMIT_EXCEEDS")
#endif
#ifndef MC_Q_PORTs
#define MC_Q_PORTs ("MC_Q_PORT")
#endif
#ifndef MC_RED_PKTs
#define MC_RED_PKTs ("MC_RED_PKT")
#endif
#ifndef MC_SERVICE_POOLs
#define MC_SERVICE_POOLs ("MC_SERVICE_POOL")
#endif
#ifndef MC_SHARED_USAGE_CELLSs
#define MC_SHARED_USAGE_CELLSs ("MC_SHARED_USAGE_CELLS")
#endif
#ifndef MC_TM_EBST_DATA_IDs
#define MC_TM_EBST_DATA_IDs ("MC_TM_EBST_DATA_ID")
#endif
#ifndef MC_YELLOW_PKTs
#define MC_YELLOW_PKTs ("MC_YELLOW_PKT")
#endif
#ifndef MEDIUM_CONGESTIONs
#define MEDIUM_CONGESTIONs ("MEDIUM_CONGESTION")
#endif
#ifndef MEDIUM_TYPEs
#define MEDIUM_TYPEs ("MEDIUM_TYPE")
#endif
#ifndef MEDIUM_TYPE_AUTOs
#define MEDIUM_TYPE_AUTOs ("MEDIUM_TYPE_AUTO")
#endif
#ifndef MEMBER_CNTs
#define MEMBER_CNTs ("MEMBER_CNT")
#endif
#ifndef MEMBER_OVERLAY_LIMITs
#define MEMBER_OVERLAY_LIMITs ("MEMBER_OVERLAY_LIMIT")
#endif
#ifndef MEMBER_PORTSs
#define MEMBER_PORTSs ("MEMBER_PORTS")
#endif
#ifndef MEMBER_REASSIGNMENT_CNTs
#define MEMBER_REASSIGNMENT_CNTs ("MEMBER_REASSIGNMENT_CNT")
#endif
#ifndef MEMBER_REPLICATIONs
#define MEMBER_REPLICATIONs ("MEMBER_REPLICATION")
#endif
#ifndef MEMBER_WEIGHTs
#define MEMBER_WEIGHTs ("MEMBER_WEIGHT")
#endif
#ifndef MEMBER_WEIGHT_CONCATs
#define MEMBER_WEIGHT_CONCATs ("MEMBER_WEIGHT_CONCAT")
#endif
#ifndef MEMBER_WEIGHT_OFFSETs
#define MEMBER_WEIGHT_OFFSETs ("MEMBER_WEIGHT_OFFSET")
#endif
#ifndef MEMBER_WEIGHT_SUBSET_SELECTs
#define MEMBER_WEIGHT_SUBSET_SELECTs ("MEMBER_WEIGHT_SUBSET_SELECT")
#endif
#ifndef MEM_SCAN_RETRY_COUNTs
#define MEM_SCAN_RETRY_COUNTs ("MEM_SCAN_RETRY_COUNT")
#endif
#ifndef MEM_SCAN_TIME_TO_WAITs
#define MEM_SCAN_TIME_TO_WAITs ("MEM_SCAN_TIME_TO_WAIT")
#endif
#ifndef MESSAGE_Q_DEPTHs
#define MESSAGE_Q_DEPTHs ("MESSAGE_Q_DEPTH")
#endif
#ifndef METADATAs
#define METADATAs ("METADATA")
#endif
#ifndef METADATA_INSERT_MODEs
#define METADATA_INSERT_MODEs ("METADATA_INSERT_MODE")
#endif
#ifndef METADATA_PROFILE_IDs
#define METADATA_PROFILE_IDs ("METADATA_PROFILE_ID")
#endif
#ifndef METADATA_TYPEs
#define METADATA_TYPEs ("METADATA_TYPE")
#endif
#ifndef METER_EGR_FP_TEMPLATE_IDs
#define METER_EGR_FP_TEMPLATE_IDs ("METER_EGR_FP_TEMPLATE_ID")
#endif
#ifndef METER_EGR_OPERMODE_PIPEUNIQUEs
#define METER_EGR_OPERMODE_PIPEUNIQUEs ("METER_EGR_OPERMODE_PIPEUNIQUE")
#endif
#ifndef METER_FP_CONFIGs
#define METER_FP_CONFIGs ("METER_FP_CONFIG")
#endif
#ifndef METER_FP_CONTROLs
#define METER_FP_CONTROLs ("METER_FP_CONTROL")
#endif
#ifndef METER_ING_FP_DEVICE_INFOs
#define METER_ING_FP_DEVICE_INFOs ("METER_ING_FP_DEVICE_INFO")
#endif
#ifndef METER_ING_FP_GRANULARITY_INFOs
#define METER_ING_FP_GRANULARITY_INFOs ("METER_ING_FP_GRANULARITY_INFO")
#endif
#ifndef METER_ING_FP_GRANULARITY_INFO_IDs
#define METER_ING_FP_GRANULARITY_INFO_IDs ("METER_ING_FP_GRANULARITY_INFO_ID")
#endif
#ifndef METER_ING_FP_TEMPLATEs
#define METER_ING_FP_TEMPLATEs ("METER_ING_FP_TEMPLATE")
#endif
#ifndef METER_ING_FP_TEMPLATE_IDs
#define METER_ING_FP_TEMPLATE_IDs ("METER_ING_FP_TEMPLATE_ID")
#endif
#ifndef METER_ING_OPERMODE_PIPEUNIQUEs
#define METER_ING_OPERMODE_PIPEUNIQUEs ("METER_ING_OPERMODE_PIPEUNIQUE")
#endif
#ifndef METER_MODEs
#define METER_MODEs ("METER_MODE")
#endif
#ifndef METER_TEMPLATE_NOT_EXISTSs
#define METER_TEMPLATE_NOT_EXISTSs ("METER_TEMPLATE_NOT_EXISTS")
#endif
#ifndef METICULOUS_KEYED_SHA1s
#define METICULOUS_KEYED_SHA1s ("METICULOUS_KEYED_SHA1")
#endif
#ifndef MGMT_OBM_BUFFER_CONFIGRs
#define MGMT_OBM_BUFFER_CONFIGRs ("MGMT_OBM_BUFFER_CONFIGR")
#endif
#ifndef MGMT_OBM_CONTROLRs
#define MGMT_OBM_CONTROLRs ("MGMT_OBM_CONTROLR")
#endif
#ifndef MGMT_OBM_CTRL_ECC_STATUSRs
#define MGMT_OBM_CTRL_ECC_STATUSRs ("MGMT_OBM_CTRL_ECC_STATUSR")
#endif
#ifndef MGMT_OBM_DATA_ECC_STATUSRs
#define MGMT_OBM_DATA_ECC_STATUSRs ("MGMT_OBM_DATA_ECC_STATUSR")
#endif
#ifndef MGMT_OBM_DSCP_MAP_PORT0Ms
#define MGMT_OBM_DSCP_MAP_PORT0Ms ("MGMT_OBM_DSCP_MAP_PORT0M")
#endif
#ifndef MGMT_OBM_DSCP_MAP_PORT1Ms
#define MGMT_OBM_DSCP_MAP_PORT1Ms ("MGMT_OBM_DSCP_MAP_PORT1M")
#endif
#ifndef MGMT_OBM_ETAG_MAP_PORT0Ms
#define MGMT_OBM_ETAG_MAP_PORT0Ms ("MGMT_OBM_ETAG_MAP_PORT0M")
#endif
#ifndef MGMT_OBM_ETAG_MAP_PORT1Ms
#define MGMT_OBM_ETAG_MAP_PORT1Ms ("MGMT_OBM_ETAG_MAP_PORT1M")
#endif
#ifndef MGMT_OBM_FC_THRESHOLDRs
#define MGMT_OBM_FC_THRESHOLDRs ("MGMT_OBM_FC_THRESHOLDR")
#endif
#ifndef MGMT_OBM_FC_THRESHOLD_1Rs
#define MGMT_OBM_FC_THRESHOLD_1Rs ("MGMT_OBM_FC_THRESHOLD_1R")
#endif
#ifndef MGMT_OBM_FLOW_CONTROL_CONFIGRs
#define MGMT_OBM_FLOW_CONTROL_CONFIGRs ("MGMT_OBM_FLOW_CONTROL_CONFIGR")
#endif
#ifndef MGMT_OBM_FLOW_CONTROL_EVENT_COUNTRs
#define MGMT_OBM_FLOW_CONTROL_EVENT_COUNTRs ("MGMT_OBM_FLOW_CONTROL_EVENT_COUNTR")
#endif
#ifndef MGMT_OBM_GSH_ETHERTYPERs
#define MGMT_OBM_GSH_ETHERTYPERs ("MGMT_OBM_GSH_ETHERTYPER")
#endif
#ifndef MGMT_OBM_INNER_TPIDRs
#define MGMT_OBM_INNER_TPIDRs ("MGMT_OBM_INNER_TPIDR")
#endif
#ifndef MGMT_OBM_INTR_ENABLERs
#define MGMT_OBM_INTR_ENABLERs ("MGMT_OBM_INTR_ENABLER")
#endif
#ifndef MGMT_OBM_INTR_STATUSRs
#define MGMT_OBM_INTR_STATUSRs ("MGMT_OBM_INTR_STATUSR")
#endif
#ifndef MGMT_OBM_IOM_STATS_WINDOW_RESULTSMs
#define MGMT_OBM_IOM_STATS_WINDOW_RESULTSMs ("MGMT_OBM_IOM_STATS_WINDOW_RESULTSM")
#endif
#ifndef MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTRs
#define MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTRs ("MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTRs
#define MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTRs ("MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTRs
#define MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTRs ("MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTRs
#define MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTRs ("MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTRs
#define MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTRs ("MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTRs
#define MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTRs ("MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTRs
#define MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTRs ("MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTRs
#define MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTRs ("MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTR")
#endif
#ifndef MGMT_OBM_MAX_USAGERs
#define MGMT_OBM_MAX_USAGERs ("MGMT_OBM_MAX_USAGER")
#endif
#ifndef MGMT_OBM_MAX_USAGE_SELECTRs
#define MGMT_OBM_MAX_USAGE_SELECTRs ("MGMT_OBM_MAX_USAGE_SELECTR")
#endif
#ifndef MGMT_OBM_MONITOR_CONFIGRs
#define MGMT_OBM_MONITOR_CONFIGRs ("MGMT_OBM_MONITOR_CONFIGR")
#endif
#ifndef MGMT_OBM_MONITOR_STATS_CONFIGRs
#define MGMT_OBM_MONITOR_STATS_CONFIGRs ("MGMT_OBM_MONITOR_STATS_CONFIGR")
#endif
#ifndef MGMT_OBM_NIV_ETHERTYPERs
#define MGMT_OBM_NIV_ETHERTYPERs ("MGMT_OBM_NIV_ETHERTYPER")
#endif
#ifndef MGMT_OBM_OPAQUE_TAG_CONFIGRs
#define MGMT_OBM_OPAQUE_TAG_CONFIGRs ("MGMT_OBM_OPAQUE_TAG_CONFIGR")
#endif
#ifndef MGMT_OBM_OPAQUE_TAG_CONFIG_0Rs
#define MGMT_OBM_OPAQUE_TAG_CONFIG_0Rs ("MGMT_OBM_OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef MGMT_OBM_OPAQUE_TAG_CONFIG_1Rs
#define MGMT_OBM_OPAQUE_TAG_CONFIG_1Rs ("MGMT_OBM_OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef MGMT_OBM_OUTER_TPIDRs
#define MGMT_OBM_OUTER_TPIDRs ("MGMT_OBM_OUTER_TPIDR")
#endif
#ifndef MGMT_OBM_OUTER_TPID_0Rs
#define MGMT_OBM_OUTER_TPID_0Rs ("MGMT_OBM_OUTER_TPID_0R")
#endif
#ifndef MGMT_OBM_OUTER_TPID_1Rs
#define MGMT_OBM_OUTER_TPID_1Rs ("MGMT_OBM_OUTER_TPID_1R")
#endif
#ifndef MGMT_OBM_OUTER_TPID_2Rs
#define MGMT_OBM_OUTER_TPID_2Rs ("MGMT_OBM_OUTER_TPID_2R")
#endif
#ifndef MGMT_OBM_OUTER_TPID_3Rs
#define MGMT_OBM_OUTER_TPID_3Rs ("MGMT_OBM_OUTER_TPID_3R")
#endif
#ifndef MGMT_OBM_OVERSUB_MON_ECC_STATUSRs
#define MGMT_OBM_OVERSUB_MON_ECC_STATUSRs ("MGMT_OBM_OVERSUB_MON_ECC_STATUSR")
#endif
#ifndef MGMT_OBM_PE_ETHERTYPERs
#define MGMT_OBM_PE_ETHERTYPERs ("MGMT_OBM_PE_ETHERTYPER")
#endif
#ifndef MGMT_OBM_PORT_CONFIGRs
#define MGMT_OBM_PORT_CONFIGRs ("MGMT_OBM_PORT_CONFIGR")
#endif
#ifndef MGMT_OBM_PRI_MAP_PORT0Ms
#define MGMT_OBM_PRI_MAP_PORT0Ms ("MGMT_OBM_PRI_MAP_PORT0M")
#endif
#ifndef MGMT_OBM_PRI_MAP_PORT1Ms
#define MGMT_OBM_PRI_MAP_PORT1Ms ("MGMT_OBM_PRI_MAP_PORT1M")
#endif
#ifndef MGMT_OBM_PROTOCOL_CONTROL_0Rs
#define MGMT_OBM_PROTOCOL_CONTROL_0Rs ("MGMT_OBM_PROTOCOL_CONTROL_0R")
#endif
#ifndef MGMT_OBM_PROTOCOL_CONTROL_1Rs
#define MGMT_OBM_PROTOCOL_CONTROL_1Rs ("MGMT_OBM_PROTOCOL_CONTROL_1R")
#endif
#ifndef MGMT_OBM_PROTOCOL_CONTROL_2Rs
#define MGMT_OBM_PROTOCOL_CONTROL_2Rs ("MGMT_OBM_PROTOCOL_CONTROL_2R")
#endif
#ifndef MGMT_OBM_RAM_CONTROLRs
#define MGMT_OBM_RAM_CONTROLRs ("MGMT_OBM_RAM_CONTROLR")
#endif
#ifndef MGMT_OBM_SER_CONTROLRs
#define MGMT_OBM_SER_CONTROLRs ("MGMT_OBM_SER_CONTROLR")
#endif
#ifndef MGMT_OBM_SHARED_CONFIGRs
#define MGMT_OBM_SHARED_CONFIGRs ("MGMT_OBM_SHARED_CONFIGR")
#endif
#ifndef MGMT_OBM_TC_MAP_PORT0Ms
#define MGMT_OBM_TC_MAP_PORT0Ms ("MGMT_OBM_TC_MAP_PORT0M")
#endif
#ifndef MGMT_OBM_TC_MAP_PORT1Ms
#define MGMT_OBM_TC_MAP_PORT1Ms ("MGMT_OBM_TC_MAP_PORT1M")
#endif
#ifndef MGMT_OBM_TDMRs
#define MGMT_OBM_TDMRs ("MGMT_OBM_TDMR")
#endif
#ifndef MGMT_OBM_THRESHOLDRs
#define MGMT_OBM_THRESHOLDRs ("MGMT_OBM_THRESHOLDR")
#endif
#ifndef MGMT_OBM_USAGERs
#define MGMT_OBM_USAGERs ("MGMT_OBM_USAGER")
#endif
#ifndef MIB_MEMORY_ROW0s
#define MIB_MEMORY_ROW0s ("MIB_MEMORY_ROW0")
#endif
#ifndef MIB_MEMORY_ROW1s
#define MIB_MEMORY_ROW1s ("MIB_MEMORY_ROW1")
#endif
#ifndef MIB_MEMORY_ROW10s
#define MIB_MEMORY_ROW10s ("MIB_MEMORY_ROW10")
#endif
#ifndef MIB_MEMORY_ROW11s
#define MIB_MEMORY_ROW11s ("MIB_MEMORY_ROW11")
#endif
#ifndef MIB_MEMORY_ROW12s
#define MIB_MEMORY_ROW12s ("MIB_MEMORY_ROW12")
#endif
#ifndef MIB_MEMORY_ROW13s
#define MIB_MEMORY_ROW13s ("MIB_MEMORY_ROW13")
#endif
#ifndef MIB_MEMORY_ROW14s
#define MIB_MEMORY_ROW14s ("MIB_MEMORY_ROW14")
#endif
#ifndef MIB_MEMORY_ROW15s
#define MIB_MEMORY_ROW15s ("MIB_MEMORY_ROW15")
#endif
#ifndef MIB_MEMORY_ROW2s
#define MIB_MEMORY_ROW2s ("MIB_MEMORY_ROW2")
#endif
#ifndef MIB_MEMORY_ROW3s
#define MIB_MEMORY_ROW3s ("MIB_MEMORY_ROW3")
#endif
#ifndef MIB_MEMORY_ROW4s
#define MIB_MEMORY_ROW4s ("MIB_MEMORY_ROW4")
#endif
#ifndef MIB_MEMORY_ROW5s
#define MIB_MEMORY_ROW5s ("MIB_MEMORY_ROW5")
#endif
#ifndef MIB_MEMORY_ROW6s
#define MIB_MEMORY_ROW6s ("MIB_MEMORY_ROW6")
#endif
#ifndef MIB_MEMORY_ROW7s
#define MIB_MEMORY_ROW7s ("MIB_MEMORY_ROW7")
#endif
#ifndef MIB_MEMORY_ROW8s
#define MIB_MEMORY_ROW8s ("MIB_MEMORY_ROW8")
#endif
#ifndef MIB_MEMORY_ROW9s
#define MIB_MEMORY_ROW9s ("MIB_MEMORY_ROW9")
#endif
#ifndef MICROs
#define MICROs ("MICRO")
#endif
#ifndef MID_PRI_GROUPs
#define MID_PRI_GROUPs ("MID_PRI_GROUP")
#endif
#ifndef MIIM_CH0_ADDRESSRs
#define MIIM_CH0_ADDRESSRs ("MIIM_CH0_ADDRESSR")
#endif
#ifndef MIIM_CH0_CONTROLRs
#define MIIM_CH0_CONTROLRs ("MIIM_CH0_CONTROLR")
#endif
#ifndef MIIM_CH0_PARAMSRs
#define MIIM_CH0_PARAMSRs ("MIIM_CH0_PARAMSR")
#endif
#ifndef MIIM_CH0_STATUSRs
#define MIIM_CH0_STATUSRs ("MIIM_CH0_STATUSR")
#endif
#ifndef MIIM_CH1_ADDRESSRs
#define MIIM_CH1_ADDRESSRs ("MIIM_CH1_ADDRESSR")
#endif
#ifndef MIIM_CH1_CONTROLRs
#define MIIM_CH1_CONTROLRs ("MIIM_CH1_CONTROLR")
#endif
#ifndef MIIM_CH1_PARAMSRs
#define MIIM_CH1_PARAMSRs ("MIIM_CH1_PARAMSR")
#endif
#ifndef MIIM_CH1_STATUSRs
#define MIIM_CH1_STATUSRs ("MIIM_CH1_STATUSR")
#endif
#ifndef MIIM_CH2_ADDRESSRs
#define MIIM_CH2_ADDRESSRs ("MIIM_CH2_ADDRESSR")
#endif
#ifndef MIIM_CH2_CONTROLRs
#define MIIM_CH2_CONTROLRs ("MIIM_CH2_CONTROLR")
#endif
#ifndef MIIM_CH2_PARAMSRs
#define MIIM_CH2_PARAMSRs ("MIIM_CH2_PARAMSR")
#endif
#ifndef MIIM_CH2_STATUSRs
#define MIIM_CH2_STATUSRs ("MIIM_CH2_STATUSR")
#endif
#ifndef MIIM_CH3_ADDRESSRs
#define MIIM_CH3_ADDRESSRs ("MIIM_CH3_ADDRESSR")
#endif
#ifndef MIIM_CH3_CONTROLRs
#define MIIM_CH3_CONTROLRs ("MIIM_CH3_CONTROLR")
#endif
#ifndef MIIM_CH3_PARAMSRs
#define MIIM_CH3_PARAMSRs ("MIIM_CH3_PARAMSR")
#endif
#ifndef MIIM_CH3_STATUSRs
#define MIIM_CH3_STATUSRs ("MIIM_CH3_STATUSR")
#endif
#ifndef MIIM_CH_ADDRESSRs
#define MIIM_CH_ADDRESSRs ("MIIM_CH_ADDRESSR")
#endif
#ifndef MIIM_CH_CONTROLRs
#define MIIM_CH_CONTROLRs ("MIIM_CH_CONTROLR")
#endif
#ifndef MIIM_CH_PARAMSRs
#define MIIM_CH_PARAMSRs ("MIIM_CH_PARAMSR")
#endif
#ifndef MIIM_CH_STATUSRs
#define MIIM_CH_STATUSRs ("MIIM_CH_STATUSR")
#endif
#ifndef MIIM_COMMON_CONTROLRs
#define MIIM_COMMON_CONTROLRs ("MIIM_COMMON_CONTROLR")
#endif
#ifndef MIIM_DMA_CH0_CONFIGRs
#define MIIM_DMA_CH0_CONFIGRs ("MIIM_DMA_CH0_CONFIGR")
#endif
#ifndef MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSRs ("MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSRs
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSRs ("MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSRs
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSRs ("MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSR")
#endif
#ifndef MIIM_DMA_CH0_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH0_DST_HOST_ADDRESSRs ("MIIM_DMA_CH0_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH0_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH0_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH0_STATUSRs
#define MIIM_DMA_CH0_STATUSRs ("MIIM_DMA_CH0_STATUSR")
#endif
#ifndef MIIM_DMA_CH1_CONFIGRs
#define MIIM_DMA_CH1_CONFIGRs ("MIIM_DMA_CH1_CONFIGR")
#endif
#ifndef MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSRs ("MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSRs
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSRs ("MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSRs
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSRs ("MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSR")
#endif
#ifndef MIIM_DMA_CH1_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH1_DST_HOST_ADDRESSRs ("MIIM_DMA_CH1_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH1_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH1_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH1_STATUSRs
#define MIIM_DMA_CH1_STATUSRs ("MIIM_DMA_CH1_STATUSR")
#endif
#ifndef MIIM_DMA_CH_CONFIGRs
#define MIIM_DMA_CH_CONFIGRs ("MIIM_DMA_CH_CONFIGR")
#endif
#ifndef MIIM_DMA_CH_CURR_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH_CURR_DST_HOST_ADDRESSRs ("MIIM_DMA_CH_CURR_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSRs
#define MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSRs ("MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSRs
#define MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSRs ("MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSR")
#endif
#ifndef MIIM_DMA_CH_DST_HOST_ADDRESSRs
#define MIIM_DMA_CH_DST_HOST_ADDRESSRs ("MIIM_DMA_CH_DST_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_SRC_HOST_ADDRESSRs
#define MIIM_DMA_CH_SRC_HOST_ADDRESSRs ("MIIM_DMA_CH_SRC_HOST_ADDRESSR")
#endif
#ifndef MIIM_DMA_CH_STATUSRs
#define MIIM_DMA_CH_STATUSRs ("MIIM_DMA_CH_STATUSR")
#endif
#ifndef MIIM_IF0_IO_CHAR_REG1Rs
#define MIIM_IF0_IO_CHAR_REG1Rs ("MIIM_IF0_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF0_IO_CHAR_REG2Rs
#define MIIM_IF0_IO_CHAR_REG2Rs ("MIIM_IF0_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF0_IO_CHAR_REG3Rs
#define MIIM_IF0_IO_CHAR_REG3Rs ("MIIM_IF0_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF10_IO_CHAR_REG1Rs
#define MIIM_IF10_IO_CHAR_REG1Rs ("MIIM_IF10_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF10_IO_CHAR_REG2Rs
#define MIIM_IF10_IO_CHAR_REG2Rs ("MIIM_IF10_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF10_IO_CHAR_REG3Rs
#define MIIM_IF10_IO_CHAR_REG3Rs ("MIIM_IF10_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF11_IO_CHAR_REG1Rs
#define MIIM_IF11_IO_CHAR_REG1Rs ("MIIM_IF11_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF11_IO_CHAR_REG2Rs
#define MIIM_IF11_IO_CHAR_REG2Rs ("MIIM_IF11_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF11_IO_CHAR_REG3Rs
#define MIIM_IF11_IO_CHAR_REG3Rs ("MIIM_IF11_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF1_IO_CHAR_REG1Rs
#define MIIM_IF1_IO_CHAR_REG1Rs ("MIIM_IF1_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF1_IO_CHAR_REG2Rs
#define MIIM_IF1_IO_CHAR_REG2Rs ("MIIM_IF1_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF1_IO_CHAR_REG3Rs
#define MIIM_IF1_IO_CHAR_REG3Rs ("MIIM_IF1_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF2_IO_CHAR_REG1Rs
#define MIIM_IF2_IO_CHAR_REG1Rs ("MIIM_IF2_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF2_IO_CHAR_REG2Rs
#define MIIM_IF2_IO_CHAR_REG2Rs ("MIIM_IF2_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF2_IO_CHAR_REG3Rs
#define MIIM_IF2_IO_CHAR_REG3Rs ("MIIM_IF2_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF3_IO_CHAR_REG1Rs
#define MIIM_IF3_IO_CHAR_REG1Rs ("MIIM_IF3_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF3_IO_CHAR_REG2Rs
#define MIIM_IF3_IO_CHAR_REG2Rs ("MIIM_IF3_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF3_IO_CHAR_REG3Rs
#define MIIM_IF3_IO_CHAR_REG3Rs ("MIIM_IF3_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF4_IO_CHAR_REG1Rs
#define MIIM_IF4_IO_CHAR_REG1Rs ("MIIM_IF4_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF4_IO_CHAR_REG2Rs
#define MIIM_IF4_IO_CHAR_REG2Rs ("MIIM_IF4_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF4_IO_CHAR_REG3Rs
#define MIIM_IF4_IO_CHAR_REG3Rs ("MIIM_IF4_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF5_IO_CHAR_REG1Rs
#define MIIM_IF5_IO_CHAR_REG1Rs ("MIIM_IF5_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF5_IO_CHAR_REG2Rs
#define MIIM_IF5_IO_CHAR_REG2Rs ("MIIM_IF5_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF5_IO_CHAR_REG3Rs
#define MIIM_IF5_IO_CHAR_REG3Rs ("MIIM_IF5_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF6_IO_CHAR_REG1Rs
#define MIIM_IF6_IO_CHAR_REG1Rs ("MIIM_IF6_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF6_IO_CHAR_REG2Rs
#define MIIM_IF6_IO_CHAR_REG2Rs ("MIIM_IF6_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF6_IO_CHAR_REG3Rs
#define MIIM_IF6_IO_CHAR_REG3Rs ("MIIM_IF6_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF7_IO_CHAR_REG1Rs
#define MIIM_IF7_IO_CHAR_REG1Rs ("MIIM_IF7_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF7_IO_CHAR_REG2Rs
#define MIIM_IF7_IO_CHAR_REG2Rs ("MIIM_IF7_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF7_IO_CHAR_REG3Rs
#define MIIM_IF7_IO_CHAR_REG3Rs ("MIIM_IF7_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF8_IO_CHAR_REG1Rs
#define MIIM_IF8_IO_CHAR_REG1Rs ("MIIM_IF8_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF8_IO_CHAR_REG2Rs
#define MIIM_IF8_IO_CHAR_REG2Rs ("MIIM_IF8_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF8_IO_CHAR_REG3Rs
#define MIIM_IF8_IO_CHAR_REG3Rs ("MIIM_IF8_IO_CHAR_REG3R")
#endif
#ifndef MIIM_IF9_IO_CHAR_REG1Rs
#define MIIM_IF9_IO_CHAR_REG1Rs ("MIIM_IF9_IO_CHAR_REG1R")
#endif
#ifndef MIIM_IF9_IO_CHAR_REG2Rs
#define MIIM_IF9_IO_CHAR_REG2Rs ("MIIM_IF9_IO_CHAR_REG2R")
#endif
#ifndef MIIM_IF9_IO_CHAR_REG3Rs
#define MIIM_IF9_IO_CHAR_REG3Rs ("MIIM_IF9_IO_CHAR_REG3R")
#endif
#ifndef MIIM_INTERRUPT_ENABLERs
#define MIIM_INTERRUPT_ENABLERs ("MIIM_INTERRUPT_ENABLER")
#endif
#ifndef MIIM_INTERRUPT_STATUSRs
#define MIIM_INTERRUPT_STATUSRs ("MIIM_INTERRUPT_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLERs
#define MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLERs ("MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLER")
#endif
#ifndef MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSRs
#define MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSRs ("MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_MASK_STATUSRs
#define MIIM_INT_PHY_LINK_MASK_STATUSRs ("MIIM_INT_PHY_LINK_MASK_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_RAW_STATUSRs
#define MIIM_INT_PHY_LINK_RAW_STATUSRs ("MIIM_INT_PHY_LINK_RAW_STATUSR")
#endif
#ifndef MIIM_INT_PHY_LINK_STATUSRs
#define MIIM_INT_PHY_LINK_STATUSRs ("MIIM_INT_PHY_LINK_STATUSR")
#endif
#ifndef MIIM_LINK_SCAN_STATUSRs
#define MIIM_LINK_SCAN_STATUSRs ("MIIM_LINK_SCAN_STATUSR")
#endif
#ifndef MIIM_RING0_CONTROLRs
#define MIIM_RING0_CONTROLRs ("MIIM_RING0_CONTROLR")
#endif
#ifndef MIIM_RING10_CONTROLRs
#define MIIM_RING10_CONTROLRs ("MIIM_RING10_CONTROLR")
#endif
#ifndef MIIM_RING11_CONTROLRs
#define MIIM_RING11_CONTROLRs ("MIIM_RING11_CONTROLR")
#endif
#ifndef MIIM_RING1_CONTROLRs
#define MIIM_RING1_CONTROLRs ("MIIM_RING1_CONTROLR")
#endif
#ifndef MIIM_RING2_CONTROLRs
#define MIIM_RING2_CONTROLRs ("MIIM_RING2_CONTROLR")
#endif
#ifndef MIIM_RING3_CONTROLRs
#define MIIM_RING3_CONTROLRs ("MIIM_RING3_CONTROLR")
#endif
#ifndef MIIM_RING4_CONTROLRs
#define MIIM_RING4_CONTROLRs ("MIIM_RING4_CONTROLR")
#endif
#ifndef MIIM_RING5_CONTROLRs
#define MIIM_RING5_CONTROLRs ("MIIM_RING5_CONTROLR")
#endif
#ifndef MIIM_RING6_CONTROLRs
#define MIIM_RING6_CONTROLRs ("MIIM_RING6_CONTROLR")
#endif
#ifndef MIIM_RING7_CONTROLRs
#define MIIM_RING7_CONTROLRs ("MIIM_RING7_CONTROLR")
#endif
#ifndef MIIM_RING8_CONTROLRs
#define MIIM_RING8_CONTROLRs ("MIIM_RING8_CONTROLR")
#endif
#ifndef MIIM_RING9_CONTROLRs
#define MIIM_RING9_CONTROLRs ("MIIM_RING9_CONTROLR")
#endif
#ifndef MIIM_RING_CONTROLRs
#define MIIM_RING_CONTROLRs ("MIIM_RING_CONTROLR")
#endif
#ifndef MINs
#define MINs ("MIN")
#endif
#ifndef MINI_UFT_SHARED_BANKS_CONTROLMs
#define MINI_UFT_SHARED_BANKS_CONTROLMs ("MINI_UFT_SHARED_BANKS_CONTROLM")
#endif
#ifndef MIN_AVAILABLE_CELLSs
#define MIN_AVAILABLE_CELLSs ("MIN_AVAILABLE_CELLS")
#endif
#ifndef MIN_BANDWIDTH_KBPSs
#define MIN_BANDWIDTH_KBPSs ("MIN_BANDWIDTH_KBPS")
#endif
#ifndef MIN_BANDWIDTH_KBPS_OPERs
#define MIN_BANDWIDTH_KBPS_OPERs ("MIN_BANDWIDTH_KBPS_OPER")
#endif
#ifndef MIN_BUFFER_AVAILABLEs
#define MIN_BUFFER_AVAILABLEs ("MIN_BUFFER_AVAILABLE")
#endif
#ifndef MIN_BURST_KBITSs
#define MIN_BURST_KBITSs ("MIN_BURST_KBITS")
#endif
#ifndef MIN_BURST_PKTSs
#define MIN_BURST_PKTSs ("MIN_BURST_PKTS")
#endif
#ifndef MIN_BURST_SIZE_KBITSs
#define MIN_BURST_SIZE_KBITSs ("MIN_BURST_SIZE_KBITS")
#endif
#ifndef MIN_BURST_SIZE_KBITS_OPERs
#define MIN_BURST_SIZE_KBITS_OPERs ("MIN_BURST_SIZE_KBITS_OPER")
#endif
#ifndef MIN_BURST_SIZE_PKTSs
#define MIN_BURST_SIZE_PKTSs ("MIN_BURST_SIZE_PKTS")
#endif
#ifndef MIN_BURST_SIZE_PKTS_OPERs
#define MIN_BURST_SIZE_PKTS_OPERs ("MIN_BURST_SIZE_PKTS_OPER")
#endif
#ifndef MIN_GUARANTEE_CELLSs
#define MIN_GUARANTEE_CELLSs ("MIN_GUARANTEE_CELLS")
#endif
#ifndef MIN_GUARANTEE_CELLS_OPERs
#define MIN_GUARANTEE_CELLS_OPERs ("MIN_GUARANTEE_CELLS_OPER")
#endif
#ifndef MIN_LABELs
#define MIN_LABELs ("MIN_LABEL")
#endif
#ifndef MIN_LIMITs
#define MIN_LIMITs ("MIN_LIMIT")
#endif
#ifndef MIN_RATE_KBPSs
#define MIN_RATE_KBPSs ("MIN_RATE_KBPS")
#endif
#ifndef MIN_RATE_KBPS_OPERs
#define MIN_RATE_KBPS_OPERs ("MIN_RATE_KBPS_OPER")
#endif
#ifndef MIN_RATE_PPSs
#define MIN_RATE_PPSs ("MIN_RATE_PPS")
#endif
#ifndef MIN_RATE_PPS_OPERs
#define MIN_RATE_PPS_OPERs ("MIN_RATE_PPS_OPER")
#endif
#ifndef MIN_THD_EXCEEDs
#define MIN_THD_EXCEEDs ("MIN_THD_EXCEED")
#endif
#ifndef MIN_USAGE_CELLSs
#define MIN_USAGE_CELLSs ("MIN_USAGE_CELLS")
#endif
#ifndef MIN_VALUEs
#define MIN_VALUEs ("MIN_VALUE")
#endif
#ifndef MIRRORs
#define MIRRORs ("MIRROR")
#endif
#ifndef MIRROR_CONTAINER_IDs
#define MIRROR_CONTAINER_IDs ("MIRROR_CONTAINER_ID")
#endif
#ifndef MIRROR_CONTROLs
#define MIRROR_CONTROLs ("MIRROR_CONTROL")
#endif
#ifndef MIRROR_CPU_COS_CONFIGRs
#define MIRROR_CPU_COS_CONFIGRs ("MIRROR_CPU_COS_CONFIGR")
#endif
#ifndef MIRROR_DST_IPV4s
#define MIRROR_DST_IPV4s ("MIRROR_DST_IPV4")
#endif
#ifndef MIRROR_DST_IPV4_IDs
#define MIRROR_DST_IPV4_IDs ("MIRROR_DST_IPV4_ID")
#endif
#ifndef MIRROR_DST_IPV6s
#define MIRROR_DST_IPV6s ("MIRROR_DST_IPV6")
#endif
#ifndef MIRROR_DST_IPV6_IDs
#define MIRROR_DST_IPV6_IDs ("MIRROR_DST_IPV6_ID")
#endif
#ifndef MIRROR_DST_IP_IDs
#define MIRROR_DST_IP_IDs ("MIRROR_DST_IP_ID")
#endif
#ifndef MIRROR_DUPLICATEs
#define MIRROR_DUPLICATEs ("MIRROR_DUPLICATE")
#endif
#ifndef MIRROR_EGR_INSTANCEs
#define MIRROR_EGR_INSTANCEs ("MIRROR_EGR_INSTANCE")
#endif
#ifndef MIRROR_EGR_MEMBERs
#define MIRROR_EGR_MEMBERs ("MIRROR_EGR_MEMBER")
#endif
#ifndef MIRROR_EGR_ZERO_PAYLOADs
#define MIRROR_EGR_ZERO_PAYLOADs ("MIRROR_EGR_ZERO_PAYLOAD")
#endif
#ifndef MIRROR_EGR_ZERO_PAYLOAD_PROFILEs
#define MIRROR_EGR_ZERO_PAYLOAD_PROFILEs ("MIRROR_EGR_ZERO_PAYLOAD_PROFILE")
#endif
#ifndef MIRROR_EGR_ZERO_PAYLOAD_PROFILE_IDs
#define MIRROR_EGR_ZERO_PAYLOAD_PROFILE_IDs ("MIRROR_EGR_ZERO_PAYLOAD_PROFILE_ID")
#endif
#ifndef MIRROR_ENABLEs
#define MIRROR_ENABLEs ("MIRROR_ENABLE")
#endif
#ifndef MIRROR_ENCAP_ERSPANs
#define MIRROR_ENCAP_ERSPANs ("MIRROR_ENCAP_ERSPAN")
#endif
#ifndef MIRROR_ENCAP_ERSPAN_IPV6s
#define MIRROR_ENCAP_ERSPAN_IPV6s ("MIRROR_ENCAP_ERSPAN_IPV6")
#endif
#ifndef MIRROR_ENCAP_IDs
#define MIRROR_ENCAP_IDs ("MIRROR_ENCAP_ID")
#endif
#ifndef MIRROR_ENCAP_MIRROR_ON_DROPs
#define MIRROR_ENCAP_MIRROR_ON_DROPs ("MIRROR_ENCAP_MIRROR_ON_DROP")
#endif
#ifndef MIRROR_ENCAP_MIRROR_ON_DROP_IPV6s
#define MIRROR_ENCAP_MIRROR_ON_DROP_IPV6s ("MIRROR_ENCAP_MIRROR_ON_DROP_IPV6")
#endif
#ifndef MIRROR_ENCAP_PSAMPs
#define MIRROR_ENCAP_PSAMPs ("MIRROR_ENCAP_PSAMP")
#endif
#ifndef MIRROR_ENCAP_PSAMP_IPV6s
#define MIRROR_ENCAP_PSAMP_IPV6s ("MIRROR_ENCAP_PSAMP_IPV6")
#endif
#ifndef MIRROR_ENCAP_PSAMP_METADATAs
#define MIRROR_ENCAP_PSAMP_METADATAs ("MIRROR_ENCAP_PSAMP_METADATA")
#endif
#ifndef MIRROR_ENCAP_PSAMP_METADATA_IPV6s
#define MIRROR_ENCAP_PSAMP_METADATA_IPV6s ("MIRROR_ENCAP_PSAMP_METADATA_IPV6")
#endif
#ifndef MIRROR_ENCAP_RSPANs
#define MIRROR_ENCAP_RSPANs ("MIRROR_ENCAP_RSPAN")
#endif
#ifndef MIRROR_ENCAP_SFLOWs
#define MIRROR_ENCAP_SFLOWs ("MIRROR_ENCAP_SFLOW")
#endif
#ifndef MIRROR_ENCAP_SFLOW_IPV6s
#define MIRROR_ENCAP_SFLOW_IPV6s ("MIRROR_ENCAP_SFLOW_IPV6")
#endif
#ifndef MIRROR_ENCAP_SFLOW_SEQs
#define MIRROR_ENCAP_SFLOW_SEQs ("MIRROR_ENCAP_SFLOW_SEQ")
#endif
#ifndef MIRROR_ENCAP_SFLOW_SEQ_IPV6s
#define MIRROR_ENCAP_SFLOW_SEQ_IPV6s ("MIRROR_ENCAP_SFLOW_SEQ_IPV6")
#endif
#ifndef MIRROR_ING_EVENT_CONTAINERs
#define MIRROR_ING_EVENT_CONTAINERs ("MIRROR_ING_EVENT_CONTAINER")
#endif
#ifndef MIRROR_ING_EVENT_CONTAINER_IDs
#define MIRROR_ING_EVENT_CONTAINER_IDs ("MIRROR_ING_EVENT_CONTAINER_ID")
#endif
#ifndef MIRROR_ING_EVENT_GROUPs
#define MIRROR_ING_EVENT_GROUPs ("MIRROR_ING_EVENT_GROUP")
#endif
#ifndef MIRROR_ING_EVENT_GROUP_IDs
#define MIRROR_ING_EVENT_GROUP_IDs ("MIRROR_ING_EVENT_GROUP_ID")
#endif
#ifndef MIRROR_ING_EVENT_PROFILEs
#define MIRROR_ING_EVENT_PROFILEs ("MIRROR_ING_EVENT_PROFILE")
#endif
#ifndef MIRROR_ING_FLEX_SFLOWs
#define MIRROR_ING_FLEX_SFLOWs ("MIRROR_ING_FLEX_SFLOW")
#endif
#ifndef MIRROR_ING_FLEX_SFLOW_IDs
#define MIRROR_ING_FLEX_SFLOW_IDs ("MIRROR_ING_FLEX_SFLOW_ID")
#endif
#ifndef MIRROR_ING_INSTANCEs
#define MIRROR_ING_INSTANCEs ("MIRROR_ING_INSTANCE")
#endif
#ifndef MIRROR_ING_MEMBERs
#define MIRROR_ING_MEMBERs ("MIRROR_ING_MEMBER")
#endif
#ifndef MIRROR_INSTANCE_IDs
#define MIRROR_INSTANCE_IDs ("MIRROR_INSTANCE_ID")
#endif
#ifndef MIRROR_MASKs
#define MIRROR_MASKs ("MIRROR_MASK")
#endif
#ifndef MIRROR_MEMBER_IDs
#define MIRROR_MEMBER_IDs ("MIRROR_MEMBER_ID")
#endif
#ifndef MIRROR_ON_DROPs
#define MIRROR_ON_DROPs ("MIRROR_ON_DROP")
#endif
#ifndef MIRROR_OVERRIDEs
#define MIRROR_OVERRIDEs ("MIRROR_OVERRIDE")
#endif
#ifndef MIRROR_PORT_ENCAP_SFLOWs
#define MIRROR_PORT_ENCAP_SFLOWs ("MIRROR_PORT_ENCAP_SFLOW")
#endif
#ifndef MIRROR_RQE_Q_NUMRs
#define MIRROR_RQE_Q_NUMRs ("MIRROR_RQE_Q_NUMR")
#endif
#ifndef MIRROR_SERVICE_POOLs
#define MIRROR_SERVICE_POOLs ("MIRROR_SERVICE_POOL")
#endif
#ifndef MIRROR_SESSION_IDs
#define MIRROR_SESSION_IDs ("MIRROR_SESSION_ID")
#endif
#ifndef MIRROR_TRUNCATE_LENGTH_IDs
#define MIRROR_TRUNCATE_LENGTH_IDs ("MIRROR_TRUNCATE_LENGTH_ID")
#endif
#ifndef MISCONNECTIVITY_DEFECTs
#define MISCONNECTIVITY_DEFECTs ("MISCONNECTIVITY_DEFECT")
#endif
#ifndef MISCONNECTIVITY_DEFECT_CLEARs
#define MISCONNECTIVITY_DEFECT_CLEARs ("MISCONNECTIVITY_DEFECT_CLEAR")
#endif
#ifndef MISC_CTRL_0s
#define MISC_CTRL_0s ("MISC_CTRL_0")
#endif
#ifndef MISC_CTRL_1s
#define MISC_CTRL_1s ("MISC_CTRL_1")
#endif
#ifndef MISS_ACTIONs
#define MISS_ACTIONs ("MISS_ACTION")
#endif
#ifndef MLD_QUERY_FWD_ACTIONs
#define MLD_QUERY_FWD_ACTIONs ("MLD_QUERY_FWD_ACTION")
#endif
#ifndef MLD_QUERY_TO_CPUs
#define MLD_QUERY_TO_CPUs ("MLD_QUERY_TO_CPU")
#endif
#ifndef MLD_REPORT_DONE_FWD_ACTIONs
#define MLD_REPORT_DONE_FWD_ACTIONs ("MLD_REPORT_DONE_FWD_ACTION")
#endif
#ifndef MLD_REPORT_DONE_TO_CPUs
#define MLD_REPORT_DONE_TO_CPUs ("MLD_REPORT_DONE_TO_CPU")
#endif
#ifndef MLD_RESERVED_MCs
#define MLD_RESERVED_MCs ("MLD_RESERVED_MC")
#endif
#ifndef MMRP_CONTROL_1Rs
#define MMRP_CONTROL_1Rs ("MMRP_CONTROL_1R")
#endif
#ifndef MMRP_CONTROL_2Rs
#define MMRP_CONTROL_2Rs ("MMRP_CONTROL_2R")
#endif
#ifndef MMRP_DST_MACs
#define MMRP_DST_MACs ("MMRP_DST_MAC")
#endif
#ifndef MMRP_ETHERTYPEs
#define MMRP_ETHERTYPEs ("MMRP_ETHERTYPE")
#endif
#ifndef MMRP_FWD_ACTIONs
#define MMRP_FWD_ACTIONs ("MMRP_FWD_ACTION")
#endif
#ifndef MMRP_PROTOCOLs
#define MMRP_PROTOCOLs ("MMRP_PROTOCOL")
#endif
#ifndef MMRP_PROTOCOL_MASKs
#define MMRP_PROTOCOL_MASKs ("MMRP_PROTOCOL_MASK")
#endif
#ifndef MMRP_TO_CPUs
#define MMRP_TO_CPUs ("MMRP_TO_CPU")
#endif
#ifndef MMU_CCP_CMIC_RESERVEDRs
#define MMU_CCP_CMIC_RESERVEDRs ("MMU_CCP_CMIC_RESERVEDR")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK10Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK10Ms ("MMU_CCP_COPY_COUNT_INFO_BANK10M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK11Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK11Ms ("MMU_CCP_COPY_COUNT_INFO_BANK11M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK12Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK12Ms ("MMU_CCP_COPY_COUNT_INFO_BANK12M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK13Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK13Ms ("MMU_CCP_COPY_COUNT_INFO_BANK13M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK14Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK14Ms ("MMU_CCP_COPY_COUNT_INFO_BANK14M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK15Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK15Ms ("MMU_CCP_COPY_COUNT_INFO_BANK15M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK16Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK16Ms ("MMU_CCP_COPY_COUNT_INFO_BANK16M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK17Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK17Ms ("MMU_CCP_COPY_COUNT_INFO_BANK17M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK18Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK18Ms ("MMU_CCP_COPY_COUNT_INFO_BANK18M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK19Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK19Ms ("MMU_CCP_COPY_COUNT_INFO_BANK19M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK20Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK20Ms ("MMU_CCP_COPY_COUNT_INFO_BANK20M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK21Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK21Ms ("MMU_CCP_COPY_COUNT_INFO_BANK21M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK22Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK22Ms ("MMU_CCP_COPY_COUNT_INFO_BANK22M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK23Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK23Ms ("MMU_CCP_COPY_COUNT_INFO_BANK23M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK24Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK24Ms ("MMU_CCP_COPY_COUNT_INFO_BANK24M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK25Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK25Ms ("MMU_CCP_COPY_COUNT_INFO_BANK25M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK26Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK26Ms ("MMU_CCP_COPY_COUNT_INFO_BANK26M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK27Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK27Ms ("MMU_CCP_COPY_COUNT_INFO_BANK27M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK28Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK28Ms ("MMU_CCP_COPY_COUNT_INFO_BANK28M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK29Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK29Ms ("MMU_CCP_COPY_COUNT_INFO_BANK29M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK2Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK2Ms ("MMU_CCP_COPY_COUNT_INFO_BANK2M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK30Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK30Ms ("MMU_CCP_COPY_COUNT_INFO_BANK30M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK31Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK31Ms ("MMU_CCP_COPY_COUNT_INFO_BANK31M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK32Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK32Ms ("MMU_CCP_COPY_COUNT_INFO_BANK32M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK33Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK33Ms ("MMU_CCP_COPY_COUNT_INFO_BANK33M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK3Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK3Ms ("MMU_CCP_COPY_COUNT_INFO_BANK3M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK4Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK4Ms ("MMU_CCP_COPY_COUNT_INFO_BANK4M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK5Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK5Ms ("MMU_CCP_COPY_COUNT_INFO_BANK5M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK6Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK6Ms ("MMU_CCP_COPY_COUNT_INFO_BANK6M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK7Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK7Ms ("MMU_CCP_COPY_COUNT_INFO_BANK7M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK8Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK8Ms ("MMU_CCP_COPY_COUNT_INFO_BANK8M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK9Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK9Ms ("MMU_CCP_COPY_COUNT_INFO_BANK9M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0Ms ("MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1Ms
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1Ms ("MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_CCP_ENABLE_ECCP_MEMRs
#define MMU_CCP_ENABLE_ECCP_MEMRs ("MMU_CCP_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_CCP_EN_COR_ERR_RPTRs
#define MMU_CCP_EN_COR_ERR_RPTRs ("MMU_CCP_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_CCP_TMBUSRs
#define MMU_CCP_TMBUSRs ("MMU_CCP_TMBUSR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK0_RANKERRs
#define MMU_CFAP_ARBITER_BNK0_RANKERRs ("MMU_CFAP_ARBITER_BNK0_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK10_RANKERRs
#define MMU_CFAP_ARBITER_BNK10_RANKERRs ("MMU_CFAP_ARBITER_BNK10_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK11_RANKERRs
#define MMU_CFAP_ARBITER_BNK11_RANKERRs ("MMU_CFAP_ARBITER_BNK11_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK12_RANKERRs
#define MMU_CFAP_ARBITER_BNK12_RANKERRs ("MMU_CFAP_ARBITER_BNK12_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK13_RANKERRs
#define MMU_CFAP_ARBITER_BNK13_RANKERRs ("MMU_CFAP_ARBITER_BNK13_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK14_RANKERRs
#define MMU_CFAP_ARBITER_BNK14_RANKERRs ("MMU_CFAP_ARBITER_BNK14_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK15_RANKERRs
#define MMU_CFAP_ARBITER_BNK15_RANKERRs ("MMU_CFAP_ARBITER_BNK15_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK16_RANKERRs
#define MMU_CFAP_ARBITER_BNK16_RANKERRs ("MMU_CFAP_ARBITER_BNK16_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK17_RANKERRs
#define MMU_CFAP_ARBITER_BNK17_RANKERRs ("MMU_CFAP_ARBITER_BNK17_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK18_RANKERRs
#define MMU_CFAP_ARBITER_BNK18_RANKERRs ("MMU_CFAP_ARBITER_BNK18_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK19_RANKERRs
#define MMU_CFAP_ARBITER_BNK19_RANKERRs ("MMU_CFAP_ARBITER_BNK19_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK1_RANKERRs
#define MMU_CFAP_ARBITER_BNK1_RANKERRs ("MMU_CFAP_ARBITER_BNK1_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK20_RANKERRs
#define MMU_CFAP_ARBITER_BNK20_RANKERRs ("MMU_CFAP_ARBITER_BNK20_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK21_RANKERRs
#define MMU_CFAP_ARBITER_BNK21_RANKERRs ("MMU_CFAP_ARBITER_BNK21_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK22_RANKERRs
#define MMU_CFAP_ARBITER_BNK22_RANKERRs ("MMU_CFAP_ARBITER_BNK22_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK23_RANKERRs
#define MMU_CFAP_ARBITER_BNK23_RANKERRs ("MMU_CFAP_ARBITER_BNK23_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK24_RANKERRs
#define MMU_CFAP_ARBITER_BNK24_RANKERRs ("MMU_CFAP_ARBITER_BNK24_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK25_RANKERRs
#define MMU_CFAP_ARBITER_BNK25_RANKERRs ("MMU_CFAP_ARBITER_BNK25_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK26_RANKERRs
#define MMU_CFAP_ARBITER_BNK26_RANKERRs ("MMU_CFAP_ARBITER_BNK26_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK27_RANKERRs
#define MMU_CFAP_ARBITER_BNK27_RANKERRs ("MMU_CFAP_ARBITER_BNK27_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK28_RANKERRs
#define MMU_CFAP_ARBITER_BNK28_RANKERRs ("MMU_CFAP_ARBITER_BNK28_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK29_RANKERRs
#define MMU_CFAP_ARBITER_BNK29_RANKERRs ("MMU_CFAP_ARBITER_BNK29_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK2_RANKERRs
#define MMU_CFAP_ARBITER_BNK2_RANKERRs ("MMU_CFAP_ARBITER_BNK2_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK30_RANKERRs
#define MMU_CFAP_ARBITER_BNK30_RANKERRs ("MMU_CFAP_ARBITER_BNK30_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK31_RANKERRs
#define MMU_CFAP_ARBITER_BNK31_RANKERRs ("MMU_CFAP_ARBITER_BNK31_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK32_RANKERRs
#define MMU_CFAP_ARBITER_BNK32_RANKERRs ("MMU_CFAP_ARBITER_BNK32_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK33_RANKERRs
#define MMU_CFAP_ARBITER_BNK33_RANKERRs ("MMU_CFAP_ARBITER_BNK33_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK3_RANKERRs
#define MMU_CFAP_ARBITER_BNK3_RANKERRs ("MMU_CFAP_ARBITER_BNK3_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK4_RANKERRs
#define MMU_CFAP_ARBITER_BNK4_RANKERRs ("MMU_CFAP_ARBITER_BNK4_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK5_RANKERRs
#define MMU_CFAP_ARBITER_BNK5_RANKERRs ("MMU_CFAP_ARBITER_BNK5_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK6_RANKERRs
#define MMU_CFAP_ARBITER_BNK6_RANKERRs ("MMU_CFAP_ARBITER_BNK6_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK7_RANKERRs
#define MMU_CFAP_ARBITER_BNK7_RANKERRs ("MMU_CFAP_ARBITER_BNK7_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK8_RANKERRs
#define MMU_CFAP_ARBITER_BNK8_RANKERRs ("MMU_CFAP_ARBITER_BNK8_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_BNK9_RANKERRs
#define MMU_CFAP_ARBITER_BNK9_RANKERRs ("MMU_CFAP_ARBITER_BNK9_RANKERR")
#endif
#ifndef MMU_CFAP_ARBITER_CONTROLRs
#define MMU_CFAP_ARBITER_CONTROLRs ("MMU_CFAP_ARBITER_CONTROLR")
#endif
#ifndef MMU_CFAP_ARBITER_MASKRs
#define MMU_CFAP_ARBITER_MASKRs ("MMU_CFAP_ARBITER_MASKR")
#endif
#ifndef MMU_CFAP_ARBITER_RANDOM_SEEDRs
#define MMU_CFAP_ARBITER_RANDOM_SEEDRs ("MMU_CFAP_ARBITER_RANDOM_SEEDR")
#endif
#ifndef MMU_CFAP_BANK0Ms
#define MMU_CFAP_BANK0Ms ("MMU_CFAP_BANK0M")
#endif
#ifndef MMU_CFAP_BANK10Ms
#define MMU_CFAP_BANK10Ms ("MMU_CFAP_BANK10M")
#endif
#ifndef MMU_CFAP_BANK11Ms
#define MMU_CFAP_BANK11Ms ("MMU_CFAP_BANK11M")
#endif
#ifndef MMU_CFAP_BANK12Ms
#define MMU_CFAP_BANK12Ms ("MMU_CFAP_BANK12M")
#endif
#ifndef MMU_CFAP_BANK13Ms
#define MMU_CFAP_BANK13Ms ("MMU_CFAP_BANK13M")
#endif
#ifndef MMU_CFAP_BANK14Ms
#define MMU_CFAP_BANK14Ms ("MMU_CFAP_BANK14M")
#endif
#ifndef MMU_CFAP_BANK15Ms
#define MMU_CFAP_BANK15Ms ("MMU_CFAP_BANK15M")
#endif
#ifndef MMU_CFAP_BANK16Ms
#define MMU_CFAP_BANK16Ms ("MMU_CFAP_BANK16M")
#endif
#ifndef MMU_CFAP_BANK17Ms
#define MMU_CFAP_BANK17Ms ("MMU_CFAP_BANK17M")
#endif
#ifndef MMU_CFAP_BANK18Ms
#define MMU_CFAP_BANK18Ms ("MMU_CFAP_BANK18M")
#endif
#ifndef MMU_CFAP_BANK19Ms
#define MMU_CFAP_BANK19Ms ("MMU_CFAP_BANK19M")
#endif
#ifndef MMU_CFAP_BANK1Ms
#define MMU_CFAP_BANK1Ms ("MMU_CFAP_BANK1M")
#endif
#ifndef MMU_CFAP_BANK20Ms
#define MMU_CFAP_BANK20Ms ("MMU_CFAP_BANK20M")
#endif
#ifndef MMU_CFAP_BANK21Ms
#define MMU_CFAP_BANK21Ms ("MMU_CFAP_BANK21M")
#endif
#ifndef MMU_CFAP_BANK22Ms
#define MMU_CFAP_BANK22Ms ("MMU_CFAP_BANK22M")
#endif
#ifndef MMU_CFAP_BANK23Ms
#define MMU_CFAP_BANK23Ms ("MMU_CFAP_BANK23M")
#endif
#ifndef MMU_CFAP_BANK24Ms
#define MMU_CFAP_BANK24Ms ("MMU_CFAP_BANK24M")
#endif
#ifndef MMU_CFAP_BANK25Ms
#define MMU_CFAP_BANK25Ms ("MMU_CFAP_BANK25M")
#endif
#ifndef MMU_CFAP_BANK26Ms
#define MMU_CFAP_BANK26Ms ("MMU_CFAP_BANK26M")
#endif
#ifndef MMU_CFAP_BANK27Ms
#define MMU_CFAP_BANK27Ms ("MMU_CFAP_BANK27M")
#endif
#ifndef MMU_CFAP_BANK28Ms
#define MMU_CFAP_BANK28Ms ("MMU_CFAP_BANK28M")
#endif
#ifndef MMU_CFAP_BANK29Ms
#define MMU_CFAP_BANK29Ms ("MMU_CFAP_BANK29M")
#endif
#ifndef MMU_CFAP_BANK2Ms
#define MMU_CFAP_BANK2Ms ("MMU_CFAP_BANK2M")
#endif
#ifndef MMU_CFAP_BANK30Ms
#define MMU_CFAP_BANK30Ms ("MMU_CFAP_BANK30M")
#endif
#ifndef MMU_CFAP_BANK31Ms
#define MMU_CFAP_BANK31Ms ("MMU_CFAP_BANK31M")
#endif
#ifndef MMU_CFAP_BANK32Ms
#define MMU_CFAP_BANK32Ms ("MMU_CFAP_BANK32M")
#endif
#ifndef MMU_CFAP_BANK33Ms
#define MMU_CFAP_BANK33Ms ("MMU_CFAP_BANK33M")
#endif
#ifndef MMU_CFAP_BANK3Ms
#define MMU_CFAP_BANK3Ms ("MMU_CFAP_BANK3M")
#endif
#ifndef MMU_CFAP_BANK4Ms
#define MMU_CFAP_BANK4Ms ("MMU_CFAP_BANK4M")
#endif
#ifndef MMU_CFAP_BANK5Ms
#define MMU_CFAP_BANK5Ms ("MMU_CFAP_BANK5M")
#endif
#ifndef MMU_CFAP_BANK6Ms
#define MMU_CFAP_BANK6Ms ("MMU_CFAP_BANK6M")
#endif
#ifndef MMU_CFAP_BANK7Ms
#define MMU_CFAP_BANK7Ms ("MMU_CFAP_BANK7M")
#endif
#ifndef MMU_CFAP_BANK8Ms
#define MMU_CFAP_BANK8Ms ("MMU_CFAP_BANK8M")
#endif
#ifndef MMU_CFAP_BANK9Ms
#define MMU_CFAP_BANK9Ms ("MMU_CFAP_BANK9M")
#endif
#ifndef MMU_CFAP_BANKDISABLE_64Rs
#define MMU_CFAP_BANKDISABLE_64Rs ("MMU_CFAP_BANKDISABLE_64R")
#endif
#ifndef MMU_CFAP_BANKFULLRs
#define MMU_CFAP_BANKFULLRs ("MMU_CFAP_BANKFULLR")
#endif
#ifndef MMU_CFAP_BANKSTATUSRs
#define MMU_CFAP_BANKSTATUSRs ("MMU_CFAP_BANKSTATUSR")
#endif
#ifndef MMU_CFAP_BANK_PREFETCH_FIFO_LHRs
#define MMU_CFAP_BANK_PREFETCH_FIFO_LHRs ("MMU_CFAP_BANK_PREFETCH_FIFO_LHR")
#endif
#ifndef MMU_CFAP_BANK_PREFETCH_FIFO_UHRs
#define MMU_CFAP_BANK_PREFETCH_FIFO_UHRs ("MMU_CFAP_BANK_PREFETCH_FIFO_UHR")
#endif
#ifndef MMU_CFAP_BANK_STAT_MONITORRs
#define MMU_CFAP_BANK_STAT_MONITORRs ("MMU_CFAP_BANK_STAT_MONITORR")
#endif
#ifndef MMU_CFAP_BSTCONFIGRs
#define MMU_CFAP_BSTCONFIGRs ("MMU_CFAP_BSTCONFIGR")
#endif
#ifndef MMU_CFAP_BSTSTATRs
#define MMU_CFAP_BSTSTATRs ("MMU_CFAP_BSTSTATR")
#endif
#ifndef MMU_CFAP_BSTTHRSRs
#define MMU_CFAP_BSTTHRSRs ("MMU_CFAP_BSTTHRSR")
#endif
#ifndef MMU_CFAP_CMIC_RESERVEDRs
#define MMU_CFAP_CMIC_RESERVEDRs ("MMU_CFAP_CMIC_RESERVEDR")
#endif
#ifndef MMU_CFAP_CONFIGRs
#define MMU_CFAP_CONFIGRs ("MMU_CFAP_CONFIGR")
#endif
#ifndef MMU_CFAP_DROP_CBPRs
#define MMU_CFAP_DROP_CBPRs ("MMU_CFAP_DROP_CBPR")
#endif
#ifndef MMU_CFAP_DROP_COLLISIONRs
#define MMU_CFAP_DROP_COLLISIONRs ("MMU_CFAP_DROP_COLLISIONR")
#endif
#ifndef MMU_CFAP_DROP_FULLRs
#define MMU_CFAP_DROP_FULLRs ("MMU_CFAP_DROP_FULLR")
#endif
#ifndef MMU_CFAP_ENABLE_ECCP_MEMRs
#define MMU_CFAP_ENABLE_ECCP_MEMRs ("MMU_CFAP_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_CFAP_EN_COR_ERR_RPTRs
#define MMU_CFAP_EN_COR_ERR_RPTRs ("MMU_CFAP_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_CFAP_FILL_LEVEL_CONFIGRs
#define MMU_CFAP_FILL_LEVEL_CONFIGRs ("MMU_CFAP_FILL_LEVEL_CONFIGR")
#endif
#ifndef MMU_CFAP_FULLCOL_CONTROLRs
#define MMU_CFAP_FULLCOL_CONTROLRs ("MMU_CFAP_FULLCOL_CONTROLR")
#endif
#ifndef MMU_CFAP_FULLTHRESHOLDSETRs
#define MMU_CFAP_FULLTHRESHOLDSETRs ("MMU_CFAP_FULLTHRESHOLDSETR")
#endif
#ifndef MMU_CFAP_FULL_RESUME_OFFSETRs
#define MMU_CFAP_FULL_RESUME_OFFSETRs ("MMU_CFAP_FULL_RESUME_OFFSETR")
#endif
#ifndef MMU_CFAP_INIT_64Rs
#define MMU_CFAP_INIT_64Rs ("MMU_CFAP_INIT_64R")
#endif
#ifndef MMU_CFAP_INT2_ENRs
#define MMU_CFAP_INT2_ENRs ("MMU_CFAP_INT2_ENR")
#endif
#ifndef MMU_CFAP_INT2_SETRs
#define MMU_CFAP_INT2_SETRs ("MMU_CFAP_INT2_SETR")
#endif
#ifndef MMU_CFAP_INT2_STATRs
#define MMU_CFAP_INT2_STATRs ("MMU_CFAP_INT2_STATR")
#endif
#ifndef MMU_CFAP_INT_ENRs
#define MMU_CFAP_INT_ENRs ("MMU_CFAP_INT_ENR")
#endif
#ifndef MMU_CFAP_INT_SETRs
#define MMU_CFAP_INT_SETRs ("MMU_CFAP_INT_SETR")
#endif
#ifndef MMU_CFAP_INT_STATRs
#define MMU_CFAP_INT_STATRs ("MMU_CFAP_INT_STATR")
#endif
#ifndef MMU_CFAP_RESERVED_KNOBSRs
#define MMU_CFAP_RESERVED_KNOBSRs ("MMU_CFAP_RESERVED_KNOBSR")
#endif
#ifndef MMU_CFAP_STATUSRs
#define MMU_CFAP_STATUSRs ("MMU_CFAP_STATUSR")
#endif
#ifndef MMU_CFAP_TMBUSRs
#define MMU_CFAP_TMBUSRs ("MMU_CFAP_TMBUSR")
#endif
#ifndef MMU_CRB_CMIC_RESERVEDRs
#define MMU_CRB_CMIC_RESERVEDRs ("MMU_CRB_CMIC_RESERVEDR")
#endif
#ifndef MMU_CRB_CONFIGRs
#define MMU_CRB_CONFIGRs ("MMU_CRB_CONFIGR")
#endif
#ifndef MMU_CRB_CPU_INT_ENRs
#define MMU_CRB_CPU_INT_ENRs ("MMU_CRB_CPU_INT_ENR")
#endif
#ifndef MMU_CRB_CPU_INT_SETRs
#define MMU_CRB_CPU_INT_SETRs ("MMU_CRB_CPU_INT_SETR")
#endif
#ifndef MMU_CRB_CPU_INT_STATRs
#define MMU_CRB_CPU_INT_STATRs ("MMU_CRB_CPU_INT_STATR")
#endif
#ifndef MMU_CRB_CPU_INT_STAT_LOGRs
#define MMU_CRB_CPU_INT_STAT_LOGRs ("MMU_CRB_CPU_INT_STAT_LOGR")
#endif
#ifndef MMU_CRB_CT_DELAY_LINE_IP_MEMMs
#define MMU_CRB_CT_DELAY_LINE_IP_MEMMs ("MMU_CRB_CT_DELAY_LINE_IP_MEMM")
#endif
#ifndef MMU_CRB_DEBUG_CNT_CONFIGRs
#define MMU_CRB_DEBUG_CNT_CONFIGRs ("MMU_CRB_DEBUG_CNT_CONFIGR")
#endif
#ifndef MMU_CRB_DEBUG_CT_PKT_COUNTRs
#define MMU_CRB_DEBUG_CT_PKT_COUNTRs ("MMU_CRB_DEBUG_CT_PKT_COUNTR")
#endif
#ifndef MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGRs
#define MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGRs ("MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGR")
#endif
#ifndef MMU_CRB_ENABLE_ECCP_MEMRs
#define MMU_CRB_ENABLE_ECCP_MEMRs ("MMU_CRB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_CRB_EN_COR_ERR_RPTRs
#define MMU_CRB_EN_COR_ERR_RPTRs ("MMU_CRB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_CRB_INVALID_DESTINATION_PKT_COUNTRs
#define MMU_CRB_INVALID_DESTINATION_PKT_COUNTRs ("MMU_CRB_INVALID_DESTINATION_PKT_COUNTR")
#endif
#ifndef MMU_CRB_INVALID_DESTINATION_PKT_IDRs
#define MMU_CRB_INVALID_DESTINATION_PKT_IDRs ("MMU_CRB_INVALID_DESTINATION_PKT_IDR")
#endif
#ifndef MMU_CRB_PKT_DROP_CNTR_STATRs
#define MMU_CRB_PKT_DROP_CNTR_STATRs ("MMU_CRB_PKT_DROP_CNTR_STATR")
#endif
#ifndef MMU_CRB_RL_DELAY_LINE_MEMMs
#define MMU_CRB_RL_DELAY_LINE_MEMMs ("MMU_CRB_RL_DELAY_LINE_MEMM")
#endif
#ifndef MMU_CRB_SRC_PORT_CFGRs
#define MMU_CRB_SRC_PORT_CFGRs ("MMU_CRB_SRC_PORT_CFGR")
#endif
#ifndef MMU_CRB_THD_DELAY_LINE_MEMMs
#define MMU_CRB_THD_DELAY_LINE_MEMMs ("MMU_CRB_THD_DELAY_LINE_MEMM")
#endif
#ifndef MMU_CRB_TMBUSRs
#define MMU_CRB_TMBUSRs ("MMU_CRB_TMBUSR")
#endif
#ifndef MMU_EBCFG_CMIC_RESERVEDRs
#define MMU_EBCFG_CMIC_RESERVEDRs ("MMU_EBCFG_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCFG_CPU_INT_ENRs
#define MMU_EBCFG_CPU_INT_ENRs ("MMU_EBCFG_CPU_INT_ENR")
#endif
#ifndef MMU_EBCFG_CPU_INT_SETRs
#define MMU_EBCFG_CPU_INT_SETRs ("MMU_EBCFG_CPU_INT_SETR")
#endif
#ifndef MMU_EBCFG_CPU_INT_STATRs
#define MMU_EBCFG_CPU_INT_STATRs ("MMU_EBCFG_CPU_INT_STATR")
#endif
#ifndef MMU_EBCFG_ECC_SINGLE_BIT_ERRORSRs
#define MMU_EBCFG_ECC_SINGLE_BIT_ERRORSRs ("MMU_EBCFG_ECC_SINGLE_BIT_ERRORSR")
#endif
#ifndef MMU_EBCFG_MEM_FAIL_ADDR_64Ms
#define MMU_EBCFG_MEM_FAIL_ADDR_64Ms ("MMU_EBCFG_MEM_FAIL_ADDR_64M")
#endif
#ifndef MMU_EBCFG_MEM_FAIL_INT_CTRRs
#define MMU_EBCFG_MEM_FAIL_INT_CTRRs ("MMU_EBCFG_MEM_FAIL_INT_CTRR")
#endif
#ifndef MMU_EBCFG_MEM_SER_FIFO_STSRs
#define MMU_EBCFG_MEM_SER_FIFO_STSRs ("MMU_EBCFG_MEM_SER_FIFO_STSR")
#endif
#ifndef MMU_EBCFP_CMIC_RESERVEDRs
#define MMU_EBCFP_CMIC_RESERVEDRs ("MMU_EBCFP_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCFP_CPU_INT_ENRs
#define MMU_EBCFP_CPU_INT_ENRs ("MMU_EBCFP_CPU_INT_ENR")
#endif
#ifndef MMU_EBCFP_CPU_INT_SETRs
#define MMU_EBCFP_CPU_INT_SETRs ("MMU_EBCFP_CPU_INT_SETR")
#endif
#ifndef MMU_EBCFP_CPU_INT_STATRs
#define MMU_EBCFP_CPU_INT_STATRs ("MMU_EBCFP_CPU_INT_STATR")
#endif
#ifndef MMU_EBCFP_DD_PURGE_STATUSRs
#define MMU_EBCFP_DD_PURGE_STATUSRs ("MMU_EBCFP_DD_PURGE_STATUSR")
#endif
#ifndef MMU_EBCFP_EGR_PORT_CFGRs
#define MMU_EBCFP_EGR_PORT_CFGRs ("MMU_EBCFP_EGR_PORT_CFGR")
#endif
#ifndef MMU_EBCFP_ENABLE_ECCP_MEMRs
#define MMU_EBCFP_ENABLE_ECCP_MEMRs ("MMU_EBCFP_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBCFP_EN_COR_ERR_RPTRs
#define MMU_EBCFP_EN_COR_ERR_RPTRs ("MMU_EBCFP_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBCFP_FAP_BITMAP_MEMMs
#define MMU_EBCFP_FAP_BITMAP_MEMMs ("MMU_EBCFP_FAP_BITMAP_MEMM")
#endif
#ifndef MMU_EBCFP_FAP_FULL_THRESHOLD_RESETRs
#define MMU_EBCFP_FAP_FULL_THRESHOLD_RESETRs ("MMU_EBCFP_FAP_FULL_THRESHOLD_RESETR")
#endif
#ifndef MMU_EBCFP_FAP_FULL_THRESHOLD_SETRs
#define MMU_EBCFP_FAP_FULL_THRESHOLD_SETRs ("MMU_EBCFP_FAP_FULL_THRESHOLD_SETR")
#endif
#ifndef MMU_EBCFP_FORCE_CPU_INIT_TO_FAPRs
#define MMU_EBCFP_FORCE_CPU_INIT_TO_FAPRs ("MMU_EBCFP_FORCE_CPU_INIT_TO_FAPR")
#endif
#ifndef MMU_EBCFP_INIT_DONERs
#define MMU_EBCFP_INIT_DONERs ("MMU_EBCFP_INIT_DONER")
#endif
#ifndef MMU_EBCFP_LAT_ABS_FIFOMs
#define MMU_EBCFP_LAT_ABS_FIFOMs ("MMU_EBCFP_LAT_ABS_FIFOM")
#endif
#ifndef MMU_EBCFP_MMUQ_EBGRP_PROFILERs
#define MMU_EBCFP_MMUQ_EBGRP_PROFILERs ("MMU_EBCFP_MMUQ_EBGRP_PROFILER")
#endif
#ifndef MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGRs
#define MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGRs ("MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGR")
#endif
#ifndef MMU_EBCFP_MTRO_PORT_PROFILE_STATUSRs
#define MMU_EBCFP_MTRO_PORT_PROFILE_STATUSRs ("MMU_EBCFP_MTRO_PORT_PROFILE_STATUSR")
#endif
#ifndef MMU_EBCFP_MXM_TAG_MEMMs
#define MMU_EBCFP_MXM_TAG_MEMMs ("MMU_EBCFP_MXM_TAG_MEMM")
#endif
#ifndef MMU_EBCFP_POOL_COUNTERRs
#define MMU_EBCFP_POOL_COUNTERRs ("MMU_EBCFP_POOL_COUNTERR")
#endif
#ifndef MMU_EBCFP_TMBUSRs
#define MMU_EBCFP_TMBUSRs ("MMU_EBCFP_TMBUSR")
#endif
#ifndef MMU_EBCR_CELL_INFO_TILE0Ms
#define MMU_EBCR_CELL_INFO_TILE0Ms ("MMU_EBCR_CELL_INFO_TILE0M")
#endif
#ifndef MMU_EBCR_CELL_INFO_TILE1Ms
#define MMU_EBCR_CELL_INFO_TILE1Ms ("MMU_EBCR_CELL_INFO_TILE1M")
#endif
#ifndef MMU_EBCR_CMIC_RESERVEDRs
#define MMU_EBCR_CMIC_RESERVEDRs ("MMU_EBCR_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCR_ENABLE_ECCP_MEMRs
#define MMU_EBCR_ENABLE_ECCP_MEMRs ("MMU_EBCR_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBCR_EN_COR_ERR_RPTRs
#define MMU_EBCR_EN_COR_ERR_RPTRs ("MMU_EBCR_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBCR_TILE0_STATE_VECTORRs
#define MMU_EBCR_TILE0_STATE_VECTORRs ("MMU_EBCR_TILE0_STATE_VECTORR")
#endif
#ifndef MMU_EBCR_TILE1_STATE_VECTORRs
#define MMU_EBCR_TILE1_STATE_VECTORRs ("MMU_EBCR_TILE1_STATE_VECTORR")
#endif
#ifndef MMU_EBCR_TMBUSRs
#define MMU_EBCR_TMBUSRs ("MMU_EBCR_TMBUSR")
#endif
#ifndef MMU_EBCTM_BURST_CTRL_STSRs
#define MMU_EBCTM_BURST_CTRL_STSRs ("MMU_EBCTM_BURST_CTRL_STSR")
#endif
#ifndef MMU_EBCTM_CMIC_RESERVEDRs
#define MMU_EBCTM_CMIC_RESERVEDRs ("MMU_EBCTM_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBCTM_CNTR_0_STSRs
#define MMU_EBCTM_CNTR_0_STSRs ("MMU_EBCTM_CNTR_0_STSR")
#endif
#ifndef MMU_EBCTM_CNTR_1_STSRs
#define MMU_EBCTM_CNTR_1_STSRs ("MMU_EBCTM_CNTR_1_STSR")
#endif
#ifndef MMU_EBCTM_CNTR_2_STSRs
#define MMU_EBCTM_CNTR_2_STSRs ("MMU_EBCTM_CNTR_2_STSR")
#endif
#ifndef MMU_EBCTM_CNTR_3_STSRs
#define MMU_EBCTM_CNTR_3_STSRs ("MMU_EBCTM_CNTR_3_STSR")
#endif
#ifndef MMU_EBCTM_CPU_INT_ENRs
#define MMU_EBCTM_CPU_INT_ENRs ("MMU_EBCTM_CPU_INT_ENR")
#endif
#ifndef MMU_EBCTM_CPU_INT_SETRs
#define MMU_EBCTM_CPU_INT_SETRs ("MMU_EBCTM_CPU_INT_SETR")
#endif
#ifndef MMU_EBCTM_CPU_INT_STATRs
#define MMU_EBCTM_CPU_INT_STATRs ("MMU_EBCTM_CPU_INT_STATR")
#endif
#ifndef MMU_EBCTM_CPU_INT_STAT_LOGRs
#define MMU_EBCTM_CPU_INT_STAT_LOGRs ("MMU_EBCTM_CPU_INT_STAT_LOGR")
#endif
#ifndef MMU_EBCTM_CT_BUDGET_CFGRs
#define MMU_EBCTM_CT_BUDGET_CFGRs ("MMU_EBCTM_CT_BUDGET_CFGR")
#endif
#ifndef MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGRs
#define MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGRs ("MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGR")
#endif
#ifndef MMU_EBCTM_CT_FSM_STSRs
#define MMU_EBCTM_CT_FSM_STSRs ("MMU_EBCTM_CT_FSM_STSR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_0_CFGRs
#define MMU_EBCTM_CT_SPEED_0_CFGRs ("MMU_EBCTM_CT_SPEED_0_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_1_CFGRs
#define MMU_EBCTM_CT_SPEED_1_CFGRs ("MMU_EBCTM_CT_SPEED_1_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_2_CFGRs
#define MMU_EBCTM_CT_SPEED_2_CFGRs ("MMU_EBCTM_CT_SPEED_2_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_3_CFGRs
#define MMU_EBCTM_CT_SPEED_3_CFGRs ("MMU_EBCTM_CT_SPEED_3_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_4_CFGRs
#define MMU_EBCTM_CT_SPEED_4_CFGRs ("MMU_EBCTM_CT_SPEED_4_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_5_CFGRs
#define MMU_EBCTM_CT_SPEED_5_CFGRs ("MMU_EBCTM_CT_SPEED_5_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_6_CFGRs
#define MMU_EBCTM_CT_SPEED_6_CFGRs ("MMU_EBCTM_CT_SPEED_6_CFGR")
#endif
#ifndef MMU_EBCTM_CT_SPEED_CFGRs
#define MMU_EBCTM_CT_SPEED_CFGRs ("MMU_EBCTM_CT_SPEED_CFGR")
#endif
#ifndef MMU_EBCTM_EB_TCT_CFGRs
#define MMU_EBCTM_EB_TCT_CFGRs ("MMU_EBCTM_EB_TCT_CFGR")
#endif
#ifndef MMU_EBCTM_EPORT_CT_CFGRs
#define MMU_EBCTM_EPORT_CT_CFGRs ("MMU_EBCTM_EPORT_CT_CFGR")
#endif
#ifndef MMU_EBCTM_EPORT_TCT_CFGRs
#define MMU_EBCTM_EPORT_TCT_CFGRs ("MMU_EBCTM_EPORT_TCT_CFGR")
#endif
#ifndef MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGRs
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGRs ("MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGR")
#endif
#ifndef MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGRs
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGRs ("MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGR")
#endif
#ifndef MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGRs
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGRs ("MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGR")
#endif
#ifndef MMU_EBCTM_PORT_EMPTY_STSRs
#define MMU_EBCTM_PORT_EMPTY_STSRs ("MMU_EBCTM_PORT_EMPTY_STSR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGRs
#define MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGRs ("MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGR")
#endif
#ifndef MMU_EBCTM_TCT_ENTER_SPEED_CFG_0Rs
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_0Rs ("MMU_EBCTM_TCT_ENTER_SPEED_CFG_0R")
#endif
#ifndef MMU_EBCTM_TCT_ENTER_SPEED_CFG_1Rs
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_1Rs ("MMU_EBCTM_TCT_ENTER_SPEED_CFG_1R")
#endif
#ifndef MMU_EBCTM_TCT_EXIT_SPEED_CFGRs
#define MMU_EBCTM_TCT_EXIT_SPEED_CFGRs ("MMU_EBCTM_TCT_EXIT_SPEED_CFGR")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE0Ms
#define MMU_EBMB0_PAYLOAD_SLICE0Ms ("MMU_EBMB0_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE1Ms
#define MMU_EBMB0_PAYLOAD_SLICE1Ms ("MMU_EBMB0_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE2Ms
#define MMU_EBMB0_PAYLOAD_SLICE2Ms ("MMU_EBMB0_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE3Ms
#define MMU_EBMB0_PAYLOAD_SLICE3Ms ("MMU_EBMB0_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE4Ms
#define MMU_EBMB0_PAYLOAD_SLICE4Ms ("MMU_EBMB0_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE5Ms
#define MMU_EBMB0_PAYLOAD_SLICE5Ms ("MMU_EBMB0_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE6Ms
#define MMU_EBMB0_PAYLOAD_SLICE6Ms ("MMU_EBMB0_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB0_PAYLOAD_SLICE7Ms
#define MMU_EBMB0_PAYLOAD_SLICE7Ms ("MMU_EBMB0_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE0Ms
#define MMU_EBMB1_PAYLOAD_SLICE0Ms ("MMU_EBMB1_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE1Ms
#define MMU_EBMB1_PAYLOAD_SLICE1Ms ("MMU_EBMB1_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE2Ms
#define MMU_EBMB1_PAYLOAD_SLICE2Ms ("MMU_EBMB1_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE3Ms
#define MMU_EBMB1_PAYLOAD_SLICE3Ms ("MMU_EBMB1_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE4Ms
#define MMU_EBMB1_PAYLOAD_SLICE4Ms ("MMU_EBMB1_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE5Ms
#define MMU_EBMB1_PAYLOAD_SLICE5Ms ("MMU_EBMB1_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE6Ms
#define MMU_EBMB1_PAYLOAD_SLICE6Ms ("MMU_EBMB1_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB1_PAYLOAD_SLICE7Ms
#define MMU_EBMB1_PAYLOAD_SLICE7Ms ("MMU_EBMB1_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE0Ms
#define MMU_EBMB2_PAYLOAD_SLICE0Ms ("MMU_EBMB2_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE1Ms
#define MMU_EBMB2_PAYLOAD_SLICE1Ms ("MMU_EBMB2_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE2Ms
#define MMU_EBMB2_PAYLOAD_SLICE2Ms ("MMU_EBMB2_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE3Ms
#define MMU_EBMB2_PAYLOAD_SLICE3Ms ("MMU_EBMB2_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE4Ms
#define MMU_EBMB2_PAYLOAD_SLICE4Ms ("MMU_EBMB2_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE5Ms
#define MMU_EBMB2_PAYLOAD_SLICE5Ms ("MMU_EBMB2_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE6Ms
#define MMU_EBMB2_PAYLOAD_SLICE6Ms ("MMU_EBMB2_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB2_PAYLOAD_SLICE7Ms
#define MMU_EBMB2_PAYLOAD_SLICE7Ms ("MMU_EBMB2_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE0Ms
#define MMU_EBMB3_PAYLOAD_SLICE0Ms ("MMU_EBMB3_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE1Ms
#define MMU_EBMB3_PAYLOAD_SLICE1Ms ("MMU_EBMB3_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE2Ms
#define MMU_EBMB3_PAYLOAD_SLICE2Ms ("MMU_EBMB3_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE3Ms
#define MMU_EBMB3_PAYLOAD_SLICE3Ms ("MMU_EBMB3_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE4Ms
#define MMU_EBMB3_PAYLOAD_SLICE4Ms ("MMU_EBMB3_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE5Ms
#define MMU_EBMB3_PAYLOAD_SLICE5Ms ("MMU_EBMB3_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE6Ms
#define MMU_EBMB3_PAYLOAD_SLICE6Ms ("MMU_EBMB3_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB3_PAYLOAD_SLICE7Ms
#define MMU_EBMB3_PAYLOAD_SLICE7Ms ("MMU_EBMB3_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE0Ms
#define MMU_EBMB4_PAYLOAD_SLICE0Ms ("MMU_EBMB4_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE1Ms
#define MMU_EBMB4_PAYLOAD_SLICE1Ms ("MMU_EBMB4_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE2Ms
#define MMU_EBMB4_PAYLOAD_SLICE2Ms ("MMU_EBMB4_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE3Ms
#define MMU_EBMB4_PAYLOAD_SLICE3Ms ("MMU_EBMB4_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE4Ms
#define MMU_EBMB4_PAYLOAD_SLICE4Ms ("MMU_EBMB4_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE5Ms
#define MMU_EBMB4_PAYLOAD_SLICE5Ms ("MMU_EBMB4_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE6Ms
#define MMU_EBMB4_PAYLOAD_SLICE6Ms ("MMU_EBMB4_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB4_PAYLOAD_SLICE7Ms
#define MMU_EBMB4_PAYLOAD_SLICE7Ms ("MMU_EBMB4_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE0Ms
#define MMU_EBMB5_PAYLOAD_SLICE0Ms ("MMU_EBMB5_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE1Ms
#define MMU_EBMB5_PAYLOAD_SLICE1Ms ("MMU_EBMB5_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE2Ms
#define MMU_EBMB5_PAYLOAD_SLICE2Ms ("MMU_EBMB5_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE3Ms
#define MMU_EBMB5_PAYLOAD_SLICE3Ms ("MMU_EBMB5_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE4Ms
#define MMU_EBMB5_PAYLOAD_SLICE4Ms ("MMU_EBMB5_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE5Ms
#define MMU_EBMB5_PAYLOAD_SLICE5Ms ("MMU_EBMB5_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE6Ms
#define MMU_EBMB5_PAYLOAD_SLICE6Ms ("MMU_EBMB5_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB5_PAYLOAD_SLICE7Ms
#define MMU_EBMB5_PAYLOAD_SLICE7Ms ("MMU_EBMB5_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE0Ms
#define MMU_EBMB6_PAYLOAD_SLICE0Ms ("MMU_EBMB6_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE1Ms
#define MMU_EBMB6_PAYLOAD_SLICE1Ms ("MMU_EBMB6_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE2Ms
#define MMU_EBMB6_PAYLOAD_SLICE2Ms ("MMU_EBMB6_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE3Ms
#define MMU_EBMB6_PAYLOAD_SLICE3Ms ("MMU_EBMB6_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE4Ms
#define MMU_EBMB6_PAYLOAD_SLICE4Ms ("MMU_EBMB6_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE5Ms
#define MMU_EBMB6_PAYLOAD_SLICE5Ms ("MMU_EBMB6_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE6Ms
#define MMU_EBMB6_PAYLOAD_SLICE6Ms ("MMU_EBMB6_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB6_PAYLOAD_SLICE7Ms
#define MMU_EBMB6_PAYLOAD_SLICE7Ms ("MMU_EBMB6_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE0Ms
#define MMU_EBMB7_PAYLOAD_SLICE0Ms ("MMU_EBMB7_PAYLOAD_SLICE0M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE1Ms
#define MMU_EBMB7_PAYLOAD_SLICE1Ms ("MMU_EBMB7_PAYLOAD_SLICE1M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE2Ms
#define MMU_EBMB7_PAYLOAD_SLICE2Ms ("MMU_EBMB7_PAYLOAD_SLICE2M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE3Ms
#define MMU_EBMB7_PAYLOAD_SLICE3Ms ("MMU_EBMB7_PAYLOAD_SLICE3M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE4Ms
#define MMU_EBMB7_PAYLOAD_SLICE4Ms ("MMU_EBMB7_PAYLOAD_SLICE4M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE5Ms
#define MMU_EBMB7_PAYLOAD_SLICE5Ms ("MMU_EBMB7_PAYLOAD_SLICE5M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE6Ms
#define MMU_EBMB7_PAYLOAD_SLICE6Ms ("MMU_EBMB7_PAYLOAD_SLICE6M")
#endif
#ifndef MMU_EBMB7_PAYLOAD_SLICE7Ms
#define MMU_EBMB7_PAYLOAD_SLICE7Ms ("MMU_EBMB7_PAYLOAD_SLICE7M")
#endif
#ifndef MMU_EBMB_CCBE_SLICEMs
#define MMU_EBMB_CCBE_SLICEMs ("MMU_EBMB_CCBE_SLICEM")
#endif
#ifndef MMU_EBMB_CMIC_RESERVEDRs
#define MMU_EBMB_CMIC_RESERVEDRs ("MMU_EBMB_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBMB_DEBUGRs
#define MMU_EBMB_DEBUGRs ("MMU_EBMB_DEBUGR")
#endif
#ifndef MMU_EBMB_ENABLE_ECCP_MEMRs
#define MMU_EBMB_ENABLE_ECCP_MEMRs ("MMU_EBMB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBMB_EN_COR_ERR_RPTRs
#define MMU_EBMB_EN_COR_ERR_RPTRs ("MMU_EBMB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0Rs
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0Rs ("MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0R")
#endif
#ifndef MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1Rs
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1Rs ("MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1R")
#endif
#ifndef MMU_EBMB_TMBUSRs
#define MMU_EBMB_TMBUSRs ("MMU_EBMB_TMBUSR")
#endif
#ifndef MMU_EBPCC_COUNTER_OVERFLOWRs
#define MMU_EBPCC_COUNTER_OVERFLOWRs ("MMU_EBPCC_COUNTER_OVERFLOWR")
#endif
#ifndef MMU_EBPCC_COUNTER_UNDERFLOWRs
#define MMU_EBPCC_COUNTER_UNDERFLOWRs ("MMU_EBPCC_COUNTER_UNDERFLOWR")
#endif
#ifndef MMU_EBPCC_CPU_INT_ENRs
#define MMU_EBPCC_CPU_INT_ENRs ("MMU_EBPCC_CPU_INT_ENR")
#endif
#ifndef MMU_EBPCC_CPU_INT_SETRs
#define MMU_EBPCC_CPU_INT_SETRs ("MMU_EBPCC_CPU_INT_SETR")
#endif
#ifndef MMU_EBPCC_CPU_INT_STATRs
#define MMU_EBPCC_CPU_INT_STATRs ("MMU_EBPCC_CPU_INT_STATR")
#endif
#ifndef MMU_EBPCC_EBQUEUE_CELL_CNT_STSRs
#define MMU_EBPCC_EBQUEUE_CELL_CNT_STSRs ("MMU_EBPCC_EBQUEUE_CELL_CNT_STSR")
#endif
#ifndef MMU_EBPCC_EPORT_CFGRs
#define MMU_EBPCC_EPORT_CFGRs ("MMU_EBPCC_EPORT_CFGR")
#endif
#ifndef MMU_EBPCC_MAX_CELL_THDRs
#define MMU_EBPCC_MAX_CELL_THDRs ("MMU_EBPCC_MAX_CELL_THDR")
#endif
#ifndef MMU_EBPCC_MMUQ_CFGRs
#define MMU_EBPCC_MMUQ_CFGRs ("MMU_EBPCC_MMUQ_CFGR")
#endif
#ifndef MMU_EBPCC_MMUQ_SCHQ_CFGRs
#define MMU_EBPCC_MMUQ_SCHQ_CFGRs ("MMU_EBPCC_MMUQ_SCHQ_CFGR")
#endif
#ifndef MMU_EBPCC_MMUQ_SCHQ_PROFILERs
#define MMU_EBPCC_MMUQ_SCHQ_PROFILERs ("MMU_EBPCC_MMUQ_SCHQ_PROFILER")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGRs
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGRs ("MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGRs
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGRs ("MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPCC_RSVD_REGRs
#define MMU_EBPCC_RSVD_REGRs ("MMU_EBPCC_RSVD_REGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_0_CFGRs
#define MMU_EBPCC_TCT_SPEED_0_CFGRs ("MMU_EBPCC_TCT_SPEED_0_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_1_CFGRs
#define MMU_EBPCC_TCT_SPEED_1_CFGRs ("MMU_EBPCC_TCT_SPEED_1_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_2_CFGRs
#define MMU_EBPCC_TCT_SPEED_2_CFGRs ("MMU_EBPCC_TCT_SPEED_2_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_3_CFGRs
#define MMU_EBPCC_TCT_SPEED_3_CFGRs ("MMU_EBPCC_TCT_SPEED_3_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_4_CFGRs
#define MMU_EBPCC_TCT_SPEED_4_CFGRs ("MMU_EBPCC_TCT_SPEED_4_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_5_CFGRs
#define MMU_EBPCC_TCT_SPEED_5_CFGRs ("MMU_EBPCC_TCT_SPEED_5_CFGR")
#endif
#ifndef MMU_EBPCC_TCT_SPEED_6_CFGRs
#define MMU_EBPCC_TCT_SPEED_6_CFGRs ("MMU_EBPCC_TCT_SPEED_6_CFGR")
#endif
#ifndef MMU_EBPMB_CMIC_RESERVEDRs
#define MMU_EBPMB_CMIC_RESERVEDRs ("MMU_EBPMB_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBPMB_TMBUSRs
#define MMU_EBPMB_TMBUSRs ("MMU_EBPMB_TMBUSR")
#endif
#ifndef MMU_EBPTS_CAL_CONFIGRs
#define MMU_EBPTS_CAL_CONFIGRs ("MMU_EBPTS_CAL_CONFIGR")
#endif
#ifndef MMU_EBPTS_CBMG_VALUERs
#define MMU_EBPTS_CBMG_VALUERs ("MMU_EBPTS_CBMG_VALUER")
#endif
#ifndef MMU_EBPTS_CMIC_RESERVEDRs
#define MMU_EBPTS_CMIC_RESERVEDRs ("MMU_EBPTS_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBPTS_CPU_MGMT_LB_RATIOSRs
#define MMU_EBPTS_CPU_MGMT_LB_RATIOSRs ("MMU_EBPTS_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef MMU_EBPTS_EBSHP_DEBUGRs
#define MMU_EBPTS_EBSHP_DEBUGRs ("MMU_EBPTS_EBSHP_DEBUGR")
#endif
#ifndef MMU_EBPTS_EBSHP_GLB_CONFIGRs
#define MMU_EBPTS_EBSHP_GLB_CONFIGRs ("MMU_EBPTS_EBSHP_GLB_CONFIGR")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_CFGRs
#define MMU_EBPTS_EBSHP_PORT_CFGRs ("MMU_EBPTS_EBSHP_PORT_CFGR")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5R")
#endif
#ifndef MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6Rs
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6Rs ("MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6R")
#endif
#ifndef MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOMs
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOMs ("MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOM")
#endif
#ifndef MMU_EBPTS_EDB_CREDIT_COUNTERRs
#define MMU_EBPTS_EDB_CREDIT_COUNTERRs ("MMU_EBPTS_EDB_CREDIT_COUNTERR")
#endif
#ifndef MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0Rs
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0Rs ("MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0R")
#endif
#ifndef MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1Rs
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1Rs ("MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1R")
#endif
#ifndef MMU_EBPTS_ENABLE_ECCP_MEMRs
#define MMU_EBPTS_ENABLE_ECCP_MEMRs ("MMU_EBPTS_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBPTS_EN_COR_ERR_RPTRs
#define MMU_EBPTS_EN_COR_ERR_RPTRs ("MMU_EBPTS_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBPTS_FEATURE_CTRLRs
#define MMU_EBPTS_FEATURE_CTRLRs ("MMU_EBPTS_FEATURE_CTRLR")
#endif
#ifndef MMU_EBPTS_MAX_SPACINGRs
#define MMU_EBPTS_MAX_SPACINGRs ("MMU_EBPTS_MAX_SPACINGR")
#endif
#ifndef MMU_EBPTS_MIN_CELL_SPACINGRs
#define MMU_EBPTS_MIN_CELL_SPACINGRs ("MMU_EBPTS_MIN_CELL_SPACINGR")
#endif
#ifndef MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPRs
#define MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPRs ("MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPR")
#endif
#ifndef MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs
#define MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTRs ("MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTR")
#endif
#ifndef MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs
#define MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYRs ("MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYR")
#endif
#ifndef MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGRs
#define MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGRs ("MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGR")
#endif
#ifndef MMU_EBPTS_PKSCH_CAL_CONFIGRs
#define MMU_EBPTS_PKSCH_CAL_CONFIGRs ("MMU_EBPTS_PKSCH_CAL_CONFIGR")
#endif
#ifndef MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSRs
#define MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSRs ("MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef MMU_EBPTS_PKSCH_CREDIT_STSRs
#define MMU_EBPTS_PKSCH_CREDIT_STSRs ("MMU_EBPTS_PKSCH_CREDIT_STSR")
#endif
#ifndef MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPERs
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPERs ("MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPER")
#endif
#ifndef MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTRs
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTRs ("MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTR")
#endif
#ifndef MMU_EBPTS_TMBUSRs
#define MMU_EBPTS_TMBUSRs ("MMU_EBPTS_TMBUSR")
#endif
#ifndef MMU_EBPTS_URG_CELL_SPACINGRs
#define MMU_EBPTS_URG_CELL_SPACINGRs ("MMU_EBPTS_URG_CELL_SPACINGR")
#endif
#ifndef MMU_EBQS_CMIC_RESERVEDRs
#define MMU_EBQS_CMIC_RESERVEDRs ("MMU_EBQS_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBQS_CPU_INT_ENRs
#define MMU_EBQS_CPU_INT_ENRs ("MMU_EBQS_CPU_INT_ENR")
#endif
#ifndef MMU_EBQS_CPU_INT_SETRs
#define MMU_EBQS_CPU_INT_SETRs ("MMU_EBQS_CPU_INT_SETR")
#endif
#ifndef MMU_EBQS_CPU_INT_STATRs
#define MMU_EBQS_CPU_INT_STATRs ("MMU_EBQS_CPU_INT_STATR")
#endif
#ifndef MMU_EBQS_CPU_INT_STAT_LOGRs
#define MMU_EBQS_CPU_INT_STAT_LOGRs ("MMU_EBQS_CPU_INT_STAT_LOGR")
#endif
#ifndef MMU_EBQS_DEBUGRs
#define MMU_EBQS_DEBUGRs ("MMU_EBQS_DEBUGR")
#endif
#ifndef MMU_EBQS_EBPTS_PREFETCH_CNTLRs
#define MMU_EBQS_EBPTS_PREFETCH_CNTLRs ("MMU_EBQS_EBPTS_PREFETCH_CNTLR")
#endif
#ifndef MMU_EBQS_PORT_CFGRs
#define MMU_EBQS_PORT_CFGRs ("MMU_EBQS_PORT_CFGR")
#endif
#ifndef MMU_EBTOQ_CBMs
#define MMU_EBTOQ_CBMs ("MMU_EBTOQ_CBM")
#endif
#ifndef MMU_EBTOQ_CBNMs
#define MMU_EBTOQ_CBNMs ("MMU_EBTOQ_CBNM")
#endif
#ifndef MMU_EBTOQ_CFPMs
#define MMU_EBTOQ_CFPMs ("MMU_EBTOQ_CFPM")
#endif
#ifndef MMU_EBTOQ_CMIC_RESERVEDRs
#define MMU_EBTOQ_CMIC_RESERVEDRs ("MMU_EBTOQ_CMIC_RESERVEDR")
#endif
#ifndef MMU_EBTOQ_CPU_INT_ENRs
#define MMU_EBTOQ_CPU_INT_ENRs ("MMU_EBTOQ_CPU_INT_ENR")
#endif
#ifndef MMU_EBTOQ_CPU_INT_SETRs
#define MMU_EBTOQ_CPU_INT_SETRs ("MMU_EBTOQ_CPU_INT_SETR")
#endif
#ifndef MMU_EBTOQ_CPU_INT_STATRs
#define MMU_EBTOQ_CPU_INT_STATRs ("MMU_EBTOQ_CPU_INT_STATR")
#endif
#ifndef MMU_EBTOQ_ENABLE_ECCP_MEMRs
#define MMU_EBTOQ_ENABLE_ECCP_MEMRs ("MMU_EBTOQ_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_EBTOQ_EN_COR_ERR_RPTRs
#define MMU_EBTOQ_EN_COR_ERR_RPTRs ("MMU_EBTOQ_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_EBTOQ_FORCE_CPU_INITRs
#define MMU_EBTOQ_FORCE_CPU_INITRs ("MMU_EBTOQ_FORCE_CPU_INITR")
#endif
#ifndef MMU_EBTOQ_QDBMs
#define MMU_EBTOQ_QDBMs ("MMU_EBTOQ_QDBM")
#endif
#ifndef MMU_EBTOQ_TMBUSRs
#define MMU_EBTOQ_TMBUSRs ("MMU_EBTOQ_TMBUSR")
#endif
#ifndef MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENRs
#define MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENRs ("MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENR")
#endif
#ifndef MMU_GLBCFG_BST_TRACKING_ENABLERs
#define MMU_GLBCFG_BST_TRACKING_ENABLERs ("MMU_GLBCFG_BST_TRACKING_ENABLER")
#endif
#ifndef MMU_GLBCFG_CMIC_RESERVEDRs
#define MMU_GLBCFG_CMIC_RESERVEDRs ("MMU_GLBCFG_CMIC_RESERVEDR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_ENRs
#define MMU_GLBCFG_CPU_INT_ENRs ("MMU_GLBCFG_CPU_INT_ENR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_INST_ENRs
#define MMU_GLBCFG_CPU_INT_INST_ENRs ("MMU_GLBCFG_CPU_INT_INST_ENR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_INST_SETRs
#define MMU_GLBCFG_CPU_INT_INST_SETRs ("MMU_GLBCFG_CPU_INT_INST_SETR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_INST_STATRs
#define MMU_GLBCFG_CPU_INT_INST_STATRs ("MMU_GLBCFG_CPU_INT_INST_STATR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_SETRs
#define MMU_GLBCFG_CPU_INT_SETRs ("MMU_GLBCFG_CPU_INT_SETR")
#endif
#ifndef MMU_GLBCFG_CPU_INT_STATRs
#define MMU_GLBCFG_CPU_INT_STATRs ("MMU_GLBCFG_CPU_INT_STATR")
#endif
#ifndef MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSRs
#define MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSRs ("MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSR")
#endif
#ifndef MMU_GLBCFG_MEM_FAIL_ADDR_64Ms
#define MMU_GLBCFG_MEM_FAIL_ADDR_64Ms ("MMU_GLBCFG_MEM_FAIL_ADDR_64M")
#endif
#ifndef MMU_GLBCFG_MEM_FAIL_INT_CTRRs
#define MMU_GLBCFG_MEM_FAIL_INT_CTRRs ("MMU_GLBCFG_MEM_FAIL_INT_CTRR")
#endif
#ifndef MMU_GLBCFG_MEM_SER_FIFO_STSRs
#define MMU_GLBCFG_MEM_SER_FIFO_STSRs ("MMU_GLBCFG_MEM_SER_FIFO_STSR")
#endif
#ifndef MMU_GLBCFG_MISCCONFIGRs
#define MMU_GLBCFG_MISCCONFIGRs ("MMU_GLBCFG_MISCCONFIGR")
#endif
#ifndef MMU_GLBCFG_PKTSTATRs
#define MMU_GLBCFG_PKTSTATRs ("MMU_GLBCFG_PKTSTATR")
#endif
#ifndef MMU_GLBCFG_SPLITTERRs
#define MMU_GLBCFG_SPLITTERRs ("MMU_GLBCFG_SPLITTERR")
#endif
#ifndef MMU_GLBCFG_TIMESTAMPRs
#define MMU_GLBCFG_TIMESTAMPRs ("MMU_GLBCFG_TIMESTAMPR")
#endif
#ifndef MMU_GLBCFG_TMBUSRs
#define MMU_GLBCFG_TMBUSRs ("MMU_GLBCFG_TMBUSR")
#endif
#ifndef MMU_GLBCFG_TOD_TIMESTAMPMs
#define MMU_GLBCFG_TOD_TIMESTAMPMs ("MMU_GLBCFG_TOD_TIMESTAMPM")
#endif
#ifndef MMU_GLBCFG_UTC_TIMESTAMPRs
#define MMU_GLBCFG_UTC_TIMESTAMPRs ("MMU_GLBCFG_UTC_TIMESTAMPR")
#endif
#ifndef MMU_GLB_INT_ENRs
#define MMU_GLB_INT_ENRs ("MMU_GLB_INT_ENR")
#endif
#ifndef MMU_GLB_INT_SETRs
#define MMU_GLB_INT_SETRs ("MMU_GLB_INT_SETR")
#endif
#ifndef MMU_GLB_INT_STATRs
#define MMU_GLB_INT_STATRs ("MMU_GLB_INT_STATR")
#endif
#ifndef MMU_INTFI_CMIC_RESERVEDRs
#define MMU_INTFI_CMIC_RESERVEDRs ("MMU_INTFI_CMIC_RESERVEDR")
#endif
#ifndef MMU_INTFI_CPU_INT_ENRs
#define MMU_INTFI_CPU_INT_ENRs ("MMU_INTFI_CPU_INT_ENR")
#endif
#ifndef MMU_INTFI_CPU_INT_SETRs
#define MMU_INTFI_CPU_INT_SETRs ("MMU_INTFI_CPU_INT_SETR")
#endif
#ifndef MMU_INTFI_CPU_INT_STATRs
#define MMU_INTFI_CPU_INT_STATRs ("MMU_INTFI_CPU_INT_STATR")
#endif
#ifndef MMU_INTFI_DD_TIMERRs
#define MMU_INTFI_DD_TIMERRs ("MMU_INTFI_DD_TIMERR")
#endif
#ifndef MMU_INTFI_DD_TIMER_CFGRs
#define MMU_INTFI_DD_TIMER_CFGRs ("MMU_INTFI_DD_TIMER_CFGR")
#endif
#ifndef MMU_INTFI_DD_TIMER_ENABLERs
#define MMU_INTFI_DD_TIMER_ENABLERs ("MMU_INTFI_DD_TIMER_ENABLER")
#endif
#ifndef MMU_INTFI_DD_TIMER_INT_MASKRs
#define MMU_INTFI_DD_TIMER_INT_MASKRs ("MMU_INTFI_DD_TIMER_INT_MASKR")
#endif
#ifndef MMU_INTFI_DD_TIMER_INT_SETRs
#define MMU_INTFI_DD_TIMER_INT_SETRs ("MMU_INTFI_DD_TIMER_INT_SETR")
#endif
#ifndef MMU_INTFI_DD_TIMER_INT_STATUSRs
#define MMU_INTFI_DD_TIMER_INT_STATUSRs ("MMU_INTFI_DD_TIMER_INT_STATUSR")
#endif
#ifndef MMU_INTFI_EGR_PORT_CFGRs
#define MMU_INTFI_EGR_PORT_CFGRs ("MMU_INTFI_EGR_PORT_CFGR")
#endif
#ifndef MMU_INTFI_ENABLERs
#define MMU_INTFI_ENABLERs ("MMU_INTFI_ENABLER")
#endif
#ifndef MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDRs
#define MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDRs ("MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDR")
#endif
#ifndef MMU_INTFI_IGNORE_PORT_PFC_XOFFRs
#define MMU_INTFI_IGNORE_PORT_PFC_XOFFRs ("MMU_INTFI_IGNORE_PORT_PFC_XOFFR")
#endif
#ifndef MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPRs
#define MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPRs ("MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPR")
#endif
#ifndef MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGRs
#define MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGRs ("MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGR")
#endif
#ifndef MMU_INTFI_PFCPRI_PROFILERs
#define MMU_INTFI_PFCPRI_PROFILERs ("MMU_INTFI_PFCPRI_PROFILER")
#endif
#ifndef MMU_INTFI_PORT_BKP_CFGRs
#define MMU_INTFI_PORT_BKP_CFGRs ("MMU_INTFI_PORT_BKP_CFGR")
#endif
#ifndef MMU_INTFI_PORT_FC_BKPRs
#define MMU_INTFI_PORT_FC_BKPRs ("MMU_INTFI_PORT_FC_BKPR")
#endif
#ifndef MMU_INTFI_PORT_PFC_STATERs
#define MMU_INTFI_PORT_PFC_STATERs ("MMU_INTFI_PORT_PFC_STATER")
#endif
#ifndef MMU_INTFO_CMIC_RESERVEDRs
#define MMU_INTFO_CMIC_RESERVEDRs ("MMU_INTFO_CMIC_RESERVEDR")
#endif
#ifndef MMU_INTFO_FC_TX_CONFIG_1Rs
#define MMU_INTFO_FC_TX_CONFIG_1Rs ("MMU_INTFO_FC_TX_CONFIG_1R")
#endif
#ifndef MMU_INTFO_FC_TX_CONFIG_2Rs
#define MMU_INTFO_FC_TX_CONFIG_2Rs ("MMU_INTFO_FC_TX_CONFIG_2R")
#endif
#ifndef MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGRs
#define MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGRs ("MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGR")
#endif
#ifndef MMU_INTFO_TO_XPORT_BKPRs
#define MMU_INTFO_TO_XPORT_BKPRs ("MMU_INTFO_TO_XPORT_BKPR")
#endif
#ifndef MMU_INTFO_XPORT_BKP_HW_UPDATE_DISRs
#define MMU_INTFO_XPORT_BKP_HW_UPDATE_DISRs ("MMU_INTFO_XPORT_BKP_HW_UPDATE_DISR")
#endif
#ifndef MMU_ITMCFG_CMIC_RESERVEDRs
#define MMU_ITMCFG_CMIC_RESERVEDRs ("MMU_ITMCFG_CMIC_RESERVEDR")
#endif
#ifndef MMU_ITMCFG_CPU_INT_ENRs
#define MMU_ITMCFG_CPU_INT_ENRs ("MMU_ITMCFG_CPU_INT_ENR")
#endif
#ifndef MMU_ITMCFG_CPU_INT_SETRs
#define MMU_ITMCFG_CPU_INT_SETRs ("MMU_ITMCFG_CPU_INT_SETR")
#endif
#ifndef MMU_ITMCFG_CPU_INT_STATRs
#define MMU_ITMCFG_CPU_INT_STATRs ("MMU_ITMCFG_CPU_INT_STATR")
#endif
#ifndef MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSRs
#define MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSRs ("MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSR")
#endif
#ifndef MMU_ITMCFG_MEM_FAIL_ADDR_64Ms
#define MMU_ITMCFG_MEM_FAIL_ADDR_64Ms ("MMU_ITMCFG_MEM_FAIL_ADDR_64M")
#endif
#ifndef MMU_ITMCFG_MEM_FAIL_INT_CTRRs
#define MMU_ITMCFG_MEM_FAIL_INT_CTRRs ("MMU_ITMCFG_MEM_FAIL_INT_CTRR")
#endif
#ifndef MMU_ITMCFG_MEM_SER_FIFO_STSRs
#define MMU_ITMCFG_MEM_SER_FIFO_STSRs ("MMU_ITMCFG_MEM_SER_FIFO_STSR")
#endif
#ifndef MMU_MB_CMIC_RESERVEDRs
#define MMU_MB_CMIC_RESERVEDRs ("MMU_MB_CMIC_RESERVEDR")
#endif
#ifndef MMU_MB_DEBUGRs
#define MMU_MB_DEBUGRs ("MMU_MB_DEBUGR")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0_CPUMs
#define MMU_MB_PAYLOAD_SLICE0_CPUMs ("MMU_MB_PAYLOAD_SLICE0_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1_CPUMs
#define MMU_MB_PAYLOAD_SLICE1_CPUMs ("MMU_MB_PAYLOAD_SLICE1_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2_CPUMs
#define MMU_MB_PAYLOAD_SLICE2_CPUMs ("MMU_MB_PAYLOAD_SLICE2_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3_CPUMs
#define MMU_MB_PAYLOAD_SLICE3_CPUMs ("MMU_MB_PAYLOAD_SLICE3_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4_CPUMs
#define MMU_MB_PAYLOAD_SLICE4_CPUMs ("MMU_MB_PAYLOAD_SLICE4_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5_CPUMs
#define MMU_MB_PAYLOAD_SLICE5_CPUMs ("MMU_MB_PAYLOAD_SLICE5_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6_CPUMs
#define MMU_MB_PAYLOAD_SLICE6_CPUMs ("MMU_MB_PAYLOAD_SLICE6_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7_CPUMs
#define MMU_MB_PAYLOAD_SLICE7_CPUMs ("MMU_MB_PAYLOAD_SLICE7_CPUM")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0Ms
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0Ms ("MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1Ms
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1Ms ("MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_MB_TMBUSRs
#define MMU_MB_TMBUSRs ("MMU_MB_TMBUSR")
#endif
#ifndef MMU_MTP_COSRs
#define MMU_MTP_COSRs ("MMU_MTP_COSR")
#endif
#ifndef MMU_MTP_CPU_COSRs
#define MMU_MTP_CPU_COSRs ("MMU_MTP_CPU_COSR")
#endif
#ifndef MMU_MTRO_BUCKET_CPU_L1Ms
#define MMU_MTRO_BUCKET_CPU_L1Ms ("MMU_MTRO_BUCKET_CPU_L1M")
#endif
#ifndef MMU_MTRO_BUCKET_L0Ms
#define MMU_MTRO_BUCKET_L0Ms ("MMU_MTRO_BUCKET_L0M")
#endif
#ifndef MMU_MTRO_CONFIGRs
#define MMU_MTRO_CONFIGRs ("MMU_MTRO_CONFIGR")
#endif
#ifndef MMU_MTRO_COUNTER_OVERFLOWRs
#define MMU_MTRO_COUNTER_OVERFLOWRs ("MMU_MTRO_COUNTER_OVERFLOWR")
#endif
#ifndef MMU_MTRO_CPU_INT_ENRs
#define MMU_MTRO_CPU_INT_ENRs ("MMU_MTRO_CPU_INT_ENR")
#endif
#ifndef MMU_MTRO_CPU_INT_SETRs
#define MMU_MTRO_CPU_INT_SETRs ("MMU_MTRO_CPU_INT_SETR")
#endif
#ifndef MMU_MTRO_CPU_INT_STATRs
#define MMU_MTRO_CPU_INT_STATRs ("MMU_MTRO_CPU_INT_STATR")
#endif
#ifndef MMU_MTRO_CPU_L1_AMs
#define MMU_MTRO_CPU_L1_AMs ("MMU_MTRO_CPU_L1_AM")
#endif
#ifndef MMU_MTRO_CPU_L1_BMs
#define MMU_MTRO_CPU_L1_BMs ("MMU_MTRO_CPU_L1_BM")
#endif
#ifndef MMU_MTRO_CPU_L1_CMs
#define MMU_MTRO_CPU_L1_CMs ("MMU_MTRO_CPU_L1_CM")
#endif
#ifndef MMU_MTRO_CPU_L1_TO_L0_MAPPINGRs
#define MMU_MTRO_CPU_L1_TO_L0_MAPPINGRs ("MMU_MTRO_CPU_L1_TO_L0_MAPPINGR")
#endif
#ifndef MMU_MTRO_EGRMETERINGBUCKETMs
#define MMU_MTRO_EGRMETERINGBUCKETMs ("MMU_MTRO_EGRMETERINGBUCKETM")
#endif
#ifndef MMU_MTRO_EGRMETERINGCONFIGMs
#define MMU_MTRO_EGRMETERINGCONFIGMs ("MMU_MTRO_EGRMETERINGCONFIGM")
#endif
#ifndef MMU_MTRO_ENABLE_ECCP_MEMRs
#define MMU_MTRO_ENABLE_ECCP_MEMRs ("MMU_MTRO_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_MTRO_EN_COR_ERR_RPTRs
#define MMU_MTRO_EN_COR_ERR_RPTRs ("MMU_MTRO_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_MTRO_HULL_MODE_ENABLERs
#define MMU_MTRO_HULL_MODE_ENABLERs ("MMU_MTRO_HULL_MODE_ENABLER")
#endif
#ifndef MMU_MTRO_L0_AMs
#define MMU_MTRO_L0_AMs ("MMU_MTRO_L0_AM")
#endif
#ifndef MMU_MTRO_L0_BMs
#define MMU_MTRO_L0_BMs ("MMU_MTRO_L0_BM")
#endif
#ifndef MMU_MTRO_L0_CMs
#define MMU_MTRO_L0_CMs ("MMU_MTRO_L0_CM")
#endif
#ifndef MMU_MTRO_MMUQ_SCHQ_CFGRs
#define MMU_MTRO_MMUQ_SCHQ_CFGRs ("MMU_MTRO_MMUQ_SCHQ_CFGR")
#endif
#ifndef MMU_MTRO_MMUQ_SCHQ_PROFILERs
#define MMU_MTRO_MMUQ_SCHQ_PROFILERs ("MMU_MTRO_MMUQ_SCHQ_PROFILER")
#endif
#ifndef MMU_MTRO_PORT_ENTITY_DISABLERs
#define MMU_MTRO_PORT_ENTITY_DISABLERs ("MMU_MTRO_PORT_ENTITY_DISABLER")
#endif
#ifndef MMU_MTRO_RSVD_REGRs
#define MMU_MTRO_RSVD_REGRs ("MMU_MTRO_RSVD_REGR")
#endif
#ifndef MMU_MTRO_TMBUSRs
#define MMU_MTRO_TMBUSRs ("MMU_MTRO_TMBUSR")
#endif
#ifndef MMU_OQS_CMIC_RESERVEDRs
#define MMU_OQS_CMIC_RESERVEDRs ("MMU_OQS_CMIC_RESERVEDR")
#endif
#ifndef MMU_OQS_CPU_INT_ENRs
#define MMU_OQS_CPU_INT_ENRs ("MMU_OQS_CPU_INT_ENR")
#endif
#ifndef MMU_OQS_CPU_INT_SETRs
#define MMU_OQS_CPU_INT_SETRs ("MMU_OQS_CPU_INT_SETR")
#endif
#ifndef MMU_OQS_CPU_INT_STATRs
#define MMU_OQS_CPU_INT_STATRs ("MMU_OQS_CPU_INT_STATR")
#endif
#ifndef MMU_OQS_DEBUGRs
#define MMU_OQS_DEBUGRs ("MMU_OQS_DEBUGR")
#endif
#ifndef MMU_OQS_ENABLE_ECCP_MEMRs
#define MMU_OQS_ENABLE_ECCP_MEMRs ("MMU_OQS_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_OQS_ENQ_CONFIGRs
#define MMU_OQS_ENQ_CONFIGRs ("MMU_OQS_ENQ_CONFIGR")
#endif
#ifndef MMU_OQS_EN_COR_ERR_RPTRs
#define MMU_OQS_EN_COR_ERR_RPTRs ("MMU_OQS_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_OQS_FIFO_BANK0_MEMMs
#define MMU_OQS_FIFO_BANK0_MEMMs ("MMU_OQS_FIFO_BANK0_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK10_MEMMs
#define MMU_OQS_FIFO_BANK10_MEMMs ("MMU_OQS_FIFO_BANK10_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK11_MEMMs
#define MMU_OQS_FIFO_BANK11_MEMMs ("MMU_OQS_FIFO_BANK11_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK12_MEMMs
#define MMU_OQS_FIFO_BANK12_MEMMs ("MMU_OQS_FIFO_BANK12_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK13_MEMMs
#define MMU_OQS_FIFO_BANK13_MEMMs ("MMU_OQS_FIFO_BANK13_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK14_MEMMs
#define MMU_OQS_FIFO_BANK14_MEMMs ("MMU_OQS_FIFO_BANK14_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK15_MEMMs
#define MMU_OQS_FIFO_BANK15_MEMMs ("MMU_OQS_FIFO_BANK15_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK16_MEMMs
#define MMU_OQS_FIFO_BANK16_MEMMs ("MMU_OQS_FIFO_BANK16_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK1_MEMMs
#define MMU_OQS_FIFO_BANK1_MEMMs ("MMU_OQS_FIFO_BANK1_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK2_MEMMs
#define MMU_OQS_FIFO_BANK2_MEMMs ("MMU_OQS_FIFO_BANK2_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK3_MEMMs
#define MMU_OQS_FIFO_BANK3_MEMMs ("MMU_OQS_FIFO_BANK3_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK4_MEMMs
#define MMU_OQS_FIFO_BANK4_MEMMs ("MMU_OQS_FIFO_BANK4_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK5_MEMMs
#define MMU_OQS_FIFO_BANK5_MEMMs ("MMU_OQS_FIFO_BANK5_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK6_MEMMs
#define MMU_OQS_FIFO_BANK6_MEMMs ("MMU_OQS_FIFO_BANK6_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK7_MEMMs
#define MMU_OQS_FIFO_BANK7_MEMMs ("MMU_OQS_FIFO_BANK7_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK8_MEMMs
#define MMU_OQS_FIFO_BANK8_MEMMs ("MMU_OQS_FIFO_BANK8_MEMM")
#endif
#ifndef MMU_OQS_FIFO_BANK9_MEMMs
#define MMU_OQS_FIFO_BANK9_MEMMs ("MMU_OQS_FIFO_BANK9_MEMM")
#endif
#ifndef MMU_OQS_FREE_BLOCK_MEMMs
#define MMU_OQS_FREE_BLOCK_MEMMs ("MMU_OQS_FREE_BLOCK_MEMM")
#endif
#ifndef MMU_OQS_INST0_BANK_BMP_MEMMs
#define MMU_OQS_INST0_BANK_BMP_MEMMs ("MMU_OQS_INST0_BANK_BMP_MEMM")
#endif
#ifndef MMU_OQS_INST0_LLIST_MEMMs
#define MMU_OQS_INST0_LLIST_MEMMs ("MMU_OQS_INST0_LLIST_MEMM")
#endif
#ifndef MMU_OQS_INST1_BANK_BMP_MEMMs
#define MMU_OQS_INST1_BANK_BMP_MEMMs ("MMU_OQS_INST1_BANK_BMP_MEMM")
#endif
#ifndef MMU_OQS_INST1_LLIST_MEMMs
#define MMU_OQS_INST1_LLIST_MEMMs ("MMU_OQS_INST1_LLIST_MEMM")
#endif
#ifndef MMU_OQS_INST2_BANK_BMP_MEMMs
#define MMU_OQS_INST2_BANK_BMP_MEMMs ("MMU_OQS_INST2_BANK_BMP_MEMM")
#endif
#ifndef MMU_OQS_INST2_LLIST_MEMMs
#define MMU_OQS_INST2_LLIST_MEMMs ("MMU_OQS_INST2_LLIST_MEMM")
#endif
#ifndef MMU_OQS_INST3_BANK_BMP_MEMMs
#define MMU_OQS_INST3_BANK_BMP_MEMMs ("MMU_OQS_INST3_BANK_BMP_MEMM")
#endif
#ifndef MMU_OQS_INST3_LLIST_MEMMs
#define MMU_OQS_INST3_LLIST_MEMMs ("MMU_OQS_INST3_LLIST_MEMM")
#endif
#ifndef MMU_OQS_STATRs
#define MMU_OQS_STATRs ("MMU_OQS_STATR")
#endif
#ifndef MMU_OQS_TMBUSRs
#define MMU_OQS_TMBUSRs ("MMU_OQS_TMBUSR")
#endif
#ifndef MMU_PORT_ENTRY_ERRORs
#define MMU_PORT_ENTRY_ERRORs ("MMU_PORT_ENTRY_ERROR")
#endif
#ifndef MMU_PORT_MMUQ_SCHQ_CFGRs
#define MMU_PORT_MMUQ_SCHQ_CFGRs ("MMU_PORT_MMUQ_SCHQ_CFGR")
#endif
#ifndef MMU_PPSCH_CMIC_RESERVEDRs
#define MMU_PPSCH_CMIC_RESERVEDRs ("MMU_PPSCH_CMIC_RESERVEDR")
#endif
#ifndef MMU_PPSCH_EB_3_0_RL_CREDITRs
#define MMU_PPSCH_EB_3_0_RL_CREDITRs ("MMU_PPSCH_EB_3_0_RL_CREDITR")
#endif
#ifndef MMU_PPSCH_EB_7_4_RL_CREDITRs
#define MMU_PPSCH_EB_7_4_RL_CREDITRs ("MMU_PPSCH_EB_7_4_RL_CREDITR")
#endif
#ifndef MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLERs
#define MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLERs ("MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLER")
#endif
#ifndef MMU_PPSCH_S2_TO_S1_CREDITRs
#define MMU_PPSCH_S2_TO_S1_CREDITRs ("MMU_PPSCH_S2_TO_S1_CREDITR")
#endif
#ifndef MMU_PPSCH_SCHQ_MMUQ_PROFILERs
#define MMU_PPSCH_SCHQ_MMUQ_PROFILERs ("MMU_PPSCH_SCHQ_MMUQ_PROFILER")
#endif
#ifndef MMU_PPSCH_STAGE1_EB_PACING_CFGRs
#define MMU_PPSCH_STAGE1_EB_PACING_CFGRs ("MMU_PPSCH_STAGE1_EB_PACING_CFGR")
#endif
#ifndef MMU_PTSCH_CAL_CONFIGRs
#define MMU_PTSCH_CAL_CONFIGRs ("MMU_PTSCH_CAL_CONFIGR")
#endif
#ifndef MMU_PTSCH_CMIC_RESERVEDRs
#define MMU_PTSCH_CMIC_RESERVEDRs ("MMU_PTSCH_CMIC_RESERVEDR")
#endif
#ifndef MMU_PTSCH_CPU_MGMT_LB_RATIOSRs
#define MMU_PTSCH_CPU_MGMT_LB_RATIOSRs ("MMU_PTSCH_CPU_MGMT_LB_RATIOSR")
#endif
#ifndef MMU_PTSCH_EB_CREDIT_CONFIGRs
#define MMU_PTSCH_EB_CREDIT_CONFIGRs ("MMU_PTSCH_EB_CREDIT_CONFIGR")
#endif
#ifndef MMU_PTSCH_FEATURE_CTRLRs
#define MMU_PTSCH_FEATURE_CTRLRs ("MMU_PTSCH_FEATURE_CTRLR")
#endif
#ifndef MMU_PTSCH_PENALTY_MIN_SPACINGRs
#define MMU_PTSCH_PENALTY_MIN_SPACINGRs ("MMU_PTSCH_PENALTY_MIN_SPACINGR")
#endif
#ifndef MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGRs
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGRs ("MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGR")
#endif
#ifndef MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGRs
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGRs ("MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGR")
#endif
#ifndef MMU_PTSCH_REGULAR_MIN_SPACINGRs
#define MMU_PTSCH_REGULAR_MIN_SPACINGRs ("MMU_PTSCH_REGULAR_MIN_SPACINGR")
#endif
#ifndef MMU_QSCH_CPU_L1_QUEUE_MASKRs
#define MMU_QSCH_CPU_L1_QUEUE_MASKRs ("MMU_QSCH_CPU_L1_QUEUE_MASKR")
#endif
#ifndef MMU_QSCH_CPU_L1_TO_L0_MAPPINGRs
#define MMU_QSCH_CPU_L1_TO_L0_MAPPINGRs ("MMU_QSCH_CPU_L1_TO_L0_MAPPINGR")
#endif
#ifndef MMU_QSCH_CPU_PORT_CONFIGRs
#define MMU_QSCH_CPU_PORT_CONFIGRs ("MMU_QSCH_CPU_PORT_CONFIGR")
#endif
#ifndef MMU_QSCH_DEBUG_FORCE_CPU_COSMASKRs
#define MMU_QSCH_DEBUG_FORCE_CPU_COSMASKRs ("MMU_QSCH_DEBUG_FORCE_CPU_COSMASKR")
#endif
#ifndef MMU_QSCH_ENABLE_ECCP_MEMRs
#define MMU_QSCH_ENABLE_ECCP_MEMRs ("MMU_QSCH_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_QSCH_EN_COR_ERR_RPTRs
#define MMU_QSCH_EN_COR_ERR_RPTRs ("MMU_QSCH_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_QSCH_L0_ACCUM_COMP_MEMMs
#define MMU_QSCH_L0_ACCUM_COMP_MEMMs ("MMU_QSCH_L0_ACCUM_COMP_MEMM")
#endif
#ifndef MMU_QSCH_L0_CREDIT_MEMMs
#define MMU_QSCH_L0_CREDIT_MEMMs ("MMU_QSCH_L0_CREDIT_MEMM")
#endif
#ifndef MMU_QSCH_L0_FIRST_MEMMs
#define MMU_QSCH_L0_FIRST_MEMMs ("MMU_QSCH_L0_FIRST_MEMM")
#endif
#ifndef MMU_QSCH_L0_WEIGHT_MEMMs
#define MMU_QSCH_L0_WEIGHT_MEMMs ("MMU_QSCH_L0_WEIGHT_MEMM")
#endif
#ifndef MMU_QSCH_L1_ACCUM_COMP_MEMMs
#define MMU_QSCH_L1_ACCUM_COMP_MEMMs ("MMU_QSCH_L1_ACCUM_COMP_MEMM")
#endif
#ifndef MMU_QSCH_L1_CREDIT_MEMMs
#define MMU_QSCH_L1_CREDIT_MEMMs ("MMU_QSCH_L1_CREDIT_MEMM")
#endif
#ifndef MMU_QSCH_L1_FIRST_MEMMs
#define MMU_QSCH_L1_FIRST_MEMMs ("MMU_QSCH_L1_FIRST_MEMM")
#endif
#ifndef MMU_QSCH_L1_WEIGHT_MEMMs
#define MMU_QSCH_L1_WEIGHT_MEMMs ("MMU_QSCH_L1_WEIGHT_MEMM")
#endif
#ifndef MMU_QSCH_L2_ACCUM_COMP_MEMMs
#define MMU_QSCH_L2_ACCUM_COMP_MEMMs ("MMU_QSCH_L2_ACCUM_COMP_MEMM")
#endif
#ifndef MMU_QSCH_L2_CREDIT_MEMMs
#define MMU_QSCH_L2_CREDIT_MEMMs ("MMU_QSCH_L2_CREDIT_MEMM")
#endif
#ifndef MMU_QSCH_L2_WEIGHT_MEMMs
#define MMU_QSCH_L2_WEIGHT_MEMMs ("MMU_QSCH_L2_WEIGHT_MEMM")
#endif
#ifndef MMU_QSCH_MMUQ_TO_SCHQ_MAPRs
#define MMU_QSCH_MMUQ_TO_SCHQ_MAPRs ("MMU_QSCH_MMUQ_TO_SCHQ_MAPR")
#endif
#ifndef MMU_QSCH_PORT_CONFIGRs
#define MMU_QSCH_PORT_CONFIGRs ("MMU_QSCH_PORT_CONFIGR")
#endif
#ifndef MMU_QSCH_PORT_EMPTY_STATUSRs
#define MMU_QSCH_PORT_EMPTY_STATUSRs ("MMU_QSCH_PORT_EMPTY_STATUSR")
#endif
#ifndef MMU_QSCH_PORT_FLUSHRs
#define MMU_QSCH_PORT_FLUSHRs ("MMU_QSCH_PORT_FLUSHR")
#endif
#ifndef MMU_QSCH_RESERVEDRs
#define MMU_QSCH_RESERVEDRs ("MMU_QSCH_RESERVEDR")
#endif
#ifndef MMU_QSCH_SPECIAL_CONFIGRs
#define MMU_QSCH_SPECIAL_CONFIGRs ("MMU_QSCH_SPECIAL_CONFIGR")
#endif
#ifndef MMU_QSCH_TMBUSRs
#define MMU_QSCH_TMBUSRs ("MMU_QSCH_TMBUSR")
#endif
#ifndef MMU_QSCH_VOQ_FAIRNESS_CONFIGRs
#define MMU_QSCH_VOQ_FAIRNESS_CONFIGRs ("MMU_QSCH_VOQ_FAIRNESS_CONFIGR")
#endif
#ifndef MMU_QUEUE_NUMs
#define MMU_QUEUE_NUMs ("MMU_QUEUE_NUM")
#endif
#ifndef MMU_QUEUE_NUM_BIT0s
#define MMU_QUEUE_NUM_BIT0s ("MMU_QUEUE_NUM_BIT0")
#endif
#ifndef MMU_QUEUE_NUM_BIT1s
#define MMU_QUEUE_NUM_BIT1s ("MMU_QUEUE_NUM_BIT1")
#endif
#ifndef MMU_QUEUE_NUM_BIT2s
#define MMU_QUEUE_NUM_BIT2s ("MMU_QUEUE_NUM_BIT2")
#endif
#ifndef MMU_QUEUE_NUM_BIT3s
#define MMU_QUEUE_NUM_BIT3s ("MMU_QUEUE_NUM_BIT3")
#endif
#ifndef MMU_REPL_GROUP_INFO_TBLMs
#define MMU_REPL_GROUP_INFO_TBLMs ("MMU_REPL_GROUP_INFO_TBLM")
#endif
#ifndef MMU_REPL_HEAD_TBLMs
#define MMU_REPL_HEAD_TBLMs ("MMU_REPL_HEAD_TBLM")
#endif
#ifndef MMU_REPL_LIST_TBLMs
#define MMU_REPL_LIST_TBLMs ("MMU_REPL_LIST_TBLM")
#endif
#ifndef MMU_REPL_STATE_TBLMs
#define MMU_REPL_STATE_TBLMs ("MMU_REPL_STATE_TBLM")
#endif
#ifndef MMU_RL_BANK_THDRs
#define MMU_RL_BANK_THDRs ("MMU_RL_BANK_THDR")
#endif
#ifndef MMU_RL_BQFF_EMPTY_STATUSRs
#define MMU_RL_BQFF_EMPTY_STATUSRs ("MMU_RL_BQFF_EMPTY_STATUSR")
#endif
#ifndef MMU_RL_BQFF_FULL_STATUSRs
#define MMU_RL_BQFF_FULL_STATUSRs ("MMU_RL_BQFF_FULL_STATUSR")
#endif
#ifndef MMU_RL_BQFF_OVRF_STATUSRs
#define MMU_RL_BQFF_OVRF_STATUSRs ("MMU_RL_BQFF_OVRF_STATUSR")
#endif
#ifndef MMU_RL_BQFF_UNDF_STATUSRs
#define MMU_RL_BQFF_UNDF_STATUSRs ("MMU_RL_BQFF_UNDF_STATUSR")
#endif
#ifndef MMU_RL_CMIC_RESERVEDRs
#define MMU_RL_CMIC_RESERVEDRs ("MMU_RL_CMIC_RESERVEDR")
#endif
#ifndef MMU_RL_CONFIGRs
#define MMU_RL_CONFIGRs ("MMU_RL_CONFIGR")
#endif
#ifndef MMU_RL_CPU_INT_ENRs
#define MMU_RL_CPU_INT_ENRs ("MMU_RL_CPU_INT_ENR")
#endif
#ifndef MMU_RL_CPU_INT_SETRs
#define MMU_RL_CPU_INT_SETRs ("MMU_RL_CPU_INT_SETR")
#endif
#ifndef MMU_RL_CPU_INT_STATRs
#define MMU_RL_CPU_INT_STATRs ("MMU_RL_CPU_INT_STATR")
#endif
#ifndef MMU_RL_CT_TILE_ACTIVITY2Rs
#define MMU_RL_CT_TILE_ACTIVITY2Rs ("MMU_RL_CT_TILE_ACTIVITY2R")
#endif
#ifndef MMU_RL_CT_TILE_ACTIVITYRs
#define MMU_RL_CT_TILE_ACTIVITYRs ("MMU_RL_CT_TILE_ACTIVITYR")
#endif
#ifndef MMU_RL_DEBUGRs
#define MMU_RL_DEBUGRs ("MMU_RL_DEBUGR")
#endif
#ifndef MMU_RL_DEBUG_CFGRs
#define MMU_RL_DEBUG_CFGRs ("MMU_RL_DEBUG_CFGR")
#endif
#ifndef MMU_RL_DEBUG_CNT_CONFIGRs
#define MMU_RL_DEBUG_CNT_CONFIGRs ("MMU_RL_DEBUG_CNT_CONFIGR")
#endif
#ifndef MMU_RL_DEBUG_PKT_CNTRs
#define MMU_RL_DEBUG_PKT_CNTRs ("MMU_RL_DEBUG_PKT_CNTR")
#endif
#ifndef MMU_RL_EBFF_CONFIGRs
#define MMU_RL_EBFF_CONFIGRs ("MMU_RL_EBFF_CONFIGR")
#endif
#ifndef MMU_RL_EBFF_DEBUGRs
#define MMU_RL_EBFF_DEBUGRs ("MMU_RL_EBFF_DEBUGR")
#endif
#ifndef MMU_RL_EBFF_DEBUG_STATUSRs
#define MMU_RL_EBFF_DEBUG_STATUSRs ("MMU_RL_EBFF_DEBUG_STATUSR")
#endif
#ifndef MMU_RL_EBFF_STATUSRs
#define MMU_RL_EBFF_STATUSRs ("MMU_RL_EBFF_STATUSR")
#endif
#ifndef MMU_RL_EBP_OVRDRs
#define MMU_RL_EBP_OVRDRs ("MMU_RL_EBP_OVRDR")
#endif
#ifndef MMU_RL_ENABLE_ECCP_MEMRs
#define MMU_RL_ENABLE_ECCP_MEMRs ("MMU_RL_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_RL_EN_COR_ERR_RPTRs
#define MMU_RL_EN_COR_ERR_RPTRs ("MMU_RL_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_RL_FBANK0Ms
#define MMU_RL_FBANK0Ms ("MMU_RL_FBANK0M")
#endif
#ifndef MMU_RL_FBANK10Ms
#define MMU_RL_FBANK10Ms ("MMU_RL_FBANK10M")
#endif
#ifndef MMU_RL_FBANK11Ms
#define MMU_RL_FBANK11Ms ("MMU_RL_FBANK11M")
#endif
#ifndef MMU_RL_FBANK12Ms
#define MMU_RL_FBANK12Ms ("MMU_RL_FBANK12M")
#endif
#ifndef MMU_RL_FBANK13Ms
#define MMU_RL_FBANK13Ms ("MMU_RL_FBANK13M")
#endif
#ifndef MMU_RL_FBANK14Ms
#define MMU_RL_FBANK14Ms ("MMU_RL_FBANK14M")
#endif
#ifndef MMU_RL_FBANK15Ms
#define MMU_RL_FBANK15Ms ("MMU_RL_FBANK15M")
#endif
#ifndef MMU_RL_FBANK16Ms
#define MMU_RL_FBANK16Ms ("MMU_RL_FBANK16M")
#endif
#ifndef MMU_RL_FBANK17Ms
#define MMU_RL_FBANK17Ms ("MMU_RL_FBANK17M")
#endif
#ifndef MMU_RL_FBANK18Ms
#define MMU_RL_FBANK18Ms ("MMU_RL_FBANK18M")
#endif
#ifndef MMU_RL_FBANK19Ms
#define MMU_RL_FBANK19Ms ("MMU_RL_FBANK19M")
#endif
#ifndef MMU_RL_FBANK1Ms
#define MMU_RL_FBANK1Ms ("MMU_RL_FBANK1M")
#endif
#ifndef MMU_RL_FBANK20Ms
#define MMU_RL_FBANK20Ms ("MMU_RL_FBANK20M")
#endif
#ifndef MMU_RL_FBANK21Ms
#define MMU_RL_FBANK21Ms ("MMU_RL_FBANK21M")
#endif
#ifndef MMU_RL_FBANK22Ms
#define MMU_RL_FBANK22Ms ("MMU_RL_FBANK22M")
#endif
#ifndef MMU_RL_FBANK23Ms
#define MMU_RL_FBANK23Ms ("MMU_RL_FBANK23M")
#endif
#ifndef MMU_RL_FBANK24Ms
#define MMU_RL_FBANK24Ms ("MMU_RL_FBANK24M")
#endif
#ifndef MMU_RL_FBANK25Ms
#define MMU_RL_FBANK25Ms ("MMU_RL_FBANK25M")
#endif
#ifndef MMU_RL_FBANK26Ms
#define MMU_RL_FBANK26Ms ("MMU_RL_FBANK26M")
#endif
#ifndef MMU_RL_FBANK27Ms
#define MMU_RL_FBANK27Ms ("MMU_RL_FBANK27M")
#endif
#ifndef MMU_RL_FBANK28Ms
#define MMU_RL_FBANK28Ms ("MMU_RL_FBANK28M")
#endif
#ifndef MMU_RL_FBANK29Ms
#define MMU_RL_FBANK29Ms ("MMU_RL_FBANK29M")
#endif
#ifndef MMU_RL_FBANK2Ms
#define MMU_RL_FBANK2Ms ("MMU_RL_FBANK2M")
#endif
#ifndef MMU_RL_FBANK30Ms
#define MMU_RL_FBANK30Ms ("MMU_RL_FBANK30M")
#endif
#ifndef MMU_RL_FBANK31Ms
#define MMU_RL_FBANK31Ms ("MMU_RL_FBANK31M")
#endif
#ifndef MMU_RL_FBANK3Ms
#define MMU_RL_FBANK3Ms ("MMU_RL_FBANK3M")
#endif
#ifndef MMU_RL_FBANK4Ms
#define MMU_RL_FBANK4Ms ("MMU_RL_FBANK4M")
#endif
#ifndef MMU_RL_FBANK5Ms
#define MMU_RL_FBANK5Ms ("MMU_RL_FBANK5M")
#endif
#ifndef MMU_RL_FBANK6Ms
#define MMU_RL_FBANK6Ms ("MMU_RL_FBANK6M")
#endif
#ifndef MMU_RL_FBANK7Ms
#define MMU_RL_FBANK7Ms ("MMU_RL_FBANK7M")
#endif
#ifndef MMU_RL_FBANK8Ms
#define MMU_RL_FBANK8Ms ("MMU_RL_FBANK8M")
#endif
#ifndef MMU_RL_FBANK9Ms
#define MMU_RL_FBANK9Ms ("MMU_RL_FBANK9M")
#endif
#ifndef MMU_RL_RQEFF_STATUSRs
#define MMU_RL_RQEFF_STATUSRs ("MMU_RL_RQEFF_STATUSR")
#endif
#ifndef MMU_RL_RQE_FIFO_DEBUGRs
#define MMU_RL_RQE_FIFO_DEBUGRs ("MMU_RL_RQE_FIFO_DEBUGR")
#endif
#ifndef MMU_RL_RQE_FIFO_MEMMs
#define MMU_RL_RQE_FIFO_MEMMs ("MMU_RL_RQE_FIFO_MEMM")
#endif
#ifndef MMU_RL_TMBUSRs
#define MMU_RL_TMBUSRs ("MMU_RL_TMBUSR")
#endif
#ifndef MMU_RL_WBFF_EMPTY_STATUSRs
#define MMU_RL_WBFF_EMPTY_STATUSRs ("MMU_RL_WBFF_EMPTY_STATUSR")
#endif
#ifndef MMU_RL_WBFF_FULL_STATUSRs
#define MMU_RL_WBFF_FULL_STATUSRs ("MMU_RL_WBFF_FULL_STATUSR")
#endif
#ifndef MMU_RL_WBFF_OVRF_STATUSRs
#define MMU_RL_WBFF_OVRF_STATUSRs ("MMU_RL_WBFF_OVRF_STATUSR")
#endif
#ifndef MMU_RL_WBFF_UNDF_STATUSRs
#define MMU_RL_WBFF_UNDF_STATUSRs ("MMU_RL_WBFF_UNDF_STATUSR")
#endif
#ifndef MMU_RQE_CELL_FREE_LISTMs
#define MMU_RQE_CELL_FREE_LISTMs ("MMU_RQE_CELL_FREE_LISTM")
#endif
#ifndef MMU_RQE_CELL_LINK_LISTMs
#define MMU_RQE_CELL_LINK_LISTMs ("MMU_RQE_CELL_LINK_LISTM")
#endif
#ifndef MMU_RQE_CELL_QUEUEMs
#define MMU_RQE_CELL_QUEUEMs ("MMU_RQE_CELL_QUEUEM")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEADARs
#define MMU_RQE_CELL_QUEUE_HEADARs ("MMU_RQE_CELL_QUEUE_HEADAR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEADBRs
#define MMU_RQE_CELL_QUEUE_HEADBRs ("MMU_RQE_CELL_QUEUE_HEADBR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEADCRs
#define MMU_RQE_CELL_QUEUE_HEADCRs ("MMU_RQE_CELL_QUEUE_HEADCR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEADDRs
#define MMU_RQE_CELL_QUEUE_HEADDRs ("MMU_RQE_CELL_QUEUE_HEADDR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEADERs
#define MMU_RQE_CELL_QUEUE_HEADERs ("MMU_RQE_CELL_QUEUE_HEADER")
#endif
#ifndef MMU_RQE_CELL_QUEUE_HEAD_STATRs
#define MMU_RQE_CELL_QUEUE_HEAD_STATRs ("MMU_RQE_CELL_QUEUE_HEAD_STATR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_LEVELRs
#define MMU_RQE_CELL_QUEUE_LEVELRs ("MMU_RQE_CELL_QUEUE_LEVELR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAILARs
#define MMU_RQE_CELL_QUEUE_TAILARs ("MMU_RQE_CELL_QUEUE_TAILAR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAILBRs
#define MMU_RQE_CELL_QUEUE_TAILBRs ("MMU_RQE_CELL_QUEUE_TAILBR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAILCRs
#define MMU_RQE_CELL_QUEUE_TAILCRs ("MMU_RQE_CELL_QUEUE_TAILCR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAILDRs
#define MMU_RQE_CELL_QUEUE_TAILDRs ("MMU_RQE_CELL_QUEUE_TAILDR")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAILERs
#define MMU_RQE_CELL_QUEUE_TAILERs ("MMU_RQE_CELL_QUEUE_TAILER")
#endif
#ifndef MMU_RQE_CELL_QUEUE_TAIL_STATRs
#define MMU_RQE_CELL_QUEUE_TAIL_STATRs ("MMU_RQE_CELL_QUEUE_TAIL_STATR")
#endif
#ifndef MMU_RQE_CMIC_RESERVEDRs
#define MMU_RQE_CMIC_RESERVEDRs ("MMU_RQE_CMIC_RESERVEDR")
#endif
#ifndef MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGMs
#define MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGMs ("MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGM")
#endif
#ifndef MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLRs
#define MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLRs ("MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLR")
#endif
#ifndef MMU_RQE_ENABLE_ECCP_MEMRs
#define MMU_RQE_ENABLE_ECCP_MEMRs ("MMU_RQE_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_RQE_EN_COR_ERR_RPTRs
#define MMU_RQE_EN_COR_ERR_RPTRs ("MMU_RQE_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_RQE_FREELIST_CONTROLRs
#define MMU_RQE_FREELIST_CONTROLRs ("MMU_RQE_FREELIST_CONTROLR")
#endif
#ifndef MMU_RQE_INFO_TABLEMs
#define MMU_RQE_INFO_TABLEMs ("MMU_RQE_INFO_TABLEM")
#endif
#ifndef MMU_RQE_INT_ENRs
#define MMU_RQE_INT_ENRs ("MMU_RQE_INT_ENR")
#endif
#ifndef MMU_RQE_INT_SETRs
#define MMU_RQE_INT_SETRs ("MMU_RQE_INT_SETR")
#endif
#ifndef MMU_RQE_INT_STATRs
#define MMU_RQE_INT_STATRs ("MMU_RQE_INT_STATR")
#endif
#ifndef MMU_RQE_INVALID_DSTRs
#define MMU_RQE_INVALID_DSTRs ("MMU_RQE_INVALID_DSTR")
#endif
#ifndef MMU_RQE_L3_PURGE_STATRs
#define MMU_RQE_L3_PURGE_STATRs ("MMU_RQE_L3_PURGE_STATR")
#endif
#ifndef MMU_RQE_LAST_ACCEPTMs
#define MMU_RQE_LAST_ACCEPTMs ("MMU_RQE_LAST_ACCEPTM")
#endif
#ifndef MMU_RQE_MAX_SHAPER_ENRs
#define MMU_RQE_MAX_SHAPER_ENRs ("MMU_RQE_MAX_SHAPER_ENR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_EN_PIPERs
#define MMU_RQE_MAX_SHAPER_EN_PIPERs ("MMU_RQE_MAX_SHAPER_EN_PIPER")
#endif
#ifndef MMU_RQE_MAX_SHAPER_EN_PREFETCHRs
#define MMU_RQE_MAX_SHAPER_EN_PREFETCHRs ("MMU_RQE_MAX_SHAPER_EN_PREFETCHR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_EN_SCCRs
#define MMU_RQE_MAX_SHAPER_EN_SCCRs ("MMU_RQE_MAX_SHAPER_EN_SCCR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_EN_SREPRs
#define MMU_RQE_MAX_SHAPER_EN_SREPRs ("MMU_RQE_MAX_SHAPER_EN_SREPR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNTRs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNTRs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNTR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPERs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPERs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPER")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHRs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHRs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCRs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCRs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPRs
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPRs ("MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATERs
#define MMU_RQE_MAX_SHAPER_RATERs ("MMU_RQE_MAX_SHAPER_RATER")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATE_PIPERs
#define MMU_RQE_MAX_SHAPER_RATE_PIPERs ("MMU_RQE_MAX_SHAPER_RATE_PIPER")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATE_PREFETCHRs
#define MMU_RQE_MAX_SHAPER_RATE_PREFETCHRs ("MMU_RQE_MAX_SHAPER_RATE_PREFETCHR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATE_SCCRs
#define MMU_RQE_MAX_SHAPER_RATE_SCCRs ("MMU_RQE_MAX_SHAPER_RATE_SCCR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_RATE_SREPRs
#define MMU_RQE_MAX_SHAPER_RATE_SREPRs ("MMU_RQE_MAX_SHAPER_RATE_SREPR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLDRs
#define MMU_RQE_MAX_SHAPER_THRESHOLDRs ("MMU_RQE_MAX_SHAPER_THRESHOLDR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPERs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPERs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPER")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_PIPERs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PIPERs ("MMU_RQE_MAX_SHAPER_THRESHOLD_PIPER")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_SCCRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SCCRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_SCCR")
#endif
#ifndef MMU_RQE_MAX_SHAPER_THRESHOLD_SREPRs
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SREPRs ("MMU_RQE_MAX_SHAPER_THRESHOLD_SREPR")
#endif
#ifndef MMU_RQE_PIPELINE_FCFIFOMs
#define MMU_RQE_PIPELINE_FCFIFOMs ("MMU_RQE_PIPELINE_FCFIFOM")
#endif
#ifndef MMU_RQE_PKTQ_FREE_LISTMs
#define MMU_RQE_PKTQ_FREE_LISTMs ("MMU_RQE_PKTQ_FREE_LISTM")
#endif
#ifndef MMU_RQE_PKTQ_LINK_LISTMs
#define MMU_RQE_PKTQ_LINK_LISTMs ("MMU_RQE_PKTQ_LINK_LISTM")
#endif
#ifndef MMU_RQE_PKT_QUEUEMs
#define MMU_RQE_PKT_QUEUEMs ("MMU_RQE_PKT_QUEUEM")
#endif
#ifndef MMU_RQE_PKT_QUEUE_HEADRs
#define MMU_RQE_PKT_QUEUE_HEADRs ("MMU_RQE_PKT_QUEUE_HEADR")
#endif
#ifndef MMU_RQE_PKT_QUEUE_LEVELRs
#define MMU_RQE_PKT_QUEUE_LEVELRs ("MMU_RQE_PKT_QUEUE_LEVELR")
#endif
#ifndef MMU_RQE_PKT_QUEUE_TAILRs
#define MMU_RQE_PKT_QUEUE_TAILRs ("MMU_RQE_PKT_QUEUE_TAILR")
#endif
#ifndef MMU_RQE_PKT_STATEMs
#define MMU_RQE_PKT_STATEMs ("MMU_RQE_PKT_STATEM")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPERs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPERs ("MMU_RQE_PRIORITY_SCHEDULING_TYPER")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPERs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPERs ("MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPER")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHRs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHRs ("MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHR")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCRs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCRs ("MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCR")
#endif
#ifndef MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPRs
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPRs ("MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPR")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHTRs
#define MMU_RQE_PRIORITY_WERR_WEIGHTRs ("MMU_RQE_PRIORITY_WERR_WEIGHTR")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHT_PIPERs
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PIPERs ("MMU_RQE_PRIORITY_WERR_WEIGHT_PIPER")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHRs
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHRs ("MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHR")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHT_SCCRs
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SCCRs ("MMU_RQE_PRIORITY_WERR_WEIGHT_SCCR")
#endif
#ifndef MMU_RQE_PRIORITY_WERR_WEIGHT_SREPRs
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SREPRs ("MMU_RQE_PRIORITY_WERR_WEIGHT_SREPR")
#endif
#ifndef MMU_RQE_PTAIL_PHEAD_CNT_CELLQRs
#define MMU_RQE_PTAIL_PHEAD_CNT_CELLQRs ("MMU_RQE_PTAIL_PHEAD_CNT_CELLQR")
#endif
#ifndef MMU_RQE_PTAIL_PREFETCH_CNT_PKTQRs
#define MMU_RQE_PTAIL_PREFETCH_CNT_PKTQRs ("MMU_RQE_PTAIL_PREFETCH_CNT_PKTQR")
#endif
#ifndef MMU_RQE_QUEUE_SNAPSHOT_ENRs
#define MMU_RQE_QUEUE_SNAPSHOT_ENRs ("MMU_RQE_QUEUE_SNAPSHOT_ENR")
#endif
#ifndef MMU_RQE_REPL_CONFIGRs
#define MMU_RQE_REPL_CONFIGRs ("MMU_RQE_REPL_CONFIGR")
#endif
#ifndef MMU_RQE_REPL_PORT_AGG_MAPMs
#define MMU_RQE_REPL_PORT_AGG_MAPMs ("MMU_RQE_REPL_PORT_AGG_MAPM")
#endif
#ifndef MMU_RQE_SCH_GLOBALRs
#define MMU_RQE_SCH_GLOBALRs ("MMU_RQE_SCH_GLOBALR")
#endif
#ifndef MMU_RQE_SCH_INACTIVE_CONTROLRs
#define MMU_RQE_SCH_INACTIVE_CONTROLRs ("MMU_RQE_SCH_INACTIVE_CONTROLR")
#endif
#ifndef MMU_RQE_SPACIAL_ICC_FIFOMs
#define MMU_RQE_SPACIAL_ICC_FIFOMs ("MMU_RQE_SPACIAL_ICC_FIFOM")
#endif
#ifndef MMU_RQE_SPACIAL_REPL_FIFOMs
#define MMU_RQE_SPACIAL_REPL_FIFOMs ("MMU_RQE_SPACIAL_REPL_FIFOM")
#endif
#ifndef MMU_RQE_TMBUSRs
#define MMU_RQE_TMBUSRs ("MMU_RQE_TMBUSR")
#endif
#ifndef MMU_RQE_TX_CREDIT_TO_RLRs
#define MMU_RQE_TX_CREDIT_TO_RLRs ("MMU_RQE_TX_CREDIT_TO_RLR")
#endif
#ifndef MMU_RQE_TX_CREDIT_TO_TOQRs
#define MMU_RQE_TX_CREDIT_TO_TOQRs ("MMU_RQE_TX_CREDIT_TO_TOQR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEARRs
#define MMU_RQE_WERR_MAXSC_CLEARRs ("MMU_RQE_WERR_MAXSC_CLEARR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEAR_PIPERs
#define MMU_RQE_WERR_MAXSC_CLEAR_PIPERs ("MMU_RQE_WERR_MAXSC_CLEAR_PIPER")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHRs
#define MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHRs ("MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEAR_SCCRs
#define MMU_RQE_WERR_MAXSC_CLEAR_SCCRs ("MMU_RQE_WERR_MAXSC_CLEAR_SCCR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_CLEAR_SREPRs
#define MMU_RQE_WERR_MAXSC_CLEAR_SREPRs ("MMU_RQE_WERR_MAXSC_CLEAR_SREPR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESETRs
#define MMU_RQE_WERR_MAXSC_RESETRs ("MMU_RQE_WERR_MAXSC_RESETR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESET_PIPERs
#define MMU_RQE_WERR_MAXSC_RESET_PIPERs ("MMU_RQE_WERR_MAXSC_RESET_PIPER")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESET_PREFETCHRs
#define MMU_RQE_WERR_MAXSC_RESET_PREFETCHRs ("MMU_RQE_WERR_MAXSC_RESET_PREFETCHR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESET_SCCRs
#define MMU_RQE_WERR_MAXSC_RESET_SCCRs ("MMU_RQE_WERR_MAXSC_RESET_SCCR")
#endif
#ifndef MMU_RQE_WERR_MAXSC_RESET_SREPRs
#define MMU_RQE_WERR_MAXSC_RESET_SREPRs ("MMU_RQE_WERR_MAXSC_RESET_SREPR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTSRs
#define MMU_RQE_WERR_WORKING_COUNTSRs ("MMU_RQE_WERR_WORKING_COUNTSR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEARRs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEARRs ("MMU_RQE_WERR_WORKING_COUNTS_CLEARR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPERs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPERs ("MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPER")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHRs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHRs ("MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCRs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCRs ("MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPRs
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPRs ("MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_PIPERs
#define MMU_RQE_WERR_WORKING_COUNTS_PIPERs ("MMU_RQE_WERR_WORKING_COUNTS_PIPER")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_PREFETCHRs
#define MMU_RQE_WERR_WORKING_COUNTS_PREFETCHRs ("MMU_RQE_WERR_WORKING_COUNTS_PREFETCHR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_SCCRs
#define MMU_RQE_WERR_WORKING_COUNTS_SCCRs ("MMU_RQE_WERR_WORKING_COUNTS_SCCR")
#endif
#ifndef MMU_RQE_WERR_WORKING_COUNTS_SREPRs
#define MMU_RQE_WERR_WORKING_COUNTS_SREPRs ("MMU_RQE_WERR_WORKING_COUNTS_SREPR")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK0Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK0Ms ("MMU_SCB_AGGREGATE_FIFO_BANK0M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK1Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK1Ms ("MMU_SCB_AGGREGATE_FIFO_BANK1M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK2Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK2Ms ("MMU_SCB_AGGREGATE_FIFO_BANK2M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK3Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK3Ms ("MMU_SCB_AGGREGATE_FIFO_BANK3M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK4Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK4Ms ("MMU_SCB_AGGREGATE_FIFO_BANK4M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK5Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK5Ms ("MMU_SCB_AGGREGATE_FIFO_BANK5M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK6Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK6Ms ("MMU_SCB_AGGREGATE_FIFO_BANK6M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_BANK7Ms
#define MMU_SCB_AGGREGATE_FIFO_BANK7Ms ("MMU_SCB_AGGREGATE_FIFO_BANK7M")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_DBRs
#define MMU_SCB_AGGREGATE_FIFO_DBRs ("MMU_SCB_AGGREGATE_FIFO_DBR")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_PIPE_DBRs
#define MMU_SCB_AGGREGATE_FIFO_PIPE_DBRs ("MMU_SCB_AGGREGATE_FIFO_PIPE_DBR")
#endif
#ifndef MMU_SCB_AGGREGATE_FIFO_STATUSRs
#define MMU_SCB_AGGREGATE_FIFO_STATUSRs ("MMU_SCB_AGGREGATE_FIFO_STATUSR")
#endif
#ifndef MMU_SCB_CMIC_RESERVEDRs
#define MMU_SCB_CMIC_RESERVEDRs ("MMU_SCB_CMIC_RESERVEDR")
#endif
#ifndef MMU_SCB_CPU_INT_ENRs
#define MMU_SCB_CPU_INT_ENRs ("MMU_SCB_CPU_INT_ENR")
#endif
#ifndef MMU_SCB_CPU_INT_SETRs
#define MMU_SCB_CPU_INT_SETRs ("MMU_SCB_CPU_INT_SETR")
#endif
#ifndef MMU_SCB_CPU_INT_STATRs
#define MMU_SCB_CPU_INT_STATRs ("MMU_SCB_CPU_INT_STATR")
#endif
#ifndef MMU_SCB_DEBUGRs
#define MMU_SCB_DEBUGRs ("MMU_SCB_DEBUGR")
#endif
#ifndef MMU_SCB_ENABLE_ECCP_MEMRs
#define MMU_SCB_ENABLE_ECCP_MEMRs ("MMU_SCB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_SCB_EN_COR_ERR_RPTRs
#define MMU_SCB_EN_COR_ERR_RPTRs ("MMU_SCB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_SCB_FORCE_INIT_DONERs
#define MMU_SCB_FORCE_INIT_DONERs ("MMU_SCB_FORCE_INIT_DONER")
#endif
#ifndef MMU_SCB_PIPE_ACCUMULATOR_STATUSRs
#define MMU_SCB_PIPE_ACCUMULATOR_STATUSRs ("MMU_SCB_PIPE_ACCUMULATOR_STATUSR")
#endif
#ifndef MMU_SCB_PIPE_CELL_LLMs
#define MMU_SCB_PIPE_CELL_LLMs ("MMU_SCB_PIPE_CELL_LLM")
#endif
#ifndef MMU_SCB_PIPE_CELL_STORAGEMs
#define MMU_SCB_PIPE_CELL_STORAGEMs ("MMU_SCB_PIPE_CELL_STORAGEM")
#endif
#ifndef MMU_SCB_PIPE_CELL_STORAGE_STATUSRs
#define MMU_SCB_PIPE_CELL_STORAGE_STATUSRs ("MMU_SCB_PIPE_CELL_STORAGE_STATUSR")
#endif
#ifndef MMU_SCB_PIPE_FAPMs
#define MMU_SCB_PIPE_FAPMs ("MMU_SCB_PIPE_FAPM")
#endif
#ifndef MMU_SCB_PIPE_FAP_STATUSRs
#define MMU_SCB_PIPE_FAP_STATUSRs ("MMU_SCB_PIPE_FAP_STATUSR")
#endif
#ifndef MMU_SCB_PIPE_PDBMs
#define MMU_SCB_PIPE_PDBMs ("MMU_SCB_PIPE_PDBM")
#endif
#ifndef MMU_SCB_PIPE_PKT_FIFOMs
#define MMU_SCB_PIPE_PKT_FIFOMs ("MMU_SCB_PIPE_PKT_FIFOM")
#endif
#ifndef MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSRs
#define MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSRs ("MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSR")
#endif
#ifndef MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSRs
#define MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSRs ("MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSR")
#endif
#ifndef MMU_SCB_TMBUSRs
#define MMU_SCB_TMBUSRs ("MMU_SCB_TMBUSR")
#endif
#ifndef MMU_THDI_BSTCONFIGRs
#define MMU_THDI_BSTCONFIGRs ("MMU_THDI_BSTCONFIGR")
#endif
#ifndef MMU_THDI_BST_HDRM_POOLRs
#define MMU_THDI_BST_HDRM_POOLRs ("MMU_THDI_BST_HDRM_POOLR")
#endif
#ifndef MMU_THDI_BST_HDRM_POOL_CNTRs
#define MMU_THDI_BST_HDRM_POOL_CNTRs ("MMU_THDI_BST_HDRM_POOL_CNTR")
#endif
#ifndef MMU_THDI_BST_PG_HDRM_PROFILERs
#define MMU_THDI_BST_PG_HDRM_PROFILERs ("MMU_THDI_BST_PG_HDRM_PROFILER")
#endif
#ifndef MMU_THDI_BST_PG_SHARED_PROFILERs
#define MMU_THDI_BST_PG_SHARED_PROFILERs ("MMU_THDI_BST_PG_SHARED_PROFILER")
#endif
#ifndef MMU_THDI_BST_PORTSP_SHARED_PROFILERs
#define MMU_THDI_BST_PORTSP_SHARED_PROFILERs ("MMU_THDI_BST_PORTSP_SHARED_PROFILER")
#endif
#ifndef MMU_THDI_BST_SP_SHAREDRs
#define MMU_THDI_BST_SP_SHAREDRs ("MMU_THDI_BST_SP_SHAREDR")
#endif
#ifndef MMU_THDI_BST_SP_SHARED_CNTRs
#define MMU_THDI_BST_SP_SHARED_CNTRs ("MMU_THDI_BST_SP_SHARED_CNTR")
#endif
#ifndef MMU_THDI_BST_TRIGGER_STATUS_TYPERs
#define MMU_THDI_BST_TRIGGER_STATUS_TYPERs ("MMU_THDI_BST_TRIGGER_STATUS_TYPER")
#endif
#ifndef MMU_THDI_BUFFER_CELL_LIMIT_SPRs
#define MMU_THDI_BUFFER_CELL_LIMIT_SPRs ("MMU_THDI_BUFFER_CELL_LIMIT_SPR")
#endif
#ifndef MMU_THDI_BYPASSRs
#define MMU_THDI_BYPASSRs ("MMU_THDI_BYPASSR")
#endif
#ifndef MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPRs
#define MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPRs ("MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPR")
#endif
#ifndef MMU_THDI_CELL_SPAP_RED_OFFSET_SPRs
#define MMU_THDI_CELL_SPAP_RED_OFFSET_SPRs ("MMU_THDI_CELL_SPAP_RED_OFFSET_SPR")
#endif
#ifndef MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPRs
#define MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPRs ("MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPR")
#endif
#ifndef MMU_THDI_CMIC_RESERVEDRs
#define MMU_THDI_CMIC_RESERVEDRs ("MMU_THDI_CMIC_RESERVEDR")
#endif
#ifndef MMU_THDI_CPU_INT_ENRs
#define MMU_THDI_CPU_INT_ENRs ("MMU_THDI_CPU_INT_ENR")
#endif
#ifndef MMU_THDI_CPU_INT_EN_INSTRs
#define MMU_THDI_CPU_INT_EN_INSTRs ("MMU_THDI_CPU_INT_EN_INSTR")
#endif
#ifndef MMU_THDI_CPU_INT_SETRs
#define MMU_THDI_CPU_INT_SETRs ("MMU_THDI_CPU_INT_SETR")
#endif
#ifndef MMU_THDI_CPU_INT_SET_INSTRs
#define MMU_THDI_CPU_INT_SET_INSTRs ("MMU_THDI_CPU_INT_SET_INSTR")
#endif
#ifndef MMU_THDI_CPU_INT_STATRs
#define MMU_THDI_CPU_INT_STATRs ("MMU_THDI_CPU_INT_STATR")
#endif
#ifndef MMU_THDI_CPU_INT_STAT_INSTRs
#define MMU_THDI_CPU_INT_STAT_INSTRs ("MMU_THDI_CPU_INT_STAT_INSTR")
#endif
#ifndef MMU_THDI_CPU_SPID_OVERRIDE_CTRLRs
#define MMU_THDI_CPU_SPID_OVERRIDE_CTRLRs ("MMU_THDI_CPU_SPID_OVERRIDE_CTRLR")
#endif
#ifndef MMU_THDI_ENABLE_ECCP_MEMRs
#define MMU_THDI_ENABLE_ECCP_MEMRs ("MMU_THDI_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_THDI_EN_COR_ERR_RPTRs
#define MMU_THDI_EN_COR_ERR_RPTRs ("MMU_THDI_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_THDI_FLOW_CONTROL_XOFF_STATERs
#define MMU_THDI_FLOW_CONTROL_XOFF_STATERs ("MMU_THDI_FLOW_CONTROL_XOFF_STATER")
#endif
#ifndef MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPRs
#define MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPRs ("MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPR")
#endif
#ifndef MMU_THDI_HDRM_POOL_COUNT_HPRs
#define MMU_THDI_HDRM_POOL_COUNT_HPRs ("MMU_THDI_HDRM_POOL_COUNT_HPR")
#endif
#ifndef MMU_THDI_HDRM_POOL_STATUSRs
#define MMU_THDI_HDRM_POOL_STATUSRs ("MMU_THDI_HDRM_POOL_STATUSR")
#endif
#ifndef MMU_THDI_ING_PORT_CONFIGRs
#define MMU_THDI_ING_PORT_CONFIGRs ("MMU_THDI_ING_PORT_CONFIGR")
#endif
#ifndef MMU_THDI_LOSSLESS_PG_DROPRs
#define MMU_THDI_LOSSLESS_PG_DROPRs ("MMU_THDI_LOSSLESS_PG_DROPR")
#endif
#ifndef MMU_THDI_MC_SPID_OVERRIDE_CTRLRs
#define MMU_THDI_MC_SPID_OVERRIDE_CTRLRs ("MMU_THDI_MC_SPID_OVERRIDE_CTRLR")
#endif
#ifndef MMU_THDI_MEM_INIT_STATUSRs
#define MMU_THDI_MEM_INIT_STATUSRs ("MMU_THDI_MEM_INIT_STATUSR")
#endif
#ifndef MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLRs
#define MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLRs ("MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLR")
#endif
#ifndef MMU_THDI_NONUC_INPPRI_PG_PROFILERs
#define MMU_THDI_NONUC_INPPRI_PG_PROFILERs ("MMU_THDI_NONUC_INPPRI_PG_PROFILER")
#endif
#ifndef MMU_THDI_PFCPRI_PG_PROFILERs
#define MMU_THDI_PFCPRI_PG_PROFILERs ("MMU_THDI_PFCPRI_PG_PROFILER")
#endif
#ifndef MMU_THDI_PG_PROFILERs
#define MMU_THDI_PG_PROFILERs ("MMU_THDI_PG_PROFILER")
#endif
#ifndef MMU_THDI_PIPE_COUNTER_OVERFLOW_IDRs
#define MMU_THDI_PIPE_COUNTER_OVERFLOW_IDRs ("MMU_THDI_PIPE_COUNTER_OVERFLOW_IDR")
#endif
#ifndef MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDRs
#define MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDRs ("MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDR")
#endif
#ifndef MMU_THDI_POOL_CONFIGRs
#define MMU_THDI_POOL_CONFIGRs ("MMU_THDI_POOL_CONFIGR")
#endif
#ifndef MMU_THDI_POOL_COUNTER_OVERFLOW_IDRs
#define MMU_THDI_POOL_COUNTER_OVERFLOW_IDRs ("MMU_THDI_POOL_COUNTER_OVERFLOW_IDR")
#endif
#ifndef MMU_THDI_POOL_COUNTER_UNDERFLOW_IDRs
#define MMU_THDI_POOL_COUNTER_UNDERFLOW_IDRs ("MMU_THDI_POOL_COUNTER_UNDERFLOW_IDR")
#endif
#ifndef MMU_THDI_POOL_DROP_COUNT_HPRs
#define MMU_THDI_POOL_DROP_COUNT_HPRs ("MMU_THDI_POOL_DROP_COUNT_HPR")
#endif
#ifndef MMU_THDI_POOL_DROP_STATERs
#define MMU_THDI_POOL_DROP_STATERs ("MMU_THDI_POOL_DROP_STATER")
#endif
#ifndef MMU_THDI_POOL_SHARED_COUNT_SPRs
#define MMU_THDI_POOL_SHARED_COUNT_SPRs ("MMU_THDI_POOL_SHARED_COUNT_SPR")
#endif
#ifndef MMU_THDI_PORTSP_BSTMs
#define MMU_THDI_PORTSP_BSTMs ("MMU_THDI_PORTSP_BSTM")
#endif
#ifndef MMU_THDI_PORTSP_CONFIG1Ms
#define MMU_THDI_PORTSP_CONFIG1Ms ("MMU_THDI_PORTSP_CONFIG1M")
#endif
#ifndef MMU_THDI_PORTSP_CONFIGMs
#define MMU_THDI_PORTSP_CONFIGMs ("MMU_THDI_PORTSP_CONFIGM")
#endif
#ifndef MMU_THDI_PORTSP_COUNTERMs
#define MMU_THDI_PORTSP_COUNTERMs ("MMU_THDI_PORTSP_COUNTERM")
#endif
#ifndef MMU_THDI_PORT_BST_CONFIGMs
#define MMU_THDI_PORT_BST_CONFIGMs ("MMU_THDI_PORT_BST_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_LIMIT_STATESRs
#define MMU_THDI_PORT_LIMIT_STATESRs ("MMU_THDI_PORT_LIMIT_STATESR")
#endif
#ifndef MMU_THDI_PORT_PG_HDRM_BSTMs
#define MMU_THDI_PORT_PG_HDRM_BSTMs ("MMU_THDI_PORT_PG_HDRM_BSTM")
#endif
#ifndef MMU_THDI_PORT_PG_HDRM_CONFIGMs
#define MMU_THDI_PORT_PG_HDRM_CONFIGMs ("MMU_THDI_PORT_PG_HDRM_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_HDRM_COUNTERMs
#define MMU_THDI_PORT_PG_HDRM_COUNTERMs ("MMU_THDI_PORT_PG_HDRM_COUNTERM")
#endif
#ifndef MMU_THDI_PORT_PG_MIN_CONFIG1Ms
#define MMU_THDI_PORT_PG_MIN_CONFIG1Ms ("MMU_THDI_PORT_PG_MIN_CONFIG1M")
#endif
#ifndef MMU_THDI_PORT_PG_MIN_CONFIGMs
#define MMU_THDI_PORT_PG_MIN_CONFIGMs ("MMU_THDI_PORT_PG_MIN_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_MIN_COUNTERMs
#define MMU_THDI_PORT_PG_MIN_COUNTERMs ("MMU_THDI_PORT_PG_MIN_COUNTERM")
#endif
#ifndef MMU_THDI_PORT_PG_RESUME_CONFIG1Ms
#define MMU_THDI_PORT_PG_RESUME_CONFIG1Ms ("MMU_THDI_PORT_PG_RESUME_CONFIG1M")
#endif
#ifndef MMU_THDI_PORT_PG_RESUME_CONFIGMs
#define MMU_THDI_PORT_PG_RESUME_CONFIGMs ("MMU_THDI_PORT_PG_RESUME_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_BSTMs
#define MMU_THDI_PORT_PG_SHARED_BSTMs ("MMU_THDI_PORT_PG_SHARED_BSTM")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_CONFIG1Ms
#define MMU_THDI_PORT_PG_SHARED_CONFIG1Ms ("MMU_THDI_PORT_PG_SHARED_CONFIG1M")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_CONFIGMs
#define MMU_THDI_PORT_PG_SHARED_CONFIGMs ("MMU_THDI_PORT_PG_SHARED_CONFIGM")
#endif
#ifndef MMU_THDI_PORT_PG_SHARED_COUNTERMs
#define MMU_THDI_PORT_PG_SHARED_COUNTERMs ("MMU_THDI_PORT_PG_SHARED_COUNTERM")
#endif
#ifndef MMU_THDI_SCR_CNT_STATUSRs
#define MMU_THDI_SCR_CNT_STATUSRs ("MMU_THDI_SCR_CNT_STATUSR")
#endif
#ifndef MMU_THDI_TMBUSRs
#define MMU_THDI_TMBUSRs ("MMU_THDI_TMBUSR")
#endif
#ifndef MMU_THDI_UC_INPPRI_PG_PROFILERs
#define MMU_THDI_UC_INPPRI_PG_PROFILERs ("MMU_THDI_UC_INPPRI_PG_PROFILER")
#endif
#ifndef MMU_THDO_ADT_HI_PRI_ALPHA_INDEXRs
#define MMU_THDO_ADT_HI_PRI_ALPHA_INDEXRs ("MMU_THDO_ADT_HI_PRI_ALPHA_INDEXR")
#endif
#ifndef MMU_THDO_ADT_HI_PRI_COUNT_SPRs
#define MMU_THDO_ADT_HI_PRI_COUNT_SPRs ("MMU_THDO_ADT_HI_PRI_COUNT_SPR")
#endif
#ifndef MMU_THDO_ADT_MARGIN_LEVEL_COUNTERRs
#define MMU_THDO_ADT_MARGIN_LEVEL_COUNTERRs ("MMU_THDO_ADT_MARGIN_LEVEL_COUNTERR")
#endif
#ifndef MMU_THDO_ADT_MONITOR_POOL_IDRs
#define MMU_THDO_ADT_MONITOR_POOL_IDRs ("MMU_THDO_ADT_MONITOR_POOL_IDR")
#endif
#ifndef MMU_THDO_ADT_SP0_MARGINRs
#define MMU_THDO_ADT_SP0_MARGINRs ("MMU_THDO_ADT_SP0_MARGINR")
#endif
#ifndef MMU_THDO_ADT_SP1_MARGINRs
#define MMU_THDO_ADT_SP1_MARGINRs ("MMU_THDO_ADT_SP1_MARGINR")
#endif
#ifndef MMU_THDO_ADT_SP2_MARGINRs
#define MMU_THDO_ADT_SP2_MARGINRs ("MMU_THDO_ADT_SP2_MARGINR")
#endif
#ifndef MMU_THDO_ADT_SP3_MARGINRs
#define MMU_THDO_ADT_SP3_MARGINRs ("MMU_THDO_ADT_SP3_MARGINR")
#endif
#ifndef MMU_THDO_BST_CONFIGRs
#define MMU_THDO_BST_CONFIGRs ("MMU_THDO_BST_CONFIGR")
#endif
#ifndef MMU_THDO_BST_CPU_INT_ENRs
#define MMU_THDO_BST_CPU_INT_ENRs ("MMU_THDO_BST_CPU_INT_ENR")
#endif
#ifndef MMU_THDO_BST_CPU_INT_SETRs
#define MMU_THDO_BST_CPU_INT_SETRs ("MMU_THDO_BST_CPU_INT_SETR")
#endif
#ifndef MMU_THDO_BST_CPU_INT_STATRs
#define MMU_THDO_BST_CPU_INT_STATRs ("MMU_THDO_BST_CPU_INT_STATR")
#endif
#ifndef MMU_THDO_BST_ENABLE_ECCP_MEMRs
#define MMU_THDO_BST_ENABLE_ECCP_MEMRs ("MMU_THDO_BST_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_THDO_BST_EN_COR_ERR_RPTRs
#define MMU_THDO_BST_EN_COR_ERR_RPTRs ("MMU_THDO_BST_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_THDO_BST_SHARED_PORTMs
#define MMU_THDO_BST_SHARED_PORTMs ("MMU_THDO_BST_SHARED_PORTM")
#endif
#ifndef MMU_THDO_BST_SHARED_PORTSP_MCMs
#define MMU_THDO_BST_SHARED_PORTSP_MCMs ("MMU_THDO_BST_SHARED_PORTSP_MCM")
#endif
#ifndef MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATMs
#define MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATMs ("MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATM")
#endif
#ifndef MMU_THDO_BST_STAT1Rs
#define MMU_THDO_BST_STAT1Rs ("MMU_THDO_BST_STAT1R")
#endif
#ifndef MMU_THDO_BST_STATRs
#define MMU_THDO_BST_STATRs ("MMU_THDO_BST_STATR")
#endif
#ifndef MMU_THDO_BST_TMBUSRs
#define MMU_THDO_BST_TMBUSRs ("MMU_THDO_BST_TMBUSR")
#endif
#ifndef MMU_THDO_BST_TOTAL_QUEUEMs
#define MMU_THDO_BST_TOTAL_QUEUEMs ("MMU_THDO_BST_TOTAL_QUEUEM")
#endif
#ifndef MMU_THDO_BST_TOTAL_QUEUE_PKTSTATMs
#define MMU_THDO_BST_TOTAL_QUEUE_PKTSTATMs ("MMU_THDO_BST_TOTAL_QUEUE_PKTSTATM")
#endif
#ifndef MMU_THDO_BYPASSRs
#define MMU_THDO_BYPASSRs ("MMU_THDO_BYPASSR")
#endif
#ifndef MMU_THDO_CMIC_RESERVEDRs
#define MMU_THDO_CMIC_RESERVEDRs ("MMU_THDO_CMIC_RESERVEDR")
#endif
#ifndef MMU_THDO_CONFIGRs
#define MMU_THDO_CONFIGRs ("MMU_THDO_CONFIGR")
#endif
#ifndef MMU_THDO_CONFIG_MC_QGROUPMs
#define MMU_THDO_CONFIG_MC_QGROUPMs ("MMU_THDO_CONFIG_MC_QGROUPM")
#endif
#ifndef MMU_THDO_CONFIG_PORTRs
#define MMU_THDO_CONFIG_PORTRs ("MMU_THDO_CONFIG_PORTR")
#endif
#ifndef MMU_THDO_CONFIG_PORTSP_MCMs
#define MMU_THDO_CONFIG_PORTSP_MCMs ("MMU_THDO_CONFIG_PORTSP_MCM")
#endif
#ifndef MMU_THDO_CONFIG_PORT_UC0Ms
#define MMU_THDO_CONFIG_PORT_UC0Ms ("MMU_THDO_CONFIG_PORT_UC0M")
#endif
#ifndef MMU_THDO_CONFIG_PORT_UC1Ms
#define MMU_THDO_CONFIG_PORT_UC1Ms ("MMU_THDO_CONFIG_PORT_UC1M")
#endif
#ifndef MMU_THDO_CONFIG_UC_QGROUP0Ms
#define MMU_THDO_CONFIG_UC_QGROUP0Ms ("MMU_THDO_CONFIG_UC_QGROUP0M")
#endif
#ifndef MMU_THDO_CONFIG_UC_QGROUP1Ms
#define MMU_THDO_CONFIG_UC_QGROUP1Ms ("MMU_THDO_CONFIG_UC_QGROUP1M")
#endif
#ifndef MMU_THDO_COUNTER_MC_OVERFLOW_SIZERs
#define MMU_THDO_COUNTER_MC_OVERFLOW_SIZERs ("MMU_THDO_COUNTER_MC_OVERFLOW_SIZER")
#endif
#ifndef MMU_THDO_COUNTER_MC_QGROUPMs
#define MMU_THDO_COUNTER_MC_QGROUPMs ("MMU_THDO_COUNTER_MC_QGROUPM")
#endif
#ifndef MMU_THDO_COUNTER_OVERFLOW_IDRs
#define MMU_THDO_COUNTER_OVERFLOW_IDRs ("MMU_THDO_COUNTER_OVERFLOW_IDR")
#endif
#ifndef MMU_THDO_COUNTER_PORTSP_MCMs
#define MMU_THDO_COUNTER_PORTSP_MCMs ("MMU_THDO_COUNTER_PORTSP_MCM")
#endif
#ifndef MMU_THDO_COUNTER_PORT_UCMs
#define MMU_THDO_COUNTER_PORT_UCMs ("MMU_THDO_COUNTER_PORT_UCM")
#endif
#ifndef MMU_THDO_COUNTER_QUEUEMs
#define MMU_THDO_COUNTER_QUEUEMs ("MMU_THDO_COUNTER_QUEUEM")
#endif
#ifndef MMU_THDO_COUNTER_UC_OVERFLOW_SIZERs
#define MMU_THDO_COUNTER_UC_OVERFLOW_SIZERs ("MMU_THDO_COUNTER_UC_OVERFLOW_SIZER")
#endif
#ifndef MMU_THDO_COUNTER_UC_QGROUPMs
#define MMU_THDO_COUNTER_UC_QGROUPMs ("MMU_THDO_COUNTER_UC_QGROUPM")
#endif
#ifndef MMU_THDO_COUNTER_UNDERFLOW_IDRs
#define MMU_THDO_COUNTER_UNDERFLOW_IDRs ("MMU_THDO_COUNTER_UNDERFLOW_IDR")
#endif
#ifndef MMU_THDO_CPU_INT_ENRs
#define MMU_THDO_CPU_INT_ENRs ("MMU_THDO_CPU_INT_ENR")
#endif
#ifndef MMU_THDO_CPU_INT_SETRs
#define MMU_THDO_CPU_INT_SETRs ("MMU_THDO_CPU_INT_SETR")
#endif
#ifndef MMU_THDO_CPU_INT_STATRs
#define MMU_THDO_CPU_INT_STATRs ("MMU_THDO_CPU_INT_STATR")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATESRs
#define MMU_THDO_CPU_QUEUE_DROP_STATESRs ("MMU_THDO_CPU_QUEUE_DROP_STATESR")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_11_00Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_11_00Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_11_00R")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_23_12Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_23_12Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_23_12R")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_35_24Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_35_24Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_35_24R")
#endif
#ifndef MMU_THDO_CPU_QUEUE_DROP_STATES_47_36Rs
#define MMU_THDO_CPU_QUEUE_DROP_STATES_47_36Rs ("MMU_THDO_CPU_QUEUE_DROP_STATES_47_36R")
#endif
#ifndef MMU_THDO_DCN_DROP_COUNTRs
#define MMU_THDO_DCN_DROP_COUNTRs ("MMU_THDO_DCN_DROP_COUNTR")
#endif
#ifndef MMU_THDO_DCN_HWM_CORRs
#define MMU_THDO_DCN_HWM_CORRs ("MMU_THDO_DCN_HWM_CORR")
#endif
#ifndef MMU_THDO_DCN_POOL_LIMITRs
#define MMU_THDO_DCN_POOL_LIMITRs ("MMU_THDO_DCN_POOL_LIMITR")
#endif
#ifndef MMU_THDO_DCN_POOL_OCCUPANCY_COUNTRs
#define MMU_THDO_DCN_POOL_OCCUPANCY_COUNTRs ("MMU_THDO_DCN_POOL_OCCUPANCY_COUNTR")
#endif
#ifndef MMU_THDO_DCN_POOL_OCCUPANCY_HWMRs
#define MMU_THDO_DCN_POOL_OCCUPANCY_HWMRs ("MMU_THDO_DCN_POOL_OCCUPANCY_HWMR")
#endif
#ifndef MMU_THDO_DCN_PROFILERs
#define MMU_THDO_DCN_PROFILERs ("MMU_THDO_DCN_PROFILER")
#endif
#ifndef MMU_THDO_DCN_QNUMRs
#define MMU_THDO_DCN_QNUMRs ("MMU_THDO_DCN_QNUMR")
#endif
#ifndef MMU_THDO_DEVICE_PORT_MAPMs
#define MMU_THDO_DEVICE_PORT_MAPMs ("MMU_THDO_DEVICE_PORT_MAPM")
#endif
#ifndef MMU_THDO_EBST_FIFOMs
#define MMU_THDO_EBST_FIFOMs ("MMU_THDO_EBST_FIFOM")
#endif
#ifndef MMU_THDO_EBST_FIFO_POINTERSRs
#define MMU_THDO_EBST_FIFO_POINTERSRs ("MMU_THDO_EBST_FIFO_POINTERSR")
#endif
#ifndef MMU_THDO_EBST_POPMs
#define MMU_THDO_EBST_POPMs ("MMU_THDO_EBST_POPM")
#endif
#ifndef MMU_THDO_EBST_PORT_CONFIGMs
#define MMU_THDO_EBST_PORT_CONFIGMs ("MMU_THDO_EBST_PORT_CONFIGM")
#endif
#ifndef MMU_THDO_EBST_PROFILE_CONFIGRs
#define MMU_THDO_EBST_PROFILE_CONFIGRs ("MMU_THDO_EBST_PROFILE_CONFIGR")
#endif
#ifndef MMU_THDO_EBST_SCAN_CONFIGRs
#define MMU_THDO_EBST_SCAN_CONFIGRs ("MMU_THDO_EBST_SCAN_CONFIGR")
#endif
#ifndef MMU_THDO_ENABLE_ECCP_MEMRs
#define MMU_THDO_ENABLE_ECCP_MEMRs ("MMU_THDO_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_THDO_ENGINE_ENABLES_CFGRs
#define MMU_THDO_ENGINE_ENABLES_CFGRs ("MMU_THDO_ENGINE_ENABLES_CFGR")
#endif
#ifndef MMU_THDO_EN_COR_ERR_RPTRs
#define MMU_THDO_EN_COR_ERR_RPTRs ("MMU_THDO_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_THDO_INT_CONFIGRs
#define MMU_THDO_INT_CONFIGRs ("MMU_THDO_INT_CONFIGR")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLRs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLRs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLR")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLRs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLRs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLR")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGERs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGERs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGER")
#endif
#ifndef MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKRs
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKRs ("MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKR")
#endif
#ifndef MMU_THDO_IPG_SIZERs
#define MMU_THDO_IPG_SIZERs ("MMU_THDO_IPG_SIZER")
#endif
#ifndef MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDRs
#define MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDRs ("MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDRs
#define MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDRs ("MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_CQE_SP_BST_THRESHOLDRs
#define MMU_THDO_MC_CQE_SP_BST_THRESHOLDRs ("MMU_THDO_MC_CQE_SP_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_POOL_BST_COUNTRs
#define MMU_THDO_MC_POOL_BST_COUNTRs ("MMU_THDO_MC_POOL_BST_COUNTR")
#endif
#ifndef MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDRs
#define MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDRs ("MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPRs
#define MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPRs ("MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_CONFIGRs
#define MMU_THDO_MC_SHARED_CQE_POOL_CONFIGRs ("MMU_THDO_MC_SHARED_CQE_POOL_CONFIGR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESRs
#define MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESRs ("MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTRs
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTRs ("MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITRs
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITRs ("MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGRs
#define MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGRs ("MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGRs
#define MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGRs ("MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTRs
#define MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTRs ("MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTRs
#define MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTRs ("MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGRs
#define MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGRs ("MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGRs
#define MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGRs ("MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTRs
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTRs ("MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTRs
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTRs ("MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTR")
#endif
#ifndef MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYRs
#define MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYRs ("MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYR")
#endif
#ifndef MMU_THDO_PORT_DCN_PROFILERs
#define MMU_THDO_PORT_DCN_PROFILERs ("MMU_THDO_PORT_DCN_PROFILER")
#endif
#ifndef MMU_THDO_PORT_DROP_COUNT_MCMs
#define MMU_THDO_PORT_DROP_COUNT_MCMs ("MMU_THDO_PORT_DROP_COUNT_MCM")
#endif
#ifndef MMU_THDO_PORT_DROP_COUNT_UCMs
#define MMU_THDO_PORT_DROP_COUNT_UCMs ("MMU_THDO_PORT_DROP_COUNT_UCM")
#endif
#ifndef MMU_THDO_PORT_Q_DROP_STATEMs
#define MMU_THDO_PORT_Q_DROP_STATEMs ("MMU_THDO_PORT_Q_DROP_STATEM")
#endif
#ifndef MMU_THDO_PORT_Q_DROP_STATE_MCMs
#define MMU_THDO_PORT_Q_DROP_STATE_MCMs ("MMU_THDO_PORT_Q_DROP_STATE_MCM")
#endif
#ifndef MMU_THDO_PORT_Q_DROP_STATE_SHMs
#define MMU_THDO_PORT_Q_DROP_STATE_SHMs ("MMU_THDO_PORT_Q_DROP_STATE_SHM")
#endif
#ifndef MMU_THDO_PORT_SP_DROP_STATE_MCMs
#define MMU_THDO_PORT_SP_DROP_STATE_MCMs ("MMU_THDO_PORT_SP_DROP_STATE_MCM")
#endif
#ifndef MMU_THDO_PORT_SP_DROP_STATE_UCMs
#define MMU_THDO_PORT_SP_DROP_STATE_UCMs ("MMU_THDO_PORT_SP_DROP_STATE_UCM")
#endif
#ifndef MMU_THDO_PRT_SP_SHR_BST_THRESHOLDRs
#define MMU_THDO_PRT_SP_SHR_BST_THRESHOLDRs ("MMU_THDO_PRT_SP_SHR_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTMs
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTMs ("MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTM")
#endif
#ifndef MMU_THDO_QUEUE_CONFIG1Ms
#define MMU_THDO_QUEUE_CONFIG1Ms ("MMU_THDO_QUEUE_CONFIG1M")
#endif
#ifndef MMU_THDO_QUEUE_CONFIGMs
#define MMU_THDO_QUEUE_CONFIGMs ("MMU_THDO_QUEUE_CONFIGM")
#endif
#ifndef MMU_THDO_QUEUE_DROP_COUNTMs
#define MMU_THDO_QUEUE_DROP_COUNTMs ("MMU_THDO_QUEUE_DROP_COUNTM")
#endif
#ifndef MMU_THDO_QUEUE_INST_ARRIVAL_COUNTMs
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTMs ("MMU_THDO_QUEUE_INST_ARRIVAL_COUNTM")
#endif
#ifndef MMU_THDO_QUEUE_RESUME_OFFSET1Ms
#define MMU_THDO_QUEUE_RESUME_OFFSET1Ms ("MMU_THDO_QUEUE_RESUME_OFFSET1M")
#endif
#ifndef MMU_THDO_QUEUE_RESUME_OFFSETMs
#define MMU_THDO_QUEUE_RESUME_OFFSETMs ("MMU_THDO_QUEUE_RESUME_OFFSETM")
#endif
#ifndef MMU_THDO_QUE_TOT_BST_THRESHOLDRs
#define MMU_THDO_QUE_TOT_BST_THRESHOLDRs ("MMU_THDO_QUE_TOT_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_Q_TO_QGRP_MAPD0Ms
#define MMU_THDO_Q_TO_QGRP_MAPD0Ms ("MMU_THDO_Q_TO_QGRP_MAPD0M")
#endif
#ifndef MMU_THDO_Q_TO_QGRP_MAPD1Ms
#define MMU_THDO_Q_TO_QGRP_MAPD1Ms ("MMU_THDO_Q_TO_QGRP_MAPD1M")
#endif
#ifndef MMU_THDO_RESUME_PORT_MC0Ms
#define MMU_THDO_RESUME_PORT_MC0Ms ("MMU_THDO_RESUME_PORT_MC0M")
#endif
#ifndef MMU_THDO_RESUME_PORT_MC1Ms
#define MMU_THDO_RESUME_PORT_MC1Ms ("MMU_THDO_RESUME_PORT_MC1M")
#endif
#ifndef MMU_THDO_RESUME_PORT_UC0Ms
#define MMU_THDO_RESUME_PORT_UC0Ms ("MMU_THDO_RESUME_PORT_UC0M")
#endif
#ifndef MMU_THDO_RESUME_PORT_UC1Ms
#define MMU_THDO_RESUME_PORT_UC1Ms ("MMU_THDO_RESUME_PORT_UC1M")
#endif
#ifndef MMU_THDO_RESUME_QUEUEMs
#define MMU_THDO_RESUME_QUEUEMs ("MMU_THDO_RESUME_QUEUEM")
#endif
#ifndef MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPRs
#define MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPRs ("MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_CONFIGRs
#define MMU_THDO_SHARED_DB_POOL_CONFIGRs ("MMU_THDO_SHARED_DB_POOL_CONFIGR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_DROP_STATESRs
#define MMU_THDO_SHARED_DB_POOL_DROP_STATESRs ("MMU_THDO_SHARED_DB_POOL_DROP_STATESR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITRs ("MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITRs ("MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_RESUME_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_RESUME_LIMITRs ("MMU_THDO_SHARED_DB_POOL_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_COUNTRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNTRs ("MMU_THDO_SHARED_DB_POOL_SHARED_COUNTR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSRs ("MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCRs ("MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_SHARED_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_SHARED_LIMITRs ("MMU_THDO_SHARED_DB_POOL_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITRs ("MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITR")
#endif
#ifndef MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITRs
#define MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITRs ("MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITR")
#endif
#ifndef MMU_THDO_SP_SHR_BST_THRESHOLDRs
#define MMU_THDO_SP_SHR_BST_THRESHOLDRs ("MMU_THDO_SP_SHR_BST_THRESHOLDR")
#endif
#ifndef MMU_THDO_SRC_PORT_DROP_COUNTMs
#define MMU_THDO_SRC_PORT_DROP_COUNTMs ("MMU_THDO_SRC_PORT_DROP_COUNTM")
#endif
#ifndef MMU_THDO_TMBUSRs
#define MMU_THDO_TMBUSRs ("MMU_THDO_TMBUSR")
#endif
#ifndef MMU_THDO_TOTAL_COUNTER_QUEUE_SHMs
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHMs ("MMU_THDO_TOTAL_COUNTER_QUEUE_SHM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTERMs
#define MMU_THDO_TOTAL_PORT_COUNTERMs ("MMU_THDO_TOTAL_PORT_COUNTERM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTER_MCMs
#define MMU_THDO_TOTAL_PORT_COUNTER_MCMs ("MMU_THDO_TOTAL_PORT_COUNTER_MCM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTER_MC_SHMs
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHMs ("MMU_THDO_TOTAL_PORT_COUNTER_MC_SHM")
#endif
#ifndef MMU_THDO_TOTAL_PORT_COUNTER_SHMs
#define MMU_THDO_TOTAL_PORT_COUNTER_SHMs ("MMU_THDO_TOTAL_PORT_COUNTER_SHM")
#endif
#ifndef MMU_THDO_UC_POOL_BST_COUNTRs
#define MMU_THDO_UC_POOL_BST_COUNTRs ("MMU_THDO_UC_POOL_BST_COUNTR")
#endif
#ifndef MMU_THDO_VOQ_FAIRNESS_CFGRs
#define MMU_THDO_VOQ_FAIRNESS_CFGRs ("MMU_THDO_VOQ_FAIRNESS_CFGR")
#endif
#ifndef MMU_THDO_WRED_SH_COUNTER_PORT_UCMs
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCMs ("MMU_THDO_WRED_SH_COUNTER_PORT_UCM")
#endif
#ifndef MMU_THDR_QE_BST_CONFIGRs
#define MMU_THDR_QE_BST_CONFIGRs ("MMU_THDR_QE_BST_CONFIGR")
#endif
#ifndef MMU_THDR_QE_BST_COUNT_PRIQRs
#define MMU_THDR_QE_BST_COUNT_PRIQRs ("MMU_THDR_QE_BST_COUNT_PRIQR")
#endif
#ifndef MMU_THDR_QE_BST_COUNT_SPRs
#define MMU_THDR_QE_BST_COUNT_SPRs ("MMU_THDR_QE_BST_COUNT_SPR")
#endif
#ifndef MMU_THDR_QE_BST_STATRs
#define MMU_THDR_QE_BST_STATRs ("MMU_THDR_QE_BST_STATR")
#endif
#ifndef MMU_THDR_QE_BST_THRESHOLD_PRIQRs
#define MMU_THDR_QE_BST_THRESHOLD_PRIQRs ("MMU_THDR_QE_BST_THRESHOLD_PRIQR")
#endif
#ifndef MMU_THDR_QE_BST_THRESHOLD_SPRs
#define MMU_THDR_QE_BST_THRESHOLD_SPRs ("MMU_THDR_QE_BST_THRESHOLD_SPR")
#endif
#ifndef MMU_THDR_QE_BYPASSRs
#define MMU_THDR_QE_BYPASSRs ("MMU_THDR_QE_BYPASSR")
#endif
#ifndef MMU_THDR_QE_CONFIG1_PRIQRs
#define MMU_THDR_QE_CONFIG1_PRIQRs ("MMU_THDR_QE_CONFIG1_PRIQR")
#endif
#ifndef MMU_THDR_QE_CONFIGRs
#define MMU_THDR_QE_CONFIGRs ("MMU_THDR_QE_CONFIGR")
#endif
#ifndef MMU_THDR_QE_CONFIG_PRIQRs
#define MMU_THDR_QE_CONFIG_PRIQRs ("MMU_THDR_QE_CONFIG_PRIQR")
#endif
#ifndef MMU_THDR_QE_CONFIG_SPRs
#define MMU_THDR_QE_CONFIG_SPRs ("MMU_THDR_QE_CONFIG_SPR")
#endif
#ifndef MMU_THDR_QE_COUNTER_OVERFLOWRs
#define MMU_THDR_QE_COUNTER_OVERFLOWRs ("MMU_THDR_QE_COUNTER_OVERFLOWR")
#endif
#ifndef MMU_THDR_QE_COUNTER_OVERFLOW_SIZERs
#define MMU_THDR_QE_COUNTER_OVERFLOW_SIZERs ("MMU_THDR_QE_COUNTER_OVERFLOW_SIZER")
#endif
#ifndef MMU_THDR_QE_COUNTER_UNDERFLOWRs
#define MMU_THDR_QE_COUNTER_UNDERFLOWRs ("MMU_THDR_QE_COUNTER_UNDERFLOWR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_ENRs
#define MMU_THDR_QE_CPU_INT_ENRs ("MMU_THDR_QE_CPU_INT_ENR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_EN_INSTRs
#define MMU_THDR_QE_CPU_INT_EN_INSTRs ("MMU_THDR_QE_CPU_INT_EN_INSTR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_SETRs
#define MMU_THDR_QE_CPU_INT_SETRs ("MMU_THDR_QE_CPU_INT_SETR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_SET_INSTRs
#define MMU_THDR_QE_CPU_INT_SET_INSTRs ("MMU_THDR_QE_CPU_INT_SET_INSTR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_STATRs
#define MMU_THDR_QE_CPU_INT_STATRs ("MMU_THDR_QE_CPU_INT_STATR")
#endif
#ifndef MMU_THDR_QE_CPU_INT_STAT_INSTRs
#define MMU_THDR_QE_CPU_INT_STAT_INSTRs ("MMU_THDR_QE_CPU_INT_STAT_INSTR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_BYTE_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_BYTE_PRIQRs ("MMU_THDR_QE_DROP_COUNT_BYTE_PRIQR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_PKT_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_PKT_PRIQRs ("MMU_THDR_QE_DROP_COUNT_PKT_PRIQR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQRs ("MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQR")
#endif
#ifndef MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQRs
#define MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQRs ("MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQR")
#endif
#ifndef MMU_THDR_QE_LIMIT_MIN_PRIQRs
#define MMU_THDR_QE_LIMIT_MIN_PRIQRs ("MMU_THDR_QE_LIMIT_MIN_PRIQR")
#endif
#ifndef MMU_THDR_QE_MIN_COUNT_PRIQRs
#define MMU_THDR_QE_MIN_COUNT_PRIQRs ("MMU_THDR_QE_MIN_COUNT_PRIQR")
#endif
#ifndef MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQRs
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQRs ("MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQR")
#endif
#ifndef MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQRs
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQRs ("MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQR")
#endif
#ifndef MMU_THDR_QE_RESUME_COLOR_LIMIT_SPRs
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPRs ("MMU_THDR_QE_RESUME_COLOR_LIMIT_SPR")
#endif
#ifndef MMU_THDR_QE_RESUME_LIMIT_PRIQRs
#define MMU_THDR_QE_RESUME_LIMIT_PRIQRs ("MMU_THDR_QE_RESUME_LIMIT_PRIQR")
#endif
#ifndef MMU_THDR_QE_RSVD_REGRs
#define MMU_THDR_QE_RSVD_REGRs ("MMU_THDR_QE_RSVD_REGR")
#endif
#ifndef MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQRs
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQRs ("MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQR")
#endif
#ifndef MMU_THDR_QE_SHARED_COLOR_LIMIT_SPRs
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPRs ("MMU_THDR_QE_SHARED_COLOR_LIMIT_SPR")
#endif
#ifndef MMU_THDR_QE_SHARED_COUNT_PRIQRs
#define MMU_THDR_QE_SHARED_COUNT_PRIQRs ("MMU_THDR_QE_SHARED_COUNT_PRIQR")
#endif
#ifndef MMU_THDR_QE_SHARED_COUNT_SPRs
#define MMU_THDR_QE_SHARED_COUNT_SPRs ("MMU_THDR_QE_SHARED_COUNT_SPR")
#endif
#ifndef MMU_THDR_QE_STATUS_PRIQRs
#define MMU_THDR_QE_STATUS_PRIQRs ("MMU_THDR_QE_STATUS_PRIQR")
#endif
#ifndef MMU_THDR_QE_STATUS_SPRs
#define MMU_THDR_QE_STATUS_SPRs ("MMU_THDR_QE_STATUS_SPR")
#endif
#ifndef MMU_THDR_QE_TOTAL_COUNT_PRIQRs
#define MMU_THDR_QE_TOTAL_COUNT_PRIQRs ("MMU_THDR_QE_TOTAL_COUNT_PRIQR")
#endif
#ifndef MMU_TOQ_CMIC_RESERVEDRs
#define MMU_TOQ_CMIC_RESERVEDRs ("MMU_TOQ_CMIC_RESERVEDR")
#endif
#ifndef MMU_TOQ_CONFIGRs
#define MMU_TOQ_CONFIGRs ("MMU_TOQ_CONFIGR")
#endif
#ifndef MMU_TOQ_CPU_INT_ENRs
#define MMU_TOQ_CPU_INT_ENRs ("MMU_TOQ_CPU_INT_ENR")
#endif
#ifndef MMU_TOQ_CPU_INT_SETRs
#define MMU_TOQ_CPU_INT_SETRs ("MMU_TOQ_CPU_INT_SETR")
#endif
#ifndef MMU_TOQ_CPU_INT_STATRs
#define MMU_TOQ_CPU_INT_STATRs ("MMU_TOQ_CPU_INT_STATR")
#endif
#ifndef MMU_TOQ_CQEB_CMIC_RESERVEDRs
#define MMU_TOQ_CQEB_CMIC_RESERVEDRs ("MMU_TOQ_CQEB_CMIC_RESERVEDR")
#endif
#ifndef MMU_TOQ_CQEB_CONFIGRs
#define MMU_TOQ_CQEB_CONFIGRs ("MMU_TOQ_CQEB_CONFIGR")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM0Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM0M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM1Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM1M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_ENABLE_ECCP_MEMRs
#define MMU_TOQ_CQEB_ENABLE_ECCP_MEMRs ("MMU_TOQ_CQEB_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_TOQ_CQEB_EN_COR_ERR_RPTRs
#define MMU_TOQ_CQEB_EN_COR_ERR_RPTRs ("MMU_TOQ_CQEB_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_TOQ_CQEB_STATUSRs
#define MMU_TOQ_CQEB_STATUSRs ("MMU_TOQ_CQEB_STATUSR")
#endif
#ifndef MMU_TOQ_CQEB_TMBUSRs
#define MMU_TOQ_CQEB_TMBUSRs ("MMU_TOQ_CQEB_TMBUSR")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUMs
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUMs ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUM")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERMs
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERMs ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERM")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERMs
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERMs ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERM")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_DEBUGRs
#define MMU_TOQ_DEBUGRs ("MMU_TOQ_DEBUGR")
#endif
#ifndef MMU_TOQ_ENABLE_ECCP_MEMRs
#define MMU_TOQ_ENABLE_ECCP_MEMRs ("MMU_TOQ_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_TOQ_EN_COR_ERR_RPTRs
#define MMU_TOQ_EN_COR_ERR_RPTRs ("MMU_TOQ_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_TOQ_MC_ARB_STATUSRs
#define MMU_TOQ_MC_ARB_STATUSRs ("MMU_TOQ_MC_ARB_STATUSR")
#endif
#ifndef MMU_TOQ_MC_CQEBMs
#define MMU_TOQ_MC_CQEBMs ("MMU_TOQ_MC_CQEBM")
#endif
#ifndef MMU_TOQ_MC_CQEBNMs
#define MMU_TOQ_MC_CQEBNMs ("MMU_TOQ_MC_CQEBNM")
#endif
#ifndef MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0Ms
#define MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0Ms ("MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1Ms
#define MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1Ms ("MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_MC_CQEB_FAPMs
#define MMU_TOQ_MC_CQEB_FAPMs ("MMU_TOQ_MC_CQEB_FAPM")
#endif
#ifndef MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0Ms
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0Ms ("MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1Ms
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1Ms ("MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0Ms
#define MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0Ms ("MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1Ms
#define MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1Ms ("MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_MC_DELAY_LINE_LOWERMs
#define MMU_TOQ_MC_DELAY_LINE_LOWERMs ("MMU_TOQ_MC_DELAY_LINE_LOWERM")
#endif
#ifndef MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_MC_DELAY_LINE_UPPERMs
#define MMU_TOQ_MC_DELAY_LINE_UPPERMs ("MMU_TOQ_MC_DELAY_LINE_UPPERM")
#endif
#ifndef MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_OQS_STAGING_MEMMs
#define MMU_TOQ_OQS_STAGING_MEMMs ("MMU_TOQ_OQS_STAGING_MEMM")
#endif
#ifndef MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0Ms
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0Ms ("MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1Ms
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1Ms ("MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_PORT_QTAIL_BANK_DBMs
#define MMU_TOQ_PORT_QTAIL_BANK_DBMs ("MMU_TOQ_PORT_QTAIL_BANK_DBM")
#endif
#ifndef MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0Ms
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0Ms ("MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1Ms
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1Ms ("MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_PORT_QTAIL_CNT_DBMs
#define MMU_TOQ_PORT_QTAIL_CNT_DBMs ("MMU_TOQ_PORT_QTAIL_CNT_DBM")
#endif
#ifndef MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0Ms
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0Ms ("MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1Ms
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1Ms ("MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGRs
#define MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGRs ("MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGR")
#endif
#ifndef MMU_TOQ_Q_TMBUSRs
#define MMU_TOQ_Q_TMBUSRs ("MMU_TOQ_Q_TMBUSR")
#endif
#ifndef MMU_TOQ_RQE_RECEPTION_FIFOMs
#define MMU_TOQ_RQE_RECEPTION_FIFOMs ("MMU_TOQ_RQE_RECEPTION_FIFOM")
#endif
#ifndef MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0Ms
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0Ms ("MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1Ms
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1Ms ("MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_STATUSRs
#define MMU_TOQ_STATUSRs ("MMU_TOQ_STATUSR")
#endif
#ifndef MMU_TOQ_UC_CQEBN_LOWERMs
#define MMU_TOQ_UC_CQEBN_LOWERMs ("MMU_TOQ_UC_CQEBN_LOWERM")
#endif
#ifndef MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_UC_CQEBN_UPPERMs
#define MMU_TOQ_UC_CQEBN_UPPERMs ("MMU_TOQ_UC_CQEBN_UPPERM")
#endif
#ifndef MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_UC_CQEB_FAPMs
#define MMU_TOQ_UC_CQEB_FAPMs ("MMU_TOQ_UC_CQEB_FAPM")
#endif
#ifndef MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0Ms
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0Ms ("MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1Ms
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1Ms ("MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_UC_CQEB_LOWERMs
#define MMU_TOQ_UC_CQEB_LOWERMs ("MMU_TOQ_UC_CQEB_LOWERM")
#endif
#ifndef MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_UC_CQEB_UPPERMs
#define MMU_TOQ_UC_CQEB_UPPERMs ("MMU_TOQ_UC_CQEB_UPPERM")
#endif
#ifndef MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQDB_CPUMs
#define MMU_TOQ_VOQDB_CPUMs ("MMU_TOQ_VOQDB_CPUM")
#endif
#ifndef MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQDB_LOWERMs
#define MMU_TOQ_VOQDB_LOWERMs ("MMU_TOQ_VOQDB_LOWERM")
#endif
#ifndef MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUMs
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUMs ("MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUM")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERMs
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERMs ("MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERM")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERMs
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERMs ("MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERM")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQDB_UPPERMs
#define MMU_TOQ_VOQDB_UPPERMs ("MMU_TOQ_VOQDB_UPPERM")
#endif
#ifndef MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_CPUMs
#define MMU_TOQ_VOQ_HEAD_DB_CPUMs ("MMU_TOQ_VOQ_HEAD_DB_CPUM")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_LOWERMs
#define MMU_TOQ_VOQ_HEAD_DB_LOWERMs ("MMU_TOQ_VOQ_HEAD_DB_LOWERM")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_UPPERMs
#define MMU_TOQ_VOQ_HEAD_DB_UPPERMs ("MMU_TOQ_VOQ_HEAD_DB_UPPERM")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0Ms
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0Ms ("MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0M")
#endif
#ifndef MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1Ms
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1Ms ("MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1M")
#endif
#ifndef MMU_WRED_AVG_PORTSP_SIZEMs
#define MMU_WRED_AVG_PORTSP_SIZEMs ("MMU_WRED_AVG_PORTSP_SIZEM")
#endif
#ifndef MMU_WRED_AVG_QSIZEMs
#define MMU_WRED_AVG_QSIZEMs ("MMU_WRED_AVG_QSIZEM")
#endif
#ifndef MMU_WRED_CMIC_RESERVEDRs
#define MMU_WRED_CMIC_RESERVEDRs ("MMU_WRED_CMIC_RESERVEDR")
#endif
#ifndef MMU_WRED_CONFIG_READYRs
#define MMU_WRED_CONFIG_READYRs ("MMU_WRED_CONFIG_READYR")
#endif
#ifndef MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLERs
#define MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLERs ("MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLER")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_6Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_6Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_6M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_MARK_7Ms
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_7Ms ("MMU_WRED_DROP_CURVE_PROFILE_MARK_7M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7Ms
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7Ms ("MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_0Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_0Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_0M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_1Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_1Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_1M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_2Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_2Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_2M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_3Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_3Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_3M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_4Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_4Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_4M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_5Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_5Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_5M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_6Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_6Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_6M")
#endif
#ifndef MMU_WRED_DROP_CURVE_PROFILE_RESP_7Ms
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_7Ms ("MMU_WRED_DROP_CURVE_PROFILE_RESP_7M")
#endif
#ifndef MMU_WRED_ENABLE_ECCP_MEMRs
#define MMU_WRED_ENABLE_ECCP_MEMRs ("MMU_WRED_ENABLE_ECCP_MEMR")
#endif
#ifndef MMU_WRED_EN_COR_ERR_RPTRs
#define MMU_WRED_EN_COR_ERR_RPTRs ("MMU_WRED_EN_COR_ERR_RPTR")
#endif
#ifndef MMU_WRED_MEM_INIT_STATUSRs
#define MMU_WRED_MEM_INIT_STATUSRs ("MMU_WRED_MEM_INIT_STATUSR")
#endif
#ifndef MMU_WRED_POOL_CONFIGRs
#define MMU_WRED_POOL_CONFIGRs ("MMU_WRED_POOL_CONFIGR")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMITRs
#define MMU_WRED_POOL_INST_CONG_LIMITRs ("MMU_WRED_POOL_INST_CONG_LIMITR")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_0Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_0Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_0R")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_1Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_1Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_1R")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_2Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_2Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_2R")
#endif
#ifndef MMU_WRED_POOL_INST_CONG_LIMIT_3Rs
#define MMU_WRED_POOL_INST_CONG_LIMIT_3Rs ("MMU_WRED_POOL_INST_CONG_LIMIT_3R")
#endif
#ifndef MMU_WRED_PORTSP_CONFIGMs
#define MMU_WRED_PORTSP_CONFIGMs ("MMU_WRED_PORTSP_CONFIGM")
#endif
#ifndef MMU_WRED_PORT_SP_DROP_THD_0Ms
#define MMU_WRED_PORT_SP_DROP_THD_0Ms ("MMU_WRED_PORT_SP_DROP_THD_0M")
#endif
#ifndef MMU_WRED_PORT_SP_DROP_THD_1Ms
#define MMU_WRED_PORT_SP_DROP_THD_1Ms ("MMU_WRED_PORT_SP_DROP_THD_1M")
#endif
#ifndef MMU_WRED_PORT_SP_SHARED_COUNTMs
#define MMU_WRED_PORT_SP_SHARED_COUNTMs ("MMU_WRED_PORT_SP_SHARED_COUNTM")
#endif
#ifndef MMU_WRED_QUEUE_CONFIGMs
#define MMU_WRED_QUEUE_CONFIGMs ("MMU_WRED_QUEUE_CONFIGM")
#endif
#ifndef MMU_WRED_REFRESH_CONTROLRs
#define MMU_WRED_REFRESH_CONTROLRs ("MMU_WRED_REFRESH_CONTROLR")
#endif
#ifndef MMU_WRED_TIME_DOMAINRs
#define MMU_WRED_TIME_DOMAINRs ("MMU_WRED_TIME_DOMAINR")
#endif
#ifndef MMU_WRED_TMBUSRs
#define MMU_WRED_TMBUSRs ("MMU_WRED_TMBUSR")
#endif
#ifndef MMU_WRED_UC_QUEUE_DROP_THDMs
#define MMU_WRED_UC_QUEUE_DROP_THDMs ("MMU_WRED_UC_QUEUE_DROP_THDM")
#endif
#ifndef MMU_WRED_UC_QUEUE_DROP_THD_MARK_0Ms
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_0Ms ("MMU_WRED_UC_QUEUE_DROP_THD_MARK_0M")
#endif
#ifndef MMU_WRED_UC_QUEUE_DROP_THD_MARK_1Ms
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_1Ms ("MMU_WRED_UC_QUEUE_DROP_THD_MARK_1M")
#endif
#ifndef MMU_WRED_UC_QUEUE_TOTAL_COUNTMs
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTMs ("MMU_WRED_UC_QUEUE_TOTAL_COUNTM")
#endif
#ifndef MODEs
#define MODEs ("MODE")
#endif
#ifndef MODELs
#define MODELs ("MODEL")
#endif
#ifndef MODELEDs
#define MODELEDs ("MODELED")
#endif
#ifndef MODE_AUTOs
#define MODE_AUTOs ("MODE_AUTO")
#endif
#ifndef MODE_OPERs
#define MODE_OPERs ("MODE_OPER")
#endif
#ifndef MODIDs
#define MODIDs ("MODID")
#endif
#ifndef MODID_GT_31s
#define MODID_GT_31s ("MODID_GT_31")
#endif
#ifndef MODID_MASKs
#define MODID_MASKs ("MODID_MASK")
#endif
#ifndef MODIFYs
#define MODIFYs ("MODIFY")
#endif
#ifndef MODPORTs
#define MODPORTs ("MODPORT")
#endif
#ifndef MODPORT_MASKs
#define MODPORT_MASKs ("MODPORT_MASK")
#endif
#ifndef MODPORT_TRUNK_MASKs
#define MODPORT_TRUNK_MASKs ("MODPORT_TRUNK_MASK")
#endif
#ifndef MODSRTCMs
#define MODSRTCMs ("MODSRTCM")
#endif
#ifndef MODTRTCMs
#define MODTRTCMs ("MODTRTCM")
#endif
#ifndef MODULE_HDRs
#define MODULE_HDRs ("MODULE_HDR")
#endif
#ifndef MONITORs
#define MONITORs ("MONITOR")
#endif
#ifndef MONITOR_ACTIVEs
#define MONITOR_ACTIVEs ("MONITOR_ACTIVE")
#endif
#ifndef MONITOR_INACTIVEs
#define MONITOR_INACTIVEs ("MONITOR_INACTIVE")
#endif
#ifndef MONITOR_SEEDs
#define MONITOR_SEEDs ("MONITOR_SEED")
#endif
#ifndef MONITOR_STATEs
#define MONITOR_STATEs ("MONITOR_STATE")
#endif
#ifndef MON_AGM_IDs
#define MON_AGM_IDs ("MON_AGM_ID")
#endif
#ifndef MON_AGM_POOLs
#define MON_AGM_POOLs ("MON_AGM_POOL")
#endif
#ifndef MON_EGR_LDH_PORTs
#define MON_EGR_LDH_PORTs ("MON_EGR_LDH_PORT")
#endif
#ifndef MON_ETRAP_CANDIDATE_FILTERs
#define MON_ETRAP_CANDIDATE_FILTERs ("MON_ETRAP_CANDIDATE_FILTER")
#endif
#ifndef MON_ETRAP_COLOR_ASSIGNMENTs
#define MON_ETRAP_COLOR_ASSIGNMENTs ("MON_ETRAP_COLOR_ASSIGNMENT")
#endif
#ifndef MON_ETRAP_CONTROLs
#define MON_ETRAP_CONTROLs ("MON_ETRAP_CONTROL")
#endif
#ifndef MON_ETRAP_FLOWs
#define MON_ETRAP_FLOWs ("MON_ETRAP_FLOW")
#endif
#ifndef MON_ETRAP_INT_PRI_REMAPs
#define MON_ETRAP_INT_PRI_REMAPs ("MON_ETRAP_INT_PRI_REMAP")
#endif
#ifndef MON_ETRAP_QUEUE_ASSIGNMENTs
#define MON_ETRAP_QUEUE_ASSIGNMENTs ("MON_ETRAP_QUEUE_ASSIGNMENT")
#endif
#ifndef MON_ETRAP_THRESHOLDs
#define MON_ETRAP_THRESHOLDs ("MON_ETRAP_THRESHOLD")
#endif
#ifndef MON_FLOWCOUNT_CONTROLs
#define MON_FLOWCOUNT_CONTROLs ("MON_FLOWCOUNT_CONTROL")
#endif
#ifndef MON_INBAND_TELEMETRY_ACTION_PROFILEs
#define MON_INBAND_TELEMETRY_ACTION_PROFILEs ("MON_INBAND_TELEMETRY_ACTION_PROFILE")
#endif
#ifndef MON_INBAND_TELEMETRY_ACTION_PROFILE_IDs
#define MON_INBAND_TELEMETRY_ACTION_PROFILE_IDs ("MON_INBAND_TELEMETRY_ACTION_PROFILE_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_DATAPLANE_CONTROLs
#define MON_INBAND_TELEMETRY_DATAPLANE_CONTROLs ("MON_INBAND_TELEMETRY_DATAPLANE_CONTROL")
#endif
#ifndef MON_INBAND_TELEMETRY_DATAPLANE_PARSEs
#define MON_INBAND_TELEMETRY_DATAPLANE_PARSEs ("MON_INBAND_TELEMETRY_DATAPLANE_PARSE")
#endif
#ifndef MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCHs
#define MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCHs ("MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH")
#endif
#ifndef MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH_IDs
#define MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH_IDs ("MON_INBAND_TELEMETRY_DATAPLANE_VECTOR_MATCH_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_IFA_PARSEs
#define MON_INBAND_TELEMETRY_IFA_PARSEs ("MON_INBAND_TELEMETRY_IFA_PARSE")
#endif
#ifndef MON_INBAND_TELEMETRY_IFA_VECTOR_MATCHs
#define MON_INBAND_TELEMETRY_IFA_VECTOR_MATCHs ("MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH")
#endif
#ifndef MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH_IDs
#define MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH_IDs ("MON_INBAND_TELEMETRY_IFA_VECTOR_MATCH_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_IOAM_PARSEs
#define MON_INBAND_TELEMETRY_IOAM_PARSEs ("MON_INBAND_TELEMETRY_IOAM_PARSE")
#endif
#ifndef MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCHs
#define MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCHs ("MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH")
#endif
#ifndef MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH_IDs
#define MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH_IDs ("MON_INBAND_TELEMETRY_IOAM_VECTOR_MATCH_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_CHUNK_INFOs
#define MON_INBAND_TELEMETRY_METADATA_CHUNK_INFOs ("MON_INBAND_TELEMETRY_METADATA_CHUNK_INFO")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_NARROW_PROFILEs
#define MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_NARROW_PROFILEs ("MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_NARROW_PROFILE")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_PROFILE_IDs
#define MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_PROFILE_IDs ("MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_PROFILE_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_WIDE_PROFILEs
#define MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_WIDE_PROFILEs ("MON_INBAND_TELEMETRY_METADATA_CONSTRUCT_WIDE_PROFILE")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_FIELD_CONTROLs
#define MON_INBAND_TELEMETRY_METADATA_FIELD_CONTROLs ("MON_INBAND_TELEMETRY_METADATA_FIELD_CONTROL")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_FIELD_INFOs
#define MON_INBAND_TELEMETRY_METADATA_FIELD_INFOs ("MON_INBAND_TELEMETRY_METADATA_FIELD_INFO")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_FIELD_INFO_IDs
#define MON_INBAND_TELEMETRY_METADATA_FIELD_INFO_IDs ("MON_INBAND_TELEMETRY_METADATA_FIELD_INFO_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_PROFILEs
#define MON_INBAND_TELEMETRY_METADATA_PROFILEs ("MON_INBAND_TELEMETRY_METADATA_PROFILE")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_PROFILE_IDs
#define MON_INBAND_TELEMETRY_METADATA_PROFILE_IDs ("MON_INBAND_TELEMETRY_METADATA_PROFILE_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_SELECT_NARROW_PROFILEs
#define MON_INBAND_TELEMETRY_METADATA_SELECT_NARROW_PROFILEs ("MON_INBAND_TELEMETRY_METADATA_SELECT_NARROW_PROFILE")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_SELECT_PROFILE_IDs
#define MON_INBAND_TELEMETRY_METADATA_SELECT_PROFILE_IDs ("MON_INBAND_TELEMETRY_METADATA_SELECT_PROFILE_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_METADATA_SELECT_WIDE_PROFILEs
#define MON_INBAND_TELEMETRY_METADATA_SELECT_WIDE_PROFILEs ("MON_INBAND_TELEMETRY_METADATA_SELECT_WIDE_PROFILE")
#endif
#ifndef MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINERs
#define MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINERs ("MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER")
#endif
#ifndef MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER_IDs
#define MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER_IDs ("MON_INBAND_TELEMETRY_MIRROR_ING_CONTAINER_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILEs
#define MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILEs ("MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE")
#endif
#ifndef MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE_IDs
#define MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE_IDs ("MON_INBAND_TELEMETRY_OPAQUE_DATA_PROFILE_ID")
#endif
#ifndef MON_INBAND_TELEMETRY_TM_STATS_CONTROLs
#define MON_INBAND_TELEMETRY_TM_STATS_CONTROLs ("MON_INBAND_TELEMETRY_TM_STATS_CONTROL")
#endif
#ifndef MON_INBAND_TELEMETRY_VECTOR_MATCH_CONTROLs
#define MON_INBAND_TELEMETRY_VECTOR_MATCH_CONTROLs ("MON_INBAND_TELEMETRY_VECTOR_MATCH_CONTROL")
#endif
#ifndef MON_ING_LDH_PORTs
#define MON_ING_LDH_PORTs ("MON_ING_LDH_PORT")
#endif
#ifndef MON_LDH_CONTROLs
#define MON_LDH_CONTROLs ("MON_LDH_CONTROL")
#endif
#ifndef MON_LDH_INSTANCEs
#define MON_LDH_INSTANCEs ("MON_LDH_INSTANCE")
#endif
#ifndef MOVE_DEPTHs
#define MOVE_DEPTHs ("MOVE_DEPTH")
#endif
#ifndef MPLSs
#define MPLSs ("MPLS")
#endif
#ifndef MPLS_ALERT_LABEL_EXPOSEDs
#define MPLS_ALERT_LABEL_EXPOSEDs ("MPLS_ALERT_LABEL_EXPOSED")
#endif
#ifndef MPLS_ALERT_LABEL_EXPOSED_MASKs
#define MPLS_ALERT_LABEL_EXPOSED_MASKs ("MPLS_ALERT_LABEL_EXPOSED_MASK")
#endif
#ifndef MPLS_BANK0s
#define MPLS_BANK0s ("MPLS_BANK0")
#endif
#ifndef MPLS_BANK1s
#define MPLS_BANK1s ("MPLS_BANK1")
#endif
#ifndef MPLS_BANK2s
#define MPLS_BANK2s ("MPLS_BANK2")
#endif
#ifndef MPLS_BANK3s
#define MPLS_BANK3s ("MPLS_BANK3")
#endif
#ifndef MPLS_ECMP_LB_HASH_FLOW_BASEDs
#define MPLS_ECMP_LB_HASH_FLOW_BASEDs ("MPLS_ECMP_LB_HASH_FLOW_BASED")
#endif
#ifndef MPLS_ENTRY_ACTION_TABLE_AMs
#define MPLS_ENTRY_ACTION_TABLE_AMs ("MPLS_ENTRY_ACTION_TABLE_AM")
#endif
#ifndef MPLS_ENTRY_ACTION_TABLE_BMs
#define MPLS_ENTRY_ACTION_TABLE_BMs ("MPLS_ENTRY_ACTION_TABLE_BM")
#endif
#ifndef MPLS_ENTRY_DOUBLEMs
#define MPLS_ENTRY_DOUBLEMs ("MPLS_ENTRY_DOUBLEM")
#endif
#ifndef MPLS_ENTRY_ECCMs
#define MPLS_ENTRY_ECCMs ("MPLS_ENTRY_ECCM")
#endif
#ifndef MPLS_ENTRY_HASH_CONTROLMs
#define MPLS_ENTRY_HASH_CONTROLMs ("MPLS_ENTRY_HASH_CONTROLM")
#endif
#ifndef MPLS_ENTRY_HT_DEBUG_CMDMs
#define MPLS_ENTRY_HT_DEBUG_CMDMs ("MPLS_ENTRY_HT_DEBUG_CMDM")
#endif
#ifndef MPLS_ENTRY_HT_DEBUG_KEYMs
#define MPLS_ENTRY_HT_DEBUG_KEYMs ("MPLS_ENTRY_HT_DEBUG_KEYM")
#endif
#ifndef MPLS_ENTRY_HT_DEBUG_RESULTMs
#define MPLS_ENTRY_HT_DEBUG_RESULTMs ("MPLS_ENTRY_HT_DEBUG_RESULTM")
#endif
#ifndef MPLS_ENTRY_KEY_ATTRIBUTESMs
#define MPLS_ENTRY_KEY_ATTRIBUTESMs ("MPLS_ENTRY_KEY_ATTRIBUTESM")
#endif
#ifndef MPLS_ENTRY_KEY_BUFFER_0Ms
#define MPLS_ENTRY_KEY_BUFFER_0Ms ("MPLS_ENTRY_KEY_BUFFER_0M")
#endif
#ifndef MPLS_ENTRY_KEY_BUFFER_1Ms
#define MPLS_ENTRY_KEY_BUFFER_1Ms ("MPLS_ENTRY_KEY_BUFFER_1M")
#endif
#ifndef MPLS_ENTRY_REMAP_TABLE_AMs
#define MPLS_ENTRY_REMAP_TABLE_AMs ("MPLS_ENTRY_REMAP_TABLE_AM")
#endif
#ifndef MPLS_ENTRY_REMAP_TABLE_BMs
#define MPLS_ENTRY_REMAP_TABLE_BMs ("MPLS_ENTRY_REMAP_TABLE_BM")
#endif
#ifndef MPLS_ENTRY_SINGLEMs
#define MPLS_ENTRY_SINGLEMs ("MPLS_ENTRY_SINGLEM")
#endif
#ifndef MPLS_EXPs
#define MPLS_EXPs ("MPLS_EXP")
#endif
#ifndef MPLS_EXP_BIT0s
#define MPLS_EXP_BIT0s ("MPLS_EXP_BIT0")
#endif
#ifndef MPLS_EXP_BIT1s
#define MPLS_EXP_BIT1s ("MPLS_EXP_BIT1")
#endif
#ifndef MPLS_EXP_BIT2s
#define MPLS_EXP_BIT2s ("MPLS_EXP_BIT2")
#endif
#ifndef MPLS_GAL_LABELs
#define MPLS_GAL_LABELs ("MPLS_GAL_LABEL")
#endif
#ifndef MPLS_GAL_LABEL_EXPOSED_TO_CPUs
#define MPLS_GAL_LABEL_EXPOSED_TO_CPUs ("MPLS_GAL_LABEL_EXPOSED_TO_CPU")
#endif
#ifndef MPLS_HASH_GROUPs
#define MPLS_HASH_GROUPs ("MPLS_HASH_GROUP")
#endif
#ifndef MPLS_ILLEGAL_RESERVED_LABELs
#define MPLS_ILLEGAL_RESERVED_LABELs ("MPLS_ILLEGAL_RESERVED_LABEL")
#endif
#ifndef MPLS_ILLEGAL_RESERVED_LABEL_MASKs
#define MPLS_ILLEGAL_RESERVED_LABEL_MASKs ("MPLS_ILLEGAL_RESERVED_LABEL_MASK")
#endif
#ifndef MPLS_ILLEGAL_RESERVED_LABEL_TO_CPUs
#define MPLS_ILLEGAL_RESERVED_LABEL_TO_CPUs ("MPLS_ILLEGAL_RESERVED_LABEL_TO_CPU")
#endif
#ifndef MPLS_INVALID_ACTIONs
#define MPLS_INVALID_ACTIONs ("MPLS_INVALID_ACTION")
#endif
#ifndef MPLS_INVALID_ACTION_MASKs
#define MPLS_INVALID_ACTION_MASKs ("MPLS_INVALID_ACTION_MASK")
#endif
#ifndef MPLS_INVALID_ACTION_TO_CPUs
#define MPLS_INVALID_ACTION_TO_CPUs ("MPLS_INVALID_ACTION_TO_CPU")
#endif
#ifndef MPLS_INVALID_CWs
#define MPLS_INVALID_CWs ("MPLS_INVALID_CW")
#endif
#ifndef MPLS_INVALID_PAYLOADs
#define MPLS_INVALID_PAYLOADs ("MPLS_INVALID_PAYLOAD")
#endif
#ifndef MPLS_INVALID_PAYLOAD_MASKs
#define MPLS_INVALID_PAYLOAD_MASKs ("MPLS_INVALID_PAYLOAD_MASK")
#endif
#ifndef MPLS_INVALID_PAYLOAD_TO_CPUs
#define MPLS_INVALID_PAYLOAD_TO_CPUs ("MPLS_INVALID_PAYLOAD_TO_CPU")
#endif
#ifndef MPLS_LABELs
#define MPLS_LABELs ("MPLS_LABEL")
#endif
#ifndef MPLS_LABEL_MASKs
#define MPLS_LABEL_MASKs ("MPLS_LABEL_MASK")
#endif
#ifndef MPLS_LABEL_MISSs
#define MPLS_LABEL_MISSs ("MPLS_LABEL_MISS")
#endif
#ifndef MPLS_LABEL_MISS_MASKs
#define MPLS_LABEL_MISS_MASKs ("MPLS_LABEL_MISS_MASK")
#endif
#ifndef MPLS_LABEL_MISS_TO_CPUs
#define MPLS_LABEL_MISS_TO_CPUs ("MPLS_LABEL_MISS_TO_CPU")
#endif
#ifndef MPLS_LSPs
#define MPLS_LSPs ("MPLS_LSP")
#endif
#ifndef MPLS_LSP_PHPs
#define MPLS_LSP_PHPs ("MPLS_LSP_PHP")
#endif
#ifndef MPLS_MAPs
#define MPLS_MAPs ("MPLS_MAP")
#endif
#ifndef MPLS_OBJ1s
#define MPLS_OBJ1s ("MPLS_OBJ1")
#endif
#ifndef MPLS_OBJ2s
#define MPLS_OBJ2s ("MPLS_OBJ2")
#endif
#ifndef MPLS_OFFSETs
#define MPLS_OFFSETs ("MPLS_OFFSET")
#endif
#ifndef MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASEDs
#define MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASEDs ("MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASED")
#endif
#ifndef MPLS_PW_ACH_TO_CPUs
#define MPLS_PW_ACH_TO_CPUs ("MPLS_PW_ACH_TO_CPU")
#endif
#ifndef MPLS_RAL_LABEL_EXPOSED_TO_CPUs
#define MPLS_RAL_LABEL_EXPOSED_TO_CPUs ("MPLS_RAL_LABEL_EXPOSED_TO_CPU")
#endif
#ifndef MPLS_STAGEs
#define MPLS_STAGEs ("MPLS_STAGE")
#endif
#ifndef MPLS_TERMINATIONs
#define MPLS_TERMINATIONs ("MPLS_TERMINATION")
#endif
#ifndef MPLS_TNL_EXP_MODEs
#define MPLS_TNL_EXP_MODEs ("MPLS_TNL_EXP_MODE")
#endif
#ifndef MPLS_TP_CCs
#define MPLS_TP_CCs ("MPLS_TP_CC")
#endif
#ifndef MPLS_TP_CC_CVs
#define MPLS_TP_CC_CVs ("MPLS_TP_CC_CV")
#endif
#ifndef MPLS_TTL_CHECK_FAILs
#define MPLS_TTL_CHECK_FAILs ("MPLS_TTL_CHECK_FAIL")
#endif
#ifndef MPLS_TTL_CHECK_FAIL_MASKs
#define MPLS_TTL_CHECK_FAIL_MASKs ("MPLS_TTL_CHECK_FAIL_MASK")
#endif
#ifndef MPLS_TTL_CHECK_FAIL_TO_CPUs
#define MPLS_TTL_CHECK_FAIL_TO_CPUs ("MPLS_TTL_CHECK_FAIL_TO_CPU")
#endif
#ifndef MPLS_UNKNOWN_ACH_TYPEs
#define MPLS_UNKNOWN_ACH_TYPEs ("MPLS_UNKNOWN_ACH_TYPE")
#endif
#ifndef MPLS_UNKNOWN_ACH_TYPE_MASKs
#define MPLS_UNKNOWN_ACH_TYPE_MASKs ("MPLS_UNKNOWN_ACH_TYPE_MASK")
#endif
#ifndef MPLS_UNKNOWN_ACH_TYPE_TO_CPUs
#define MPLS_UNKNOWN_ACH_TYPE_TO_CPUs ("MPLS_UNKNOWN_ACH_TYPE_TO_CPU")
#endif
#ifndef MPLS_UNKNOWN_ACH_VERSION_TO_CPUs
#define MPLS_UNKNOWN_ACH_VERSION_TO_CPUs ("MPLS_UNKNOWN_ACH_VERSION_TO_CPU")
#endif
#ifndef MSG_TYPE11_DROPs
#define MSG_TYPE11_DROPs ("MSG_TYPE11_DROP")
#endif
#ifndef MSG_TYPE11_TO_CPUs
#define MSG_TYPE11_TO_CPUs ("MSG_TYPE11_TO_CPU")
#endif
#ifndef MSG_TYPE12_DROPs
#define MSG_TYPE12_DROPs ("MSG_TYPE12_DROP")
#endif
#ifndef MSG_TYPE12_TO_CPUs
#define MSG_TYPE12_TO_CPUs ("MSG_TYPE12_TO_CPU")
#endif
#ifndef MSG_TYPE13_DROPs
#define MSG_TYPE13_DROPs ("MSG_TYPE13_DROP")
#endif
#ifndef MSG_TYPE13_TO_CPUs
#define MSG_TYPE13_TO_CPUs ("MSG_TYPE13_TO_CPU")
#endif
#ifndef MSG_TYPE14_DROPs
#define MSG_TYPE14_DROPs ("MSG_TYPE14_DROP")
#endif
#ifndef MSG_TYPE14_TO_CPUs
#define MSG_TYPE14_TO_CPUs ("MSG_TYPE14_TO_CPU")
#endif
#ifndef MSG_TYPE15_DROPs
#define MSG_TYPE15_DROPs ("MSG_TYPE15_DROP")
#endif
#ifndef MSG_TYPE15_TO_CPUs
#define MSG_TYPE15_TO_CPUs ("MSG_TYPE15_TO_CPU")
#endif
#ifndef MSG_TYPE4_DROPs
#define MSG_TYPE4_DROPs ("MSG_TYPE4_DROP")
#endif
#ifndef MSG_TYPE4_TO_CPUs
#define MSG_TYPE4_TO_CPUs ("MSG_TYPE4_TO_CPU")
#endif
#ifndef MSG_TYPE5_DROPs
#define MSG_TYPE5_DROPs ("MSG_TYPE5_DROP")
#endif
#ifndef MSG_TYPE5_TO_CPUs
#define MSG_TYPE5_TO_CPUs ("MSG_TYPE5_TO_CPU")
#endif
#ifndef MSG_TYPE6_DROPs
#define MSG_TYPE6_DROPs ("MSG_TYPE6_DROP")
#endif
#ifndef MSG_TYPE6_TO_CPUs
#define MSG_TYPE6_TO_CPUs ("MSG_TYPE6_TO_CPU")
#endif
#ifndef MSG_TYPE7_DROPs
#define MSG_TYPE7_DROPs ("MSG_TYPE7_DROP")
#endif
#ifndef MSG_TYPE7_TO_CPUs
#define MSG_TYPE7_TO_CPUs ("MSG_TYPE7_TO_CPU")
#endif
#ifndef MTUs
#define MTUs ("MTU")
#endif
#ifndef MTU_CHECKs
#define MTU_CHECKs ("MTU_CHECK")
#endif
#ifndef MTU_CHECK_FAILs
#define MTU_CHECK_FAILs ("MTU_CHECK_FAIL")
#endif
#ifndef MTU_CHECK_FAIL_TO_CPUs
#define MTU_CHECK_FAIL_TO_CPUs ("MTU_CHECK_FAIL_TO_CPU")
#endif
#ifndef MULTIPLE_MIRROR_DSTs
#define MULTIPLE_MIRROR_DSTs ("MULTIPLE_MIRROR_DST")
#endif
#ifndef MULTIPLIER_EPIPEs
#define MULTIPLIER_EPIPEs ("MULTIPLIER_EPIPE")
#endif
#ifndef MULTIPLIER_EVICTs
#define MULTIPLIER_EVICTs ("MULTIPLIER_EVICT")
#endif
#ifndef MULTIPLIER_IPIPEs
#define MULTIPLIER_IPIPEs ("MULTIPLIER_IPIPE")
#endif
#ifndef MULTIPLIER_PORTs
#define MULTIPLIER_PORTs ("MULTIPLIER_PORT")
#endif
#ifndef MULTIPLIER_SECs
#define MULTIPLIER_SECs ("MULTIPLIER_SEC")
#endif
#ifndef MULTIPLIER_TMs
#define MULTIPLIER_TMs ("MULTIPLIER_TM")
#endif
#ifndef MULTI_HOPs
#define MULTI_HOPs ("MULTI_HOP")
#endif
#ifndef MY_MODIDs
#define MY_MODIDs ("MY_MODID")
#endif
#ifndef MY_STATION_2_CAM_BIST_CONFIG_1_64Rs
#define MY_STATION_2_CAM_BIST_CONFIG_1_64Rs ("MY_STATION_2_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef MY_STATION_2_CAM_BIST_CONFIG_64Rs
#define MY_STATION_2_CAM_BIST_CONFIG_64Rs ("MY_STATION_2_CAM_BIST_CONFIG_64R")
#endif
#ifndef MY_STATION_2_CAM_BIST_STATUSRs
#define MY_STATION_2_CAM_BIST_STATUSRs ("MY_STATION_2_CAM_BIST_STATUSR")
#endif
#ifndef MY_STATION_2_CAM_CONTROLRs
#define MY_STATION_2_CAM_CONTROLRs ("MY_STATION_2_CAM_CONTROLR")
#endif
#ifndef MY_STATION_2_TCAMMs
#define MY_STATION_2_TCAMMs ("MY_STATION_2_TCAMM")
#endif
#ifndef MY_STATION_2_TCAM_DATA_ONLYMs
#define MY_STATION_2_TCAM_DATA_ONLYMs ("MY_STATION_2_TCAM_DATA_ONLYM")
#endif
#ifndef MY_STATION_2_TCAM_ENTRY_ONLYMs
#define MY_STATION_2_TCAM_ENTRY_ONLYMs ("MY_STATION_2_TCAM_ENTRY_ONLYM")
#endif
#ifndef MY_STATION_CAM_BIST_CONFIG_1_64Rs
#define MY_STATION_CAM_BIST_CONFIG_1_64Rs ("MY_STATION_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef MY_STATION_CAM_BIST_CONFIG_64Rs
#define MY_STATION_CAM_BIST_CONFIG_64Rs ("MY_STATION_CAM_BIST_CONFIG_64R")
#endif
#ifndef MY_STATION_CAM_BIST_STATUSRs
#define MY_STATION_CAM_BIST_STATUSRs ("MY_STATION_CAM_BIST_STATUSR")
#endif
#ifndef MY_STATION_CAM_CONTROLRs
#define MY_STATION_CAM_CONTROLRs ("MY_STATION_CAM_CONTROLR")
#endif
#ifndef MY_STATION_TCAMMs
#define MY_STATION_TCAMMs ("MY_STATION_TCAMM")
#endif
#ifndef MY_STATION_TCAM_DATA_ONLYMs
#define MY_STATION_TCAM_DATA_ONLYMs ("MY_STATION_TCAM_DATA_ONLYM")
#endif
#ifndef MY_STATION_TCAM_ENTRY_ONLYMs
#define MY_STATION_TCAM_ENTRY_ONLYMs ("MY_STATION_TCAM_ENTRY_ONLYM")
#endif
#ifndef NAMESPACE_IDs
#define NAMESPACE_IDs ("NAMESPACE_ID")
#endif
#ifndef NAMESPACE_ID_MASKs
#define NAMESPACE_ID_MASKs ("NAMESPACE_ID_MASK")
#endif
#ifndef NARROW_INDEXs
#define NARROW_INDEXs ("NARROW_INDEX")
#endif
#ifndef NARROW_SIZEs
#define NARROW_SIZEs ("NARROW_SIZE")
#endif
#ifndef NARROW_STARTs
#define NARROW_STARTs ("NARROW_START")
#endif
#ifndef ND_DROPs
#define ND_DROPs ("ND_DROP")
#endif
#ifndef ND_TO_CPUs
#define ND_TO_CPUs ("ND_TO_CPU")
#endif
#ifndef NEIGHBOR_SIGNALED_SESSION_DOWNs
#define NEIGHBOR_SIGNALED_SESSION_DOWNs ("NEIGHBOR_SIGNALED_SESSION_DOWN")
#endif
#ifndef NEW_CFIs
#define NEW_CFIs ("NEW_CFI")
#endif
#ifndef NEW_DSCPs
#define NEW_DSCPs ("NEW_DSCP")
#endif
#ifndef NEW_EXPs
#define NEW_EXPs ("NEW_EXP")
#endif
#ifndef NEW_FLOW_LEARNs
#define NEW_FLOW_LEARNs ("NEW_FLOW_LEARN")
#endif
#ifndef NEW_INT_ECN_CNGs
#define NEW_INT_ECN_CNGs ("NEW_INT_ECN_CNG")
#endif
#ifndef NEW_INT_PRIs
#define NEW_INT_PRIs ("NEW_INT_PRI")
#endif
#ifndef NEW_PAYLOAD_ECNs
#define NEW_PAYLOAD_ECNs ("NEW_PAYLOAD_ECN")
#endif
#ifndef NEW_PRIs
#define NEW_PRIs ("NEW_PRI")
#endif
#ifndef NEXT_HEADERs
#define NEXT_HEADERs ("NEXT_HEADER")
#endif
#ifndef NHOPs
#define NHOPs ("NHOP")
#endif
#ifndef NHOP_CLASS_IDs
#define NHOP_CLASS_IDs ("NHOP_CLASS_ID")
#endif
#ifndef NHOP_DROPs
#define NHOP_DROPs ("NHOP_DROP")
#endif
#ifndef NHOP_IDs
#define NHOP_IDs ("NHOP_ID")
#endif
#ifndef NHOP_ID_BASEs
#define NHOP_ID_BASEs ("NHOP_ID_BASE")
#endif
#ifndef NHOP_MASKs
#define NHOP_MASKs ("NHOP_MASK")
#endif
#ifndef NHOP_MC_INDEXs
#define NHOP_MC_INDEXs ("NHOP_MC_INDEX")
#endif
#ifndef NHOP_METADATAs
#define NHOP_METADATAs ("NHOP_METADATA")
#endif
#ifndef NHOP_OVERLAY_LIMITs
#define NHOP_OVERLAY_LIMITs ("NHOP_OVERLAY_LIMIT")
#endif
#ifndef NHOP_SORTEDs
#define NHOP_SORTEDs ("NHOP_SORTED")
#endif
#ifndef NIV_FORWARDING_DROPs
#define NIV_FORWARDING_DROPs ("NIV_FORWARDING_DROP")
#endif
#ifndef NIV_PRUNEs
#define NIV_PRUNEs ("NIV_PRUNE")
#endif
#ifndef NONs
#define NONs ("NON")
#endif
#ifndef NONCONCAT_SUB_FIELD_WIDTHs
#define NONCONCAT_SUB_FIELD_WIDTHs ("NONCONCAT_SUB_FIELD_WIDTH")
#endif
#ifndef NONEs
#define NONEs ("NONE")
#endif
#ifndef NONKAY_MGMT_PKTs
#define NONKAY_MGMT_PKTs ("NONKAY_MGMT_PKT")
#endif
#ifndef NONUCAST_TRUNK_BLOCK_MASKMs
#define NONUCAST_TRUNK_BLOCK_MASKMs ("NONUCAST_TRUNK_BLOCK_MASKM")
#endif
#ifndef NONUC_CONCATs
#define NONUC_CONCATs ("NONUC_CONCAT")
#endif
#ifndef NONUC_HASH_USE_DSTs
#define NONUC_HASH_USE_DSTs ("NONUC_HASH_USE_DST")
#endif
#ifndef NONUC_HASH_USE_LB_HASHs
#define NONUC_HASH_USE_LB_HASHs ("NONUC_HASH_USE_LB_HASH")
#endif
#ifndef NONUC_HASH_USE_SRCs
#define NONUC_HASH_USE_SRCs ("NONUC_HASH_USE_SRC")
#endif
#ifndef NONUC_HASH_USE_SRC_PORTs
#define NONUC_HASH_USE_SRC_PORTs ("NONUC_HASH_USE_SRC_PORT")
#endif
#ifndef NONUC_MASKs
#define NONUC_MASKs ("NONUC_MASK")
#endif
#ifndef NONUC_MEMBER_CNTs
#define NONUC_MEMBER_CNTs ("NONUC_MEMBER_CNT")
#endif
#ifndef NONUC_MEMBER_MODIDs
#define NONUC_MEMBER_MODIDs ("NONUC_MEMBER_MODID")
#endif
#ifndef NONUC_MEMBER_MODPORTs
#define NONUC_MEMBER_MODPORTs ("NONUC_MEMBER_MODPORT")
#endif
#ifndef NONUC_OFFSETs
#define NONUC_OFFSETs ("NONUC_OFFSET")
#endif
#ifndef NONUC_SUBSET_SELECTs
#define NONUC_SUBSET_SELECTs ("NONUC_SUBSET_SELECT")
#endif
#ifndef NONUC_TRUNK_RESOLUTION_MASKs
#define NONUC_TRUNK_RESOLUTION_MASKs ("NONUC_TRUNK_RESOLUTION_MASK")
#endif
#ifndef NON_BOS_ACTIONSs
#define NON_BOS_ACTIONSs ("NON_BOS_ACTIONS")
#endif
#ifndef NON_IPs
#define NON_IPs ("NON_IP")
#endif
#ifndef NON_IPV4_IPV6_MPLSs
#define NON_IPV4_IPV6_MPLSs ("NON_IPV4_IPV6_MPLS")
#endif
#ifndef NON_IP_DISCARDs
#define NON_IP_DISCARDs ("NON_IP_DISCARD")
#endif
#ifndef NON_IP_ERROR_TO_CPUs
#define NON_IP_ERROR_TO_CPUs ("NON_IP_ERROR_TO_CPU")
#endif
#ifndef NON_IP_RESPONSIVEs
#define NON_IP_RESPONSIVEs ("NON_IP_RESPONSIVE")
#endif
#ifndef NON_OR_ANYs
#define NON_OR_ANYs ("NON_OR_ANY")
#endif
#ifndef NON_OR_FIRSTs
#define NON_OR_FIRSTs ("NON_OR_FIRST")
#endif
#ifndef NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs
#define NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs ("NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs
#define NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs ("NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_GREEN_DROP_PERCENTAGEs
#define NON_RESPONSIVE_GREEN_DROP_PERCENTAGEs ("NON_RESPONSIVE_GREEN_DROP_PERCENTAGE")
#endif
#ifndef NON_RESPONSIVE_NON_IP_ECN_CNGs
#define NON_RESPONSIVE_NON_IP_ECN_CNGs ("NON_RESPONSIVE_NON_IP_ECN_CNG")
#endif
#ifndef NON_RESPONSIVE_RED_DROP_MAX_THD_CELLSs
#define NON_RESPONSIVE_RED_DROP_MAX_THD_CELLSs ("NON_RESPONSIVE_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_RED_DROP_MIN_THD_CELLSs
#define NON_RESPONSIVE_RED_DROP_MIN_THD_CELLSs ("NON_RESPONSIVE_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_RED_DROP_PERCENTAGEs
#define NON_RESPONSIVE_RED_DROP_PERCENTAGEs ("NON_RESPONSIVE_RED_DROP_PERCENTAGE")
#endif
#ifndef NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs
#define NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs ("NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs
#define NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs ("NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef NON_RESPONSIVE_YELLOW_DROP_PERCENTAGEs
#define NON_RESPONSIVE_YELLOW_DROP_PERCENTAGEs ("NON_RESPONSIVE_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef NON_STATIC_MAC_MOVE_TO_CPUs
#define NON_STATIC_MAC_MOVE_TO_CPUs ("NON_STATIC_MAC_MOVE_TO_CPU")
#endif
#ifndef NON_TRILL_FRAME_ON_NETWORK_PORT_DROPs
#define NON_TRILL_FRAME_ON_NETWORK_PORT_DROPs ("NON_TRILL_FRAME_ON_NETWORK_PORT_DROP")
#endif
#ifndef NON_UNICAST_SWITCHEDs
#define NON_UNICAST_SWITCHEDs ("NON_UNICAST_SWITCHED")
#endif
#ifndef NON_VXLANs
#define NON_VXLANs ("NON_VXLAN")
#endif
#ifndef NOOPs
#define NOOPs ("NOOP")
#endif
#ifndef NOPs
#define NOPs ("NOP")
#endif
#ifndef NORMALs
#define NORMALs ("NORMAL")
#endif
#ifndef NORMALIZE_L2s
#define NORMALIZE_L2s ("NORMALIZE_L2")
#endif
#ifndef NORMALIZE_L3_L4s
#define NORMALIZE_L3_L4s ("NORMALIZE_L3_L4")
#endif
#ifndef NORMAL_PORTs
#define NORMAL_PORTs ("NORMAL_PORT")
#endif
#ifndef NORMAL_REACH_PAM4s
#define NORMAL_REACH_PAM4s ("NORMAL_REACH_PAM4")
#endif
#ifndef NORMAL_REACH_PAM4_AUTOs
#define NORMAL_REACH_PAM4_AUTOs ("NORMAL_REACH_PAM4_AUTO")
#endif
#ifndef NOT_FIRSTs
#define NOT_FIRSTs ("NOT_FIRST")
#endif
#ifndef NOT_SUPPORTEDs
#define NOT_SUPPORTEDs ("NOT_SUPPORTED")
#endif
#ifndef NOT_SWITCHEDs
#define NOT_SWITCHEDs ("NOT_SWITCHED")
#endif
#ifndef NO_ACTIONs
#define NO_ACTIONs ("NO_ACTION")
#endif
#ifndef NO_ASSIGNEDs
#define NO_ASSIGNEDs ("NO_ASSIGNED")
#endif
#ifndef NO_DIAGNOSTICs
#define NO_DIAGNOSTICs ("NO_DIAGNOSTIC")
#endif
#ifndef NO_DROP_COUNTs
#define NO_DROP_COUNTs ("NO_DROP_COUNT")
#endif
#ifndef NO_HITs
#define NO_HITs ("NO_HIT")
#endif
#ifndef NO_L4_PORT_MATCHs
#define NO_L4_PORT_MATCHs ("NO_L4_PORT_MATCH")
#endif
#ifndef NO_LEARNINGs
#define NO_LEARNINGs ("NO_LEARNING")
#endif
#ifndef NO_OPs
#define NO_OPs ("NO_OP")
#endif
#ifndef NO_REFRESHs
#define NO_REFRESHs ("NO_REFRESH")
#endif
#ifndef NO_SCANs
#define NO_SCANs ("NO_SCAN")
#endif
#ifndef NS_MISC_CLK_EVENT_CTRLRs
#define NS_MISC_CLK_EVENT_CTRLRs ("NS_MISC_CLK_EVENT_CTRLR")
#endif
#ifndef NS_TIMESYNC_COUNTER_CONFIG_SELECTRs
#define NS_TIMESYNC_COUNTER_CONFIG_SELECTRs ("NS_TIMESYNC_COUNTER_CONFIG_SELECTR")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSRs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSRs ("NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSR")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3Rs ("NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSRs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSRs ("NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSR")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3Rs
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3Rs ("NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3R")
#endif
#ifndef NS_TIMESYNC_INPUT_TIME_FIFO_STATUSRs
#define NS_TIMESYNC_INPUT_TIME_FIFO_STATUSRs ("NS_TIMESYNC_INPUT_TIME_FIFO_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS0_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS0_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS0_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS0_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS0_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS0_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS0_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS0_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS0_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS0_BS_INIT_CTRLRs
#define NS_TIMESYNC_TS0_BS_INIT_CTRLRs ("NS_TIMESYNC_TS0_BS_INIT_CTRLR")
#endif
#ifndef NS_TIMESYNC_TS0_COUNTER_ENABLERs
#define NS_TIMESYNC_TS0_COUNTER_ENABLERs ("NS_TIMESYNC_TS0_COUNTER_ENABLER")
#endif
#ifndef NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERRs
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERRs ("NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERRs
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERRs ("NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERRs
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERRs ("NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSRs
#define NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSRs ("NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSRs
#define NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSRs ("NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSRs
#define NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSRs ("NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSRs
#define NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSRs ("NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS1_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS1_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS1_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS1_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS1_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS1_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS1_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS1_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS1_BS_INIT_CTRLRs
#define NS_TIMESYNC_TS1_BS_INIT_CTRLRs ("NS_TIMESYNC_TS1_BS_INIT_CTRLR")
#endif
#ifndef NS_TIMESYNC_TS1_COUNTER_ENABLERs
#define NS_TIMESYNC_TS1_COUNTER_ENABLERs ("NS_TIMESYNC_TS1_COUNTER_ENABLER")
#endif
#ifndef NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERRs
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERRs ("NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERRs
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERRs ("NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERRs
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERRs ("NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSRs
#define NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSRs ("NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSRs
#define NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSRs ("NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSRs
#define NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSRs ("NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSRs
#define NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSRs ("NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS_BS_INIT_CTRLRs
#define NS_TIMESYNC_TS_BS_INIT_CTRLRs ("NS_TIMESYNC_TS_BS_INIT_CTRLR")
#endif
#ifndef NS_TIMESYNC_TS_COUNTER_ENABLERs
#define NS_TIMESYNC_TS_COUNTER_ENABLERs ("NS_TIMESYNC_TS_COUNTER_ENABLER")
#endif
#ifndef NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERRs
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERRs ("NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERRs
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERRs ("NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_EVENT_FWD_CFGRs
#define NS_TIMESYNC_TS_EVENT_FWD_CFGRs ("NS_TIMESYNC_TS_EVENT_FWD_CFGR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERRs ("NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERRs ("NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERRs ("NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERRs ("NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERRs ("NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERR")
#endif
#ifndef NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERRs
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERRs ("NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERR")
#endif
#ifndef NS_TIMESYNC_TS_INIT_ACCUMULATOR_0Rs
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_0Rs ("NS_TIMESYNC_TS_INIT_ACCUMULATOR_0R")
#endif
#ifndef NS_TIMESYNC_TS_INIT_ACCUMULATOR_1Rs
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_1Rs ("NS_TIMESYNC_TS_INIT_ACCUMULATOR_1R")
#endif
#ifndef NS_TIMESYNC_TS_INIT_ACCUMULATOR_2Rs
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_2Rs ("NS_TIMESYNC_TS_INIT_ACCUMULATOR_2R")
#endif
#ifndef NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSRs
#define NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSRs ("NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSRs
#define NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSRs ("NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSRs
#define NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSRs ("NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSR")
#endif
#ifndef NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSRs
#define NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSRs ("NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSR")
#endif
#ifndef NTPs
#define NTPs ("NTP")
#endif
#ifndef NTP_CONFIGRs
#define NTP_CONFIGRs ("NTP_CONFIGR")
#endif
#ifndef NTP_TCs
#define NTP_TCs ("NTP_TC")
#endif
#ifndef NUM_ABILITIESs
#define NUM_ABILITIESs ("NUM_ABILITIES")
#endif
#ifndef NUM_ACTIONSs
#define NUM_ACTIONSs ("NUM_ACTIONS")
#endif
#ifndef NUM_ACTION_COPY_TO_CPU_INFOs
#define NUM_ACTION_COPY_TO_CPU_INFOs ("NUM_ACTION_COPY_TO_CPU_INFO")
#endif
#ifndef NUM_ACTION_FLEX_CTR_INFOs
#define NUM_ACTION_FLEX_CTR_INFOs ("NUM_ACTION_FLEX_CTR_INFO")
#endif
#ifndef NUM_ACTION_OPAQUE_OBJ0_INFOs
#define NUM_ACTION_OPAQUE_OBJ0_INFOs ("NUM_ACTION_OPAQUE_OBJ0_INFO")
#endif
#ifndef NUM_AGGRs
#define NUM_AGGRs ("NUM_AGGR")
#endif
#ifndef NUM_AGG_LIST_MEMBERs
#define NUM_AGG_LIST_MEMBERs ("NUM_AGG_LIST_MEMBER")
#endif
#ifndef NUM_ATTRIBUTESs
#define NUM_ATTRIBUTESs ("NUM_ATTRIBUTES")
#endif
#ifndef NUM_AUTH_IDS_EXCEED_MAXs
#define NUM_AUTH_IDS_EXCEED_MAXs ("NUM_AUTH_IDS_EXCEED_MAX")
#endif
#ifndef NUM_BANKSs
#define NUM_BANKSs ("NUM_BANKS")
#endif
#ifndef NUM_BASE_BUCKETSs
#define NUM_BASE_BUCKETSs ("NUM_BASE_BUCKETS")
#endif
#ifndef NUM_BASE_ENTRIESs
#define NUM_BASE_ENTRIESs ("NUM_BASE_ENTRIES")
#endif
#ifndef NUM_BUFFER_POOLs
#define NUM_BUFFER_POOLs ("NUM_BUFFER_POOL")
#endif
#ifndef NUM_CELLSs
#define NUM_CELLSs ("NUM_CELLS")
#endif
#ifndef NUM_COMPRESSION_TYPEs
#define NUM_COMPRESSION_TYPEs ("NUM_COMPRESSION_TYPE")
#endif
#ifndef NUM_CONCAT_SUB_FIELDs
#define NUM_CONCAT_SUB_FIELDs ("NUM_CONCAT_SUB_FIELD")
#endif
#ifndef NUM_COUNTERSs
#define NUM_COUNTERSs ("NUM_COUNTERS")
#endif
#ifndef NUM_CPU_Qs
#define NUM_CPU_Qs ("NUM_CPU_Q")
#endif
#ifndef NUM_DB_0_LEVELSs
#define NUM_DB_0_LEVELSs ("NUM_DB_0_LEVELS")
#endif
#ifndef NUM_DB_1_LEVELSs
#define NUM_DB_1_LEVELSs ("NUM_DB_1_LEVELS")
#endif
#ifndef NUM_DB_2_LEVELSs
#define NUM_DB_2_LEVELSs ("NUM_DB_2_LEVELS")
#endif
#ifndef NUM_DB_3_LEVELSs
#define NUM_DB_3_LEVELSs ("NUM_DB_3_LEVELS")
#endif
#ifndef NUM_ENDPOINTS_EXCEED_MAXs
#define NUM_ENDPOINTS_EXCEED_MAXs ("NUM_ENDPOINTS_EXCEED_MAX")
#endif
#ifndef NUM_ENTRIESs
#define NUM_ENTRIESs ("NUM_ENTRIES")
#endif
#ifndef NUM_ENTRIES_CREATEDs
#define NUM_ENTRIES_CREATEDs ("NUM_ENTRIES_CREATED")
#endif
#ifndef NUM_ENTRIES_TENTATIVEs
#define NUM_ENTRIES_TENTATIVEs ("NUM_ENTRIES_TENTATIVE")
#endif
#ifndef NUM_FIELDSs
#define NUM_FIELDSs ("NUM_FIELDS")
#endif
#ifndef NUM_FIXED_BANKSs
#define NUM_FIXED_BANKSs ("NUM_FIXED_BANKS")
#endif
#ifndef NUM_GRANULARITYs
#define NUM_GRANULARITYs ("NUM_GRANULARITY")
#endif
#ifndef NUM_GROUPs
#define NUM_GROUPs ("NUM_GROUP")
#endif
#ifndef NUM_IP_ENTRYs
#define NUM_IP_ENTRYs ("NUM_IP_ENTRY")
#endif
#ifndef NUM_KEYSs
#define NUM_KEYSs ("NUM_KEYS")
#endif
#ifndef NUM_LABELSs
#define NUM_LABELSs ("NUM_LABELS")
#endif
#ifndef NUM_LANESs
#define NUM_LANESs ("NUM_LANES")
#endif
#ifndef NUM_LOOKUP0_LTs
#define NUM_LOOKUP0_LTs ("NUM_LOOKUP0_LT")
#endif
#ifndef NUM_LOOKUP1_LTs
#define NUM_LOOKUP1_LTs ("NUM_LOOKUP1_LT")
#endif
#ifndef NUM_MC_Qs
#define NUM_MC_Qs ("NUM_MC_Q")
#endif
#ifndef NUM_MC_Q_0s
#define NUM_MC_Q_0s ("NUM_MC_Q_0")
#endif
#ifndef NUM_MC_Q_2s
#define NUM_MC_Q_2s ("NUM_MC_Q_2")
#endif
#ifndef NUM_MC_Q_4s
#define NUM_MC_Q_4s ("NUM_MC_Q_4")
#endif
#ifndef NUM_MC_Q_6s
#define NUM_MC_Q_6s ("NUM_MC_Q_6")
#endif
#ifndef NUM_MC_REPL_RESOURCE_FREEs
#define NUM_MC_REPL_RESOURCE_FREEs ("NUM_MC_REPL_RESOURCE_FREE")
#endif
#ifndef NUM_METERSs
#define NUM_METERSs ("NUM_METERS")
#endif
#ifndef NUM_METERS_IN_USEs
#define NUM_METERS_IN_USEs ("NUM_METERS_IN_USE")
#endif
#ifndef NUM_METERS_PER_PIPEs
#define NUM_METERS_PER_PIPEs ("NUM_METERS_PER_PIPE")
#endif
#ifndef NUM_METERS_PER_POOLs
#define NUM_METERS_PER_POOLs ("NUM_METERS_PER_POOL")
#endif
#ifndef NUM_METER_POOLSs
#define NUM_METER_POOLSs ("NUM_METER_POOLS")
#endif
#ifndef NUM_NHOP_DENSE_MODEs
#define NUM_NHOP_DENSE_MODEs ("NUM_NHOP_DENSE_MODE")
#endif
#ifndef NUM_NHOP_SPARSE_MODEs
#define NUM_NHOP_SPARSE_MODEs ("NUM_NHOP_SPARSE_MODE")
#endif
#ifndef NUM_NONCONCAT_SUB_FIELDs
#define NUM_NONCONCAT_SUB_FIELDs ("NUM_NONCONCAT_SUB_FIELD")
#endif
#ifndef NUM_PARTITION_IDs
#define NUM_PARTITION_IDs ("NUM_PARTITION_ID")
#endif
#ifndef NUM_PATHSs
#define NUM_PATHSs ("NUM_PATHS")
#endif
#ifndef NUM_PERIODs
#define NUM_PERIODs ("NUM_PERIOD")
#endif
#ifndef NUM_PIPEs
#define NUM_PIPEs ("NUM_PIPE")
#endif
#ifndef NUM_PLLs
#define NUM_PLLs ("NUM_PLL")
#endif
#ifndef NUM_POOLSs
#define NUM_POOLSs ("NUM_POOLS")
#endif
#ifndef NUM_PORTSs
#define NUM_PORTSs ("NUM_PORTS")
#endif
#ifndef NUM_PORT_LIST_ENTRIESs
#define NUM_PORT_LIST_ENTRIESs ("NUM_PORT_LIST_ENTRIES")
#endif
#ifndef NUM_PORT_PRI_GRPs
#define NUM_PORT_PRI_GRPs ("NUM_PORT_PRI_GRP")
#endif
#ifndef NUM_Qs
#define NUM_Qs ("NUM_Q")
#endif
#ifndef NUM_QUAL_DST_IP_INFOs
#define NUM_QUAL_DST_IP_INFOs ("NUM_QUAL_DST_IP_INFO")
#endif
#ifndef NUM_QUAL_DST_MAC_INFOs
#define NUM_QUAL_DST_MAC_INFOs ("NUM_QUAL_DST_MAC_INFO")
#endif
#ifndef NUM_QUAL_INGRESS_PORT_INFOs
#define NUM_QUAL_INGRESS_PORT_INFOs ("NUM_QUAL_INGRESS_PORT_INFO")
#endif
#ifndef NUM_QUAL_IP_PROTOCOL_INFOs
#define NUM_QUAL_IP_PROTOCOL_INFOs ("NUM_QUAL_IP_PROTOCOL_INFO")
#endif
#ifndef NUM_QUAL_L4_DST_PORT_INFOs
#define NUM_QUAL_L4_DST_PORT_INFOs ("NUM_QUAL_L4_DST_PORT_INFO")
#endif
#ifndef NUM_QUAL_L4_SRC_PORT_INFOs
#define NUM_QUAL_L4_SRC_PORT_INFOs ("NUM_QUAL_L4_SRC_PORT_INFO")
#endif
#ifndef NUM_QUAL_SRC_IP_INFOs
#define NUM_QUAL_SRC_IP_INFOs ("NUM_QUAL_SRC_IP_INFO")
#endif
#ifndef NUM_QUAL_SRC_MAC_INFOs
#define NUM_QUAL_SRC_MAC_INFOs ("NUM_QUAL_SRC_MAC_INFO")
#endif
#ifndef NUM_QUAL_UDF_2_BYTE_CONTAINER_INFOs
#define NUM_QUAL_UDF_2_BYTE_CONTAINER_INFOs ("NUM_QUAL_UDF_2_BYTE_CONTAINER_INFO")
#endif
#ifndef NUM_RECORDSs
#define NUM_RECORDSs ("NUM_RECORDS")
#endif
#ifndef NUM_REPL_RESOURCE_IN_USEs
#define NUM_REPL_RESOURCE_IN_USEs ("NUM_REPL_RESOURCE_IN_USE")
#endif
#ifndef NUM_RESOURCE_INFOs
#define NUM_RESOURCE_INFOs ("NUM_RESOURCE_INFO")
#endif
#ifndef NUM_RULESs
#define NUM_RULESs ("NUM_RULES")
#endif
#ifndef NUM_SERVICE_POOLs
#define NUM_SERVICE_POOLs ("NUM_SERVICE_POOL")
#endif
#ifndef NUM_SLICESs
#define NUM_SLICESs ("NUM_SLICES")
#endif
#ifndef NUM_SLICE_IDs
#define NUM_SLICE_IDs ("NUM_SLICE_ID")
#endif
#ifndef NUM_TM_MC_Qs
#define NUM_TM_MC_Qs ("NUM_TM_MC_Q")
#endif
#ifndef NUM_TM_UC_Qs
#define NUM_TM_UC_Qs ("NUM_TM_UC_Q")
#endif
#ifndef NUM_UC_Qs
#define NUM_UC_Qs ("NUM_UC_Q")
#endif
#ifndef NUM_UDF_1_BYTE_CONTAINER_INFOs
#define NUM_UDF_1_BYTE_CONTAINER_INFOs ("NUM_UDF_1_BYTE_CONTAINER_INFO")
#endif
#ifndef NUM_UDF_2_BYTE_CONTAINER_INFOs
#define NUM_UDF_2_BYTE_CONTAINER_INFOs ("NUM_UDF_2_BYTE_CONTAINER_INFO")
#endif
#ifndef NUM_VALID_AN_PROFILESs
#define NUM_VALID_AN_PROFILESs ("NUM_VALID_AN_PROFILES")
#endif
#ifndef NUM_VLAN_OTHERSs
#define NUM_VLAN_OTHERSs ("NUM_VLAN_OTHERS")
#endif
#ifndef NUM_VLAN_TAG_1s
#define NUM_VLAN_TAG_1s ("NUM_VLAN_TAG_1")
#endif
#ifndef NUM_VLAN_TAG_2s
#define NUM_VLAN_TAG_2s ("NUM_VLAN_TAG_2")
#endif
#ifndef NUM_VLAN_TAG_3s
#define NUM_VLAN_TAG_3s ("NUM_VLAN_TAG_3")
#endif
#ifndef NUM_VLAN_TAG_4s
#define NUM_VLAN_TAG_4s ("NUM_VLAN_TAG_4")
#endif
#ifndef OBJs
#define OBJs ("OBJ")
#endif
#ifndef OBJECT_ENTRY_ERRORs
#define OBJECT_ENTRY_ERRORs ("OBJECT_ENTRY_ERROR")
#endif
#ifndef OBJ_0_1_MODEs
#define OBJ_0_1_MODEs ("OBJ_0_1_MODE")
#endif
#ifndef OBJ_1s
#define OBJ_1s ("OBJ_1")
#endif
#ifndef OBJ_2s
#define OBJ_2s ("OBJ_2")
#endif
#ifndef OBJ_2_3_MODEs
#define OBJ_2_3_MODEs ("OBJ_2_3_MODE")
#endif
#ifndef OBJ_3s
#define OBJ_3s ("OBJ_3")
#endif
#ifndef OBJ_SELECTs
#define OBJ_SELECTs ("OBJ_SELECT")
#endif
#ifndef OBM_HEADER_TYPE_ETHERNETs
#define OBM_HEADER_TYPE_ETHERNETs ("OBM_HEADER_TYPE_ETHERNET")
#endif
#ifndef OBM_HEADER_TYPE_GENERIC_STACKING_HEADERs
#define OBM_HEADER_TYPE_GENERIC_STACKING_HEADERs ("OBM_HEADER_TYPE_GENERIC_STACKING_HEADER")
#endif
#ifndef OBM_TC_ALLs
#define OBM_TC_ALLs ("OBM_TC_ALL")
#endif
#ifndef OBM_TC_LOSSLESS0s
#define OBM_TC_LOSSLESS0s ("OBM_TC_LOSSLESS0")
#endif
#ifndef OBM_TC_LOSSLESS1s
#define OBM_TC_LOSSLESS1s ("OBM_TC_LOSSLESS1")
#endif
#ifndef OBM_TC_LOSSYs
#define OBM_TC_LOSSYs ("OBM_TC_LOSSY")
#endif
#ifndef OBM_TC_LOSSY_HIGHs
#define OBM_TC_LOSSY_HIGHs ("OBM_TC_LOSSY_HIGH")
#endif
#ifndef OBM_TC_LOSSY_LOWs
#define OBM_TC_LOSSY_LOWs ("OBM_TC_LOSSY_LOW")
#endif
#ifndef OBSERVATION_DOMAINs
#define OBSERVATION_DOMAINs ("OBSERVATION_DOMAIN")
#endif
#ifndef OBSERVATION_TIMESTAMPs
#define OBSERVATION_TIMESTAMPs ("OBSERVATION_TIMESTAMP")
#endif
#ifndef OCFIs
#define OCFIs ("OCFI")
#endif
#ifndef OFFs
#define OFFs ("OFF")
#endif
#ifndef OFFSETs
#define OFFSETs ("OFFSET")
#endif
#ifndef OFFSET_ECMP_LEVEL1_RANDOMs
#define OFFSET_ECMP_LEVEL1_RANDOMs ("OFFSET_ECMP_LEVEL1_RANDOM")
#endif
#ifndef OFFSET_ECMP_LEVEL2_RANDOMs
#define OFFSET_ECMP_LEVEL2_RANDOMs ("OFFSET_ECMP_LEVEL2_RANDOM")
#endif
#ifndef OFFSET_ECMP_RANDOMs
#define OFFSET_ECMP_RANDOMs ("OFFSET_ECMP_RANDOM")
#endif
#ifndef OFFSET_TRILL_ERRORS_DROPs
#define OFFSET_TRILL_ERRORS_DROPs ("OFFSET_TRILL_ERRORS_DROP")
#endif
#ifndef OFFSET_TRUNK_RANDOMs
#define OFFSET_TRUNK_RANDOMs ("OFFSET_TRUNK_RANDOM")
#endif
#ifndef ONE_STEP_TIMESTAMPs
#define ONE_STEP_TIMESTAMPs ("ONE_STEP_TIMESTAMP")
#endif
#ifndef OPAQUE_DATAs
#define OPAQUE_DATAs ("OPAQUE_DATA")
#endif
#ifndef OPAQUE_DATA_0s
#define OPAQUE_DATA_0s ("OPAQUE_DATA_0")
#endif
#ifndef OPAQUE_DATA_1s
#define OPAQUE_DATA_1s ("OPAQUE_DATA_1")
#endif
#ifndef OPAQUE_DATA_2s
#define OPAQUE_DATA_2s ("OPAQUE_DATA_2")
#endif
#ifndef OPAQUE_TAG_CONFIGRs
#define OPAQUE_TAG_CONFIGRs ("OPAQUE_TAG_CONFIGR")
#endif
#ifndef OPAQUE_TAG_CONFIG_0Rs
#define OPAQUE_TAG_CONFIG_0Rs ("OPAQUE_TAG_CONFIG_0R")
#endif
#ifndef OPAQUE_TAG_CONFIG_1Rs
#define OPAQUE_TAG_CONFIG_1Rs ("OPAQUE_TAG_CONFIG_1R")
#endif
#ifndef OPAQUE_TAG_TYPEs
#define OPAQUE_TAG_TYPEs ("OPAQUE_TAG_TYPE")
#endif
#ifndef OPAQUE_TAG_TYPE_MASKs
#define OPAQUE_TAG_TYPE_MASKs ("OPAQUE_TAG_TYPE_MASK")
#endif
#ifndef OPCODEs
#define OPCODEs ("OPCODE")
#endif
#ifndef OPERATING_MODEs
#define OPERATING_MODEs ("OPERATING_MODE")
#endif
#ifndef OPERATIONAL_STATEs
#define OPERATIONAL_STATEs ("OPERATIONAL_STATE")
#endif
#ifndef OPERATIONAL_STATE_OKs
#define OPERATIONAL_STATE_OKs ("OPERATIONAL_STATE_OK")
#endif
#ifndef OPRIs
#define OPRIs ("OPRI")
#endif
#ifndef OTHERs
#define OTHERs ("OTHER")
#endif
#ifndef OUTER_DOT1P_BIT0s
#define OUTER_DOT1P_BIT0s ("OUTER_DOT1P_BIT0")
#endif
#ifndef OUTER_DOT1P_BIT1s
#define OUTER_DOT1P_BIT1s ("OUTER_DOT1P_BIT1")
#endif
#ifndef OUTER_DOT1P_BIT2s
#define OUTER_DOT1P_BIT2s ("OUTER_DOT1P_BIT2")
#endif
#ifndef OUTER_DST_IPV4s
#define OUTER_DST_IPV4s ("OUTER_DST_IPV4")
#endif
#ifndef OUTER_DST_IPV4_MASKs
#define OUTER_DST_IPV4_MASKs ("OUTER_DST_IPV4_MASK")
#endif
#ifndef OUTER_DST_IPV6_LOWERs
#define OUTER_DST_IPV6_LOWERs ("OUTER_DST_IPV6_LOWER")
#endif
#ifndef OUTER_DST_IPV6_LOWER_MASKs
#define OUTER_DST_IPV6_LOWER_MASKs ("OUTER_DST_IPV6_LOWER_MASK")
#endif
#ifndef OUTER_DST_IPV6_MASK_LOWERs
#define OUTER_DST_IPV6_MASK_LOWERs ("OUTER_DST_IPV6_MASK_LOWER")
#endif
#ifndef OUTER_DST_IPV6_MASK_UPPERs
#define OUTER_DST_IPV6_MASK_UPPERs ("OUTER_DST_IPV6_MASK_UPPER")
#endif
#ifndef OUTER_DST_IPV6_UPPERs
#define OUTER_DST_IPV6_UPPERs ("OUTER_DST_IPV6_UPPER")
#endif
#ifndef OUTER_DST_IPV6_UPPER_MASKs
#define OUTER_DST_IPV6_UPPER_MASKs ("OUTER_DST_IPV6_UPPER_MASK")
#endif
#ifndef OUTER_FCOE_HDRs
#define OUTER_FCOE_HDRs ("OUTER_FCOE_HDR")
#endif
#ifndef OUTER_FCOE_HDR_MASKs
#define OUTER_FCOE_HDR_MASKs ("OUTER_FCOE_HDR_MASK")
#endif
#ifndef OUTER_IFA_HDRs
#define OUTER_IFA_HDRs ("OUTER_IFA_HDR")
#endif
#ifndef OUTER_IFA_HDR_MASKs
#define OUTER_IFA_HDR_MASKs ("OUTER_IFA_HDR_MASK")
#endif
#ifndef OUTER_IP_PAYLOAD_MAX_CHECKs
#define OUTER_IP_PAYLOAD_MAX_CHECKs ("OUTER_IP_PAYLOAD_MAX_CHECK")
#endif
#ifndef OUTER_IP_PAYLOAD_MAX_SIZEs
#define OUTER_IP_PAYLOAD_MAX_SIZEs ("OUTER_IP_PAYLOAD_MAX_SIZE")
#endif
#ifndef OUTER_IP_PAYLOAD_MIN_CHECKs
#define OUTER_IP_PAYLOAD_MIN_CHECKs ("OUTER_IP_PAYLOAD_MIN_CHECK")
#endif
#ifndef OUTER_IP_PAYLOAD_MIN_SIZEs
#define OUTER_IP_PAYLOAD_MIN_SIZEs ("OUTER_IP_PAYLOAD_MIN_SIZE")
#endif
#ifndef OUTER_L3_HDRs
#define OUTER_L3_HDRs ("OUTER_L3_HDR")
#endif
#ifndef OUTER_L3_HDR_MASKs
#define OUTER_L3_HDR_MASKs ("OUTER_L3_HDR_MASK")
#endif
#ifndef OUTER_SRC_IPV4s
#define OUTER_SRC_IPV4s ("OUTER_SRC_IPV4")
#endif
#ifndef OUTER_SRC_IPV4_MASKs
#define OUTER_SRC_IPV4_MASKs ("OUTER_SRC_IPV4_MASK")
#endif
#ifndef OUTER_SRC_IPV6_LOWERs
#define OUTER_SRC_IPV6_LOWERs ("OUTER_SRC_IPV6_LOWER")
#endif
#ifndef OUTER_SRC_IPV6_LOWER_MASKs
#define OUTER_SRC_IPV6_LOWER_MASKs ("OUTER_SRC_IPV6_LOWER_MASK")
#endif
#ifndef OUTER_SRC_IPV6_MASK_LOWERs
#define OUTER_SRC_IPV6_MASK_LOWERs ("OUTER_SRC_IPV6_MASK_LOWER")
#endif
#ifndef OUTER_SRC_IPV6_MASK_UPPERs
#define OUTER_SRC_IPV6_MASK_UPPERs ("OUTER_SRC_IPV6_MASK_UPPER")
#endif
#ifndef OUTER_SRC_IPV6_UPPERs
#define OUTER_SRC_IPV6_UPPERs ("OUTER_SRC_IPV6_UPPER")
#endif
#ifndef OUTER_SRC_IPV6_UPPER_MASKs
#define OUTER_SRC_IPV6_UPPER_MASKs ("OUTER_SRC_IPV6_UPPER_MASK")
#endif
#ifndef OUTER_TPIDs
#define OUTER_TPIDs ("OUTER_TPID")
#endif
#ifndef OUTER_TPID_VERIFYs
#define OUTER_TPID_VERIFYs ("OUTER_TPID_VERIFY")
#endif
#ifndef OUTER_VLANs
#define OUTER_VLANs ("OUTER_VLAN")
#endif
#ifndef OUTER_VLANIDs
#define OUTER_VLANIDs ("OUTER_VLANID")
#endif
#ifndef OUTER_VLAN_ASSIGNMENT_VLAN_RANGE_IDs
#define OUTER_VLAN_ASSIGNMENT_VLAN_RANGE_IDs ("OUTER_VLAN_ASSIGNMENT_VLAN_RANGE_ID")
#endif
#ifndef OVERLAYs
#define OVERLAYs ("OVERLAY")
#endif
#ifndef OVERLAY_CONCATs
#define OVERLAY_CONCATs ("OVERLAY_CONCAT")
#endif
#ifndef OVERLAY_ECMP_GROUPs
#define OVERLAY_ECMP_GROUPs ("OVERLAY_ECMP_GROUP")
#endif
#ifndef OVERLAY_ECMP_MEMBERs
#define OVERLAY_ECMP_MEMBERs ("OVERLAY_ECMP_MEMBER")
#endif
#ifndef OVERLAY_L3_EIF_IDs
#define OVERLAY_L3_EIF_IDs ("OVERLAY_L3_EIF_ID")
#endif
#ifndef OVERLAY_L3_EIF_VALIDs
#define OVERLAY_L3_EIF_VALIDs ("OVERLAY_L3_EIF_VALID")
#endif
#ifndef OVERLAY_L3_OIFs
#define OVERLAY_L3_OIFs ("OVERLAY_L3_OIF")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASEDs
#define OVERLAY_LB_HASH_FLOW_BASEDs ("OVERLAY_LB_HASH_FLOW_BASED")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASED_L2s
#define OVERLAY_LB_HASH_FLOW_BASED_L2s ("OVERLAY_LB_HASH_FLOW_BASED_L2")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHTs
#define OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHTs ("OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHT")
#endif
#ifndef OVERLAY_LB_HASH_FLOW_BASED_RHs
#define OVERLAY_LB_HASH_FLOW_BASED_RHs ("OVERLAY_LB_HASH_FLOW_BASED_RH")
#endif
#ifndef OVERLAY_LIMIT_0s
#define OVERLAY_LIMIT_0s ("OVERLAY_LIMIT_0")
#endif
#ifndef OVERLAY_LIMIT_12Ks
#define OVERLAY_LIMIT_12Ks ("OVERLAY_LIMIT_12K")
#endif
#ifndef OVERLAY_LIMIT_16Ks
#define OVERLAY_LIMIT_16Ks ("OVERLAY_LIMIT_16K")
#endif
#ifndef OVERLAY_LIMIT_1Ks
#define OVERLAY_LIMIT_1Ks ("OVERLAY_LIMIT_1K")
#endif
#ifndef OVERLAY_LIMIT_20Ks
#define OVERLAY_LIMIT_20Ks ("OVERLAY_LIMIT_20K")
#endif
#ifndef OVERLAY_LIMIT_24Ks
#define OVERLAY_LIMIT_24Ks ("OVERLAY_LIMIT_24K")
#endif
#ifndef OVERLAY_LIMIT_28Ks
#define OVERLAY_LIMIT_28Ks ("OVERLAY_LIMIT_28K")
#endif
#ifndef OVERLAY_LIMIT_2Ks
#define OVERLAY_LIMIT_2Ks ("OVERLAY_LIMIT_2K")
#endif
#ifndef OVERLAY_LIMIT_3Ks
#define OVERLAY_LIMIT_3Ks ("OVERLAY_LIMIT_3K")
#endif
#ifndef OVERLAY_LIMIT_4Ks
#define OVERLAY_LIMIT_4Ks ("OVERLAY_LIMIT_4K")
#endif
#ifndef OVERLAY_LIMIT_5Ks
#define OVERLAY_LIMIT_5Ks ("OVERLAY_LIMIT_5K")
#endif
#ifndef OVERLAY_LIMIT_6Ks
#define OVERLAY_LIMIT_6Ks ("OVERLAY_LIMIT_6K")
#endif
#ifndef OVERLAY_LIMIT_7Ks
#define OVERLAY_LIMIT_7Ks ("OVERLAY_LIMIT_7K")
#endif
#ifndef OVERLAY_LIMIT_8Ks
#define OVERLAY_LIMIT_8Ks ("OVERLAY_LIMIT_8K")
#endif
#ifndef OVERLAY_MASKs
#define OVERLAY_MASKs ("OVERLAY_MASK")
#endif
#ifndef OVERLAY_MEMBER_WEIGHT_CONCATs
#define OVERLAY_MEMBER_WEIGHT_CONCATs ("OVERLAY_MEMBER_WEIGHT_CONCAT")
#endif
#ifndef OVERLAY_MEMBER_WEIGHT_OFFSETs
#define OVERLAY_MEMBER_WEIGHT_OFFSETs ("OVERLAY_MEMBER_WEIGHT_OFFSET")
#endif
#ifndef OVERLAY_MEMBER_WEIGHT_SUBSET_SELECTs
#define OVERLAY_MEMBER_WEIGHT_SUBSET_SELECTs ("OVERLAY_MEMBER_WEIGHT_SUBSET_SELECT")
#endif
#ifndef OVERLAY_NHOPs
#define OVERLAY_NHOPs ("OVERLAY_NHOP")
#endif
#ifndef OVERLAY_NHOP_IDs
#define OVERLAY_NHOP_IDs ("OVERLAY_NHOP_ID")
#endif
#ifndef OVERLAY_OFFSETs
#define OVERLAY_OFFSETs ("OVERLAY_OFFSET")
#endif
#ifndef OVERLAY_SUBSET_SELECTs
#define OVERLAY_SUBSET_SELECTs ("OVERLAY_SUBSET_SELECT")
#endif
#ifndef OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERRORs
#define OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERRORs ("OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR")
#endif
#ifndef OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR_DROPs
#define OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR_DROPs ("OVERLAY_UNDERLAY_NHOP_EIF_RANGE_ERROR_DROP")
#endif
#ifndef OVERRIDEs
#define OVERRIDEs ("OVERRIDE")
#endif
#ifndef OVERRIDE_CLK_VALIDs
#define OVERRIDE_CLK_VALIDs ("OVERRIDE_CLK_VALID")
#endif
#ifndef OVERRIDE_CLK_VALID_OPERs
#define OVERRIDE_CLK_VALID_OPERs ("OVERRIDE_CLK_VALID_OPER")
#endif
#ifndef OVERRIDE_LINK_STATEs
#define OVERRIDE_LINK_STATEs ("OVERRIDE_LINK_STATE")
#endif
#ifndef OVERRIDE_OPERs
#define OVERRIDE_OPERs ("OVERRIDE_OPER")
#endif
#ifndef OVERSIZE_PKTs
#define OVERSIZE_PKTs ("OVERSIZE_PKT")
#endif
#ifndef OVIDs
#define OVIDs ("OVID")
#endif
#ifndef OVID_DST_IPs
#define OVID_DST_IPs ("OVID_DST_IP")
#endif
#ifndef OVID_IPs
#define OVID_IPs ("OVID_IP")
#endif
#ifndef OVID_MASKs
#define OVID_MASKs ("OVID_MASK")
#endif
#ifndef OVID_VNIDs
#define OVID_VNIDs ("OVID_VNID")
#endif
#ifndef OVID_VNID_SRC_IPs
#define OVID_VNID_SRC_IPs ("OVID_VNID_SRC_IP")
#endif
#ifndef O_BIT_UPDATE_MODEs
#define O_BIT_UPDATE_MODEs ("O_BIT_UPDATE_MODE")
#endif
#ifndef PACKETs
#define PACKETs ("PACKET")
#endif
#ifndef PACKET_CNGs
#define PACKET_CNGs ("PACKET_CNG")
#endif
#ifndef PACKET_MODEs
#define PACKET_MODEs ("PACKET_MODE")
#endif
#ifndef PACKET_SPRAYs
#define PACKET_SPRAYs ("PACKET_SPRAY")
#endif
#ifndef PAD_ONESs
#define PAD_ONESs ("PAD_ONES")
#endif
#ifndef PAD_ZEROSs
#define PAD_ZEROSs ("PAD_ZEROS")
#endif
#ifndef PAM4_TX_PATTERNs
#define PAM4_TX_PATTERNs ("PAM4_TX_PATTERN")
#endif
#ifndef PAM4_TX_PATTERN_AUTOs
#define PAM4_TX_PATTERN_AUTOs ("PAM4_TX_PATTERN_AUTO")
#endif
#ifndef PAM4_TX_PRECODERs
#define PAM4_TX_PRECODERs ("PAM4_TX_PRECODER")
#endif
#ifndef PAM4_TX_PRECODER_AUTOs
#define PAM4_TX_PRECODER_AUTOs ("PAM4_TX_PRECODER_AUTO")
#endif
#ifndef PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_IDs
#define PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_IDs ("PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_ID")
#endif
#ifndef PARITY_ERRs
#define PARITY_ERRs ("PARITY_ERR")
#endif
#ifndef PARITY_ERRORs
#define PARITY_ERRORs ("PARITY_ERROR")
#endif
#ifndef PARITY_ERROR_MASKs
#define PARITY_ERROR_MASKs ("PARITY_ERROR_MASK")
#endif
#ifndef PARITY_ERROR_TO_CPUs
#define PARITY_ERROR_TO_CPUs ("PARITY_ERROR_TO_CPU")
#endif
#ifndef PARITY_ERR_CTR_CNTs
#define PARITY_ERR_CTR_CNTs ("PARITY_ERR_CTR_CNT")
#endif
#ifndef PARITY_ERR_DROPs
#define PARITY_ERR_DROPs ("PARITY_ERR_DROP")
#endif
#ifndef PARITY_ERR_MEM_CNTs
#define PARITY_ERR_MEM_CNTs ("PARITY_ERR_MEM_CNT")
#endif
#ifndef PARITY_ERR_REG_CNTs
#define PARITY_ERR_REG_CNTs ("PARITY_ERR_REG_CNT")
#endif
#ifndef PARITY_ERR_TCAM_CNTs
#define PARITY_ERR_TCAM_CNTs ("PARITY_ERR_TCAM_CNT")
#endif
#ifndef PARITY_ERR_TO_CPUs
#define PARITY_ERR_TO_CPUs ("PARITY_ERR_TO_CPU")
#endif
#ifndef PARSE_NTP_DST_L4_UDP_PORTs
#define PARSE_NTP_DST_L4_UDP_PORTs ("PARSE_NTP_DST_L4_UDP_PORT")
#endif
#ifndef PARS_RAM_CONTROLRs
#define PARS_RAM_CONTROLRs ("PARS_RAM_CONTROLR")
#endif
#ifndef PARS_SER_CONTROLRs
#define PARS_SER_CONTROLRs ("PARS_SER_CONTROLR")
#endif
#ifndef PARTITION_IDs
#define PARTITION_IDs ("PARTITION_ID")
#endif
#ifndef PASSIVEs
#define PASSIVEs ("PASSIVE")
#endif
#ifndef PASS_ON_EGR_OUTER_TPID_MATCHs
#define PASS_ON_EGR_OUTER_TPID_MATCHs ("PASS_ON_EGR_OUTER_TPID_MATCH")
#endif
#ifndef PASS_ON_OUTER_TPID_MATCHs
#define PASS_ON_OUTER_TPID_MATCHs ("PASS_ON_OUTER_TPID_MATCH")
#endif
#ifndef PASS_ON_PAYLOAD_OUTER_TPID_MATCHs
#define PASS_ON_PAYLOAD_OUTER_TPID_MATCHs ("PASS_ON_PAYLOAD_OUTER_TPID_MATCH")
#endif
#ifndef PASS_PAUSE_FRAMESs
#define PASS_PAUSE_FRAMESs ("PASS_PAUSE_FRAMES")
#endif
#ifndef PATH_DOWNs
#define PATH_DOWNs ("PATH_DOWN")
#endif
#ifndef PAUSEs
#define PAUSEs ("PAUSE")
#endif
#ifndef PAUSE_ADDRs
#define PAUSE_ADDRs ("PAUSE_ADDR")
#endif
#ifndef PAUSE_PASSs
#define PAUSE_PASSs ("PAUSE_PASS")
#endif
#ifndef PAUSE_RXs
#define PAUSE_RXs ("PAUSE_RX")
#endif
#ifndef PAUSE_RX_OPERs
#define PAUSE_RX_OPERs ("PAUSE_RX_OPER")
#endif
#ifndef PAUSE_TXs
#define PAUSE_TXs ("PAUSE_TX")
#endif
#ifndef PAUSE_TX_OPERs
#define PAUSE_TX_OPERs ("PAUSE_TX_OPER")
#endif
#ifndef PAUSE_TYPEs
#define PAUSE_TYPEs ("PAUSE_TYPE")
#endif
#ifndef PAXB_0_CONFIG_IND_ADDRRs
#define PAXB_0_CONFIG_IND_ADDRRs ("PAXB_0_CONFIG_IND_ADDRR")
#endif
#ifndef PAXB_0_CONFIG_IND_DATARs
#define PAXB_0_CONFIG_IND_DATARs ("PAXB_0_CONFIG_IND_DATAR")
#endif
#ifndef PAXB_0_GEN3_UC_LOADER_STATUSRs
#define PAXB_0_GEN3_UC_LOADER_STATUSRs ("PAXB_0_GEN3_UC_LOADER_STATUSR")
#endif
#ifndef PAXB_0_PAXB_ENDIANNESSRs
#define PAXB_0_PAXB_ENDIANNESSRs ("PAXB_0_PAXB_ENDIANNESSR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_CTRLRs
#define PAXB_0_PAXB_HOTSWAP_CTRLRs ("PAXB_0_PAXB_HOTSWAP_CTRLR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLRs
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLRs ("PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_DEBUG_STATRs
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STATRs ("PAXB_0_PAXB_HOTSWAP_DEBUG_STATR")
#endif
#ifndef PAXB_0_PAXB_HOTSWAP_STATRs
#define PAXB_0_PAXB_HOTSWAP_STATRs ("PAXB_0_PAXB_HOTSWAP_STATR")
#endif
#ifndef PAXB_0_PAXB_INTRCLR_DELAY_UNITRs
#define PAXB_0_PAXB_INTRCLR_DELAY_UNITRs ("PAXB_0_PAXB_INTRCLR_DELAY_UNITR")
#endif
#ifndef PAXB_0_PAXB_INTR_ENRs
#define PAXB_0_PAXB_INTR_ENRs ("PAXB_0_PAXB_INTR_ENR")
#endif
#ifndef PAXB_0_PAXB_INTR_STATUSRs
#define PAXB_0_PAXB_INTR_STATUSRs ("PAXB_0_PAXB_INTR_STATUSR")
#endif
#ifndef PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNRs
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNRs ("PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNR")
#endif
#ifndef PAXB_0_RESET_STATUSRs
#define PAXB_0_RESET_STATUSRs ("PAXB_0_RESET_STATUSR")
#endif
#ifndef PAYLOAD_ECNs
#define PAYLOAD_ECNs ("PAYLOAD_ECN")
#endif
#ifndef PBT_NONUC_PKTs
#define PBT_NONUC_PKTs ("PBT_NONUC_PKT")
#endif
#ifndef PBT_NONUC_PKT_MASKs
#define PBT_NONUC_PKT_MASKs ("PBT_NONUC_PKT_MASK")
#endif
#ifndef PC_ABILITY_ADVERTs
#define PC_ABILITY_ADVERTs ("PC_ABILITY_ADVERT")
#endif
#ifndef PC_ABILITY_ADVERT_CFG_INVALIDs
#define PC_ABILITY_ADVERT_CFG_INVALIDs ("PC_ABILITY_ADVERT_CFG_INVALID")
#endif
#ifndef PC_ABILITY_AN_CONFLICT_CFGs
#define PC_ABILITY_AN_CONFLICT_CFGs ("PC_ABILITY_AN_CONFLICT_CFG")
#endif
#ifndef PC_ABILITY_CHANNEL_CONFLICTs
#define PC_ABILITY_CHANNEL_CONFLICTs ("PC_ABILITY_CHANNEL_CONFLICT")
#endif
#ifndef PC_ABILITY_FEC_CONFLICTs
#define PC_ABILITY_FEC_CONFLICTs ("PC_ABILITY_FEC_CONFLICT")
#endif
#ifndef PC_ABILITY_LOCALs
#define PC_ABILITY_LOCALs ("PC_ABILITY_LOCAL")
#endif
#ifndef PC_ABILITY_MEDIA_TYPE_CONFLICTs
#define PC_ABILITY_MEDIA_TYPE_CONFLICTs ("PC_ABILITY_MEDIA_TYPE_CONFLICT")
#endif
#ifndef PC_ABILITY_PAUSE_CONFLICTs
#define PC_ABILITY_PAUSE_CONFLICTs ("PC_ABILITY_PAUSE_CONFLICT")
#endif
#ifndef PC_ABILITY_PORT_CFG_INVALIDs
#define PC_ABILITY_PORT_CFG_INVALIDs ("PC_ABILITY_PORT_CFG_INVALID")
#endif
#ifndef PC_AN_MODE_INVALIDs
#define PC_AN_MODE_INVALIDs ("PC_AN_MODE_INVALID")
#endif
#ifndef PC_AUTONEG_PROFILEs
#define PC_AUTONEG_PROFILEs ("PC_AUTONEG_PROFILE")
#endif
#ifndef PC_AUTONEG_PROFILE_IDs
#define PC_AUTONEG_PROFILE_IDs ("PC_AUTONEG_PROFILE_ID")
#endif
#ifndef PC_ENCAP_HIGIGs
#define PC_ENCAP_HIGIGs ("PC_ENCAP_HIGIG")
#endif
#ifndef PC_ENCAP_HIGIG3s
#define PC_ENCAP_HIGIG3s ("PC_ENCAP_HIGIG3")
#endif
#ifndef PC_ENCAP_IEEEs
#define PC_ENCAP_IEEEs ("PC_ENCAP_IEEE")
#endif
#ifndef PC_FDR_CONTROLs
#define PC_FDR_CONTROLs ("PC_FDR_CONTROL")
#endif
#ifndef PC_FDR_STATSs
#define PC_FDR_STATSs ("PC_FDR_STATS")
#endif
#ifndef PC_FEC_BASE_Rs
#define PC_FEC_BASE_Rs ("PC_FEC_BASE_R")
#endif
#ifndef PC_FEC_NONEs
#define PC_FEC_NONEs ("PC_FEC_NONE")
#endif
#ifndef PC_FEC_RS272s
#define PC_FEC_RS272s ("PC_FEC_RS272")
#endif
#ifndef PC_FEC_RS272_2XNs
#define PC_FEC_RS272_2XNs ("PC_FEC_RS272_2XN")
#endif
#ifndef PC_FEC_RS528s
#define PC_FEC_RS528s ("PC_FEC_RS528")
#endif
#ifndef PC_FEC_RS544s
#define PC_FEC_RS544s ("PC_FEC_RS544")
#endif
#ifndef PC_FEC_RS544_2XNs
#define PC_FEC_RS544_2XNs ("PC_FEC_RS544_2XN")
#endif
#ifndef PC_LANE_MASK_INVALIDs
#define PC_LANE_MASK_INVALIDs ("PC_LANE_MASK_INVALID")
#endif
#ifndef PC_LOOPBACK_TYPE_INVALIDs
#define PC_LOOPBACK_TYPE_INVALIDs ("PC_LOOPBACK_TYPE_INVALID")
#endif
#ifndef PC_LPBK_MACs
#define PC_LPBK_MACs ("PC_LPBK_MAC")
#endif
#ifndef PC_LPBK_NONEs
#define PC_LPBK_NONEs ("PC_LPBK_NONE")
#endif
#ifndef PC_LPBK_PCSs
#define PC_LPBK_PCSs ("PC_LPBK_PCS")
#endif
#ifndef PC_LPBK_PMDs
#define PC_LPBK_PMDs ("PC_LPBK_PMD")
#endif
#ifndef PC_LPBK_REMOTE_PCSs
#define PC_LPBK_REMOTE_PCSs ("PC_LPBK_REMOTE_PCS")
#endif
#ifndef PC_LPBK_REMOTE_PMDs
#define PC_LPBK_REMOTE_PMDs ("PC_LPBK_REMOTE_PMD")
#endif
#ifndef PC_MAC_CONTROLs
#define PC_MAC_CONTROLs ("PC_MAC_CONTROL")
#endif
#ifndef PC_MAC_OPER_ERRORs
#define PC_MAC_OPER_ERRORs ("PC_MAC_OPER_ERROR")
#endif
#ifndef PC_OPER_SUCCESSs
#define PC_OPER_SUCCESSs ("PC_OPER_SUCCESS")
#endif
#ifndef PC_PAM4_TX_PATTERN_JP03Bs
#define PC_PAM4_TX_PATTERN_JP03Bs ("PC_PAM4_TX_PATTERN_JP03B")
#endif
#ifndef PC_PAM4_TX_PATTERN_LINEARs
#define PC_PAM4_TX_PATTERN_LINEARs ("PC_PAM4_TX_PATTERN_LINEAR")
#endif
#ifndef PC_PAM4_TX_PATTERN_NONEs
#define PC_PAM4_TX_PATTERN_NONEs ("PC_PAM4_TX_PATTERN_NONE")
#endif
#ifndef PC_PAUSE_ALLs
#define PC_PAUSE_ALLs ("PC_PAUSE_ALL")
#endif
#ifndef PC_PAUSE_NONEs
#define PC_PAUSE_NONEs ("PC_PAUSE_NONE")
#endif
#ifndef PC_PAUSE_RXs
#define PC_PAUSE_RXs ("PC_PAUSE_RX")
#endif
#ifndef PC_PAUSE_SYMMs
#define PC_PAUSE_SYMMs ("PC_PAUSE_SYMM")
#endif
#ifndef PC_PAUSE_TXs
#define PC_PAUSE_TXs ("PC_PAUSE_TX")
#endif
#ifndef PC_PFCs
#define PC_PFCs ("PC_PFC")
#endif
#ifndef PC_PHYS_PORTs
#define PC_PHYS_PORTs ("PC_PHYS_PORT")
#endif
#ifndef PC_PHYS_PORT_IDs
#define PC_PHYS_PORT_IDs ("PC_PHYS_PORT_ID")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL37s
#define PC_PHY_AUTONEG_MODE_CL37s ("PC_PHY_AUTONEG_MODE_CL37")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL37_BAMs
#define PC_PHY_AUTONEG_MODE_CL37_BAMs ("PC_PHY_AUTONEG_MODE_CL37_BAM")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL73s
#define PC_PHY_AUTONEG_MODE_CL73s ("PC_PHY_AUTONEG_MODE_CL73")
#endif
#ifndef PC_PHY_AUTONEG_MODE_CL73_BAMs
#define PC_PHY_AUTONEG_MODE_CL73_BAMs ("PC_PHY_AUTONEG_MODE_CL73_BAM")
#endif
#ifndef PC_PHY_AUTONEG_MODE_MSAs
#define PC_PHY_AUTONEG_MODE_MSAs ("PC_PHY_AUTONEG_MODE_MSA")
#endif
#ifndef PC_PHY_AUTONEG_MODE_NONEs
#define PC_PHY_AUTONEG_MODE_NONEs ("PC_PHY_AUTONEG_MODE_NONE")
#endif
#ifndef PC_PHY_AUTONEG_MODE_SGMIIs
#define PC_PHY_AUTONEG_MODE_SGMIIs ("PC_PHY_AUTONEG_MODE_SGMII")
#endif
#ifndef PC_PHY_CHANNEL_ALLs
#define PC_PHY_CHANNEL_ALLs ("PC_PHY_CHANNEL_ALL")
#endif
#ifndef PC_PHY_CHANNEL_LONGs
#define PC_PHY_CHANNEL_LONGs ("PC_PHY_CHANNEL_LONG")
#endif
#ifndef PC_PHY_CHANNEL_SHORTs
#define PC_PHY_CHANNEL_SHORTs ("PC_PHY_CHANNEL_SHORT")
#endif
#ifndef PC_PHY_CONTROLs
#define PC_PHY_CONTROLs ("PC_PHY_CONTROL")
#endif
#ifndef PC_PHY_MEDIUM_ALLs
#define PC_PHY_MEDIUM_ALLs ("PC_PHY_MEDIUM_ALL")
#endif
#ifndef PC_PHY_MEDIUM_BACKPLANEs
#define PC_PHY_MEDIUM_BACKPLANEs ("PC_PHY_MEDIUM_BACKPLANE")
#endif
#ifndef PC_PHY_MEDIUM_COPPERs
#define PC_PHY_MEDIUM_COPPERs ("PC_PHY_MEDIUM_COPPER")
#endif
#ifndef PC_PHY_MEDIUM_OPTICALs
#define PC_PHY_MEDIUM_OPTICALs ("PC_PHY_MEDIUM_OPTICAL")
#endif
#ifndef PC_PHY_OPER_ERRORs
#define PC_PHY_OPER_ERRORs ("PC_PHY_OPER_ERROR")
#endif
#ifndef PC_PHY_STATUSs
#define PC_PHY_STATUSs ("PC_PHY_STATUS")
#endif
#ifndef PC_PMD_FIRMWAREs
#define PC_PMD_FIRMWAREs ("PC_PMD_FIRMWARE")
#endif
#ifndef PC_PMD_FIRMWARE_STATUSs
#define PC_PMD_FIRMWARE_STATUSs ("PC_PMD_FIRMWARE_STATUS")
#endif
#ifndef PC_PM_COREs
#define PC_PM_COREs ("PC_PM_CORE")
#endif
#ifndef PC_PM_IDs
#define PC_PM_IDs ("PC_PM_ID")
#endif
#ifndef PC_PM_MODE_DEFAULTs
#define PC_PM_MODE_DEFAULTs ("PC_PM_MODE_DEFAULT")
#endif
#ifndef PC_PM_PLL_VCO_RATE_10P3125Gs
#define PC_PM_PLL_VCO_RATE_10P3125Gs ("PC_PM_PLL_VCO_RATE_10P3125G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_12P5Gs
#define PC_PM_PLL_VCO_RATE_12P5Gs ("PC_PM_PLL_VCO_RATE_12P5G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_20P625Gs
#define PC_PM_PLL_VCO_RATE_20P625Gs ("PC_PM_PLL_VCO_RATE_20P625G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_25P781Gs
#define PC_PM_PLL_VCO_RATE_25P781Gs ("PC_PM_PLL_VCO_RATE_25P781G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_26P562Gs
#define PC_PM_PLL_VCO_RATE_26P562Gs ("PC_PM_PLL_VCO_RATE_26P562G")
#endif
#ifndef PC_PM_PLL_VCO_RATE_NONEs
#define PC_PM_PLL_VCO_RATE_NONEs ("PC_PM_PLL_VCO_RATE_NONE")
#endif
#ifndef PC_PM_PROPs
#define PC_PM_PROPs ("PC_PM_PROP")
#endif
#ifndef PC_PM_TYPE_CPUs
#define PC_PM_TYPE_CPUs ("PC_PM_TYPE_CPU")
#endif
#ifndef PC_PM_TYPE_LOOPBACKs
#define PC_PM_TYPE_LOOPBACKs ("PC_PM_TYPE_LOOPBACK")
#endif
#ifndef PC_PM_TYPE_NONEs
#define PC_PM_TYPE_NONEs ("PC_PM_TYPE_NONE")
#endif
#ifndef PC_PM_TYPE_PM4X10s
#define PC_PM_TYPE_PM4X10s ("PC_PM_TYPE_PM4X10")
#endif
#ifndef PC_PM_TYPE_PM4X25s
#define PC_PM_TYPE_PM4X25s ("PC_PM_TYPE_PM4X25")
#endif
#ifndef PC_PM_TYPE_PM8X100s
#define PC_PM_TYPE_PM8X100s ("PC_PM_TYPE_PM8X100")
#endif
#ifndef PC_PM_TYPE_PM8X100_GEN2s
#define PC_PM_TYPE_PM8X100_GEN2s ("PC_PM_TYPE_PM8X100_GEN2")
#endif
#ifndef PC_PM_TYPE_PM8X50s
#define PC_PM_TYPE_PM8X50s ("PC_PM_TYPE_PM8X50")
#endif
#ifndef PC_PM_TYPE_PM8X50_GEN2s
#define PC_PM_TYPE_PM8X50_GEN2s ("PC_PM_TYPE_PM8X50_GEN2")
#endif
#ifndef PC_PM_TYPE_PM8X50_GEN3s
#define PC_PM_TYPE_PM8X50_GEN3s ("PC_PM_TYPE_PM8X50_GEN3")
#endif
#ifndef PC_PM_TYPE_PMQTCs
#define PC_PM_TYPE_PMQTCs ("PC_PM_TYPE_PMQTC")
#endif
#ifndef PC_PM_TYPE_PMSGMII4PX2s
#define PC_PM_TYPE_PMSGMII4PX2s ("PC_PM_TYPE_PMSGMII4PX2")
#endif
#ifndef PC_PORTs
#define PC_PORTs ("PC_PORT")
#endif
#ifndef PC_PORT_ABILITIESs
#define PC_PORT_ABILITIESs ("PC_PORT_ABILITIES")
#endif
#ifndef PC_PORT_ACTIVEs
#define PC_PORT_ACTIVEs ("PC_PORT_ACTIVE")
#endif
#ifndef PC_PORT_DIAG_STATSs
#define PC_PORT_DIAG_STATSs ("PC_PORT_DIAG_STATS")
#endif
#ifndef PC_PORT_INFOs
#define PC_PORT_INFOs ("PC_PORT_INFO")
#endif
#ifndef PC_PORT_INVALIDs
#define PC_PORT_INVALIDs ("PC_PORT_INVALID")
#endif
#ifndef PC_PORT_MONITORs
#define PC_PORT_MONITORs ("PC_PORT_MONITOR")
#endif
#ifndef PC_PORT_PHYS_MAPs
#define PC_PORT_PHYS_MAPs ("PC_PORT_PHYS_MAP")
#endif
#ifndef PC_PORT_STATUSs
#define PC_PORT_STATUSs ("PC_PORT_STATUS")
#endif
#ifndef PC_PORT_SUSPENDEDs
#define PC_PORT_SUSPENDEDs ("PC_PORT_SUSPENDED")
#endif
#ifndef PC_PORT_TIMESYNCs
#define PC_PORT_TIMESYNCs ("PC_PORT_TIMESYNC")
#endif
#ifndef PC_PORT_TIMESYNC_MODE_1588s
#define PC_PORT_TIMESYNC_MODE_1588s ("PC_PORT_TIMESYNC_MODE_1588")
#endif
#ifndef PC_PORT_TIMESYNC_MODE_NONEs
#define PC_PORT_TIMESYNC_MODE_NONEs ("PC_PORT_TIMESYNC_MODE_NONE")
#endif
#ifndef PC_PORT_TIMESYNC_MODE_SYNCEs
#define PC_PORT_TIMESYNC_MODE_SYNCEs ("PC_PORT_TIMESYNC_MODE_SYNCE")
#endif
#ifndef PC_PRIMARY_VCO_CFG_INVALIDs
#define PC_PRIMARY_VCO_CFG_INVALIDs ("PC_PRIMARY_VCO_CFG_INVALID")
#endif
#ifndef PC_RLM_BUSYs
#define PC_RLM_BUSYs ("PC_RLM_BUSY")
#endif
#ifndef PC_RLM_DISABLEs
#define PC_RLM_DISABLEs ("PC_RLM_DISABLE")
#endif
#ifndef PC_RLM_DONEs
#define PC_RLM_DONEs ("PC_RLM_DONE")
#endif
#ifndef PC_RLM_FAILEDs
#define PC_RLM_FAILEDs ("PC_RLM_FAILED")
#endif
#ifndef PC_SERDES_CONFIGs
#define PC_SERDES_CONFIGs ("PC_SERDES_CONFIG")
#endif
#ifndef PC_SERDES_FW_FAST_LOADs
#define PC_SERDES_FW_FAST_LOADs ("PC_SERDES_FW_FAST_LOAD")
#endif
#ifndef PC_SERDES_FW_SLOW_LOADs
#define PC_SERDES_FW_SLOW_LOADs ("PC_SERDES_FW_SLOW_LOAD")
#endif
#ifndef PC_SIG_MODE_NRZs
#define PC_SIG_MODE_NRZs ("PC_SIG_MODE_NRZ")
#endif
#ifndef PC_SIG_MODE_PAM4s
#define PC_SIG_MODE_PAM4s ("PC_SIG_MODE_PAM4")
#endif
#ifndef PC_SPEED_1G_AT_12P5G_VCOs
#define PC_SPEED_1G_AT_12P5G_VCOs ("PC_SPEED_1G_AT_12P5G_VCO")
#endif
#ifndef PC_SPEED_1G_AT_25P781G_VCOs
#define PC_SPEED_1G_AT_25P781G_VCOs ("PC_SPEED_1G_AT_25P781G_VCO")
#endif
#ifndef PC_SPEED_1G_AT_6P25G_VCOs
#define PC_SPEED_1G_AT_6P25G_VCOs ("PC_SPEED_1G_AT_6P25G_VCO")
#endif
#ifndef PC_SPEED_2P5G_AT_12P5G_VCOs
#define PC_SPEED_2P5G_AT_12P5G_VCOs ("PC_SPEED_2P5G_AT_12P5G_VCO")
#endif
#ifndef PC_SPEED_5G_AT_12P5G_VCOs
#define PC_SPEED_5G_AT_12P5G_VCOs ("PC_SPEED_5G_AT_12P5G_VCO")
#endif
#ifndef PC_SPEED_INVALIDs
#define PC_SPEED_INVALIDs ("PC_SPEED_INVALID")
#endif
#ifndef PC_SPEED_VCO_NONEs
#define PC_SPEED_VCO_NONEs ("PC_SPEED_VCO_NONE")
#endif
#ifndef PC_STALL_TX_DISABLEs
#define PC_STALL_TX_DISABLEs ("PC_STALL_TX_DISABLE")
#endif
#ifndef PC_STALL_TX_ENABLEs
#define PC_STALL_TX_ENABLEs ("PC_STALL_TX_ENABLE")
#endif
#ifndef PC_STALL_TX_NO_SUPPORTs
#define PC_STALL_TX_NO_SUPPORTs ("PC_STALL_TX_NO_SUPPORT")
#endif
#ifndef PC_SYNCE_MODE_DIV_NONEs
#define PC_SYNCE_MODE_DIV_NONEs ("PC_SYNCE_MODE_DIV_NONE")
#endif
#ifndef PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5s
#define PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5s ("PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5")
#endif
#ifndef PC_SYNCE_STAGE_0_MODE_DIV_NONEs
#define PC_SYNCE_STAGE_0_MODE_DIV_NONEs ("PC_SYNCE_STAGE_0_MODE_DIV_NONE")
#endif
#ifndef PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIVs
#define PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIVs ("PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIV")
#endif
#ifndef PC_SYNCE_STAGE_1_MODE_DIV_11s
#define PC_SYNCE_STAGE_1_MODE_DIV_11s ("PC_SYNCE_STAGE_1_MODE_DIV_11")
#endif
#ifndef PC_SYNCE_STAGE_1_MODE_DIV_7s
#define PC_SYNCE_STAGE_1_MODE_DIV_7s ("PC_SYNCE_STAGE_1_MODE_DIV_7")
#endif
#ifndef PC_SYNCE_STAGE_1_MODE_DIV_NONEs
#define PC_SYNCE_STAGE_1_MODE_DIV_NONEs ("PC_SYNCE_STAGE_1_MODE_DIV_NONE")
#endif
#ifndef PC_TIMESYNC_COMP_EARLIEST_LANEs
#define PC_TIMESYNC_COMP_EARLIEST_LANEs ("PC_TIMESYNC_COMP_EARLIEST_LANE")
#endif
#ifndef PC_TIMESYNC_COMP_LATEST_LANEs
#define PC_TIMESYNC_COMP_LATEST_LANEs ("PC_TIMESYNC_COMP_LATEST_LANE")
#endif
#ifndef PC_TIMESYNC_COMP_NONEs
#define PC_TIMESYNC_COMP_NONEs ("PC_TIMESYNC_COMP_NONE")
#endif
#ifndef PC_TXFIR_NRZ_LP_TAPS_3s
#define PC_TXFIR_NRZ_LP_TAPS_3s ("PC_TXFIR_NRZ_LP_TAPS_3")
#endif
#ifndef PC_TXFIR_NRZ_TAPS_6s
#define PC_TXFIR_NRZ_TAPS_6s ("PC_TXFIR_NRZ_TAPS_6")
#endif
#ifndef PC_TXFIR_PAM4_LP_TAPS_3s
#define PC_TXFIR_PAM4_LP_TAPS_3s ("PC_TXFIR_PAM4_LP_TAPS_3")
#endif
#ifndef PC_TXFIR_PAM4_TAPS_6s
#define PC_TXFIR_PAM4_TAPS_6s ("PC_TXFIR_PAM4_TAPS_6")
#endif
#ifndef PC_TXFIR_TAP_DEFAULTs
#define PC_TXFIR_TAP_DEFAULTs ("PC_TXFIR_TAP_DEFAULT")
#endif
#ifndef PC_TX_TAPSs
#define PC_TX_TAPSs ("PC_TX_TAPS")
#endif
#ifndef PC_TX_TAPS_STATUSs
#define PC_TX_TAPS_STATUSs ("PC_TX_TAPS_STATUS")
#endif
#ifndef PC_TX_TAP_MODE_DEFAULTs
#define PC_TX_TAP_MODE_DEFAULTs ("PC_TX_TAP_MODE_DEFAULT")
#endif
#ifndef PC_TX_TAP_MODE_TAPS_3s
#define PC_TX_TAP_MODE_TAPS_3s ("PC_TX_TAP_MODE_TAPS_3")
#endif
#ifndef PC_TX_TAP_MODE_TAPS_6s
#define PC_TX_TAP_MODE_TAPS_6s ("PC_TX_TAP_MODE_TAPS_6")
#endif
#ifndef PC_VCO_UNAVAILs
#define PC_VCO_UNAVAILs ("PC_VCO_UNAVAIL")
#endif
#ifndef PDD_TEMPLATE_NOT_EXISTSs
#define PDD_TEMPLATE_NOT_EXISTSs ("PDD_TEMPLATE_NOT_EXISTS")
#endif
#ifndef PDELAY_REQ_DROPs
#define PDELAY_REQ_DROPs ("PDELAY_REQ_DROP")
#endif
#ifndef PDELAY_REQ_TO_CPUs
#define PDELAY_REQ_TO_CPUs ("PDELAY_REQ_TO_CPU")
#endif
#ifndef PDELAY_RESP_DROPs
#define PDELAY_RESP_DROPs ("PDELAY_RESP_DROP")
#endif
#ifndef PDELAY_RESP_FOLLOW_UP_DROPs
#define PDELAY_RESP_FOLLOW_UP_DROPs ("PDELAY_RESP_FOLLOW_UP_DROP")
#endif
#ifndef PDELAY_RESP_FOLLOW_UP_TO_CPUs
#define PDELAY_RESP_FOLLOW_UP_TO_CPUs ("PDELAY_RESP_FOLLOW_UP_TO_CPU")
#endif
#ifndef PDELAY_RESP_TO_CPUs
#define PDELAY_RESP_TO_CPUs ("PDELAY_RESP_TO_CPU")
#endif
#ifndef PENDINGs
#define PENDINGs ("PENDING")
#endif
#ifndef PERCENTAGE_0_25s
#define PERCENTAGE_0_25s ("PERCENTAGE_0_25")
#endif
#ifndef PERCENTAGE_1000s
#define PERCENTAGE_1000s ("PERCENTAGE_1000")
#endif
#ifndef PERCENTAGE_125s
#define PERCENTAGE_125s ("PERCENTAGE_125")
#endif
#ifndef PERCENTAGE_250s
#define PERCENTAGE_250s ("PERCENTAGE_250")
#endif
#ifndef PERCENTAGE_25_50s
#define PERCENTAGE_25_50s ("PERCENTAGE_25_50")
#endif
#ifndef PERCENTAGE_375s
#define PERCENTAGE_375s ("PERCENTAGE_375")
#endif
#ifndef PERCENTAGE_500s
#define PERCENTAGE_500s ("PERCENTAGE_500")
#endif
#ifndef PERCENTAGE_50_75s
#define PERCENTAGE_50_75s ("PERCENTAGE_50_75")
#endif
#ifndef PERCENTAGE_675s
#define PERCENTAGE_675s ("PERCENTAGE_675")
#endif
#ifndef PERCENTAGE_750s
#define PERCENTAGE_750s ("PERCENTAGE_750")
#endif
#ifndef PERCENTAGE_75_100s
#define PERCENTAGE_75_100s ("PERCENTAGE_75_100")
#endif
#ifndef PERCENTAGE_875s
#define PERCENTAGE_875s ("PERCENTAGE_875")
#endif
#ifndef PERCENT_25s
#define PERCENT_25s ("PERCENT_25")
#endif
#ifndef PERCENT_50s
#define PERCENT_50s ("PERCENT_50")
#endif
#ifndef PERCENT_75s
#define PERCENT_75s ("PERCENT_75")
#endif
#ifndef PERIODs
#define PERIODs ("PERIOD")
#endif
#ifndef PFCs
#define PFCs ("PFC")
#endif
#ifndef PFC_COLLECTOR_DS_FIFOMs
#define PFC_COLLECTOR_DS_FIFOMs ("PFC_COLLECTOR_DS_FIFOM")
#endif
#ifndef PFC_COLLECTOR_DS_FIFO_SER_CONTROLRs
#define PFC_COLLECTOR_DS_FIFO_SER_CONTROLRs ("PFC_COLLECTOR_DS_FIFO_SER_CONTROLR")
#endif
#ifndef PFC_COLLECTOR_DS_FIFO_STATUSRs
#define PFC_COLLECTOR_DS_FIFO_STATUSRs ("PFC_COLLECTOR_DS_FIFO_STATUSR")
#endif
#ifndef PFC_COLLECTOR_ECC_STATUSRs
#define PFC_COLLECTOR_ECC_STATUSRs ("PFC_COLLECTOR_ECC_STATUSR")
#endif
#ifndef PFC_COLLECTOR_IDB_ENRs
#define PFC_COLLECTOR_IDB_ENRs ("PFC_COLLECTOR_IDB_ENR")
#endif
#ifndef PFC_COLLECTOR_INTR_ENABLERs
#define PFC_COLLECTOR_INTR_ENABLERs ("PFC_COLLECTOR_INTR_ENABLER")
#endif
#ifndef PFC_COLLECTOR_INTR_STATUSRs
#define PFC_COLLECTOR_INTR_STATUSRs ("PFC_COLLECTOR_INTR_STATUSR")
#endif
#ifndef PFC_COLLECTOR_RAM_CONTROLRs
#define PFC_COLLECTOR_RAM_CONTROLRs ("PFC_COLLECTOR_RAM_CONTROLR")
#endif
#ifndef PFC_COLLECTOR_REF_TIME_CONTROLRs
#define PFC_COLLECTOR_REF_TIME_CONTROLRs ("PFC_COLLECTOR_REF_TIME_CONTROLR")
#endif
#ifndef PFC_COLLECTOR_RESETRs
#define PFC_COLLECTOR_RESETRs ("PFC_COLLECTOR_RESETR")
#endif
#ifndef PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLRs
#define PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLRs ("PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLR")
#endif
#ifndef PFC_PASSs
#define PFC_PASSs ("PFC_PASS")
#endif
#ifndef PFC_PRIs
#define PFC_PRIs ("PFC_PRI")
#endif
#ifndef PFM_RULE_APPLYs
#define PFM_RULE_APPLYs ("PFM_RULE_APPLY")
#endif
#ifndef PHB_CONTROLs
#define PHB_CONTROLs ("PHB_CONTROL")
#endif
#ifndef PHB_EGR_DSCP_ACTIONs
#define PHB_EGR_DSCP_ACTIONs ("PHB_EGR_DSCP_ACTION")
#endif
#ifndef PHB_EGR_IP_INT_PRI_TO_DSCPs
#define PHB_EGR_IP_INT_PRI_TO_DSCPs ("PHB_EGR_IP_INT_PRI_TO_DSCP")
#endif
#ifndef PHB_EGR_IP_INT_PRI_TO_DSCP_IDs
#define PHB_EGR_IP_INT_PRI_TO_DSCP_IDs ("PHB_EGR_IP_INT_PRI_TO_DSCP_ID")
#endif
#ifndef PHB_EGR_L2_INT_PRI_TO_ITAG_IDs
#define PHB_EGR_L2_INT_PRI_TO_ITAG_IDs ("PHB_EGR_L2_INT_PRI_TO_ITAG_ID")
#endif
#ifndef PHB_EGR_L2_INT_PRI_TO_OTAGs
#define PHB_EGR_L2_INT_PRI_TO_OTAGs ("PHB_EGR_L2_INT_PRI_TO_OTAG")
#endif
#ifndef PHB_EGR_L2_INT_PRI_TO_OTAG_IDs
#define PHB_EGR_L2_INT_PRI_TO_OTAG_IDs ("PHB_EGR_L2_INT_PRI_TO_OTAG_ID")
#endif
#ifndef PHB_EGR_L2_ITAG_ACTIONs
#define PHB_EGR_L2_ITAG_ACTIONs ("PHB_EGR_L2_ITAG_ACTION")
#endif
#ifndef PHB_EGR_L2_OTAG_ACTIONs
#define PHB_EGR_L2_OTAG_ACTIONs ("PHB_EGR_L2_OTAG_ACTION")
#endif
#ifndef PHB_EGR_MPLS_EXP_TO_L2_OTAGs
#define PHB_EGR_MPLS_EXP_TO_L2_OTAGs ("PHB_EGR_MPLS_EXP_TO_L2_OTAG")
#endif
#ifndef PHB_EGR_MPLS_EXP_TO_L2_OTAG_IDs
#define PHB_EGR_MPLS_EXP_TO_L2_OTAG_IDs ("PHB_EGR_MPLS_EXP_TO_L2_OTAG_ID")
#endif
#ifndef PHB_EGR_MPLS_IDs
#define PHB_EGR_MPLS_IDs ("PHB_EGR_MPLS_ID")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_L2_OTAGs
#define PHB_EGR_MPLS_INT_PRI_TO_L2_OTAGs ("PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG_IDs
#define PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG_IDs ("PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG_ID")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_LSP_EXPs
#define PHB_EGR_MPLS_INT_PRI_TO_LSP_EXPs ("PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP_IDs
#define PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP_IDs ("PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP_ID")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXPs
#define PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXPs ("PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP_IDs
#define PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP_IDs ("PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP_ID")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_VPN_EXPs
#define PHB_EGR_MPLS_INT_PRI_TO_VPN_EXPs ("PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP")
#endif
#ifndef PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP_IDs
#define PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP_IDs ("PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP_ID")
#endif
#ifndef PHB_EGR_PORT_INT_PRI_TO_L2_OTAGs
#define PHB_EGR_PORT_INT_PRI_TO_L2_OTAGs ("PHB_EGR_PORT_INT_PRI_TO_L2_OTAG")
#endif
#ifndef PHB_EGR_VLAN_INT_PRI_TO_L2_OTAGs
#define PHB_EGR_VLAN_INT_PRI_TO_L2_OTAGs ("PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG")
#endif
#ifndef PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG_IDs
#define PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG_IDs ("PHB_EGR_VLAN_INT_PRI_TO_L2_OTAG_ID")
#endif
#ifndef PHB_ING_IP_DSCP_TO_INT_PRI_REMAPs
#define PHB_ING_IP_DSCP_TO_INT_PRI_REMAPs ("PHB_ING_IP_DSCP_TO_INT_PRI_REMAP")
#endif
#ifndef PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_IDs
#define PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_IDs ("PHB_ING_IP_DSCP_TO_INT_PRI_REMAP_ID")
#endif
#ifndef PHB_ING_L2_IDs
#define PHB_ING_L2_IDs ("PHB_ING_L2_ID")
#endif
#ifndef PHB_ING_L2_OTAG_MAPs
#define PHB_ING_L2_OTAG_MAPs ("PHB_ING_L2_OTAG_MAP")
#endif
#ifndef PHB_ING_L2_OTAG_REMAPs
#define PHB_ING_L2_OTAG_REMAPs ("PHB_ING_L2_OTAG_REMAP")
#endif
#ifndef PHB_ING_L2_OTAG_REMAP_IDs
#define PHB_ING_L2_OTAG_REMAP_IDs ("PHB_ING_L2_OTAG_REMAP_ID")
#endif
#ifndef PHB_ING_L2_TAGGED_TO_INT_PRIs
#define PHB_ING_L2_TAGGED_TO_INT_PRIs ("PHB_ING_L2_TAGGED_TO_INT_PRI")
#endif
#ifndef PHB_ING_L2_TAGGED_TO_INT_PRI_IDs
#define PHB_ING_L2_TAGGED_TO_INT_PRI_IDs ("PHB_ING_L2_TAGGED_TO_INT_PRI_ID")
#endif
#ifndef PHB_ING_L2_UNTAGGED_TO_INT_PRIs
#define PHB_ING_L2_UNTAGGED_TO_INT_PRIs ("PHB_ING_L2_UNTAGGED_TO_INT_PRI")
#endif
#ifndef PHB_ING_L2_UNTAGGED_TO_INT_PRI_IDs
#define PHB_ING_L2_UNTAGGED_TO_INT_PRI_IDs ("PHB_ING_L2_UNTAGGED_TO_INT_PRI_ID")
#endif
#ifndef PHB_ING_MPLS_EXP_TO_INT_PRIs
#define PHB_ING_MPLS_EXP_TO_INT_PRIs ("PHB_ING_MPLS_EXP_TO_INT_PRI")
#endif
#ifndef PHB_ING_MPLS_EXP_TO_INT_PRI_IDs
#define PHB_ING_MPLS_EXP_TO_INT_PRI_IDs ("PHB_ING_MPLS_EXP_TO_INT_PRI_ID")
#endif
#ifndef PHPs
#define PHPs ("PHP")
#endif
#ifndef PHP_ECMPs
#define PHP_ECMPs ("PHP_ECMP")
#endif
#ifndef PHP_NHIs
#define PHP_NHIs ("PHP_NHI")
#endif
#ifndef PHYSICAL_PORT_CONFLICTs
#define PHYSICAL_PORT_CONFLICTs ("PHYSICAL_PORT_CONFLICT")
#endif
#ifndef PHYSICAL_PORT_INVALIDs
#define PHYSICAL_PORT_INVALIDs ("PHYSICAL_PORT_INVALID")
#endif
#ifndef PHYSICAL_TABLE_OP_CNTs
#define PHYSICAL_TABLE_OP_CNTs ("PHYSICAL_TABLE_OP_CNT")
#endif
#ifndef PHYSICAL_TABLE_OP_ERROR_CNTs
#define PHYSICAL_TABLE_OP_ERROR_CNTs ("PHYSICAL_TABLE_OP_ERROR_CNT")
#endif
#ifndef PHY_DISABLEDs
#define PHY_DISABLEDs ("PHY_DISABLED")
#endif
#ifndef PHY_ECC_INTR_ENABLEs
#define PHY_ECC_INTR_ENABLEs ("PHY_ECC_INTR_ENABLE")
#endif
#ifndef PHY_ECC_INTR_ENABLE_AUTOs
#define PHY_ECC_INTR_ENABLE_AUTOs ("PHY_ECC_INTR_ENABLE_AUTO")
#endif
#ifndef PHY_LINKs
#define PHY_LINKs ("PHY_LINK")
#endif
#ifndef PIMSM_DR1s
#define PIMSM_DR1s ("PIMSM_DR1")
#endif
#ifndef PIMSM_DR2s
#define PIMSM_DR2s ("PIMSM_DR2")
#endif
#ifndef PIO_BULK_COPYs
#define PIO_BULK_COPYs ("PIO_BULK_COPY")
#endif
#ifndef PIO_BULK_READs
#define PIO_BULK_READs ("PIO_BULK_READ")
#endif
#ifndef PIO_BULK_WRITEs
#define PIO_BULK_WRITEs ("PIO_BULK_WRITE")
#endif
#ifndef PIPEs
#define PIPEs ("PIPE")
#endif
#ifndef PIPE_MASKs
#define PIPE_MASKs ("PIPE_MASK")
#endif
#ifndef PIPE_UNIQUEs
#define PIPE_UNIQUEs ("PIPE_UNIQUE")
#endif
#ifndef PKTs
#define PKTs ("PKT")
#endif
#ifndef PKT_ATTRIBUTEs
#define PKT_ATTRIBUTEs ("PKT_ATTRIBUTE")
#endif
#ifndef PKT_ATTRIBUTE_MAPs
#define PKT_ATTRIBUTE_MAPs ("PKT_ATTRIBUTE_MAP")
#endif
#ifndef PKT_ATTRIBUTE_OBJECT_INSTANCE_IDs
#define PKT_ATTRIBUTE_OBJECT_INSTANCE_IDs ("PKT_ATTRIBUTE_OBJECT_INSTANCE_ID")
#endif
#ifndef PKT_ATTR_OBJ0s
#define PKT_ATTR_OBJ0s ("PKT_ATTR_OBJ0")
#endif
#ifndef PKT_ATTR_OBJ1s
#define PKT_ATTR_OBJ1s ("PKT_ATTR_OBJ1")
#endif
#ifndef PKT_ATTR_OBJ2s
#define PKT_ATTR_OBJ2s ("PKT_ATTR_OBJ2")
#endif
#ifndef PKT_ATTR_TEMPLATE_NOT_PRESENTs
#define PKT_ATTR_TEMPLATE_NOT_PRESENTs ("PKT_ATTR_TEMPLATE_NOT_PRESENT")
#endif
#ifndef PKT_ATTR_TEMPLATE_WIDTH_EXCEEDEDs
#define PKT_ATTR_TEMPLATE_WIDTH_EXCEEDEDs ("PKT_ATTR_TEMPLATE_WIDTH_EXCEEDED")
#endif
#ifndef PKT_COUNTs
#define PKT_COUNTs ("PKT_COUNT")
#endif
#ifndef PKT_DROPs
#define PKT_DROPs ("PKT_DROP")
#endif
#ifndef PKT_FLOW_ELIGIBILITYs
#define PKT_FLOW_ELIGIBILITYs ("PKT_FLOW_ELIGIBILITY")
#endif
#ifndef PKT_HDR_SIZEs
#define PKT_HDR_SIZEs ("PKT_HDR_SIZE")
#endif
#ifndef PKT_IP_OPTION_NUMBERs
#define PKT_IP_OPTION_NUMBERs ("PKT_IP_OPTION_NUMBER")
#endif
#ifndef PKT_MODEs
#define PKT_MODEs ("PKT_MODE")
#endif
#ifndef PKT_PAYLOAD_LENs
#define PKT_PAYLOAD_LENs ("PKT_PAYLOAD_LEN")
#endif
#ifndef PKT_PRIs
#define PKT_PRIs ("PKT_PRI")
#endif
#ifndef PKT_PRI_TYPEs
#define PKT_PRI_TYPEs ("PKT_PRI_TYPE")
#endif
#ifndef PKT_PRI_TYPE_DSCPs
#define PKT_PRI_TYPE_DSCPs ("PKT_PRI_TYPE_DSCP")
#endif
#ifndef PKT_PRI_TYPE_ETAGs
#define PKT_PRI_TYPE_ETAGs ("PKT_PRI_TYPE_ETAG")
#endif
#ifndef PKT_PRI_TYPE_MPLSs
#define PKT_PRI_TYPE_MPLSs ("PKT_PRI_TYPE_MPLS")
#endif
#ifndef PKT_PRI_TYPE_VLANs
#define PKT_PRI_TYPE_VLANs ("PKT_PRI_TYPE_VLAN")
#endif
#ifndef PKT_RESOLUTION_BIT0s
#define PKT_RESOLUTION_BIT0s ("PKT_RESOLUTION_BIT0")
#endif
#ifndef PKT_RESOLUTION_BIT1s
#define PKT_RESOLUTION_BIT1s ("PKT_RESOLUTION_BIT1")
#endif
#ifndef PKT_RESOLUTION_BIT2s
#define PKT_RESOLUTION_BIT2s ("PKT_RESOLUTION_BIT2")
#endif
#ifndef PKT_RESOLUTION_BIT3s
#define PKT_RESOLUTION_BIT3s ("PKT_RESOLUTION_BIT3")
#endif
#ifndef PKT_RESOLUTION_BIT4s
#define PKT_RESOLUTION_BIT4s ("PKT_RESOLUTION_BIT4")
#endif
#ifndef PKT_RESOLUTION_BIT5s
#define PKT_RESOLUTION_BIT5s ("PKT_RESOLUTION_BIT5")
#endif
#ifndef PKT_RESOLUTION_BITMAPs
#define PKT_RESOLUTION_BITMAPs ("PKT_RESOLUTION_BITMAP")
#endif
#ifndef PKT_SIZE_EXCEED_MAXs
#define PKT_SIZE_EXCEED_MAXs ("PKT_SIZE_EXCEED_MAX")
#endif
#ifndef PKT_TOO_LARGEs
#define PKT_TOO_LARGEs ("PKT_TOO_LARGE")
#endif
#ifndef PKT_TOO_SMALLs
#define PKT_TOO_SMALLs ("PKT_TOO_SMALL")
#endif
#ifndef PKT_TRACEs
#define PKT_TRACEs ("PKT_TRACE")
#endif
#ifndef PKT_TRACE_MASKs
#define PKT_TRACE_MASKs ("PKT_TRACE_MASK")
#endif
#ifndef PKT_TYPE_1588s
#define PKT_TYPE_1588s ("PKT_TYPE_1588")
#endif
#ifndef PKT_TYPE_BFDs
#define PKT_TYPE_BFDs ("PKT_TYPE_BFD")
#endif
#ifndef PKT_TYPE_BPDUs
#define PKT_TYPE_BPDUs ("PKT_TYPE_BPDU")
#endif
#ifndef PKT_TYPE_CONTROLs
#define PKT_TYPE_CONTROLs ("PKT_TYPE_CONTROL")
#endif
#ifndef PKT_TYPE_KNOWN_IPMCs
#define PKT_TYPE_KNOWN_IPMCs ("PKT_TYPE_KNOWN_IPMC")
#endif
#ifndef PKT_TYPE_KNOWN_L2MCs
#define PKT_TYPE_KNOWN_L2MCs ("PKT_TYPE_KNOWN_L2MC")
#endif
#ifndef PKT_TYPE_KNOWN_L2UCs
#define PKT_TYPE_KNOWN_L2UCs ("PKT_TYPE_KNOWN_L2UC")
#endif
#ifndef PKT_TYPE_KNOWN_L3UCs
#define PKT_TYPE_KNOWN_L3UCs ("PKT_TYPE_KNOWN_L3UC")
#endif
#ifndef PKT_TYPE_KNOWN_MPLSs
#define PKT_TYPE_KNOWN_MPLSs ("PKT_TYPE_KNOWN_MPLS")
#endif
#ifndef PKT_TYPE_KNOWN_MPLS_L3s
#define PKT_TYPE_KNOWN_MPLS_L3s ("PKT_TYPE_KNOWN_MPLS_L3")
#endif
#ifndef PKT_TYPE_L2BCs
#define PKT_TYPE_L2BCs ("PKT_TYPE_L2BC")
#endif
#ifndef PKT_TYPE_MULTICASTs
#define PKT_TYPE_MULTICASTs ("PKT_TYPE_MULTICAST")
#endif
#ifndef PKT_TYPE_UNKNOWNs
#define PKT_TYPE_UNKNOWNs ("PKT_TYPE_UNKNOWN")
#endif
#ifndef PKT_TYPE_UNKNOWN_IPMCs
#define PKT_TYPE_UNKNOWN_IPMCs ("PKT_TYPE_UNKNOWN_IPMC")
#endif
#ifndef PKT_TYPE_UNKNOWN_L2MCs
#define PKT_TYPE_UNKNOWN_L2MCs ("PKT_TYPE_UNKNOWN_L2MC")
#endif
#ifndef PKT_TYPE_UNKNOWN_L2UCs
#define PKT_TYPE_UNKNOWN_L2UCs ("PKT_TYPE_UNKNOWN_L2UC")
#endif
#ifndef PKT_TYPE_UNKNOWN_L3UCs
#define PKT_TYPE_UNKNOWN_L3UCs ("PKT_TYPE_UNKNOWN_L3UC")
#endif
#ifndef PKT_TYPE_UNKNOWN_MPLSs
#define PKT_TYPE_UNKNOWN_MPLSs ("PKT_TYPE_UNKNOWN_MPLS")
#endif
#ifndef PMD_COM_CLKs
#define PMD_COM_CLKs ("PMD_COM_CLK")
#endif
#ifndef PMD_DEBUG_LANE_EVENT_LOG_LEVELs
#define PMD_DEBUG_LANE_EVENT_LOG_LEVELs ("PMD_DEBUG_LANE_EVENT_LOG_LEVEL")
#endif
#ifndef PMD_RX_LOCKs
#define PMD_RX_LOCKs ("PMD_RX_LOCK")
#endif
#ifndef PM_INACTIVEs
#define PM_INACTIVEs ("PM_INACTIVE")
#endif
#ifndef PM_MODEs
#define PM_MODEs ("PM_MODE")
#endif
#ifndef PM_PHYS_PORTs
#define PM_PHYS_PORTs ("PM_PHYS_PORT")
#endif
#ifndef PM_THREAD_DISABLEs
#define PM_THREAD_DISABLEs ("PM_THREAD_DISABLE")
#endif
#ifndef PM_TYPEs
#define PM_TYPEs ("PM_TYPE")
#endif
#ifndef POLICY_ASET_NOT_IN_PDDs
#define POLICY_ASET_NOT_IN_PDDs ("POLICY_ASET_NOT_IN_PDD")
#endif
#ifndef POLICY_EXISTS_PDD_NOT_EXISTSs
#define POLICY_EXISTS_PDD_NOT_EXISTSs ("POLICY_EXISTS_PDD_NOT_EXISTS")
#endif
#ifndef POLICY_TEMPLATE_NOT_EXISTSs
#define POLICY_TEMPLATE_NOT_EXISTSs ("POLICY_TEMPLATE_NOT_EXISTS")
#endif
#ifndef POLLED_IRQ_DELAYs
#define POLLED_IRQ_DELAYs ("POLLED_IRQ_DELAY")
#endif
#ifndef POLLED_IRQ_ENABLEs
#define POLLED_IRQ_ENABLEs ("POLLED_IRQ_ENABLE")
#endif
#ifndef POLLED_IRQ_THREAD_PRIORITYs
#define POLLED_IRQ_THREAD_PRIORITYs ("POLLED_IRQ_THREAD_PRIORITY")
#endif
#ifndef POOL_IDs
#define POOL_IDs ("POOL_ID")
#endif
#ifndef POOL_INSTANCEs
#define POOL_INSTANCEs ("POOL_INSTANCE")
#endif
#ifndef POOL_SIZEs
#define POOL_SIZEs ("POOL_SIZE")
#endif
#ifndef POPs
#define POPs ("POP")
#endif
#ifndef POP_USE_L2_VPNs
#define POP_USE_L2_VPNs ("POP_USE_L2_VPN")
#endif
#ifndef POP_USE_L3_VPNs
#define POP_USE_L3_VPNs ("POP_USE_L3_VPN")
#endif
#ifndef PORTs
#define PORTs ("PORT")
#endif
#ifndef PORT_AND_QUEUE_NUMs
#define PORT_AND_QUEUE_NUMs ("PORT_AND_QUEUE_NUM")
#endif
#ifndef PORT_ANY_PACKET_ANYs
#define PORT_ANY_PACKET_ANYs ("PORT_ANY_PACKET_ANY")
#endif
#ifndef PORT_ANY_PACKET_IPs
#define PORT_ANY_PACKET_IPs ("PORT_ANY_PACKET_IP")
#endif
#ifndef PORT_ANY_PACKET_IPV4s
#define PORT_ANY_PACKET_IPV4s ("PORT_ANY_PACKET_IPV4")
#endif
#ifndef PORT_ANY_PACKET_IPV6s
#define PORT_ANY_PACKET_IPV6s ("PORT_ANY_PACKET_IPV6")
#endif
#ifndef PORT_ANY_PACKET_NONIPs
#define PORT_ANY_PACKET_NONIPs ("PORT_ANY_PACKET_NONIP")
#endif
#ifndef PORT_BASEDs
#define PORT_BASEDs ("PORT_BASED")
#endif
#ifndef PORT_BASED_ENABLEs
#define PORT_BASED_ENABLEs ("PORT_BASED_ENABLE")
#endif
#ifndef PORT_BITMAP_PROFILEMs
#define PORT_BITMAP_PROFILEMs ("PORT_BITMAP_PROFILEM")
#endif
#ifndef PORT_BRIDGEs
#define PORT_BRIDGEs ("PORT_BRIDGE")
#endif
#ifndef PORT_BRIDGE_BMAPMs
#define PORT_BRIDGE_BMAPMs ("PORT_BRIDGE_BMAPM")
#endif
#ifndef PORT_CFG_INCOMPELETEs
#define PORT_CFG_INCOMPELETEs ("PORT_CFG_INCOMPELETE")
#endif
#ifndef PORT_CFG_PM_VCO_VIOLATIONs
#define PORT_CFG_PM_VCO_VIOLATIONs ("PORT_CFG_PM_VCO_VIOLATION")
#endif
#ifndef PORT_CLASS_IDs
#define PORT_CLASS_IDs ("PORT_CLASS_ID")
#endif
#ifndef PORT_CNTs
#define PORT_CNTs ("PORT_CNT")
#endif
#ifndef PORT_CONFIGs
#define PORT_CONFIGs ("PORT_CONFIG")
#endif
#ifndef PORT_CONTROLs
#define PORT_CONTROLs ("PORT_CONTROL")
#endif
#ifndef PORT_COS_MAPMs
#define PORT_COS_MAPMs ("PORT_COS_MAPM")
#endif
#ifndef PORT_COS_Q_MAPs
#define PORT_COS_Q_MAPs ("PORT_COS_Q_MAP")
#endif
#ifndef PORT_COS_Q_MAP_IDs
#define PORT_COS_Q_MAP_IDs ("PORT_COS_Q_MAP_ID")
#endif
#ifndef PORT_DVPs
#define PORT_DVPs ("PORT_DVP")
#endif
#ifndef PORT_DVP_IDs
#define PORT_DVP_IDs ("PORT_DVP_ID")
#endif
#ifndef PORT_DVP_MTU_PROFILEs
#define PORT_DVP_MTU_PROFILEs ("PORT_DVP_MTU_PROFILE")
#endif
#ifndef PORT_DVP_MTU_PROFILE_IDs
#define PORT_DVP_MTU_PROFILE_IDs ("PORT_DVP_MTU_PROFILE_ID")
#endif
#ifndef PORT_ECNs
#define PORT_ECNs ("PORT_ECN")
#endif
#ifndef PORT_EGR_MIRRORs
#define PORT_EGR_MIRRORs ("PORT_EGR_MIRROR")
#endif
#ifndef PORT_EGR_TS_PTPs
#define PORT_EGR_TS_PTPs ("PORT_EGR_TS_PTP")
#endif
#ifndef PORT_EGR_VISIBILITYs
#define PORT_EGR_VISIBILITYs ("PORT_EGR_VISIBILITY")
#endif
#ifndef PORT_ENCAP_MISMATCHs
#define PORT_ENCAP_MISMATCHs ("PORT_ENCAP_MISMATCH")
#endif
#ifndef PORT_ENTRY_ERRORs
#define PORT_ENTRY_ERRORs ("PORT_ENTRY_ERROR")
#endif
#ifndef PORT_FILTERING_MODEs
#define PORT_FILTERING_MODEs ("PORT_FILTERING_MODE")
#endif
#ifndef PORT_FLOOD_BLOCKs
#define PORT_FLOOD_BLOCKs ("PORT_FLOOD_BLOCK")
#endif
#ifndef PORT_FPs
#define PORT_FPs ("PORT_FP")
#endif
#ifndef PORT_FRONT_PACKET_ANYs
#define PORT_FRONT_PACKET_ANYs ("PORT_FRONT_PACKET_ANY")
#endif
#ifndef PORT_GRPs
#define PORT_GRPs ("PORT_GRP")
#endif
#ifndef PORT_GRP_IDs
#define PORT_GRP_IDs ("PORT_GRP_ID")
#endif
#ifndef PORT_GRP_MASKs
#define PORT_GRP_MASKs ("PORT_GRP_MASK")
#endif
#ifndef PORT_HIGIG_PACKET_ANYs
#define PORT_HIGIG_PACKET_ANYs ("PORT_HIGIG_PACKET_ANY")
#endif
#ifndef PORT_IDs
#define PORT_IDs ("PORT_ID")
#endif
#ifndef PORT_ID_BIT0s
#define PORT_ID_BIT0s ("PORT_ID_BIT0")
#endif
#ifndef PORT_ID_BIT1s
#define PORT_ID_BIT1s ("PORT_ID_BIT1")
#endif
#ifndef PORT_ID_BIT2s
#define PORT_ID_BIT2s ("PORT_ID_BIT2")
#endif
#ifndef PORT_ID_BIT3s
#define PORT_ID_BIT3s ("PORT_ID_BIT3")
#endif
#ifndef PORT_ID_BIT4s
#define PORT_ID_BIT4s ("PORT_ID_BIT4")
#endif
#ifndef PORT_ID_BIT5s
#define PORT_ID_BIT5s ("PORT_ID_BIT5")
#endif
#ifndef PORT_ID_MASKs
#define PORT_ID_MASKs ("PORT_ID_MASK")
#endif
#ifndef PORT_ID_OPERs
#define PORT_ID_OPERs ("PORT_ID_OPER")
#endif
#ifndef PORT_IF_SBS_CONTROLRs
#define PORT_IF_SBS_CONTROLRs ("PORT_IF_SBS_CONTROLR")
#endif
#ifndef PORT_INFO_UNAVAILABLEs
#define PORT_INFO_UNAVAILABLEs ("PORT_INFO_UNAVAILABLE")
#endif
#ifndef PORT_ING_MIRRORs
#define PORT_ING_MIRRORs ("PORT_ING_MIRROR")
#endif
#ifndef PORT_ING_TS_PTPs
#define PORT_ING_TS_PTPs ("PORT_ING_TS_PTP")
#endif
#ifndef PORT_ING_VISIBILITYs
#define PORT_ING_VISIBILITYs ("PORT_ING_VISIBILITY")
#endif
#ifndef PORT_ING_VLAN_MEMBERSHIPs
#define PORT_ING_VLAN_MEMBERSHIPs ("PORT_ING_VLAN_MEMBERSHIP")
#endif
#ifndef PORT_LAG_FAILOVER_SETMs
#define PORT_LAG_FAILOVER_SETMs ("PORT_LAG_FAILOVER_SETM")
#endif
#ifndef PORT_LBs
#define PORT_LBs ("PORT_LB")
#endif
#ifndef PORT_LEARNs
#define PORT_LEARNs ("PORT_LEARN")
#endif
#ifndef PORT_LOAD_QUANTIZATION_THRESHOLDs
#define PORT_LOAD_QUANTIZATION_THRESHOLDs ("PORT_LOAD_QUANTIZATION_THRESHOLD")
#endif
#ifndef PORT_LOAD_SCALING_FACTORs
#define PORT_LOAD_SCALING_FACTORs ("PORT_LOAD_SCALING_FACTOR")
#endif
#ifndef PORT_LOAD_WEIGHTs
#define PORT_LOAD_WEIGHTs ("PORT_LOAD_WEIGHT")
#endif
#ifndef PORT_LOOPBACK_PACKET_ANYs
#define PORT_LOOPBACK_PACKET_ANYs ("PORT_LOOPBACK_PACKET_ANY")
#endif
#ifndef PORT_MAP_UNKNOWNs
#define PORT_MAP_UNKNOWNs ("PORT_MAP_UNKNOWN")
#endif
#ifndef PORT_MEMBERSHIP_POLICYs
#define PORT_MEMBERSHIP_POLICYs ("PORT_MEMBERSHIP_POLICY")
#endif
#ifndef PORT_MIRRORs
#define PORT_MIRRORs ("PORT_MIRROR")
#endif
#ifndef PORT_NUM_LANES_UNKNOWNs
#define PORT_NUM_LANES_UNKNOWNs ("PORT_NUM_LANES_UNKNOWN")
#endif
#ifndef PORT_PHBs
#define PORT_PHBs ("PORT_PHB")
#endif
#ifndef PORT_PKT_CONTROLs
#define PORT_PKT_CONTROLs ("PORT_PKT_CONTROL")
#endif
#ifndef PORT_PKT_CONTROL_IDs
#define PORT_PKT_CONTROL_IDs ("PORT_PKT_CONTROL_ID")
#endif
#ifndef PORT_PKT_TYPEs
#define PORT_PKT_TYPEs ("PORT_PKT_TYPE")
#endif
#ifndef PORT_POLICYs
#define PORT_POLICYs ("PORT_POLICY")
#endif
#ifndef PORT_PVLANs
#define PORT_PVLANs ("PORT_PVLAN")
#endif
#ifndef PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLDs
#define PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLDs ("PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLD")
#endif
#ifndef PORT_QUEUE_SIZE_SCALING_FACTORs
#define PORT_QUEUE_SIZE_SCALING_FACTORs ("PORT_QUEUE_SIZE_SCALING_FACTOR")
#endif
#ifndef PORT_QUEUE_SIZE_WEIGHTs
#define PORT_QUEUE_SIZE_WEIGHTs ("PORT_QUEUE_SIZE_WEIGHT")
#endif
#ifndef PORT_REASSIGNMENT_CNTs
#define PORT_REASSIGNMENT_CNTs ("PORT_REASSIGNMENT_CNT")
#endif
#ifndef PORT_SERVICE_POOLs
#define PORT_SERVICE_POOLs ("PORT_SERVICE_POOL")
#endif
#ifndef PORT_SERVICE_POOL_INDEXs
#define PORT_SERVICE_POOL_INDEXs ("PORT_SERVICE_POOL_INDEX")
#endif
#ifndef PORT_SERVICE_POOL_MCs
#define PORT_SERVICE_POOL_MCs ("PORT_SERVICE_POOL_MC")
#endif
#ifndef PORT_SERVICE_POOL_MC_INDEXs
#define PORT_SERVICE_POOL_MC_INDEXs ("PORT_SERVICE_POOL_MC_INDEX")
#endif
#ifndef PORT_SERVICE_POOL_MC_PORTs
#define PORT_SERVICE_POOL_MC_PORTs ("PORT_SERVICE_POOL_MC_PORT")
#endif
#ifndef PORT_SERVICE_POOL_PORTs
#define PORT_SERVICE_POOL_PORTs ("PORT_SERVICE_POOL_PORT")
#endif
#ifndef PORT_SERVICE_POOL_UCs
#define PORT_SERVICE_POOL_UCs ("PORT_SERVICE_POOL_UC")
#endif
#ifndef PORT_SERVICE_POOL_UC_INDEXs
#define PORT_SERVICE_POOL_UC_INDEXs ("PORT_SERVICE_POOL_UC_INDEX")
#endif
#ifndef PORT_SERVICE_POOL_UC_PORTs
#define PORT_SERVICE_POOL_UC_PORTs ("PORT_SERVICE_POOL_UC_PORT")
#endif
#ifndef PORT_SPEED_UNKNOWNs
#define PORT_SPEED_UNKNOWNs ("PORT_SPEED_UNKNOWN")
#endif
#ifndef PORT_SVPs
#define PORT_SVPs ("PORT_SVP")
#endif
#ifndef PORT_SVP_ES_FILTERINGs
#define PORT_SVP_ES_FILTERINGs ("PORT_SVP_ES_FILTERING")
#endif
#ifndef PORT_SVP_ES_FILTERING_KEY_MASKs
#define PORT_SVP_ES_FILTERING_KEY_MASKs ("PORT_SVP_ES_FILTERING_KEY_MASK")
#endif
#ifndef PORT_SVP_IDs
#define PORT_SVP_IDs ("PORT_SVP_ID")
#endif
#ifndef PORT_SVP_ID_MASKs
#define PORT_SVP_ID_MASKs ("PORT_SVP_ID_MASK")
#endif
#ifndef PORT_SVP_ING_EFLEX_ACTIONs
#define PORT_SVP_ING_EFLEX_ACTIONs ("PORT_SVP_ING_EFLEX_ACTION")
#endif
#ifndef PORT_SVP_ING_EFLEX_ACTION_IDs
#define PORT_SVP_ING_EFLEX_ACTION_IDs ("PORT_SVP_ING_EFLEX_ACTION_ID")
#endif
#ifndef PORT_SVP_ING_MIRRORs
#define PORT_SVP_ING_MIRRORs ("PORT_SVP_ING_MIRROR")
#endif
#ifndef PORT_SVP_NETWORK_GRPs
#define PORT_SVP_NETWORK_GRPs ("PORT_SVP_NETWORK_GRP")
#endif
#ifndef PORT_SVP_NETWORK_GRP_PRUNEs
#define PORT_SVP_NETWORK_GRP_PRUNEs ("PORT_SVP_NETWORK_GRP_PRUNE")
#endif
#ifndef PORT_SYSTEMs
#define PORT_SYSTEMs ("PORT_SYSTEM")
#endif
#ifndef PORT_SYSTEM_BRIDGE_PROFILEs
#define PORT_SYSTEM_BRIDGE_PROFILEs ("PORT_SYSTEM_BRIDGE_PROFILE")
#endif
#ifndef PORT_SYSTEM_FP_PROFILEs
#define PORT_SYSTEM_FP_PROFILEs ("PORT_SYSTEM_FP_PROFILE")
#endif
#ifndef PORT_SYSTEM_IDs
#define PORT_SYSTEM_IDs ("PORT_SYSTEM_ID")
#endif
#ifndef PORT_SYSTEM_ING_MIRROR_PROFILEs
#define PORT_SYSTEM_ING_MIRROR_PROFILEs ("PORT_SYSTEM_ING_MIRROR_PROFILE")
#endif
#ifndef PORT_SYSTEM_LEARN_PROFILEs
#define PORT_SYSTEM_LEARN_PROFILEs ("PORT_SYSTEM_LEARN_PROFILE")
#endif
#ifndef PORT_SYSTEM_MEMBERSHIP_POLICY_PROFILEs
#define PORT_SYSTEM_MEMBERSHIP_POLICY_PROFILEs ("PORT_SYSTEM_MEMBERSHIP_POLICY_PROFILE")
#endif
#ifndef PORT_SYSTEM_PHB_PROFILEs
#define PORT_SYSTEM_PHB_PROFILEs ("PORT_SYSTEM_PHB_PROFILE")
#endif
#ifndef PORT_SYSTEM_POLICY_PROFILEs
#define PORT_SYSTEM_POLICY_PROFILEs ("PORT_SYSTEM_POLICY_PROFILE")
#endif
#ifndef PORT_SYSTEM_PROFILEs
#define PORT_SYSTEM_PROFILEs ("PORT_SYSTEM_PROFILE")
#endif
#ifndef PORT_SYSTEM_PROFILE_IDs
#define PORT_SYSTEM_PROFILE_IDs ("PORT_SYSTEM_PROFILE_ID")
#endif
#ifndef PORT_SYSTEM_PROFILE_OPERMODE_PIPEUNIQUEs
#define PORT_SYSTEM_PROFILE_OPERMODE_PIPEUNIQUEs ("PORT_SYSTEM_PROFILE_OPERMODE_PIPEUNIQUE")
#endif
#ifndef PORT_SYSTEM_PVLAN_PROFILEs
#define PORT_SYSTEM_PVLAN_PROFILEs ("PORT_SYSTEM_PVLAN_PROFILE")
#endif
#ifndef PORT_SYSTEM_TM_MIRROR_ON_DROP_PROFILEs
#define PORT_SYSTEM_TM_MIRROR_ON_DROP_PROFILEs ("PORT_SYSTEM_TM_MIRROR_ON_DROP_PROFILE")
#endif
#ifndef PORT_TABMs
#define PORT_TABMs ("PORT_TABM")
#endif
#ifndef PORT_TM_MIRROR_ON_DROPs
#define PORT_TM_MIRROR_ON_DROPs ("PORT_TM_MIRROR_ON_DROP")
#endif
#ifndef PORT_TYPEs
#define PORT_TYPEs ("PORT_TYPE")
#endif
#ifndef PORT_UNKNOWNs
#define PORT_UNKNOWNs ("PORT_UNKNOWN")
#endif
#ifndef PP_CLK_FREQs
#define PP_CLK_FREQs ("PP_CLK_FREQ")
#endif
#ifndef PRESEL_CLASSs
#define PRESEL_CLASSs ("PRESEL_CLASS")
#endif
#ifndef PRESEL_ENTRIES_EXISTS_PRESEL_GROUP_NOT_EXISTSs
#define PRESEL_ENTRIES_EXISTS_PRESEL_GROUP_NOT_EXISTSs ("PRESEL_ENTRIES_EXISTS_PRESEL_GROUP_NOT_EXISTS")
#endif
#ifndef PRESEL_ENTRY_NOT_EXISTSs
#define PRESEL_ENTRY_NOT_EXISTSs ("PRESEL_ENTRY_NOT_EXISTS")
#endif
#ifndef PRESEL_ENTRY_QSET_NOT_IN_PRESEL_GROUPs
#define PRESEL_ENTRY_QSET_NOT_IN_PRESEL_GROUPs ("PRESEL_ENTRY_QSET_NOT_IN_PRESEL_GROUP")
#endif
#ifndef PRESEL_ENTRY_QSET_WIDTH_EXCEEDSs
#define PRESEL_ENTRY_QSET_WIDTH_EXCEEDSs ("PRESEL_ENTRY_QSET_WIDTH_EXCEEDS")
#endif
#ifndef PRESEL_GROUP_NOT_EXISTSs
#define PRESEL_GROUP_NOT_EXISTSs ("PRESEL_GROUP_NOT_EXISTS")
#endif
#ifndef PRESERVEs
#define PRESERVEs ("PRESERVE")
#endif
#ifndef PRESERVE_CPU_TAGs
#define PRESERVE_CPU_TAGs ("PRESERVE_CPU_TAG")
#endif
#ifndef PRIs
#define PRIs ("PRI")
#endif
#ifndef PRIMARY_PATH_THRESHOLDs
#define PRIMARY_PATH_THRESHOLDs ("PRIMARY_PATH_THRESHOLD")
#endif
#ifndef PRIORITY_STRENGTH_HIGHs
#define PRIORITY_STRENGTH_HIGHs ("PRIORITY_STRENGTH_HIGH")
#endif
#ifndef PRIORITY_STRENGTH_HIGHESTs
#define PRIORITY_STRENGTH_HIGHESTs ("PRIORITY_STRENGTH_HIGHEST")
#endif
#ifndef PRIORITY_STRENGTH_LOWs
#define PRIORITY_STRENGTH_LOWs ("PRIORITY_STRENGTH_LOW")
#endif
#ifndef PRIVATE_VLAN_MISMATCH_TO_CPUs
#define PRIVATE_VLAN_MISMATCH_TO_CPUs ("PRIVATE_VLAN_MISMATCH_TO_CPU")
#endif
#ifndef PRI_GRPs
#define PRI_GRPs ("PRI_GRP")
#endif
#ifndef PRI_GRP_HEADROOMs
#define PRI_GRP_HEADROOMs ("PRI_GRP_HEADROOM")
#endif
#ifndef PRI_GRP_HEADROOM_INDEXs
#define PRI_GRP_HEADROOM_INDEXs ("PRI_GRP_HEADROOM_INDEX")
#endif
#ifndef PRI_GRP_HEADROOM_PORTs
#define PRI_GRP_HEADROOM_PORTs ("PRI_GRP_HEADROOM_PORT")
#endif
#ifndef PRI_GRP_ID_MATCHs
#define PRI_GRP_ID_MATCHs ("PRI_GRP_ID_MATCH")
#endif
#ifndef PRI_GRP_INDEXs
#define PRI_GRP_INDEXs ("PRI_GRP_INDEX")
#endif
#ifndef PRI_GRP_MAP_IDs
#define PRI_GRP_MAP_IDs ("PRI_GRP_MAP_ID")
#endif
#ifndef PRI_GRP_PORTs
#define PRI_GRP_PORTs ("PRI_GRP_PORT")
#endif
#ifndef PRI_Qs
#define PRI_Qs ("PRI_Q")
#endif
#ifndef PROBE_MARKER_1s
#define PROBE_MARKER_1s ("PROBE_MARKER_1")
#endif
#ifndef PROBE_MARKER_2s
#define PROBE_MARKER_2s ("PROBE_MARKER_2")
#endif
#ifndef PROFILEs
#define PROFILEs ("PROFILE")
#endif
#ifndef PROFILE_INCOMPELETEs
#define PROFILE_INCOMPELETEs ("PROFILE_INCOMPELETE")
#endif
#ifndef PROFILE_INVALIDs
#define PROFILE_INVALIDs ("PROFILE_INVALID")
#endif
#ifndef PROTCOL_PKT_CTRL_DROPs
#define PROTCOL_PKT_CTRL_DROPs ("PROTCOL_PKT_CTRL_DROP")
#endif
#ifndef PROTECTIONs
#define PROTECTIONs ("PROTECTION")
#endif
#ifndef PROTECTION_DATA_DROPs
#define PROTECTION_DATA_DROPs ("PROTECTION_DATA_DROP")
#endif
#ifndef PROTECTION_ECMP_CONCATs
#define PROTECTION_ECMP_CONCATs ("PROTECTION_ECMP_CONCAT")
#endif
#ifndef PROTECTION_ECMP_OFFSETs
#define PROTECTION_ECMP_OFFSETs ("PROTECTION_ECMP_OFFSET")
#endif
#ifndef PROTECTION_ECMP_SUBSET_SELECTs
#define PROTECTION_ECMP_SUBSET_SELECTs ("PROTECTION_ECMP_SUBSET_SELECT")
#endif
#ifndef PROTOs
#define PROTOs ("PROTO")
#endif
#ifndef PROTOBUFs
#define PROTOBUFs ("PROTOBUF")
#endif
#ifndef PROTOCOL_PKT_CONTROLRs
#define PROTOCOL_PKT_CONTROLRs ("PROTOCOL_PKT_CONTROLR")
#endif
#ifndef PROT_NHI_CONFIGRs
#define PROT_NHI_CONFIGRs ("PROT_NHI_CONFIGR")
#endif
#ifndef PROT_NHI_TABLE_1Ms
#define PROT_NHI_TABLE_1Ms ("PROT_NHI_TABLE_1M")
#endif
#ifndef PROT_NHOP_OFFSETs
#define PROT_NHOP_OFFSETs ("PROT_NHOP_OFFSET")
#endif
#ifndef PRUNINGs
#define PRUNINGs ("PRUNING")
#endif
#ifndef PSAMP_DLB_EPOCHs
#define PSAMP_DLB_EPOCHs ("PSAMP_DLB_EPOCH")
#endif
#ifndef PSAMP_EPOCHs
#define PSAMP_EPOCHs ("PSAMP_EPOCH")
#endif
#ifndef PSAMP_IPFIX_VERSIONs
#define PSAMP_IPFIX_VERSIONs ("PSAMP_IPFIX_VERSION")
#endif
#ifndef PTPs
#define PTPs ("PTP")
#endif
#ifndef PTR_COPYTOCPU_MASK_0Rs
#define PTR_COPYTOCPU_MASK_0Rs ("PTR_COPYTOCPU_MASK_0R")
#endif
#ifndef PTR_COPYTOCPU_MASK_1Rs
#define PTR_COPYTOCPU_MASK_1Rs ("PTR_COPYTOCPU_MASK_1R")
#endif
#ifndef PTR_RESULTS_BUFFER_IADAPTMs
#define PTR_RESULTS_BUFFER_IADAPTMs ("PTR_RESULTS_BUFFER_IADAPTM")
#endif
#ifndef PTR_RESULTS_BUFFER_IFWDMs
#define PTR_RESULTS_BUFFER_IFWDMs ("PTR_RESULTS_BUFFER_IFWDM")
#endif
#ifndef PTR_RESULTS_BUFFER_IPARSMs
#define PTR_RESULTS_BUFFER_IPARSMs ("PTR_RESULTS_BUFFER_IPARSM")
#endif
#ifndef PTR_RESULTS_BUFFER_ISWMs
#define PTR_RESULTS_BUFFER_ISWMs ("PTR_RESULTS_BUFFER_ISWM")
#endif
#ifndef PT_COPYs
#define PT_COPYs ("PT_COPY")
#endif
#ifndef PT_COPY_NUMs
#define PT_COPY_NUMs ("PT_COPY_NUM")
#endif
#ifndef PT_HITs
#define PT_HITs ("PT_HIT")
#endif
#ifndef PT_IDs
#define PT_IDs ("PT_ID")
#endif
#ifndef PT_ID_CNTs
#define PT_ID_CNTs ("PT_ID_CNT")
#endif
#ifndef PT_ID_DATAs
#define PT_ID_DATAs ("PT_ID_DATA")
#endif
#ifndef PT_ID_DATA_CNTs
#define PT_ID_DATA_CNTs ("PT_ID_DATA_CNT")
#endif
#ifndef PT_INDEXs
#define PT_INDEXs ("PT_INDEX")
#endif
#ifndef PT_INDEX_CNTs
#define PT_INDEX_CNTs ("PT_INDEX_CNT")
#endif
#ifndef PT_INDEX_DATAs
#define PT_INDEX_DATAs ("PT_INDEX_DATA")
#endif
#ifndef PT_INDEX_DATA_CNTs
#define PT_INDEX_DATA_CNTs ("PT_INDEX_DATA_CNT")
#endif
#ifndef PT_INDEX_NUMs
#define PT_INDEX_NUMs ("PT_INDEX_NUM")
#endif
#ifndef PT_INSTANCEs
#define PT_INSTANCEs ("PT_INSTANCE")
#endif
#ifndef PT_INST_NUMs
#define PT_INST_NUMs ("PT_INST_NUM")
#endif
#ifndef PT_LOOKUPs
#define PT_LOOKUPs ("PT_LOOKUP")
#endif
#ifndef PT_OPs
#define PT_OPs ("PT_OP")
#endif
#ifndef PT_OP_CLEARs
#define PT_OP_CLEARs ("PT_OP_CLEAR")
#endif
#ifndef PT_OP_DELETEs
#define PT_OP_DELETEs ("PT_OP_DELETE")
#endif
#ifndef PT_OP_FIFO_POPs
#define PT_OP_FIFO_POPs ("PT_OP_FIFO_POP")
#endif
#ifndef PT_OP_FIFO_PUSHs
#define PT_OP_FIFO_PUSHs ("PT_OP_FIFO_PUSH")
#endif
#ifndef PT_OP_GETs
#define PT_OP_GETs ("PT_OP_GET")
#endif
#ifndef PT_OP_INSERTs
#define PT_OP_INSERTs ("PT_OP_INSERT")
#endif
#ifndef PT_OP_LOOKUPs
#define PT_OP_LOOKUPs ("PT_OP_LOOKUP")
#endif
#ifndef PT_OP_MODIFYs
#define PT_OP_MODIFYs ("PT_OP_MODIFY")
#endif
#ifndef PT_OP_NOPs
#define PT_OP_NOPs ("PT_OP_NOP")
#endif
#ifndef PT_OP_SETs
#define PT_OP_SETs ("PT_OP_SET")
#endif
#ifndef PT_OP_STATUSs
#define PT_OP_STATUSs ("PT_OP_STATUS")
#endif
#ifndef PURGE_BAD_OPCODE_FRAMESs
#define PURGE_BAD_OPCODE_FRAMESs ("PURGE_BAD_OPCODE_FRAMES")
#endif
#ifndef PURGE_BROADCAST_FRAMESs
#define PURGE_BROADCAST_FRAMESs ("PURGE_BROADCAST_FRAMES")
#endif
#ifndef PURGE_CONTROL_FRAMESs
#define PURGE_CONTROL_FRAMESs ("PURGE_CONTROL_FRAMES")
#endif
#ifndef PURGE_CRC_ERROR_FRAMESs
#define PURGE_CRC_ERROR_FRAMESs ("PURGE_CRC_ERROR_FRAMES")
#endif
#ifndef PURGE_DRIBBLE_NIBBLE_ERROR_FRAMESs
#define PURGE_DRIBBLE_NIBBLE_ERROR_FRAMESs ("PURGE_DRIBBLE_NIBBLE_ERROR_FRAMES")
#endif
#ifndef PURGE_GOOD_FRAMESs
#define PURGE_GOOD_FRAMESs ("PURGE_GOOD_FRAMES")
#endif
#ifndef PURGE_LENGTH_CHECK_FAIL_FRAMESs
#define PURGE_LENGTH_CHECK_FAIL_FRAMESs ("PURGE_LENGTH_CHECK_FAIL_FRAMES")
#endif
#ifndef PURGE_MACSEC_FRAMESs
#define PURGE_MACSEC_FRAMESs ("PURGE_MACSEC_FRAMES")
#endif
#ifndef PURGE_MULTICAST_FRAMESs
#define PURGE_MULTICAST_FRAMESs ("PURGE_MULTICAST_FRAMES")
#endif
#ifndef PURGE_PAUSE_FRAMESs
#define PURGE_PAUSE_FRAMESs ("PURGE_PAUSE_FRAMES")
#endif
#ifndef PURGE_PFC_FRAMESs
#define PURGE_PFC_FRAMESs ("PURGE_PFC_FRAMES")
#endif
#ifndef PURGE_PROMISCUOUS_FRAMESs
#define PURGE_PROMISCUOUS_FRAMESs ("PURGE_PROMISCUOUS_FRAMES")
#endif
#ifndef PURGE_RUNT_FRAMESs
#define PURGE_RUNT_FRAMESs ("PURGE_RUNT_FRAMES")
#endif
#ifndef PURGE_RX_CODE_ERROR_FRAMESs
#define PURGE_RX_CODE_ERROR_FRAMESs ("PURGE_RX_CODE_ERROR_FRAMES")
#endif
#ifndef PURGE_SCH_CRC_ERRORs
#define PURGE_SCH_CRC_ERRORs ("PURGE_SCH_CRC_ERROR")
#endif
#ifndef PURGE_STACK_VLAN_FRAMESs
#define PURGE_STACK_VLAN_FRAMESs ("PURGE_STACK_VLAN_FRAMES")
#endif
#ifndef PURGE_TRUNCATED_FRAMESs
#define PURGE_TRUNCATED_FRAMESs ("PURGE_TRUNCATED_FRAMES")
#endif
#ifndef PURGE_UNICAST_FRAMESs
#define PURGE_UNICAST_FRAMESs ("PURGE_UNICAST_FRAMES")
#endif
#ifndef PURGE_UNSUPPORTED_PAUSE_PFC_DAs
#define PURGE_UNSUPPORTED_PAUSE_PFC_DAs ("PURGE_UNSUPPORTED_PAUSE_PFC_DA")
#endif
#ifndef PURGE_VLAN_TAGGED_FRAMESs
#define PURGE_VLAN_TAGGED_FRAMESs ("PURGE_VLAN_TAGGED_FRAMES")
#endif
#ifndef PURGE_WRONG_SAs
#define PURGE_WRONG_SAs ("PURGE_WRONG_SA")
#endif
#ifndef PVLAN_ID_MISMATCH_TO_CPUs
#define PVLAN_ID_MISMATCH_TO_CPUs ("PVLAN_ID_MISMATCH_TO_CPU")
#endif
#ifndef PVLAN_MISMATCHs
#define PVLAN_MISMATCHs ("PVLAN_MISMATCH")
#endif
#ifndef PVLAN_MISMATCH_MASKs
#define PVLAN_MISMATCH_MASKs ("PVLAN_MISMATCH_MASK")
#endif
#ifndef PVLAN_VID_MISMATCHs
#define PVLAN_VID_MISMATCHs ("PVLAN_VID_MISMATCH")
#endif
#ifndef PVLAN_VP_FILTERs
#define PVLAN_VP_FILTERs ("PVLAN_VP_FILTER")
#endif
#ifndef PWs
#define PWs ("PW")
#endif
#ifndef PW_DECAP_SEQUENCE_NUMBER_RANGEs
#define PW_DECAP_SEQUENCE_NUMBER_RANGEs ("PW_DECAP_SEQUENCE_NUMBER_RANGE")
#endif
#ifndef QSPI_BSPI_B0_CTRLRs
#define QSPI_BSPI_B0_CTRLRs ("QSPI_BSPI_B0_CTRLR")
#endif
#ifndef QSPI_BSPI_B0_STATUSRs
#define QSPI_BSPI_B0_STATUSRs ("QSPI_BSPI_B0_STATUSR")
#endif
#ifndef QSPI_BSPI_B1_CTRLRs
#define QSPI_BSPI_B1_CTRLRs ("QSPI_BSPI_B1_CTRLR")
#endif
#ifndef QSPI_BSPI_B1_STATUSRs
#define QSPI_BSPI_B1_STATUSRs ("QSPI_BSPI_B1_STATUSR")
#endif
#ifndef QSPI_BSPI_BITS_PER_CYCLERs
#define QSPI_BSPI_BITS_PER_CYCLERs ("QSPI_BSPI_BITS_PER_CYCLER")
#endif
#ifndef QSPI_BSPI_BITS_PER_PHASERs
#define QSPI_BSPI_BITS_PER_PHASERs ("QSPI_BSPI_BITS_PER_PHASER")
#endif
#ifndef QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTERs
#define QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTERs ("QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTER")
#endif
#ifndef QSPI_BSPI_BSPI_PIO_DATARs
#define QSPI_BSPI_BSPI_PIO_DATARs ("QSPI_BSPI_BSPI_PIO_DATAR")
#endif
#ifndef QSPI_BSPI_BSPI_PIO_IODIRRs
#define QSPI_BSPI_BSPI_PIO_IODIRRs ("QSPI_BSPI_BSPI_PIO_IODIRR")
#endif
#ifndef QSPI_BSPI_BSPI_PIO_MODE_ENABLERs
#define QSPI_BSPI_BSPI_PIO_MODE_ENABLERs ("QSPI_BSPI_BSPI_PIO_MODE_ENABLER")
#endif
#ifndef QSPI_BSPI_BSPI_XOR_ENABLERs
#define QSPI_BSPI_BSPI_XOR_ENABLERs ("QSPI_BSPI_BSPI_XOR_ENABLER")
#endif
#ifndef QSPI_BSPI_BSPI_XOR_VALUERs
#define QSPI_BSPI_BSPI_XOR_VALUERs ("QSPI_BSPI_BSPI_XOR_VALUER")
#endif
#ifndef QSPI_BSPI_BUSY_STATUSRs
#define QSPI_BSPI_BUSY_STATUSRs ("QSPI_BSPI_BUSY_STATUSR")
#endif
#ifndef QSPI_BSPI_B_CTRLRs
#define QSPI_BSPI_B_CTRLRs ("QSPI_BSPI_B_CTRLR")
#endif
#ifndef QSPI_BSPI_B_STATUSRs
#define QSPI_BSPI_B_STATUSRs ("QSPI_BSPI_B_STATUSR")
#endif
#ifndef QSPI_BSPI_CMD_AND_MODE_BYTERs
#define QSPI_BSPI_CMD_AND_MODE_BYTERs ("QSPI_BSPI_CMD_AND_MODE_BYTER")
#endif
#ifndef QSPI_BSPI_FLEX_MODE_ENABLERs
#define QSPI_BSPI_FLEX_MODE_ENABLERs ("QSPI_BSPI_FLEX_MODE_ENABLER")
#endif
#ifndef QSPI_BSPI_INTR_STATUSRs
#define QSPI_BSPI_INTR_STATUSRs ("QSPI_BSPI_INTR_STATUSR")
#endif
#ifndef QSPI_BSPI_MAST_N_BOOT_CTRLRs
#define QSPI_BSPI_MAST_N_BOOT_CTRLRs ("QSPI_BSPI_MAST_N_BOOT_CTRLR")
#endif
#ifndef QSPI_BSPI_REVISION_IDRs
#define QSPI_BSPI_REVISION_IDRs ("QSPI_BSPI_REVISION_IDR")
#endif
#ifndef QSPI_BSPI_SCRATCHRs
#define QSPI_BSPI_SCRATCHRs ("QSPI_BSPI_SCRATCHR")
#endif
#ifndef QSPI_BSPI_STRAP_OVERRIDE_CTRLRs
#define QSPI_BSPI_STRAP_OVERRIDE_CTRLRs ("QSPI_BSPI_STRAP_OVERRIDE_CTRLR")
#endif
#ifndef QSPI_MSPI_CDRAM00Rs
#define QSPI_MSPI_CDRAM00Rs ("QSPI_MSPI_CDRAM00R")
#endif
#ifndef QSPI_MSPI_CDRAM01Rs
#define QSPI_MSPI_CDRAM01Rs ("QSPI_MSPI_CDRAM01R")
#endif
#ifndef QSPI_MSPI_CDRAM02Rs
#define QSPI_MSPI_CDRAM02Rs ("QSPI_MSPI_CDRAM02R")
#endif
#ifndef QSPI_MSPI_CDRAM03Rs
#define QSPI_MSPI_CDRAM03Rs ("QSPI_MSPI_CDRAM03R")
#endif
#ifndef QSPI_MSPI_CDRAM04Rs
#define QSPI_MSPI_CDRAM04Rs ("QSPI_MSPI_CDRAM04R")
#endif
#ifndef QSPI_MSPI_CDRAM05Rs
#define QSPI_MSPI_CDRAM05Rs ("QSPI_MSPI_CDRAM05R")
#endif
#ifndef QSPI_MSPI_CDRAM06Rs
#define QSPI_MSPI_CDRAM06Rs ("QSPI_MSPI_CDRAM06R")
#endif
#ifndef QSPI_MSPI_CDRAM07Rs
#define QSPI_MSPI_CDRAM07Rs ("QSPI_MSPI_CDRAM07R")
#endif
#ifndef QSPI_MSPI_CDRAM08Rs
#define QSPI_MSPI_CDRAM08Rs ("QSPI_MSPI_CDRAM08R")
#endif
#ifndef QSPI_MSPI_CDRAM09Rs
#define QSPI_MSPI_CDRAM09Rs ("QSPI_MSPI_CDRAM09R")
#endif
#ifndef QSPI_MSPI_CDRAM10Rs
#define QSPI_MSPI_CDRAM10Rs ("QSPI_MSPI_CDRAM10R")
#endif
#ifndef QSPI_MSPI_CDRAM11Rs
#define QSPI_MSPI_CDRAM11Rs ("QSPI_MSPI_CDRAM11R")
#endif
#ifndef QSPI_MSPI_CDRAM12Rs
#define QSPI_MSPI_CDRAM12Rs ("QSPI_MSPI_CDRAM12R")
#endif
#ifndef QSPI_MSPI_CDRAM13Rs
#define QSPI_MSPI_CDRAM13Rs ("QSPI_MSPI_CDRAM13R")
#endif
#ifndef QSPI_MSPI_CDRAM14Rs
#define QSPI_MSPI_CDRAM14Rs ("QSPI_MSPI_CDRAM14R")
#endif
#ifndef QSPI_MSPI_CDRAM15Rs
#define QSPI_MSPI_CDRAM15Rs ("QSPI_MSPI_CDRAM15R")
#endif
#ifndef QSPI_MSPI_CDRAMRs
#define QSPI_MSPI_CDRAMRs ("QSPI_MSPI_CDRAMR")
#endif
#ifndef QSPI_MSPI_CPTQPRs
#define QSPI_MSPI_CPTQPRs ("QSPI_MSPI_CPTQPR")
#endif
#ifndef QSPI_MSPI_DISABLE_FLUSH_GENRs
#define QSPI_MSPI_DISABLE_FLUSH_GENRs ("QSPI_MSPI_DISABLE_FLUSH_GENR")
#endif
#ifndef QSPI_MSPI_ENDQPRs
#define QSPI_MSPI_ENDQPRs ("QSPI_MSPI_ENDQPR")
#endif
#ifndef QSPI_MSPI_INTERRUPT_MSPI_DONERs
#define QSPI_MSPI_INTERRUPT_MSPI_DONERs ("QSPI_MSPI_INTERRUPT_MSPI_DONER")
#endif
#ifndef QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONERs
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONERs ("QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONER")
#endif
#ifndef QSPI_MSPI_MSPI_STATUSRs
#define QSPI_MSPI_MSPI_STATUSRs ("QSPI_MSPI_MSPI_STATUSR")
#endif
#ifndef QSPI_MSPI_NEWQPRs
#define QSPI_MSPI_NEWQPRs ("QSPI_MSPI_NEWQPR")
#endif
#ifndef QSPI_MSPI_RXRAM00Rs
#define QSPI_MSPI_RXRAM00Rs ("QSPI_MSPI_RXRAM00R")
#endif
#ifndef QSPI_MSPI_RXRAM01Rs
#define QSPI_MSPI_RXRAM01Rs ("QSPI_MSPI_RXRAM01R")
#endif
#ifndef QSPI_MSPI_RXRAM02Rs
#define QSPI_MSPI_RXRAM02Rs ("QSPI_MSPI_RXRAM02R")
#endif
#ifndef QSPI_MSPI_RXRAM03Rs
#define QSPI_MSPI_RXRAM03Rs ("QSPI_MSPI_RXRAM03R")
#endif
#ifndef QSPI_MSPI_RXRAM04Rs
#define QSPI_MSPI_RXRAM04Rs ("QSPI_MSPI_RXRAM04R")
#endif
#ifndef QSPI_MSPI_RXRAM05Rs
#define QSPI_MSPI_RXRAM05Rs ("QSPI_MSPI_RXRAM05R")
#endif
#ifndef QSPI_MSPI_RXRAM06Rs
#define QSPI_MSPI_RXRAM06Rs ("QSPI_MSPI_RXRAM06R")
#endif
#ifndef QSPI_MSPI_RXRAM07Rs
#define QSPI_MSPI_RXRAM07Rs ("QSPI_MSPI_RXRAM07R")
#endif
#ifndef QSPI_MSPI_RXRAM08Rs
#define QSPI_MSPI_RXRAM08Rs ("QSPI_MSPI_RXRAM08R")
#endif
#ifndef QSPI_MSPI_RXRAM09Rs
#define QSPI_MSPI_RXRAM09Rs ("QSPI_MSPI_RXRAM09R")
#endif
#ifndef QSPI_MSPI_RXRAM10Rs
#define QSPI_MSPI_RXRAM10Rs ("QSPI_MSPI_RXRAM10R")
#endif
#ifndef QSPI_MSPI_RXRAM11Rs
#define QSPI_MSPI_RXRAM11Rs ("QSPI_MSPI_RXRAM11R")
#endif
#ifndef QSPI_MSPI_RXRAM12Rs
#define QSPI_MSPI_RXRAM12Rs ("QSPI_MSPI_RXRAM12R")
#endif
#ifndef QSPI_MSPI_RXRAM13Rs
#define QSPI_MSPI_RXRAM13Rs ("QSPI_MSPI_RXRAM13R")
#endif
#ifndef QSPI_MSPI_RXRAM14Rs
#define QSPI_MSPI_RXRAM14Rs ("QSPI_MSPI_RXRAM14R")
#endif
#ifndef QSPI_MSPI_RXRAM15Rs
#define QSPI_MSPI_RXRAM15Rs ("QSPI_MSPI_RXRAM15R")
#endif
#ifndef QSPI_MSPI_RXRAM16Rs
#define QSPI_MSPI_RXRAM16Rs ("QSPI_MSPI_RXRAM16R")
#endif
#ifndef QSPI_MSPI_RXRAM17Rs
#define QSPI_MSPI_RXRAM17Rs ("QSPI_MSPI_RXRAM17R")
#endif
#ifndef QSPI_MSPI_RXRAM18Rs
#define QSPI_MSPI_RXRAM18Rs ("QSPI_MSPI_RXRAM18R")
#endif
#ifndef QSPI_MSPI_RXRAM19Rs
#define QSPI_MSPI_RXRAM19Rs ("QSPI_MSPI_RXRAM19R")
#endif
#ifndef QSPI_MSPI_RXRAM20Rs
#define QSPI_MSPI_RXRAM20Rs ("QSPI_MSPI_RXRAM20R")
#endif
#ifndef QSPI_MSPI_RXRAM21Rs
#define QSPI_MSPI_RXRAM21Rs ("QSPI_MSPI_RXRAM21R")
#endif
#ifndef QSPI_MSPI_RXRAM22Rs
#define QSPI_MSPI_RXRAM22Rs ("QSPI_MSPI_RXRAM22R")
#endif
#ifndef QSPI_MSPI_RXRAM23Rs
#define QSPI_MSPI_RXRAM23Rs ("QSPI_MSPI_RXRAM23R")
#endif
#ifndef QSPI_MSPI_RXRAM24Rs
#define QSPI_MSPI_RXRAM24Rs ("QSPI_MSPI_RXRAM24R")
#endif
#ifndef QSPI_MSPI_RXRAM25Rs
#define QSPI_MSPI_RXRAM25Rs ("QSPI_MSPI_RXRAM25R")
#endif
#ifndef QSPI_MSPI_RXRAM26Rs
#define QSPI_MSPI_RXRAM26Rs ("QSPI_MSPI_RXRAM26R")
#endif
#ifndef QSPI_MSPI_RXRAM27Rs
#define QSPI_MSPI_RXRAM27Rs ("QSPI_MSPI_RXRAM27R")
#endif
#ifndef QSPI_MSPI_RXRAM28Rs
#define QSPI_MSPI_RXRAM28Rs ("QSPI_MSPI_RXRAM28R")
#endif
#ifndef QSPI_MSPI_RXRAM29Rs
#define QSPI_MSPI_RXRAM29Rs ("QSPI_MSPI_RXRAM29R")
#endif
#ifndef QSPI_MSPI_RXRAM30Rs
#define QSPI_MSPI_RXRAM30Rs ("QSPI_MSPI_RXRAM30R")
#endif
#ifndef QSPI_MSPI_RXRAM31Rs
#define QSPI_MSPI_RXRAM31Rs ("QSPI_MSPI_RXRAM31R")
#endif
#ifndef QSPI_MSPI_RXRAMRs
#define QSPI_MSPI_RXRAMRs ("QSPI_MSPI_RXRAMR")
#endif
#ifndef QSPI_MSPI_SPCR0_LSBRs
#define QSPI_MSPI_SPCR0_LSBRs ("QSPI_MSPI_SPCR0_LSBR")
#endif
#ifndef QSPI_MSPI_SPCR0_MSBRs
#define QSPI_MSPI_SPCR0_MSBRs ("QSPI_MSPI_SPCR0_MSBR")
#endif
#ifndef QSPI_MSPI_SPCR1_LSBRs
#define QSPI_MSPI_SPCR1_LSBRs ("QSPI_MSPI_SPCR1_LSBR")
#endif
#ifndef QSPI_MSPI_SPCR1_MSBRs
#define QSPI_MSPI_SPCR1_MSBRs ("QSPI_MSPI_SPCR1_MSBR")
#endif
#ifndef QSPI_MSPI_SPCR2Rs
#define QSPI_MSPI_SPCR2Rs ("QSPI_MSPI_SPCR2R")
#endif
#ifndef QSPI_MSPI_TXRAM00Rs
#define QSPI_MSPI_TXRAM00Rs ("QSPI_MSPI_TXRAM00R")
#endif
#ifndef QSPI_MSPI_TXRAM01Rs
#define QSPI_MSPI_TXRAM01Rs ("QSPI_MSPI_TXRAM01R")
#endif
#ifndef QSPI_MSPI_TXRAM02Rs
#define QSPI_MSPI_TXRAM02Rs ("QSPI_MSPI_TXRAM02R")
#endif
#ifndef QSPI_MSPI_TXRAM03Rs
#define QSPI_MSPI_TXRAM03Rs ("QSPI_MSPI_TXRAM03R")
#endif
#ifndef QSPI_MSPI_TXRAM04Rs
#define QSPI_MSPI_TXRAM04Rs ("QSPI_MSPI_TXRAM04R")
#endif
#ifndef QSPI_MSPI_TXRAM05Rs
#define QSPI_MSPI_TXRAM05Rs ("QSPI_MSPI_TXRAM05R")
#endif
#ifndef QSPI_MSPI_TXRAM06Rs
#define QSPI_MSPI_TXRAM06Rs ("QSPI_MSPI_TXRAM06R")
#endif
#ifndef QSPI_MSPI_TXRAM07Rs
#define QSPI_MSPI_TXRAM07Rs ("QSPI_MSPI_TXRAM07R")
#endif
#ifndef QSPI_MSPI_TXRAM08Rs
#define QSPI_MSPI_TXRAM08Rs ("QSPI_MSPI_TXRAM08R")
#endif
#ifndef QSPI_MSPI_TXRAM09Rs
#define QSPI_MSPI_TXRAM09Rs ("QSPI_MSPI_TXRAM09R")
#endif
#ifndef QSPI_MSPI_TXRAM10Rs
#define QSPI_MSPI_TXRAM10Rs ("QSPI_MSPI_TXRAM10R")
#endif
#ifndef QSPI_MSPI_TXRAM11Rs
#define QSPI_MSPI_TXRAM11Rs ("QSPI_MSPI_TXRAM11R")
#endif
#ifndef QSPI_MSPI_TXRAM12Rs
#define QSPI_MSPI_TXRAM12Rs ("QSPI_MSPI_TXRAM12R")
#endif
#ifndef QSPI_MSPI_TXRAM13Rs
#define QSPI_MSPI_TXRAM13Rs ("QSPI_MSPI_TXRAM13R")
#endif
#ifndef QSPI_MSPI_TXRAM14Rs
#define QSPI_MSPI_TXRAM14Rs ("QSPI_MSPI_TXRAM14R")
#endif
#ifndef QSPI_MSPI_TXRAM15Rs
#define QSPI_MSPI_TXRAM15Rs ("QSPI_MSPI_TXRAM15R")
#endif
#ifndef QSPI_MSPI_TXRAM16Rs
#define QSPI_MSPI_TXRAM16Rs ("QSPI_MSPI_TXRAM16R")
#endif
#ifndef QSPI_MSPI_TXRAM17Rs
#define QSPI_MSPI_TXRAM17Rs ("QSPI_MSPI_TXRAM17R")
#endif
#ifndef QSPI_MSPI_TXRAM18Rs
#define QSPI_MSPI_TXRAM18Rs ("QSPI_MSPI_TXRAM18R")
#endif
#ifndef QSPI_MSPI_TXRAM19Rs
#define QSPI_MSPI_TXRAM19Rs ("QSPI_MSPI_TXRAM19R")
#endif
#ifndef QSPI_MSPI_TXRAM20Rs
#define QSPI_MSPI_TXRAM20Rs ("QSPI_MSPI_TXRAM20R")
#endif
#ifndef QSPI_MSPI_TXRAM21Rs
#define QSPI_MSPI_TXRAM21Rs ("QSPI_MSPI_TXRAM21R")
#endif
#ifndef QSPI_MSPI_TXRAM22Rs
#define QSPI_MSPI_TXRAM22Rs ("QSPI_MSPI_TXRAM22R")
#endif
#ifndef QSPI_MSPI_TXRAM23Rs
#define QSPI_MSPI_TXRAM23Rs ("QSPI_MSPI_TXRAM23R")
#endif
#ifndef QSPI_MSPI_TXRAM24Rs
#define QSPI_MSPI_TXRAM24Rs ("QSPI_MSPI_TXRAM24R")
#endif
#ifndef QSPI_MSPI_TXRAM25Rs
#define QSPI_MSPI_TXRAM25Rs ("QSPI_MSPI_TXRAM25R")
#endif
#ifndef QSPI_MSPI_TXRAM26Rs
#define QSPI_MSPI_TXRAM26Rs ("QSPI_MSPI_TXRAM26R")
#endif
#ifndef QSPI_MSPI_TXRAM27Rs
#define QSPI_MSPI_TXRAM27Rs ("QSPI_MSPI_TXRAM27R")
#endif
#ifndef QSPI_MSPI_TXRAM28Rs
#define QSPI_MSPI_TXRAM28Rs ("QSPI_MSPI_TXRAM28R")
#endif
#ifndef QSPI_MSPI_TXRAM29Rs
#define QSPI_MSPI_TXRAM29Rs ("QSPI_MSPI_TXRAM29R")
#endif
#ifndef QSPI_MSPI_TXRAM30Rs
#define QSPI_MSPI_TXRAM30Rs ("QSPI_MSPI_TXRAM30R")
#endif
#ifndef QSPI_MSPI_TXRAM31Rs
#define QSPI_MSPI_TXRAM31Rs ("QSPI_MSPI_TXRAM31R")
#endif
#ifndef QSPI_MSPI_TXRAMRs
#define QSPI_MSPI_TXRAMRs ("QSPI_MSPI_TXRAMR")
#endif
#ifndef QSPI_MSPI_WRITE_LOCKRs
#define QSPI_MSPI_WRITE_LOCKRs ("QSPI_MSPI_WRITE_LOCKR")
#endif
#ifndef QUADs
#define QUADs ("QUAD")
#endif
#ifndef QUALITYs
#define QUALITYs ("QUALITY")
#endif
#ifndef QUAL_BFD_DISCRIMINATORs
#define QUAL_BFD_DISCRIMINATORs ("QUAL_BFD_DISCRIMINATOR")
#endif
#ifndef QUAL_BFD_DISCRIMINATOR_BITMAPs
#define QUAL_BFD_DISCRIMINATOR_BITMAPs ("QUAL_BFD_DISCRIMINATOR_BITMAP")
#endif
#ifndef QUAL_BFD_DISCRIMINATOR_MASKs
#define QUAL_BFD_DISCRIMINATOR_MASKs ("QUAL_BFD_DISCRIMINATOR_MASK")
#endif
#ifndef QUAL_BYTES_0_7_AFTER_L2HEADERs
#define QUAL_BYTES_0_7_AFTER_L2HEADERs ("QUAL_BYTES_0_7_AFTER_L2HEADER")
#endif
#ifndef QUAL_BYTES_0_7_AFTER_L2HEADER_BITMAPs
#define QUAL_BYTES_0_7_AFTER_L2HEADER_BITMAPs ("QUAL_BYTES_0_7_AFTER_L2HEADER_BITMAP")
#endif
#ifndef QUAL_BYTES_0_7_AFTER_L2HEADER_MASKs
#define QUAL_BYTES_0_7_AFTER_L2HEADER_MASKs ("QUAL_BYTES_0_7_AFTER_L2HEADER_MASK")
#endif
#ifndef QUAL_BYTES_16_17_AFTER_L2HEADERs
#define QUAL_BYTES_16_17_AFTER_L2HEADERs ("QUAL_BYTES_16_17_AFTER_L2HEADER")
#endif
#ifndef QUAL_BYTES_16_23_AFTER_L2HEADERs
#define QUAL_BYTES_16_23_AFTER_L2HEADERs ("QUAL_BYTES_16_23_AFTER_L2HEADER")
#endif
#ifndef QUAL_BYTES_16_23_AFTER_L2HEADER_BITMAPs
#define QUAL_BYTES_16_23_AFTER_L2HEADER_BITMAPs ("QUAL_BYTES_16_23_AFTER_L2HEADER_BITMAP")
#endif
#ifndef QUAL_BYTES_16_23_AFTER_L2HEADER_MASKs
#define QUAL_BYTES_16_23_AFTER_L2HEADER_MASKs ("QUAL_BYTES_16_23_AFTER_L2HEADER_MASK")
#endif
#ifndef QUAL_BYTES_24_31_AFTER_L2HEADERs
#define QUAL_BYTES_24_31_AFTER_L2HEADERs ("QUAL_BYTES_24_31_AFTER_L2HEADER")
#endif
#ifndef QUAL_BYTES_24_31_AFTER_L2HEADER_BITMAPs
#define QUAL_BYTES_24_31_AFTER_L2HEADER_BITMAPs ("QUAL_BYTES_24_31_AFTER_L2HEADER_BITMAP")
#endif
#ifndef QUAL_BYTES_24_31_AFTER_L2HEADER_MASKs
#define QUAL_BYTES_24_31_AFTER_L2HEADER_MASKs ("QUAL_BYTES_24_31_AFTER_L2HEADER_MASK")
#endif
#ifndef QUAL_BYTES_8_15_AFTER_L2HEADERs
#define QUAL_BYTES_8_15_AFTER_L2HEADERs ("QUAL_BYTES_8_15_AFTER_L2HEADER")
#endif
#ifndef QUAL_BYTES_8_15_AFTER_L2HEADER_BITMAPs
#define QUAL_BYTES_8_15_AFTER_L2HEADER_BITMAPs ("QUAL_BYTES_8_15_AFTER_L2HEADER_BITMAP")
#endif
#ifndef QUAL_BYTES_8_15_AFTER_L2HEADER_MASKs
#define QUAL_BYTES_8_15_AFTER_L2HEADER_MASKs ("QUAL_BYTES_8_15_AFTER_L2HEADER_MASK")
#endif
#ifndef QUAL_CNTAGs
#define QUAL_CNTAGs ("QUAL_CNTAG")
#endif
#ifndef QUAL_CNTAG_BITMAPs
#define QUAL_CNTAG_BITMAPs ("QUAL_CNTAG_BITMAP")
#endif
#ifndef QUAL_CNTAG_MASKs
#define QUAL_CNTAG_MASKs ("QUAL_CNTAG_MASK")
#endif
#ifndef QUAL_COLORs
#define QUAL_COLORs ("QUAL_COLOR")
#endif
#ifndef QUAL_COLOR_BITMAPs
#define QUAL_COLOR_BITMAPs ("QUAL_COLOR_BITMAP")
#endif
#ifndef QUAL_COMPRESSED_L3_DST_HITs
#define QUAL_COMPRESSED_L3_DST_HITs ("QUAL_COMPRESSED_L3_DST_HIT")
#endif
#ifndef QUAL_COMPRESSED_L3_DST_HIT_BITMAPs
#define QUAL_COMPRESSED_L3_DST_HIT_BITMAPs ("QUAL_COMPRESSED_L3_DST_HIT_BITMAP")
#endif
#ifndef QUAL_COMPRESSED_L3_DST_HIT_MASKs
#define QUAL_COMPRESSED_L3_DST_HIT_MASKs ("QUAL_COMPRESSED_L3_DST_HIT_MASK")
#endif
#ifndef QUAL_COMPRESSED_L3_SRC_HITs
#define QUAL_COMPRESSED_L3_SRC_HITs ("QUAL_COMPRESSED_L3_SRC_HIT")
#endif
#ifndef QUAL_COMPRESSED_L3_SRC_HIT_BITMAPs
#define QUAL_COMPRESSED_L3_SRC_HIT_BITMAPs ("QUAL_COMPRESSED_L3_SRC_HIT_BITMAP")
#endif
#ifndef QUAL_COMPRESSED_L3_SRC_HIT_MASKs
#define QUAL_COMPRESSED_L3_SRC_HIT_MASKs ("QUAL_COMPRESSED_L3_SRC_HIT_MASK")
#endif
#ifndef QUAL_CPU_COSs
#define QUAL_CPU_COSs ("QUAL_CPU_COS")
#endif
#ifndef QUAL_CPU_COS_MASKs
#define QUAL_CPU_COS_MASKs ("QUAL_CPU_COS_MASK")
#endif
#ifndef QUAL_C_DST_IPs
#define QUAL_C_DST_IPs ("QUAL_C_DST_IP")
#endif
#ifndef QUAL_C_DST_IP_BITMAPs
#define QUAL_C_DST_IP_BITMAPs ("QUAL_C_DST_IP_BITMAP")
#endif
#ifndef QUAL_C_DST_IP_MASKs
#define QUAL_C_DST_IP_MASKs ("QUAL_C_DST_IP_MASK")
#endif
#ifndef QUAL_C_ETHERTYPEs
#define QUAL_C_ETHERTYPEs ("QUAL_C_ETHERTYPE")
#endif
#ifndef QUAL_C_ETHERTYPE_BITMAPs
#define QUAL_C_ETHERTYPE_BITMAPs ("QUAL_C_ETHERTYPE_BITMAP")
#endif
#ifndef QUAL_C_ETHERTYPE_MASKs
#define QUAL_C_ETHERTYPE_MASKs ("QUAL_C_ETHERTYPE_MASK")
#endif
#ifndef QUAL_C_IP_PROTOCOLs
#define QUAL_C_IP_PROTOCOLs ("QUAL_C_IP_PROTOCOL")
#endif
#ifndef QUAL_C_IP_PROTOCOL_BITMAPs
#define QUAL_C_IP_PROTOCOL_BITMAPs ("QUAL_C_IP_PROTOCOL_BITMAP")
#endif
#ifndef QUAL_C_IP_PROTOCOL_MASKs
#define QUAL_C_IP_PROTOCOL_MASKs ("QUAL_C_IP_PROTOCOL_MASK")
#endif
#ifndef QUAL_C_L4DST_PORTs
#define QUAL_C_L4DST_PORTs ("QUAL_C_L4DST_PORT")
#endif
#ifndef QUAL_C_L4DST_PORT_BITMAPs
#define QUAL_C_L4DST_PORT_BITMAPs ("QUAL_C_L4DST_PORT_BITMAP")
#endif
#ifndef QUAL_C_L4DST_PORT_MASKs
#define QUAL_C_L4DST_PORT_MASKs ("QUAL_C_L4DST_PORT_MASK")
#endif
#ifndef QUAL_C_L4SRC_PORTs
#define QUAL_C_L4SRC_PORTs ("QUAL_C_L4SRC_PORT")
#endif
#ifndef QUAL_C_L4SRC_PORT_BITMAPs
#define QUAL_C_L4SRC_PORT_BITMAPs ("QUAL_C_L4SRC_PORT_BITMAP")
#endif
#ifndef QUAL_C_L4SRC_PORT_MASKs
#define QUAL_C_L4SRC_PORT_MASKs ("QUAL_C_L4SRC_PORT_MASK")
#endif
#ifndef QUAL_C_SRC_IPs
#define QUAL_C_SRC_IPs ("QUAL_C_SRC_IP")
#endif
#ifndef QUAL_C_SRC_IP_BITMAPs
#define QUAL_C_SRC_IP_BITMAPs ("QUAL_C_SRC_IP_BITMAP")
#endif
#ifndef QUAL_C_SRC_IP_MASKs
#define QUAL_C_SRC_IP_MASKs ("QUAL_C_SRC_IP_MASK")
#endif
#ifndef QUAL_C_TCP_FLAGS0s
#define QUAL_C_TCP_FLAGS0s ("QUAL_C_TCP_FLAGS0")
#endif
#ifndef QUAL_C_TCP_FLAGS0_BITMAPs
#define QUAL_C_TCP_FLAGS0_BITMAPs ("QUAL_C_TCP_FLAGS0_BITMAP")
#endif
#ifndef QUAL_C_TCP_FLAGS0_MASKs
#define QUAL_C_TCP_FLAGS0_MASKs ("QUAL_C_TCP_FLAGS0_MASK")
#endif
#ifndef QUAL_C_TCP_FLAGS1s
#define QUAL_C_TCP_FLAGS1s ("QUAL_C_TCP_FLAGS1")
#endif
#ifndef QUAL_C_TCP_FLAGS1_BITMAPs
#define QUAL_C_TCP_FLAGS1_BITMAPs ("QUAL_C_TCP_FLAGS1_BITMAP")
#endif
#ifndef QUAL_C_TCP_FLAGS1_MASKs
#define QUAL_C_TCP_FLAGS1_MASKs ("QUAL_C_TCP_FLAGS1_MASK")
#endif
#ifndef QUAL_C_TNL_IP_TTLs
#define QUAL_C_TNL_IP_TTLs ("QUAL_C_TNL_IP_TTL")
#endif
#ifndef QUAL_C_TNL_IP_TTL_BITMAPs
#define QUAL_C_TNL_IP_TTL_BITMAPs ("QUAL_C_TNL_IP_TTL_BITMAP")
#endif
#ifndef QUAL_C_TNL_IP_TTL_MASKs
#define QUAL_C_TNL_IP_TTL_MASKs ("QUAL_C_TNL_IP_TTL_MASK")
#endif
#ifndef QUAL_C_TOS0s
#define QUAL_C_TOS0s ("QUAL_C_TOS0")
#endif
#ifndef QUAL_C_TOS0_BITMAPs
#define QUAL_C_TOS0_BITMAPs ("QUAL_C_TOS0_BITMAP")
#endif
#ifndef QUAL_C_TOS0_MASKs
#define QUAL_C_TOS0_MASKs ("QUAL_C_TOS0_MASK")
#endif
#ifndef QUAL_C_TOS1s
#define QUAL_C_TOS1s ("QUAL_C_TOS1")
#endif
#ifndef QUAL_C_TOS1_BITMAPs
#define QUAL_C_TOS1_BITMAPs ("QUAL_C_TOS1_BITMAP")
#endif
#ifndef QUAL_C_TOS1_MASKs
#define QUAL_C_TOS1_MASKs ("QUAL_C_TOS1_MASK")
#endif
#ifndef QUAL_C_TTL0s
#define QUAL_C_TTL0s ("QUAL_C_TTL0")
#endif
#ifndef QUAL_C_TTL0_BITMAPs
#define QUAL_C_TTL0_BITMAPs ("QUAL_C_TTL0_BITMAP")
#endif
#ifndef QUAL_C_TTL0_MASKs
#define QUAL_C_TTL0_MASKs ("QUAL_C_TTL0_MASK")
#endif
#ifndef QUAL_C_TTL1s
#define QUAL_C_TTL1s ("QUAL_C_TTL1")
#endif
#ifndef QUAL_C_TTL1_BITMAPs
#define QUAL_C_TTL1_BITMAPs ("QUAL_C_TTL1_BITMAP")
#endif
#ifndef QUAL_C_TTL1_MASKs
#define QUAL_C_TTL1_MASKs ("QUAL_C_TTL1_MASK")
#endif
#ifndef QUAL_DCN_PKTs
#define QUAL_DCN_PKTs ("QUAL_DCN_PKT")
#endif
#ifndef QUAL_DCN_PKT_BITMAPs
#define QUAL_DCN_PKT_BITMAPs ("QUAL_DCN_PKT_BITMAP")
#endif
#ifndef QUAL_DCN_PKT_MASKs
#define QUAL_DCN_PKT_MASKs ("QUAL_DCN_PKT_MASK")
#endif
#ifndef QUAL_DEVICE_PORTSs
#define QUAL_DEVICE_PORTSs ("QUAL_DEVICE_PORTS")
#endif
#ifndef QUAL_DEVICE_PORTS_BITMAPs
#define QUAL_DEVICE_PORTS_BITMAPs ("QUAL_DEVICE_PORTS_BITMAP")
#endif
#ifndef QUAL_DEVICE_PORTS_MASKs
#define QUAL_DEVICE_PORTS_MASKs ("QUAL_DEVICE_PORTS_MASK")
#endif
#ifndef QUAL_DOSATTACK_PKTs
#define QUAL_DOSATTACK_PKTs ("QUAL_DOSATTACK_PKT")
#endif
#ifndef QUAL_DOSATTACK_PKT_BITMAPs
#define QUAL_DOSATTACK_PKT_BITMAPs ("QUAL_DOSATTACK_PKT_BITMAP")
#endif
#ifndef QUAL_DOSATTACK_PKT_MASKs
#define QUAL_DOSATTACK_PKT_MASKs ("QUAL_DOSATTACK_PKT_MASK")
#endif
#ifndef QUAL_DROP_PKTs
#define QUAL_DROP_PKTs ("QUAL_DROP_PKT")
#endif
#ifndef QUAL_DROP_PKT_BITMAPs
#define QUAL_DROP_PKT_BITMAPs ("QUAL_DROP_PKT_BITMAP")
#endif
#ifndef QUAL_DROP_PKT_MASKs
#define QUAL_DROP_PKT_MASKs ("QUAL_DROP_PKT_MASK")
#endif
#ifndef QUAL_DST_IP4s
#define QUAL_DST_IP4s ("QUAL_DST_IP4")
#endif
#ifndef QUAL_DST_IP4_BITMAPs
#define QUAL_DST_IP4_BITMAPs ("QUAL_DST_IP4_BITMAP")
#endif
#ifndef QUAL_DST_IP4_MASKs
#define QUAL_DST_IP4_MASKs ("QUAL_DST_IP4_MASK")
#endif
#ifndef QUAL_DST_IP6s
#define QUAL_DST_IP6s ("QUAL_DST_IP6")
#endif
#ifndef QUAL_DST_IP6_BITMAP_LOWERs
#define QUAL_DST_IP6_BITMAP_LOWERs ("QUAL_DST_IP6_BITMAP_LOWER")
#endif
#ifndef QUAL_DST_IP6_BITMAP_UPPERs
#define QUAL_DST_IP6_BITMAP_UPPERs ("QUAL_DST_IP6_BITMAP_UPPER")
#endif
#ifndef QUAL_DST_IP6_HIGHs
#define QUAL_DST_IP6_HIGHs ("QUAL_DST_IP6_HIGH")
#endif
#ifndef QUAL_DST_IP6_HIGH_MASKs
#define QUAL_DST_IP6_HIGH_MASKs ("QUAL_DST_IP6_HIGH_MASK")
#endif
#ifndef QUAL_DST_IP6_LOWERs
#define QUAL_DST_IP6_LOWERs ("QUAL_DST_IP6_LOWER")
#endif
#ifndef QUAL_DST_IP6_MASK_LOWERs
#define QUAL_DST_IP6_MASK_LOWERs ("QUAL_DST_IP6_MASK_LOWER")
#endif
#ifndef QUAL_DST_IP6_MASK_UPPERs
#define QUAL_DST_IP6_MASK_UPPERs ("QUAL_DST_IP6_MASK_UPPER")
#endif
#ifndef QUAL_DST_IP6_UPPERs
#define QUAL_DST_IP6_UPPERs ("QUAL_DST_IP6_UPPER")
#endif
#ifndef QUAL_DST_IP_LOCALs
#define QUAL_DST_IP_LOCALs ("QUAL_DST_IP_LOCAL")
#endif
#ifndef QUAL_DST_IP_LOCAL_BITMAPs
#define QUAL_DST_IP_LOCAL_BITMAPs ("QUAL_DST_IP_LOCAL_BITMAP")
#endif
#ifndef QUAL_DST_IP_LOCAL_MASKs
#define QUAL_DST_IP_LOCAL_MASKs ("QUAL_DST_IP_LOCAL_MASK")
#endif
#ifndef QUAL_DST_IP_OFFSETs
#define QUAL_DST_IP_OFFSETs ("QUAL_DST_IP_OFFSET")
#endif
#ifndef QUAL_DST_IP_ORDERs
#define QUAL_DST_IP_ORDERs ("QUAL_DST_IP_ORDER")
#endif
#ifndef QUAL_DST_IP_WIDTHs
#define QUAL_DST_IP_WIDTHs ("QUAL_DST_IP_WIDTH")
#endif
#ifndef QUAL_DST_MACs
#define QUAL_DST_MACs ("QUAL_DST_MAC")
#endif
#ifndef QUAL_DST_MAC_BITMAPs
#define QUAL_DST_MAC_BITMAPs ("QUAL_DST_MAC_BITMAP")
#endif
#ifndef QUAL_DST_MAC_MASKs
#define QUAL_DST_MAC_MASKs ("QUAL_DST_MAC_MASK")
#endif
#ifndef QUAL_DST_MAC_OFFSETs
#define QUAL_DST_MAC_OFFSETs ("QUAL_DST_MAC_OFFSET")
#endif
#ifndef QUAL_DST_MAC_ORDERs
#define QUAL_DST_MAC_ORDERs ("QUAL_DST_MAC_ORDER")
#endif
#ifndef QUAL_DST_MAC_WIDTHs
#define QUAL_DST_MAC_WIDTHs ("QUAL_DST_MAC_WIDTH")
#endif
#ifndef QUAL_DST_MODULEs
#define QUAL_DST_MODULEs ("QUAL_DST_MODULE")
#endif
#ifndef QUAL_DST_MODULE_BITMAPs
#define QUAL_DST_MODULE_BITMAPs ("QUAL_DST_MODULE_BITMAP")
#endif
#ifndef QUAL_DST_MODULE_MASKs
#define QUAL_DST_MODULE_MASKs ("QUAL_DST_MODULE_MASK")
#endif
#ifndef QUAL_DST_PORTs
#define QUAL_DST_PORTs ("QUAL_DST_PORT")
#endif
#ifndef QUAL_DST_PORT_BITMAPs
#define QUAL_DST_PORT_BITMAPs ("QUAL_DST_PORT_BITMAP")
#endif
#ifndef QUAL_DST_PORT_MASKs
#define QUAL_DST_PORT_MASKs ("QUAL_DST_PORT_MASK")
#endif
#ifndef QUAL_DST_TRUNKs
#define QUAL_DST_TRUNKs ("QUAL_DST_TRUNK")
#endif
#ifndef QUAL_DST_TRUNK_BITMAPs
#define QUAL_DST_TRUNK_BITMAPs ("QUAL_DST_TRUNK_BITMAP")
#endif
#ifndef QUAL_DST_TRUNK_MASKs
#define QUAL_DST_TRUNK_MASKs ("QUAL_DST_TRUNK_MASK")
#endif
#ifndef QUAL_DST_VPs
#define QUAL_DST_VPs ("QUAL_DST_VP")
#endif
#ifndef QUAL_DST_VP_BITMAPs
#define QUAL_DST_VP_BITMAPs ("QUAL_DST_VP_BITMAP")
#endif
#ifndef QUAL_DST_VP_MASKs
#define QUAL_DST_VP_MASKs ("QUAL_DST_VP_MASK")
#endif
#ifndef QUAL_DST_VP_TRUNKs
#define QUAL_DST_VP_TRUNKs ("QUAL_DST_VP_TRUNK")
#endif
#ifndef QUAL_DST_VP_TRUNK_BITMAPs
#define QUAL_DST_VP_TRUNK_BITMAPs ("QUAL_DST_VP_TRUNK_BITMAP")
#endif
#ifndef QUAL_DST_VP_TRUNK_MASKs
#define QUAL_DST_VP_TRUNK_MASKs ("QUAL_DST_VP_TRUNK_MASK")
#endif
#ifndef QUAL_DST_VP_VALIDs
#define QUAL_DST_VP_VALIDs ("QUAL_DST_VP_VALID")
#endif
#ifndef QUAL_DST_VP_VALID_BITMAPs
#define QUAL_DST_VP_VALID_BITMAPs ("QUAL_DST_VP_VALID_BITMAP")
#endif
#ifndef QUAL_DST_VP_VALID_MASKs
#define QUAL_DST_VP_VALID_MASKs ("QUAL_DST_VP_VALID_MASK")
#endif
#ifndef QUAL_EGR_DVPs
#define QUAL_EGR_DVPs ("QUAL_EGR_DVP")
#endif
#ifndef QUAL_EGR_DVP_CLASS_IDs
#define QUAL_EGR_DVP_CLASS_IDs ("QUAL_EGR_DVP_CLASS_ID")
#endif
#ifndef QUAL_EGR_DVP_CLASS_ID_MASKs
#define QUAL_EGR_DVP_CLASS_ID_MASKs ("QUAL_EGR_DVP_CLASS_ID_MASK")
#endif
#ifndef QUAL_EGR_DVP_GROUP_IDs
#define QUAL_EGR_DVP_GROUP_IDs ("QUAL_EGR_DVP_GROUP_ID")
#endif
#ifndef QUAL_EGR_DVP_GROUP_ID_MASKs
#define QUAL_EGR_DVP_GROUP_ID_MASKs ("QUAL_EGR_DVP_GROUP_ID_MASK")
#endif
#ifndef QUAL_EGR_DVP_MASKs
#define QUAL_EGR_DVP_MASKs ("QUAL_EGR_DVP_MASK")
#endif
#ifndef QUAL_EGR_L3_IIF_CLASS_IDs
#define QUAL_EGR_L3_IIF_CLASS_IDs ("QUAL_EGR_L3_IIF_CLASS_ID")
#endif
#ifndef QUAL_EGR_L3_IIF_CLASS_ID_MASKs
#define QUAL_EGR_L3_IIF_CLASS_ID_MASKs ("QUAL_EGR_L3_IIF_CLASS_ID_MASK")
#endif
#ifndef QUAL_EGR_NHOP_CLASS_IDs
#define QUAL_EGR_NHOP_CLASS_IDs ("QUAL_EGR_NHOP_CLASS_ID")
#endif
#ifndef QUAL_EGR_NHOP_CLASS_ID_MASKs
#define QUAL_EGR_NHOP_CLASS_ID_MASKs ("QUAL_EGR_NHOP_CLASS_ID_MASK")
#endif
#ifndef QUAL_EM_FIRST_LOOKUP_CLASS_IDs
#define QUAL_EM_FIRST_LOOKUP_CLASS_IDs ("QUAL_EM_FIRST_LOOKUP_CLASS_ID")
#endif
#ifndef QUAL_EM_FIRST_LOOKUP_CLASS_ID_BITMAPs
#define QUAL_EM_FIRST_LOOKUP_CLASS_ID_BITMAPs ("QUAL_EM_FIRST_LOOKUP_CLASS_ID_BITMAP")
#endif
#ifndef QUAL_EM_FIRST_LOOKUP_CLASS_ID_MASKs
#define QUAL_EM_FIRST_LOOKUP_CLASS_ID_MASKs ("QUAL_EM_FIRST_LOOKUP_CLASS_ID_MASK")
#endif
#ifndef QUAL_EM_FIRST_LOOKUP_HITs
#define QUAL_EM_FIRST_LOOKUP_HITs ("QUAL_EM_FIRST_LOOKUP_HIT")
#endif
#ifndef QUAL_EM_FIRST_LOOKUP_HIT_MASKs
#define QUAL_EM_FIRST_LOOKUP_HIT_MASKs ("QUAL_EM_FIRST_LOOKUP_HIT_MASK")
#endif
#ifndef QUAL_EM_FIRST_LOOKUP_LTIDs
#define QUAL_EM_FIRST_LOOKUP_LTIDs ("QUAL_EM_FIRST_LOOKUP_LTID")
#endif
#ifndef QUAL_EM_FIRST_LOOKUP_LTID_MASKs
#define QUAL_EM_FIRST_LOOKUP_LTID_MASKs ("QUAL_EM_FIRST_LOOKUP_LTID_MASK")
#endif
#ifndef QUAL_EM_GROUP_CLASS_ID_0s
#define QUAL_EM_GROUP_CLASS_ID_0s ("QUAL_EM_GROUP_CLASS_ID_0")
#endif
#ifndef QUAL_EM_GROUP_CLASS_ID_0_BITMAPs
#define QUAL_EM_GROUP_CLASS_ID_0_BITMAPs ("QUAL_EM_GROUP_CLASS_ID_0_BITMAP")
#endif
#ifndef QUAL_EM_GROUP_CLASS_ID_0_MASKs
#define QUAL_EM_GROUP_CLASS_ID_0_MASKs ("QUAL_EM_GROUP_CLASS_ID_0_MASK")
#endif
#ifndef QUAL_EM_GROUP_CLASS_ID_1s
#define QUAL_EM_GROUP_CLASS_ID_1s ("QUAL_EM_GROUP_CLASS_ID_1")
#endif
#ifndef QUAL_EM_GROUP_CLASS_ID_1_BITMAPs
#define QUAL_EM_GROUP_CLASS_ID_1_BITMAPs ("QUAL_EM_GROUP_CLASS_ID_1_BITMAP")
#endif
#ifndef QUAL_EM_GROUP_CLASS_ID_1_MASKs
#define QUAL_EM_GROUP_CLASS_ID_1_MASKs ("QUAL_EM_GROUP_CLASS_ID_1_MASK")
#endif
#ifndef QUAL_EM_SECOND_LOOKUP_CLASS_IDs
#define QUAL_EM_SECOND_LOOKUP_CLASS_IDs ("QUAL_EM_SECOND_LOOKUP_CLASS_ID")
#endif
#ifndef QUAL_EM_SECOND_LOOKUP_CLASS_ID_BITMAPs
#define QUAL_EM_SECOND_LOOKUP_CLASS_ID_BITMAPs ("QUAL_EM_SECOND_LOOKUP_CLASS_ID_BITMAP")
#endif
#ifndef QUAL_EM_SECOND_LOOKUP_CLASS_ID_MASKs
#define QUAL_EM_SECOND_LOOKUP_CLASS_ID_MASKs ("QUAL_EM_SECOND_LOOKUP_CLASS_ID_MASK")
#endif
#ifndef QUAL_EM_SECOND_LOOKUP_HITs
#define QUAL_EM_SECOND_LOOKUP_HITs ("QUAL_EM_SECOND_LOOKUP_HIT")
#endif
#ifndef QUAL_EM_SECOND_LOOKUP_HIT_MASKs
#define QUAL_EM_SECOND_LOOKUP_HIT_MASKs ("QUAL_EM_SECOND_LOOKUP_HIT_MASK")
#endif
#ifndef QUAL_EM_SECOND_LOOKUP_LTIDs
#define QUAL_EM_SECOND_LOOKUP_LTIDs ("QUAL_EM_SECOND_LOOKUP_LTID")
#endif
#ifndef QUAL_EM_SECOND_LOOKUP_LTID_MASKs
#define QUAL_EM_SECOND_LOOKUP_LTID_MASKs ("QUAL_EM_SECOND_LOOKUP_LTID_MASK")
#endif
#ifndef QUAL_ETAGs
#define QUAL_ETAGs ("QUAL_ETAG")
#endif
#ifndef QUAL_ETAG_BITMAPs
#define QUAL_ETAG_BITMAPs ("QUAL_ETAG_BITMAP")
#endif
#ifndef QUAL_ETAG_MASKs
#define QUAL_ETAG_MASKs ("QUAL_ETAG_MASK")
#endif
#ifndef QUAL_ETHERTYPEs
#define QUAL_ETHERTYPEs ("QUAL_ETHERTYPE")
#endif
#ifndef QUAL_ETHERTYPE_BITMAPs
#define QUAL_ETHERTYPE_BITMAPs ("QUAL_ETHERTYPE_BITMAP")
#endif
#ifndef QUAL_ETHERTYPE_MASKs
#define QUAL_ETHERTYPE_MASKs ("QUAL_ETHERTYPE_MASK")
#endif
#ifndef QUAL_FP_ING_GRP_SEL_CLASSs
#define QUAL_FP_ING_GRP_SEL_CLASSs ("QUAL_FP_ING_GRP_SEL_CLASS")
#endif
#ifndef QUAL_FP_ING_GRP_SEL_CLASS_BITMAPs
#define QUAL_FP_ING_GRP_SEL_CLASS_BITMAPs ("QUAL_FP_ING_GRP_SEL_CLASS_BITMAP")
#endif
#ifndef QUAL_FP_ING_GRP_SEL_CLASS_MASKs
#define QUAL_FP_ING_GRP_SEL_CLASS_MASKs ("QUAL_FP_ING_GRP_SEL_CLASS_MASK")
#endif
#ifndef QUAL_FP_VLAN_CLASS0s
#define QUAL_FP_VLAN_CLASS0s ("QUAL_FP_VLAN_CLASS0")
#endif
#ifndef QUAL_FP_VLAN_CLASS0_BITMAPs
#define QUAL_FP_VLAN_CLASS0_BITMAPs ("QUAL_FP_VLAN_CLASS0_BITMAP")
#endif
#ifndef QUAL_FP_VLAN_CLASS0_MASKs
#define QUAL_FP_VLAN_CLASS0_MASKs ("QUAL_FP_VLAN_CLASS0_MASK")
#endif
#ifndef QUAL_FP_VLAN_CLASS1s
#define QUAL_FP_VLAN_CLASS1s ("QUAL_FP_VLAN_CLASS1")
#endif
#ifndef QUAL_FP_VLAN_CLASS1_BITMAPs
#define QUAL_FP_VLAN_CLASS1_BITMAPs ("QUAL_FP_VLAN_CLASS1_BITMAP")
#endif
#ifndef QUAL_FP_VLAN_CLASS1_MASKs
#define QUAL_FP_VLAN_CLASS1_MASKs ("QUAL_FP_VLAN_CLASS1_MASK")
#endif
#ifndef QUAL_FP_VLAN_PORT_GRPs
#define QUAL_FP_VLAN_PORT_GRPs ("QUAL_FP_VLAN_PORT_GRP")
#endif
#ifndef QUAL_FP_VLAN_PORT_GRP_BITMAPs
#define QUAL_FP_VLAN_PORT_GRP_BITMAPs ("QUAL_FP_VLAN_PORT_GRP_BITMAP")
#endif
#ifndef QUAL_FP_VLAN_PORT_GRP_MASKs
#define QUAL_FP_VLAN_PORT_GRP_MASKs ("QUAL_FP_VLAN_PORT_GRP_MASK")
#endif
#ifndef QUAL_FWD_TYPEs
#define QUAL_FWD_TYPEs ("QUAL_FWD_TYPE")
#endif
#ifndef QUAL_FWD_TYPE_BITMAPs
#define QUAL_FWD_TYPE_BITMAPs ("QUAL_FWD_TYPE_BITMAP")
#endif
#ifndef QUAL_FWD_VLAN_IDs
#define QUAL_FWD_VLAN_IDs ("QUAL_FWD_VLAN_ID")
#endif
#ifndef QUAL_FWD_VLAN_ID_BITMAPs
#define QUAL_FWD_VLAN_ID_BITMAPs ("QUAL_FWD_VLAN_ID_BITMAP")
#endif
#ifndef QUAL_FWD_VLAN_ID_MASKs
#define QUAL_FWD_VLAN_ID_MASKs ("QUAL_FWD_VLAN_ID_MASK")
#endif
#ifndef QUAL_FWD_VLAN_VALIDs
#define QUAL_FWD_VLAN_VALIDs ("QUAL_FWD_VLAN_VALID")
#endif
#ifndef QUAL_FWD_VLAN_VALID_BITMAPs
#define QUAL_FWD_VLAN_VALID_BITMAPs ("QUAL_FWD_VLAN_VALID_BITMAP")
#endif
#ifndef QUAL_FWD_VLAN_VALID_MASKs
#define QUAL_FWD_VLAN_VALID_MASKs ("QUAL_FWD_VLAN_VALID_MASK")
#endif
#ifndef QUAL_GAL_PRESENTs
#define QUAL_GAL_PRESENTs ("QUAL_GAL_PRESENT")
#endif
#ifndef QUAL_GAL_PRESENT_BITMAPs
#define QUAL_GAL_PRESENT_BITMAPs ("QUAL_GAL_PRESENT_BITMAP")
#endif
#ifndef QUAL_GAL_PRESENT_MASKs
#define QUAL_GAL_PRESENT_MASKs ("QUAL_GAL_PRESENT_MASK")
#endif
#ifndef QUAL_GSH_ETHERTYPE_LSB_4BITs
#define QUAL_GSH_ETHERTYPE_LSB_4BITs ("QUAL_GSH_ETHERTYPE_LSB_4BIT")
#endif
#ifndef QUAL_GSH_ETHERTYPE_LSB_4BIT_BITMAPs
#define QUAL_GSH_ETHERTYPE_LSB_4BIT_BITMAPs ("QUAL_GSH_ETHERTYPE_LSB_4BIT_BITMAP")
#endif
#ifndef QUAL_GSH_ETHERTYPE_LSB_4BIT_MASKs
#define QUAL_GSH_ETHERTYPE_LSB_4BIT_MASKs ("QUAL_GSH_ETHERTYPE_LSB_4BIT_MASK")
#endif
#ifndef QUAL_GSH_OPCODEs
#define QUAL_GSH_OPCODEs ("QUAL_GSH_OPCODE")
#endif
#ifndef QUAL_GSH_OPCODE_BITMAPs
#define QUAL_GSH_OPCODE_BITMAPs ("QUAL_GSH_OPCODE_BITMAP")
#endif
#ifndef QUAL_GSH_OPCODE_MASKs
#define QUAL_GSH_OPCODE_MASKs ("QUAL_GSH_OPCODE_MASK")
#endif
#ifndef QUAL_GSH_SYSTEM_DSTs
#define QUAL_GSH_SYSTEM_DSTs ("QUAL_GSH_SYSTEM_DST")
#endif
#ifndef QUAL_GSH_SYSTEM_DST_BITMAPs
#define QUAL_GSH_SYSTEM_DST_BITMAPs ("QUAL_GSH_SYSTEM_DST_BITMAP")
#endif
#ifndef QUAL_GSH_SYSTEM_DST_MASKs
#define QUAL_GSH_SYSTEM_DST_MASKs ("QUAL_GSH_SYSTEM_DST_MASK")
#endif
#ifndef QUAL_HIGIGLOOKUP_PKTs
#define QUAL_HIGIGLOOKUP_PKTs ("QUAL_HIGIGLOOKUP_PKT")
#endif
#ifndef QUAL_HIGIGLOOKUP_PKT_BITMAPs
#define QUAL_HIGIGLOOKUP_PKT_BITMAPs ("QUAL_HIGIGLOOKUP_PKT_BITMAP")
#endif
#ifndef QUAL_HIGIGLOOKUP_PKT_MASKs
#define QUAL_HIGIGLOOKUP_PKT_MASKs ("QUAL_HIGIGLOOKUP_PKT_MASK")
#endif
#ifndef QUAL_HIGIG_PKTs
#define QUAL_HIGIG_PKTs ("QUAL_HIGIG_PKT")
#endif
#ifndef QUAL_HIGIG_PKT_BITMAPs
#define QUAL_HIGIG_PKT_BITMAPs ("QUAL_HIGIG_PKT_BITMAP")
#endif
#ifndef QUAL_HIGIG_PKT_MASKs
#define QUAL_HIGIG_PKT_MASKs ("QUAL_HIGIG_PKT_MASK")
#endif
#ifndef QUAL_ICMP_ERROR_PKTs
#define QUAL_ICMP_ERROR_PKTs ("QUAL_ICMP_ERROR_PKT")
#endif
#ifndef QUAL_ICMP_ERROR_PKT_BITMAPs
#define QUAL_ICMP_ERROR_PKT_BITMAPs ("QUAL_ICMP_ERROR_PKT_BITMAP")
#endif
#ifndef QUAL_ICMP_ERROR_PKT_MASKs
#define QUAL_ICMP_ERROR_PKT_MASKs ("QUAL_ICMP_ERROR_PKT_MASK")
#endif
#ifndef QUAL_ICMP_TYPE_CODEs
#define QUAL_ICMP_TYPE_CODEs ("QUAL_ICMP_TYPE_CODE")
#endif
#ifndef QUAL_ICMP_TYPE_CODE_BITMAPs
#define QUAL_ICMP_TYPE_CODE_BITMAPs ("QUAL_ICMP_TYPE_CODE_BITMAP")
#endif
#ifndef QUAL_ICMP_TYPE_CODE_MASKs
#define QUAL_ICMP_TYPE_CODE_MASKs ("QUAL_ICMP_TYPE_CODE_MASK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_FLAGSs
#define QUAL_INBAND_TELEMETRY_FLAGSs ("QUAL_INBAND_TELEMETRY_FLAGS")
#endif
#ifndef QUAL_INBAND_TELEMETRY_FLAGS_BITMAPs
#define QUAL_INBAND_TELEMETRY_FLAGS_BITMAPs ("QUAL_INBAND_TELEMETRY_FLAGS_BITMAP")
#endif
#ifndef QUAL_INBAND_TELEMETRY_FLAGS_MASKs
#define QUAL_INBAND_TELEMETRY_FLAGS_MASKs ("QUAL_INBAND_TELEMETRY_FLAGS_MASK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HDR_IN_TNLs
#define QUAL_INBAND_TELEMETRY_HDR_IN_TNLs ("QUAL_INBAND_TELEMETRY_HDR_IN_TNL")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HDR_IN_TNL_BITMAPs
#define QUAL_INBAND_TELEMETRY_HDR_IN_TNL_BITMAPs ("QUAL_INBAND_TELEMETRY_HDR_IN_TNL_BITMAP")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HDR_IN_TNL_MASKs
#define QUAL_INBAND_TELEMETRY_HDR_IN_TNL_MASKs ("QUAL_INBAND_TELEMETRY_HDR_IN_TNL_MASK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HDR_TYPEs
#define QUAL_INBAND_TELEMETRY_HDR_TYPEs ("QUAL_INBAND_TELEMETRY_HDR_TYPE")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HDR_TYPE_BITMAPs
#define QUAL_INBAND_TELEMETRY_HDR_TYPE_BITMAPs ("QUAL_INBAND_TELEMETRY_HDR_TYPE_BITMAP")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HDR_TYPE_MASKs
#define QUAL_INBAND_TELEMETRY_HDR_TYPE_MASKs ("QUAL_INBAND_TELEMETRY_HDR_TYPE_MASK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUSs
#define QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUSs ("QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_BITMAPs
#define QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_BITMAPs ("QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_BITMAP")
#endif
#ifndef QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_MASKs
#define QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_MASKs ("QUAL_INBAND_TELEMETRY_HOP_LIMIT_CHECK_STATUS_MASK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECKs
#define QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECKs ("QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_BITMAPs
#define QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_BITMAPs ("QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_BITMAP")
#endif
#ifndef QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_MASKs
#define QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_MASKs ("QUAL_INBAND_TELEMETRY_MAX_LENGTH_CHECK_MASK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_MD_HDR_TYPEs
#define QUAL_INBAND_TELEMETRY_MD_HDR_TYPEs ("QUAL_INBAND_TELEMETRY_MD_HDR_TYPE")
#endif
#ifndef QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_BITMAPs
#define QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_BITMAPs ("QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_BITMAP")
#endif
#ifndef QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_MASKs
#define QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_MASKs ("QUAL_INBAND_TELEMETRY_MD_HDR_TYPE_MASK")
#endif
#ifndef QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZEROs
#define QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZEROs ("QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO")
#endif
#ifndef QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_BITMAPs
#define QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_BITMAPs ("QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_BITMAP")
#endif
#ifndef QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_MASKs
#define QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_MASKs ("QUAL_INBAND_TELEMETRY_UDP_CHECKSUM_ZERO_MASK")
#endif
#ifndef QUAL_INGRESS_PORT_OFFSETs
#define QUAL_INGRESS_PORT_OFFSETs ("QUAL_INGRESS_PORT_OFFSET")
#endif
#ifndef QUAL_INGRESS_PORT_ORDERs
#define QUAL_INGRESS_PORT_ORDERs ("QUAL_INGRESS_PORT_ORDER")
#endif
#ifndef QUAL_INGRESS_PORT_WIDTHs
#define QUAL_INGRESS_PORT_WIDTHs ("QUAL_INGRESS_PORT_WIDTH")
#endif
#ifndef QUAL_ING_CLASS_IDs
#define QUAL_ING_CLASS_IDs ("QUAL_ING_CLASS_ID")
#endif
#ifndef QUAL_ING_CLASS_ID_MASKs
#define QUAL_ING_CLASS_ID_MASKs ("QUAL_ING_CLASS_ID_MASK")
#endif
#ifndef QUAL_ING_CLASS_ID_TYPEs
#define QUAL_ING_CLASS_ID_TYPEs ("QUAL_ING_CLASS_ID_TYPE")
#endif
#ifndef QUAL_ING_STP_STATEs
#define QUAL_ING_STP_STATEs ("QUAL_ING_STP_STATE")
#endif
#ifndef QUAL_ING_STP_STATE_BITMAPs
#define QUAL_ING_STP_STATE_BITMAPs ("QUAL_ING_STP_STATE_BITMAP")
#endif
#ifndef QUAL_INNER_DST_IP4s
#define QUAL_INNER_DST_IP4s ("QUAL_INNER_DST_IP4")
#endif
#ifndef QUAL_INNER_DST_IP4_MASKs
#define QUAL_INNER_DST_IP4_MASKs ("QUAL_INNER_DST_IP4_MASK")
#endif
#ifndef QUAL_INNER_DST_IP6s
#define QUAL_INNER_DST_IP6s ("QUAL_INNER_DST_IP6")
#endif
#ifndef QUAL_INNER_DST_IP6_BITMAP_LOWERs
#define QUAL_INNER_DST_IP6_BITMAP_LOWERs ("QUAL_INNER_DST_IP6_BITMAP_LOWER")
#endif
#ifndef QUAL_INNER_DST_IP6_BITMAP_UPPERs
#define QUAL_INNER_DST_IP6_BITMAP_UPPERs ("QUAL_INNER_DST_IP6_BITMAP_UPPER")
#endif
#ifndef QUAL_INNER_DST_IP6_HIGHs
#define QUAL_INNER_DST_IP6_HIGHs ("QUAL_INNER_DST_IP6_HIGH")
#endif
#ifndef QUAL_INNER_DST_IP6_HIGH_MASKs
#define QUAL_INNER_DST_IP6_HIGH_MASKs ("QUAL_INNER_DST_IP6_HIGH_MASK")
#endif
#ifndef QUAL_INNER_DST_IP6_LOWERs
#define QUAL_INNER_DST_IP6_LOWERs ("QUAL_INNER_DST_IP6_LOWER")
#endif
#ifndef QUAL_INNER_DST_IP6_MASK_LOWERs
#define QUAL_INNER_DST_IP6_MASK_LOWERs ("QUAL_INNER_DST_IP6_MASK_LOWER")
#endif
#ifndef QUAL_INNER_DST_IP6_MASK_UPPERs
#define QUAL_INNER_DST_IP6_MASK_UPPERs ("QUAL_INNER_DST_IP6_MASK_UPPER")
#endif
#ifndef QUAL_INNER_DST_IP6_UPPERs
#define QUAL_INNER_DST_IP6_UPPERs ("QUAL_INNER_DST_IP6_UPPER")
#endif
#ifndef QUAL_INNER_IP_FRAGs
#define QUAL_INNER_IP_FRAGs ("QUAL_INNER_IP_FRAG")
#endif
#ifndef QUAL_INNER_IP_PROTOCOLs
#define QUAL_INNER_IP_PROTOCOLs ("QUAL_INNER_IP_PROTOCOL")
#endif
#ifndef QUAL_INNER_IP_PROTOCOL_MASKs
#define QUAL_INNER_IP_PROTOCOL_MASKs ("QUAL_INNER_IP_PROTOCOL_MASK")
#endif
#ifndef QUAL_INNER_IP_PROTO_COMMONs
#define QUAL_INNER_IP_PROTO_COMMONs ("QUAL_INNER_IP_PROTO_COMMON")
#endif
#ifndef QUAL_INNER_IP_TYPEs
#define QUAL_INNER_IP_TYPEs ("QUAL_INNER_IP_TYPE")
#endif
#ifndef QUAL_INNER_L2_L3_ROUTABLE_PKTs
#define QUAL_INNER_L2_L3_ROUTABLE_PKTs ("QUAL_INNER_L2_L3_ROUTABLE_PKT")
#endif
#ifndef QUAL_INNER_L2_L3_ROUTABLE_PKT_BITMAPs
#define QUAL_INNER_L2_L3_ROUTABLE_PKT_BITMAPs ("QUAL_INNER_L2_L3_ROUTABLE_PKT_BITMAP")
#endif
#ifndef QUAL_INNER_L2_L3_ROUTABLE_PKT_MASKs
#define QUAL_INNER_L2_L3_ROUTABLE_PKT_MASKs ("QUAL_INNER_L2_L3_ROUTABLE_PKT_MASK")
#endif
#ifndef QUAL_INNER_L2_OPAQUE_TAGs
#define QUAL_INNER_L2_OPAQUE_TAGs ("QUAL_INNER_L2_OPAQUE_TAG")
#endif
#ifndef QUAL_INNER_L2_OPAQUE_TAG_BITMAPs
#define QUAL_INNER_L2_OPAQUE_TAG_BITMAPs ("QUAL_INNER_L2_OPAQUE_TAG_BITMAP")
#endif
#ifndef QUAL_INNER_L2_OPAQUE_TAG_MASKs
#define QUAL_INNER_L2_OPAQUE_TAG_MASKs ("QUAL_INNER_L2_OPAQUE_TAG_MASK")
#endif
#ifndef QUAL_INNER_L2_OPAQUE_TAG_PRESENTs
#define QUAL_INNER_L2_OPAQUE_TAG_PRESENTs ("QUAL_INNER_L2_OPAQUE_TAG_PRESENT")
#endif
#ifndef QUAL_INNER_L2_OPAQUE_TAG_PRESENT_BITMAPs
#define QUAL_INNER_L2_OPAQUE_TAG_PRESENT_BITMAPs ("QUAL_INNER_L2_OPAQUE_TAG_PRESENT_BITMAP")
#endif
#ifndef QUAL_INNER_L2_OPAQUE_TAG_PRESENT_MASKs
#define QUAL_INNER_L2_OPAQUE_TAG_PRESENT_MASKs ("QUAL_INNER_L2_OPAQUE_TAG_PRESENT_MASK")
#endif
#ifndef QUAL_INNER_L2_OUTER_TPIDs
#define QUAL_INNER_L2_OUTER_TPIDs ("QUAL_INNER_L2_OUTER_TPID")
#endif
#ifndef QUAL_INNER_L2_OUTER_TPID_BITMAPs
#define QUAL_INNER_L2_OUTER_TPID_BITMAPs ("QUAL_INNER_L2_OUTER_TPID_BITMAP")
#endif
#ifndef QUAL_INNER_L2_VLAN_OUTER_PRESENTs
#define QUAL_INNER_L2_VLAN_OUTER_PRESENTs ("QUAL_INNER_L2_VLAN_OUTER_PRESENT")
#endif
#ifndef QUAL_INNER_L2_VLAN_OUTER_PRESENT_BITMAPs
#define QUAL_INNER_L2_VLAN_OUTER_PRESENT_BITMAPs ("QUAL_INNER_L2_VLAN_OUTER_PRESENT_BITMAP")
#endif
#ifndef QUAL_INNER_L2_VLAN_OUTER_PRESENT_MASKs
#define QUAL_INNER_L2_VLAN_OUTER_PRESENT_MASKs ("QUAL_INNER_L2_VLAN_OUTER_PRESENT_MASK")
#endif
#ifndef QUAL_INNER_L4DST_PORTs
#define QUAL_INNER_L4DST_PORTs ("QUAL_INNER_L4DST_PORT")
#endif
#ifndef QUAL_INNER_L4DST_PORT_MASKs
#define QUAL_INNER_L4DST_PORT_MASKs ("QUAL_INNER_L4DST_PORT_MASK")
#endif
#ifndef QUAL_INNER_L4SRC_PORTs
#define QUAL_INNER_L4SRC_PORTs ("QUAL_INNER_L4SRC_PORT")
#endif
#ifndef QUAL_INNER_L4SRC_PORT_MASKs
#define QUAL_INNER_L4SRC_PORT_MASKs ("QUAL_INNER_L4SRC_PORT_MASK")
#endif
#ifndef QUAL_INNER_SRC_IP4s
#define QUAL_INNER_SRC_IP4s ("QUAL_INNER_SRC_IP4")
#endif
#ifndef QUAL_INNER_SRC_IP4_MASKs
#define QUAL_INNER_SRC_IP4_MASKs ("QUAL_INNER_SRC_IP4_MASK")
#endif
#ifndef QUAL_INNER_SRC_IP6s
#define QUAL_INNER_SRC_IP6s ("QUAL_INNER_SRC_IP6")
#endif
#ifndef QUAL_INNER_SRC_IP6_HIGHs
#define QUAL_INNER_SRC_IP6_HIGHs ("QUAL_INNER_SRC_IP6_HIGH")
#endif
#ifndef QUAL_INNER_SRC_IP6_HIGH_MASKs
#define QUAL_INNER_SRC_IP6_HIGH_MASKs ("QUAL_INNER_SRC_IP6_HIGH_MASK")
#endif
#ifndef QUAL_INNER_SRC_IP6_LOWERs
#define QUAL_INNER_SRC_IP6_LOWERs ("QUAL_INNER_SRC_IP6_LOWER")
#endif
#ifndef QUAL_INNER_SRC_IP6_MASK_LOWERs
#define QUAL_INNER_SRC_IP6_MASK_LOWERs ("QUAL_INNER_SRC_IP6_MASK_LOWER")
#endif
#ifndef QUAL_INNER_SRC_IP6_MASK_UPPERs
#define QUAL_INNER_SRC_IP6_MASK_UPPERs ("QUAL_INNER_SRC_IP6_MASK_UPPER")
#endif
#ifndef QUAL_INNER_SRC_IP6_UPPERs
#define QUAL_INNER_SRC_IP6_UPPERs ("QUAL_INNER_SRC_IP6_UPPER")
#endif
#ifndef QUAL_INNER_TOSs
#define QUAL_INNER_TOSs ("QUAL_INNER_TOS")
#endif
#ifndef QUAL_INNER_TOS_MASKs
#define QUAL_INNER_TOS_MASKs ("QUAL_INNER_TOS_MASK")
#endif
#ifndef QUAL_INNER_TPIDs
#define QUAL_INNER_TPIDs ("QUAL_INNER_TPID")
#endif
#ifndef QUAL_INNER_TPID_BITMAPs
#define QUAL_INNER_TPID_BITMAPs ("QUAL_INNER_TPID_BITMAP")
#endif
#ifndef QUAL_INNER_TTLs
#define QUAL_INNER_TTLs ("QUAL_INNER_TTL")
#endif
#ifndef QUAL_INNER_TTL_MASKs
#define QUAL_INNER_TTL_MASKs ("QUAL_INNER_TTL_MASK")
#endif
#ifndef QUAL_INNER_VLAN_CFIs
#define QUAL_INNER_VLAN_CFIs ("QUAL_INNER_VLAN_CFI")
#endif
#ifndef QUAL_INNER_VLAN_CFI_BITMAPs
#define QUAL_INNER_VLAN_CFI_BITMAPs ("QUAL_INNER_VLAN_CFI_BITMAP")
#endif
#ifndef QUAL_INNER_VLAN_CFI_MASKs
#define QUAL_INNER_VLAN_CFI_MASKs ("QUAL_INNER_VLAN_CFI_MASK")
#endif
#ifndef QUAL_INNER_VLAN_IDs
#define QUAL_INNER_VLAN_IDs ("QUAL_INNER_VLAN_ID")
#endif
#ifndef QUAL_INNER_VLAN_ID_BITMAPs
#define QUAL_INNER_VLAN_ID_BITMAPs ("QUAL_INNER_VLAN_ID_BITMAP")
#endif
#ifndef QUAL_INNER_VLAN_ID_MASKs
#define QUAL_INNER_VLAN_ID_MASKs ("QUAL_INNER_VLAN_ID_MASK")
#endif
#ifndef QUAL_INNER_VLAN_PRIs
#define QUAL_INNER_VLAN_PRIs ("QUAL_INNER_VLAN_PRI")
#endif
#ifndef QUAL_INNER_VLAN_PRI_BITMAPs
#define QUAL_INNER_VLAN_PRI_BITMAPs ("QUAL_INNER_VLAN_PRI_BITMAP")
#endif
#ifndef QUAL_INNER_VLAN_PRI_MASKs
#define QUAL_INNER_VLAN_PRI_MASKs ("QUAL_INNER_VLAN_PRI_MASK")
#endif
#ifndef QUAL_INPORTs
#define QUAL_INPORTs ("QUAL_INPORT")
#endif
#ifndef QUAL_INPORTSs
#define QUAL_INPORTSs ("QUAL_INPORTS")
#endif
#ifndef QUAL_INPORTS_BITMAPs
#define QUAL_INPORTS_BITMAPs ("QUAL_INPORTS_BITMAP")
#endif
#ifndef QUAL_INPORTS_MASKs
#define QUAL_INPORTS_MASKs ("QUAL_INPORTS_MASK")
#endif
#ifndef QUAL_INPORT_BITMAPs
#define QUAL_INPORT_BITMAPs ("QUAL_INPORT_BITMAP")
#endif
#ifndef QUAL_INPORT_MASKs
#define QUAL_INPORT_MASKs ("QUAL_INPORT_MASK")
#endif
#ifndef QUAL_INT_CNs
#define QUAL_INT_CNs ("QUAL_INT_CN")
#endif
#ifndef QUAL_INT_CN_BITMAPs
#define QUAL_INT_CN_BITMAPs ("QUAL_INT_CN_BITMAP")
#endif
#ifndef QUAL_INT_CN_MASKs
#define QUAL_INT_CN_MASKs ("QUAL_INT_CN_MASK")
#endif
#ifndef QUAL_INT_PRIs
#define QUAL_INT_PRIs ("QUAL_INT_PRI")
#endif
#ifndef QUAL_INT_PRI_BITMAPs
#define QUAL_INT_PRI_BITMAPs ("QUAL_INT_PRI_BITMAP")
#endif
#ifndef QUAL_INT_PRI_MASKs
#define QUAL_INT_PRI_MASKs ("QUAL_INT_PRI_MASK")
#endif
#ifndef QUAL_IP6_FLOW_LABELs
#define QUAL_IP6_FLOW_LABELs ("QUAL_IP6_FLOW_LABEL")
#endif
#ifndef QUAL_IP6_FLOW_LABEL_BITMAPs
#define QUAL_IP6_FLOW_LABEL_BITMAPs ("QUAL_IP6_FLOW_LABEL_BITMAP")
#endif
#ifndef QUAL_IP6_FLOW_LABEL_MASKs
#define QUAL_IP6_FLOW_LABEL_MASKs ("QUAL_IP6_FLOW_LABEL_MASK")
#endif
#ifndef QUAL_IPADDR_NORMALIZEs
#define QUAL_IPADDR_NORMALIZEs ("QUAL_IPADDR_NORMALIZE")
#endif
#ifndef QUAL_IPADDR_NORMALIZE_BITMAPs
#define QUAL_IPADDR_NORMALIZE_BITMAPs ("QUAL_IPADDR_NORMALIZE_BITMAP")
#endif
#ifndef QUAL_IPADDR_NORMALIZE_MASKs
#define QUAL_IPADDR_NORMALIZE_MASKs ("QUAL_IPADDR_NORMALIZE_MASK")
#endif
#ifndef QUAL_IP_CHECKSUM_VALIDs
#define QUAL_IP_CHECKSUM_VALIDs ("QUAL_IP_CHECKSUM_VALID")
#endif
#ifndef QUAL_IP_CHECKSUM_VALID_BITMAPs
#define QUAL_IP_CHECKSUM_VALID_BITMAPs ("QUAL_IP_CHECKSUM_VALID_BITMAP")
#endif
#ifndef QUAL_IP_CHECKSUM_VALID_MASKs
#define QUAL_IP_CHECKSUM_VALID_MASKs ("QUAL_IP_CHECKSUM_VALID_MASK")
#endif
#ifndef QUAL_IP_FIRST_EH_PROTOs
#define QUAL_IP_FIRST_EH_PROTOs ("QUAL_IP_FIRST_EH_PROTO")
#endif
#ifndef QUAL_IP_FIRST_EH_PROTO_BITMAPs
#define QUAL_IP_FIRST_EH_PROTO_BITMAPs ("QUAL_IP_FIRST_EH_PROTO_BITMAP")
#endif
#ifndef QUAL_IP_FIRST_EH_PROTO_MASKs
#define QUAL_IP_FIRST_EH_PROTO_MASKs ("QUAL_IP_FIRST_EH_PROTO_MASK")
#endif
#ifndef QUAL_IP_FIRST_EH_SUBCODEs
#define QUAL_IP_FIRST_EH_SUBCODEs ("QUAL_IP_FIRST_EH_SUBCODE")
#endif
#ifndef QUAL_IP_FIRST_EH_SUBCODE_BITMAPs
#define QUAL_IP_FIRST_EH_SUBCODE_BITMAPs ("QUAL_IP_FIRST_EH_SUBCODE_BITMAP")
#endif
#ifndef QUAL_IP_FIRST_EH_SUBCODE_MASKs
#define QUAL_IP_FIRST_EH_SUBCODE_MASKs ("QUAL_IP_FIRST_EH_SUBCODE_MASK")
#endif
#ifndef QUAL_IP_FLAGS_DFs
#define QUAL_IP_FLAGS_DFs ("QUAL_IP_FLAGS_DF")
#endif
#ifndef QUAL_IP_FLAGS_DF_BITMAPs
#define QUAL_IP_FLAGS_DF_BITMAPs ("QUAL_IP_FLAGS_DF_BITMAP")
#endif
#ifndef QUAL_IP_FLAGS_DF_MASKs
#define QUAL_IP_FLAGS_DF_MASKs ("QUAL_IP_FLAGS_DF_MASK")
#endif
#ifndef QUAL_IP_FLAGS_MFs
#define QUAL_IP_FLAGS_MFs ("QUAL_IP_FLAGS_MF")
#endif
#ifndef QUAL_IP_FLAGS_MF_BITMAPs
#define QUAL_IP_FLAGS_MF_BITMAPs ("QUAL_IP_FLAGS_MF_BITMAP")
#endif
#ifndef QUAL_IP_FLAGS_MF_MASKs
#define QUAL_IP_FLAGS_MF_MASKs ("QUAL_IP_FLAGS_MF_MASK")
#endif
#ifndef QUAL_IP_FRAGs
#define QUAL_IP_FRAGs ("QUAL_IP_FRAG")
#endif
#ifndef QUAL_IP_FRAG_BITMAPs
#define QUAL_IP_FRAG_BITMAPs ("QUAL_IP_FRAG_BITMAP")
#endif
#ifndef QUAL_IP_PROTOCOLs
#define QUAL_IP_PROTOCOLs ("QUAL_IP_PROTOCOL")
#endif
#ifndef QUAL_IP_PROTOCOL_BITMAPs
#define QUAL_IP_PROTOCOL_BITMAPs ("QUAL_IP_PROTOCOL_BITMAP")
#endif
#ifndef QUAL_IP_PROTOCOL_MASKs
#define QUAL_IP_PROTOCOL_MASKs ("QUAL_IP_PROTOCOL_MASK")
#endif
#ifndef QUAL_IP_PROTOCOL_OFFSETs
#define QUAL_IP_PROTOCOL_OFFSETs ("QUAL_IP_PROTOCOL_OFFSET")
#endif
#ifndef QUAL_IP_PROTOCOL_ORDERs
#define QUAL_IP_PROTOCOL_ORDERs ("QUAL_IP_PROTOCOL_ORDER")
#endif
#ifndef QUAL_IP_PROTOCOL_WIDTHs
#define QUAL_IP_PROTOCOL_WIDTHs ("QUAL_IP_PROTOCOL_WIDTH")
#endif
#ifndef QUAL_IP_PROTO_COMMONs
#define QUAL_IP_PROTO_COMMONs ("QUAL_IP_PROTO_COMMON")
#endif
#ifndef QUAL_IP_SECOND_EH_PROTOs
#define QUAL_IP_SECOND_EH_PROTOs ("QUAL_IP_SECOND_EH_PROTO")
#endif
#ifndef QUAL_IP_SECOND_EH_PROTO_BITMAPs
#define QUAL_IP_SECOND_EH_PROTO_BITMAPs ("QUAL_IP_SECOND_EH_PROTO_BITMAP")
#endif
#ifndef QUAL_IP_SECOND_EH_PROTO_MASKs
#define QUAL_IP_SECOND_EH_PROTO_MASKs ("QUAL_IP_SECOND_EH_PROTO_MASK")
#endif
#ifndef QUAL_IP_TYPEs
#define QUAL_IP_TYPEs ("QUAL_IP_TYPE")
#endif
#ifndef QUAL_IP_TYPE_BITMAPs
#define QUAL_IP_TYPE_BITMAPs ("QUAL_IP_TYPE_BITMAP")
#endif
#ifndef QUAL_L2CACHE_HITs
#define QUAL_L2CACHE_HITs ("QUAL_L2CACHE_HIT")
#endif
#ifndef QUAL_L2CACHE_HIT_BITMAPs
#define QUAL_L2CACHE_HIT_BITMAPs ("QUAL_L2CACHE_HIT_BITMAP")
#endif
#ifndef QUAL_L2CACHE_HIT_MASKs
#define QUAL_L2CACHE_HIT_MASKs ("QUAL_L2CACHE_HIT_MASK")
#endif
#ifndef QUAL_L2STATION_MOVEs
#define QUAL_L2STATION_MOVEs ("QUAL_L2STATION_MOVE")
#endif
#ifndef QUAL_L2STATION_MOVE_BITMAPs
#define QUAL_L2STATION_MOVE_BITMAPs ("QUAL_L2STATION_MOVE_BITMAP")
#endif
#ifndef QUAL_L2STATION_MOVE_MASKs
#define QUAL_L2STATION_MOVE_MASKs ("QUAL_L2STATION_MOVE_MASK")
#endif
#ifndef QUAL_L2_DST_CLASSs
#define QUAL_L2_DST_CLASSs ("QUAL_L2_DST_CLASS")
#endif
#ifndef QUAL_L2_DST_CLASS_BITMAPs
#define QUAL_L2_DST_CLASS_BITMAPs ("QUAL_L2_DST_CLASS_BITMAP")
#endif
#ifndef QUAL_L2_DST_CLASS_MASKs
#define QUAL_L2_DST_CLASS_MASKs ("QUAL_L2_DST_CLASS_MASK")
#endif
#ifndef QUAL_L2_DST_HITs
#define QUAL_L2_DST_HITs ("QUAL_L2_DST_HIT")
#endif
#ifndef QUAL_L2_DST_HIT_BITMAPs
#define QUAL_L2_DST_HIT_BITMAPs ("QUAL_L2_DST_HIT_BITMAP")
#endif
#ifndef QUAL_L2_DST_HIT_MASKs
#define QUAL_L2_DST_HIT_MASKs ("QUAL_L2_DST_HIT_MASK")
#endif
#ifndef QUAL_L2_FORMATs
#define QUAL_L2_FORMATs ("QUAL_L2_FORMAT")
#endif
#ifndef QUAL_L2_FORMAT_BITMAPs
#define QUAL_L2_FORMAT_BITMAPs ("QUAL_L2_FORMAT_BITMAP")
#endif
#ifndef QUAL_L2_MC_GROUPs
#define QUAL_L2_MC_GROUPs ("QUAL_L2_MC_GROUP")
#endif
#ifndef QUAL_L2_MC_GROUP_BITMAPs
#define QUAL_L2_MC_GROUP_BITMAPs ("QUAL_L2_MC_GROUP_BITMAP")
#endif
#ifndef QUAL_L2_MC_GROUP_MASKs
#define QUAL_L2_MC_GROUP_MASKs ("QUAL_L2_MC_GROUP_MASK")
#endif
#ifndef QUAL_L2_SRC_CLASSs
#define QUAL_L2_SRC_CLASSs ("QUAL_L2_SRC_CLASS")
#endif
#ifndef QUAL_L2_SRC_CLASS_BITMAPs
#define QUAL_L2_SRC_CLASS_BITMAPs ("QUAL_L2_SRC_CLASS_BITMAP")
#endif
#ifndef QUAL_L2_SRC_CLASS_MASKs
#define QUAL_L2_SRC_CLASS_MASKs ("QUAL_L2_SRC_CLASS_MASK")
#endif
#ifndef QUAL_L2_SRC_HITs
#define QUAL_L2_SRC_HITs ("QUAL_L2_SRC_HIT")
#endif
#ifndef QUAL_L2_SRC_HIT_BITMAPs
#define QUAL_L2_SRC_HIT_BITMAPs ("QUAL_L2_SRC_HIT_BITMAP")
#endif
#ifndef QUAL_L2_SRC_HIT_MASKs
#define QUAL_L2_SRC_HIT_MASKs ("QUAL_L2_SRC_HIT_MASK")
#endif
#ifndef QUAL_L2_SRC_STATICs
#define QUAL_L2_SRC_STATICs ("QUAL_L2_SRC_STATIC")
#endif
#ifndef QUAL_L2_SRC_STATIC_BITMAPs
#define QUAL_L2_SRC_STATIC_BITMAPs ("QUAL_L2_SRC_STATIC_BITMAP")
#endif
#ifndef QUAL_L2_SRC_STATIC_MASKs
#define QUAL_L2_SRC_STATIC_MASKs ("QUAL_L2_SRC_STATIC_MASK")
#endif
#ifndef QUAL_L3_DST_CLASSs
#define QUAL_L3_DST_CLASSs ("QUAL_L3_DST_CLASS")
#endif
#ifndef QUAL_L3_DST_CLASS_BITMAPs
#define QUAL_L3_DST_CLASS_BITMAPs ("QUAL_L3_DST_CLASS_BITMAP")
#endif
#ifndef QUAL_L3_DST_CLASS_MASKs
#define QUAL_L3_DST_CLASS_MASKs ("QUAL_L3_DST_CLASS_MASK")
#endif
#ifndef QUAL_L3_DST_HOST_HITs
#define QUAL_L3_DST_HOST_HITs ("QUAL_L3_DST_HOST_HIT")
#endif
#ifndef QUAL_L3_DST_HOST_HIT_BITMAPs
#define QUAL_L3_DST_HOST_HIT_BITMAPs ("QUAL_L3_DST_HOST_HIT_BITMAP")
#endif
#ifndef QUAL_L3_DST_HOST_HIT_MASKs
#define QUAL_L3_DST_HOST_HIT_MASKs ("QUAL_L3_DST_HOST_HIT_MASK")
#endif
#ifndef QUAL_L3_DST_LPM_HITs
#define QUAL_L3_DST_LPM_HITs ("QUAL_L3_DST_LPM_HIT")
#endif
#ifndef QUAL_L3_DST_LPM_HIT_BITMAPs
#define QUAL_L3_DST_LPM_HIT_BITMAPs ("QUAL_L3_DST_LPM_HIT_BITMAP")
#endif
#ifndef QUAL_L3_DST_LPM_HIT_MASKs
#define QUAL_L3_DST_LPM_HIT_MASKs ("QUAL_L3_DST_LPM_HIT_MASK")
#endif
#ifndef QUAL_L3_IIFs
#define QUAL_L3_IIFs ("QUAL_L3_IIF")
#endif
#ifndef QUAL_L3_IIF_BITMAPs
#define QUAL_L3_IIF_BITMAPs ("QUAL_L3_IIF_BITMAP")
#endif
#ifndef QUAL_L3_IIF_CLASS_IDs
#define QUAL_L3_IIF_CLASS_IDs ("QUAL_L3_IIF_CLASS_ID")
#endif
#ifndef QUAL_L3_IIF_CLASS_ID_BITMAPs
#define QUAL_L3_IIF_CLASS_ID_BITMAPs ("QUAL_L3_IIF_CLASS_ID_BITMAP")
#endif
#ifndef QUAL_L3_IIF_CLASS_ID_MASKs
#define QUAL_L3_IIF_CLASS_ID_MASKs ("QUAL_L3_IIF_CLASS_ID_MASK")
#endif
#ifndef QUAL_L3_IIF_MASKs
#define QUAL_L3_IIF_MASKs ("QUAL_L3_IIF_MASK")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_A_0_15s
#define QUAL_L3_L4_COMPRESSION_ID_A_0_15s ("QUAL_L3_L4_COMPRESSION_ID_A_0_15")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_A_0_15_BITMAPs
#define QUAL_L3_L4_COMPRESSION_ID_A_0_15_BITMAPs ("QUAL_L3_L4_COMPRESSION_ID_A_0_15_BITMAP")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_A_0_15_MASKs
#define QUAL_L3_L4_COMPRESSION_ID_A_0_15_MASKs ("QUAL_L3_L4_COMPRESSION_ID_A_0_15_MASK")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_A_31_16s
#define QUAL_L3_L4_COMPRESSION_ID_A_31_16s ("QUAL_L3_L4_COMPRESSION_ID_A_31_16")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_A_31_16_BITMAPs
#define QUAL_L3_L4_COMPRESSION_ID_A_31_16_BITMAPs ("QUAL_L3_L4_COMPRESSION_ID_A_31_16_BITMAP")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_A_31_16_MASKs
#define QUAL_L3_L4_COMPRESSION_ID_A_31_16_MASKs ("QUAL_L3_L4_COMPRESSION_ID_A_31_16_MASK")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_B_0_15s
#define QUAL_L3_L4_COMPRESSION_ID_B_0_15s ("QUAL_L3_L4_COMPRESSION_ID_B_0_15")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_B_0_15_BITMAPs
#define QUAL_L3_L4_COMPRESSION_ID_B_0_15_BITMAPs ("QUAL_L3_L4_COMPRESSION_ID_B_0_15_BITMAP")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_B_0_15_MASKs
#define QUAL_L3_L4_COMPRESSION_ID_B_0_15_MASKs ("QUAL_L3_L4_COMPRESSION_ID_B_0_15_MASK")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_B_31_16s
#define QUAL_L3_L4_COMPRESSION_ID_B_31_16s ("QUAL_L3_L4_COMPRESSION_ID_B_31_16")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_B_31_16_BITMAPs
#define QUAL_L3_L4_COMPRESSION_ID_B_31_16_BITMAPs ("QUAL_L3_L4_COMPRESSION_ID_B_31_16_BITMAP")
#endif
#ifndef QUAL_L3_L4_COMPRESSION_ID_B_31_16_MASKs
#define QUAL_L3_L4_COMPRESSION_ID_B_31_16_MASKs ("QUAL_L3_L4_COMPRESSION_ID_B_31_16_MASK")
#endif
#ifndef QUAL_L3_MC_GROUPs
#define QUAL_L3_MC_GROUPs ("QUAL_L3_MC_GROUP")
#endif
#ifndef QUAL_L3_MC_GROUP_BITMAPs
#define QUAL_L3_MC_GROUP_BITMAPs ("QUAL_L3_MC_GROUP_BITMAP")
#endif
#ifndef QUAL_L3_MC_GROUP_MASKs
#define QUAL_L3_MC_GROUP_MASKs ("QUAL_L3_MC_GROUP_MASK")
#endif
#ifndef QUAL_L3_ROUTABLE_PKTs
#define QUAL_L3_ROUTABLE_PKTs ("QUAL_L3_ROUTABLE_PKT")
#endif
#ifndef QUAL_L3_ROUTABLE_PKT_BITMAPs
#define QUAL_L3_ROUTABLE_PKT_BITMAPs ("QUAL_L3_ROUTABLE_PKT_BITMAP")
#endif
#ifndef QUAL_L3_ROUTABLE_PKT_MASKs
#define QUAL_L3_ROUTABLE_PKT_MASKs ("QUAL_L3_ROUTABLE_PKT_MASK")
#endif
#ifndef QUAL_L3_SRC_CLASSs
#define QUAL_L3_SRC_CLASSs ("QUAL_L3_SRC_CLASS")
#endif
#ifndef QUAL_L3_SRC_CLASS_BITMAPs
#define QUAL_L3_SRC_CLASS_BITMAPs ("QUAL_L3_SRC_CLASS_BITMAP")
#endif
#ifndef QUAL_L3_SRC_CLASS_MASKs
#define QUAL_L3_SRC_CLASS_MASKs ("QUAL_L3_SRC_CLASS_MASK")
#endif
#ifndef QUAL_L3_SRC_HOST_HITs
#define QUAL_L3_SRC_HOST_HITs ("QUAL_L3_SRC_HOST_HIT")
#endif
#ifndef QUAL_L3_SRC_HOST_HIT_BITMAPs
#define QUAL_L3_SRC_HOST_HIT_BITMAPs ("QUAL_L3_SRC_HOST_HIT_BITMAP")
#endif
#ifndef QUAL_L3_SRC_HOST_HIT_MASKs
#define QUAL_L3_SRC_HOST_HIT_MASKs ("QUAL_L3_SRC_HOST_HIT_MASK")
#endif
#ifndef QUAL_L3_SRC_LPM_HITs
#define QUAL_L3_SRC_LPM_HITs ("QUAL_L3_SRC_LPM_HIT")
#endif
#ifndef QUAL_L3_SRC_LPM_HIT_BITMAPs
#define QUAL_L3_SRC_LPM_HIT_BITMAPs ("QUAL_L3_SRC_LPM_HIT_BITMAP")
#endif
#ifndef QUAL_L3_SRC_LPM_HIT_MASKs
#define QUAL_L3_SRC_LPM_HIT_MASKs ("QUAL_L3_SRC_LPM_HIT_MASK")
#endif
#ifndef QUAL_L3_TNL_HITs
#define QUAL_L3_TNL_HITs ("QUAL_L3_TNL_HIT")
#endif
#ifndef QUAL_L3_TNL_HIT_BITMAPs
#define QUAL_L3_TNL_HIT_BITMAPs ("QUAL_L3_TNL_HIT_BITMAP")
#endif
#ifndef QUAL_L3_TNL_HIT_MASKs
#define QUAL_L3_TNL_HIT_MASKs ("QUAL_L3_TNL_HIT_MASK")
#endif
#ifndef QUAL_L4DST_PORTs
#define QUAL_L4DST_PORTs ("QUAL_L4DST_PORT")
#endif
#ifndef QUAL_L4DST_PORT_BITMAPs
#define QUAL_L4DST_PORT_BITMAPs ("QUAL_L4DST_PORT_BITMAP")
#endif
#ifndef QUAL_L4DST_PORT_MASKs
#define QUAL_L4DST_PORT_MASKs ("QUAL_L4DST_PORT_MASK")
#endif
#ifndef QUAL_L4SRC_PORTs
#define QUAL_L4SRC_PORTs ("QUAL_L4SRC_PORT")
#endif
#ifndef QUAL_L4SRC_PORT_BITMAPs
#define QUAL_L4SRC_PORT_BITMAPs ("QUAL_L4SRC_PORT_BITMAP")
#endif
#ifndef QUAL_L4SRC_PORT_MASKs
#define QUAL_L4SRC_PORT_MASKs ("QUAL_L4SRC_PORT_MASK")
#endif
#ifndef QUAL_L4_DST_PORT_OFFSETs
#define QUAL_L4_DST_PORT_OFFSETs ("QUAL_L4_DST_PORT_OFFSET")
#endif
#ifndef QUAL_L4_DST_PORT_ORDERs
#define QUAL_L4_DST_PORT_ORDERs ("QUAL_L4_DST_PORT_ORDER")
#endif
#ifndef QUAL_L4_DST_PORT_WIDTHs
#define QUAL_L4_DST_PORT_WIDTHs ("QUAL_L4_DST_PORT_WIDTH")
#endif
#ifndef QUAL_L4_PKTs
#define QUAL_L4_PKTs ("QUAL_L4_PKT")
#endif
#ifndef QUAL_L4_PKT_BITMAPs
#define QUAL_L4_PKT_BITMAPs ("QUAL_L4_PKT_BITMAP")
#endif
#ifndef QUAL_L4_PKT_MASKs
#define QUAL_L4_PKT_MASKs ("QUAL_L4_PKT_MASK")
#endif
#ifndef QUAL_L4_SRC_PORT_OFFSETs
#define QUAL_L4_SRC_PORT_OFFSETs ("QUAL_L4_SRC_PORT_OFFSET")
#endif
#ifndef QUAL_L4_SRC_PORT_ORDERs
#define QUAL_L4_SRC_PORT_ORDERs ("QUAL_L4_SRC_PORT_ORDER")
#endif
#ifndef QUAL_L4_SRC_PORT_WIDTHs
#define QUAL_L4_SRC_PORT_WIDTHs ("QUAL_L4_SRC_PORT_WIDTH")
#endif
#ifndef QUAL_LLC_HEADERs
#define QUAL_LLC_HEADERs ("QUAL_LLC_HEADER")
#endif
#ifndef QUAL_LLC_HEADER_MASKs
#define QUAL_LLC_HEADER_MASKs ("QUAL_LLC_HEADER_MASK")
#endif
#ifndef QUAL_LOOPBACKs
#define QUAL_LOOPBACKs ("QUAL_LOOPBACK")
#endif
#ifndef QUAL_LOOPBACK_BITMAPs
#define QUAL_LOOPBACK_BITMAPs ("QUAL_LOOPBACK_BITMAP")
#endif
#ifndef QUAL_LOOPBACK_COLORs
#define QUAL_LOOPBACK_COLORs ("QUAL_LOOPBACK_COLOR")
#endif
#ifndef QUAL_LOOPBACK_MASKs
#define QUAL_LOOPBACK_MASKs ("QUAL_LOOPBACK_MASK")
#endif
#ifndef QUAL_LOOPBACK_MASQUERADE_PKT_PROFILEs
#define QUAL_LOOPBACK_MASQUERADE_PKT_PROFILEs ("QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE")
#endif
#ifndef QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_MASKs
#define QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_MASKs ("QUAL_LOOPBACK_MASQUERADE_PKT_PROFILE_MASK")
#endif
#ifndef QUAL_LOOPBACK_PP_PORTs
#define QUAL_LOOPBACK_PP_PORTs ("QUAL_LOOPBACK_PP_PORT")
#endif
#ifndef QUAL_LOOPBACK_PP_PORT_MASKs
#define QUAL_LOOPBACK_PP_PORT_MASKs ("QUAL_LOOPBACK_PP_PORT_MASK")
#endif
#ifndef QUAL_LOOPBACK_QUEUEs
#define QUAL_LOOPBACK_QUEUEs ("QUAL_LOOPBACK_QUEUE")
#endif
#ifndef QUAL_LOOPBACK_QUEUE_MASKs
#define QUAL_LOOPBACK_QUEUE_MASKs ("QUAL_LOOPBACK_QUEUE_MASK")
#endif
#ifndef QUAL_LOOPBACK_SRC_PORTs
#define QUAL_LOOPBACK_SRC_PORTs ("QUAL_LOOPBACK_SRC_PORT")
#endif
#ifndef QUAL_LOOPBACK_SRC_PORT_MASKs
#define QUAL_LOOPBACK_SRC_PORT_MASKs ("QUAL_LOOPBACK_SRC_PORT_MASK")
#endif
#ifndef QUAL_LOOPBACK_TRAFFIC_CLASSs
#define QUAL_LOOPBACK_TRAFFIC_CLASSs ("QUAL_LOOPBACK_TRAFFIC_CLASS")
#endif
#ifndef QUAL_LOOPBACK_TRAFFIC_CLASS_MASKs
#define QUAL_LOOPBACK_TRAFFIC_CLASS_MASKs ("QUAL_LOOPBACK_TRAFFIC_CLASS_MASK")
#endif
#ifndef QUAL_LOOPBACK_TYPEs
#define QUAL_LOOPBACK_TYPEs ("QUAL_LOOPBACK_TYPE")
#endif
#ifndef QUAL_LOOPBACK_TYPE_BITMAPs
#define QUAL_LOOPBACK_TYPE_BITMAPs ("QUAL_LOOPBACK_TYPE_BITMAP")
#endif
#ifndef QUAL_MACADDR_NORMALIZEs
#define QUAL_MACADDR_NORMALIZEs ("QUAL_MACADDR_NORMALIZE")
#endif
#ifndef QUAL_MACADDR_NORMALIZE_BITMAPs
#define QUAL_MACADDR_NORMALIZE_BITMAPs ("QUAL_MACADDR_NORMALIZE_BITMAP")
#endif
#ifndef QUAL_MACADDR_NORMALIZE_MASKs
#define QUAL_MACADDR_NORMALIZE_MASKs ("QUAL_MACADDR_NORMALIZE_MASK")
#endif
#ifndef QUAL_MH_OPCODEs
#define QUAL_MH_OPCODEs ("QUAL_MH_OPCODE")
#endif
#ifndef QUAL_MH_OPCODE_BITMAPs
#define QUAL_MH_OPCODE_BITMAPs ("QUAL_MH_OPCODE_BITMAP")
#endif
#ifndef QUAL_MH_OPCODE_MASKs
#define QUAL_MH_OPCODE_MASKs ("QUAL_MH_OPCODE_MASK")
#endif
#ifndef QUAL_MIM_ISIDs
#define QUAL_MIM_ISIDs ("QUAL_MIM_ISID")
#endif
#ifndef QUAL_MIM_ISID_BITMAPs
#define QUAL_MIM_ISID_BITMAPs ("QUAL_MIM_ISID_BITMAP")
#endif
#ifndef QUAL_MIM_ISID_MASKs
#define QUAL_MIM_ISID_MASKs ("QUAL_MIM_ISID_MASK")
#endif
#ifndef QUAL_MIRROR_PKTs
#define QUAL_MIRROR_PKTs ("QUAL_MIRROR_PKT")
#endif
#ifndef QUAL_MIRROR_PKT_BITMAPs
#define QUAL_MIRROR_PKT_BITMAPs ("QUAL_MIRROR_PKT_BITMAP")
#endif
#ifndef QUAL_MIRROR_PKT_MASKs
#define QUAL_MIRROR_PKT_MASKs ("QUAL_MIRROR_PKT_MASK")
#endif
#ifndef QUAL_MIRR_COPYs
#define QUAL_MIRR_COPYs ("QUAL_MIRR_COPY")
#endif
#ifndef QUAL_MIRR_COPY_MASKs
#define QUAL_MIRR_COPY_MASKs ("QUAL_MIRR_COPY_MASK")
#endif
#ifndef QUAL_MIXED_SRC_CLASSs
#define QUAL_MIXED_SRC_CLASSs ("QUAL_MIXED_SRC_CLASS")
#endif
#ifndef QUAL_MIXED_SRC_CLASS_MASKs
#define QUAL_MIXED_SRC_CLASS_MASKs ("QUAL_MIXED_SRC_CLASS_MASK")
#endif
#ifndef QUAL_MPLSENTRY_FIRSTLOOKUP_HITs
#define QUAL_MPLSENTRY_FIRSTLOOKUP_HITs ("QUAL_MPLSENTRY_FIRSTLOOKUP_HIT")
#endif
#ifndef QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_BITMAPs
#define QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_BITMAPs ("QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_BITMAP")
#endif
#ifndef QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_MASKs
#define QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_MASKs ("QUAL_MPLSENTRY_FIRSTLOOKUP_HIT_MASK")
#endif
#ifndef QUAL_MPLSENTRY_SECONDLOOKUP_HITs
#define QUAL_MPLSENTRY_SECONDLOOKUP_HITs ("QUAL_MPLSENTRY_SECONDLOOKUP_HIT")
#endif
#ifndef QUAL_MPLSENTRY_SECONDLOOKUP_HIT_BITMAPs
#define QUAL_MPLSENTRY_SECONDLOOKUP_HIT_BITMAPs ("QUAL_MPLSENTRY_SECONDLOOKUP_HIT_BITMAP")
#endif
#ifndef QUAL_MPLSENTRY_SECONDLOOKUP_HIT_MASKs
#define QUAL_MPLSENTRY_SECONDLOOKUP_HIT_MASKs ("QUAL_MPLSENTRY_SECONDLOOKUP_HIT_MASK")
#endif
#ifndef QUAL_MPLS_BOS_TERMINATEDs
#define QUAL_MPLS_BOS_TERMINATEDs ("QUAL_MPLS_BOS_TERMINATED")
#endif
#ifndef QUAL_MPLS_BOS_TERMINATED_BITMAPs
#define QUAL_MPLS_BOS_TERMINATED_BITMAPs ("QUAL_MPLS_BOS_TERMINATED_BITMAP")
#endif
#ifndef QUAL_MPLS_BOS_TERMINATED_MASKs
#define QUAL_MPLS_BOS_TERMINATED_MASKs ("QUAL_MPLS_BOS_TERMINATED_MASK")
#endif
#ifndef QUAL_MPLS_CTRL_WORDs
#define QUAL_MPLS_CTRL_WORDs ("QUAL_MPLS_CTRL_WORD")
#endif
#ifndef QUAL_MPLS_CTRL_WORD_BITMAPs
#define QUAL_MPLS_CTRL_WORD_BITMAPs ("QUAL_MPLS_CTRL_WORD_BITMAP")
#endif
#ifndef QUAL_MPLS_CTRL_WORD_MASKs
#define QUAL_MPLS_CTRL_WORD_MASKs ("QUAL_MPLS_CTRL_WORD_MASK")
#endif
#ifndef QUAL_MPLS_CW_VALIDs
#define QUAL_MPLS_CW_VALIDs ("QUAL_MPLS_CW_VALID")
#endif
#ifndef QUAL_MPLS_CW_VALID_BITMAPs
#define QUAL_MPLS_CW_VALID_BITMAPs ("QUAL_MPLS_CW_VALID_BITMAP")
#endif
#ifndef QUAL_MPLS_CW_VALID_MASKs
#define QUAL_MPLS_CW_VALID_MASKs ("QUAL_MPLS_CW_VALID_MASK")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_ACTIONs
#define QUAL_MPLS_FWD_LABEL_ACTIONs ("QUAL_MPLS_FWD_LABEL_ACTION")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_ACTION_BITMAPs
#define QUAL_MPLS_FWD_LABEL_ACTION_BITMAPs ("QUAL_MPLS_FWD_LABEL_ACTION_BITMAP")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_BOSs
#define QUAL_MPLS_FWD_LABEL_BOSs ("QUAL_MPLS_FWD_LABEL_BOS")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_BOS_BITMAPs
#define QUAL_MPLS_FWD_LABEL_BOS_BITMAPs ("QUAL_MPLS_FWD_LABEL_BOS_BITMAP")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_BOS_MASKs
#define QUAL_MPLS_FWD_LABEL_BOS_MASKs ("QUAL_MPLS_FWD_LABEL_BOS_MASK")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_EXPs
#define QUAL_MPLS_FWD_LABEL_EXPs ("QUAL_MPLS_FWD_LABEL_EXP")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_EXP_BITMAPs
#define QUAL_MPLS_FWD_LABEL_EXP_BITMAPs ("QUAL_MPLS_FWD_LABEL_EXP_BITMAP")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_EXP_MASKs
#define QUAL_MPLS_FWD_LABEL_EXP_MASKs ("QUAL_MPLS_FWD_LABEL_EXP_MASK")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_IDs
#define QUAL_MPLS_FWD_LABEL_IDs ("QUAL_MPLS_FWD_LABEL_ID")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_ID_BITMAPs
#define QUAL_MPLS_FWD_LABEL_ID_BITMAPs ("QUAL_MPLS_FWD_LABEL_ID_BITMAP")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_ID_MASKs
#define QUAL_MPLS_FWD_LABEL_ID_MASKs ("QUAL_MPLS_FWD_LABEL_ID_MASK")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_TTLs
#define QUAL_MPLS_FWD_LABEL_TTLs ("QUAL_MPLS_FWD_LABEL_TTL")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_TTL_BITMAPs
#define QUAL_MPLS_FWD_LABEL_TTL_BITMAPs ("QUAL_MPLS_FWD_LABEL_TTL_BITMAP")
#endif
#ifndef QUAL_MPLS_FWD_LABEL_TTL_MASKs
#define QUAL_MPLS_FWD_LABEL_TTL_MASKs ("QUAL_MPLS_FWD_LABEL_TTL_MASK")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_CW_DETECTEDs
#define QUAL_MPLS_SPECIAL_LABEL_CW_DETECTEDs ("QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_BITMAPs
#define QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_BITMAPs ("QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_BITMAP")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_MASKs
#define QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_MASKs ("QUAL_MPLS_SPECIAL_LABEL_CW_DETECTED_MASK")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTEDs
#define QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTEDs ("QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_BITMAPs
#define QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_BITMAPs ("QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_BITMAP")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_MASKs
#define QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_MASKs ("QUAL_MPLS_SPECIAL_LABEL_GAL_DETECTED_MASK")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTEDs
#define QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTEDs ("QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_BITMAPs
#define QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_BITMAPs ("QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_BITMAP")
#endif
#ifndef QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_MASKs
#define QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_MASKs ("QUAL_MPLS_SPECIAL_LABEL_RAL_DETECTED_MASK")
#endif
#ifndef QUAL_MYSTATIONTCAM_2_HITs
#define QUAL_MYSTATIONTCAM_2_HITs ("QUAL_MYSTATIONTCAM_2_HIT")
#endif
#ifndef QUAL_MYSTATIONTCAM_2_HIT_BITMAPs
#define QUAL_MYSTATIONTCAM_2_HIT_BITMAPs ("QUAL_MYSTATIONTCAM_2_HIT_BITMAP")
#endif
#ifndef QUAL_MYSTATIONTCAM_2_HIT_MASKs
#define QUAL_MYSTATIONTCAM_2_HIT_MASKs ("QUAL_MYSTATIONTCAM_2_HIT_MASK")
#endif
#ifndef QUAL_MYSTATIONTCAM_HITs
#define QUAL_MYSTATIONTCAM_HITs ("QUAL_MYSTATIONTCAM_HIT")
#endif
#ifndef QUAL_MYSTATIONTCAM_HIT_BITMAPs
#define QUAL_MYSTATIONTCAM_HIT_BITMAPs ("QUAL_MYSTATIONTCAM_HIT_BITMAP")
#endif
#ifndef QUAL_MYSTATIONTCAM_HIT_MASKs
#define QUAL_MYSTATIONTCAM_HIT_MASKs ("QUAL_MYSTATIONTCAM_HIT_MASK")
#endif
#ifndef QUAL_NAT_DST_REALM_IDs
#define QUAL_NAT_DST_REALM_IDs ("QUAL_NAT_DST_REALM_ID")
#endif
#ifndef QUAL_NAT_DST_REALM_ID_BITMAPs
#define QUAL_NAT_DST_REALM_ID_BITMAPs ("QUAL_NAT_DST_REALM_ID_BITMAP")
#endif
#ifndef QUAL_NAT_DST_REALM_ID_MASKs
#define QUAL_NAT_DST_REALM_ID_MASKs ("QUAL_NAT_DST_REALM_ID_MASK")
#endif
#ifndef QUAL_NAT_NEEDEDs
#define QUAL_NAT_NEEDEDs ("QUAL_NAT_NEEDED")
#endif
#ifndef QUAL_NAT_NEEDED_BITMAPs
#define QUAL_NAT_NEEDED_BITMAPs ("QUAL_NAT_NEEDED_BITMAP")
#endif
#ifndef QUAL_NAT_NEEDED_MASKs
#define QUAL_NAT_NEEDED_MASKs ("QUAL_NAT_NEEDED_MASK")
#endif
#ifndef QUAL_NAT_SRC_REALM_IDs
#define QUAL_NAT_SRC_REALM_IDs ("QUAL_NAT_SRC_REALM_ID")
#endif
#ifndef QUAL_NAT_SRC_REALM_ID_BITMAPs
#define QUAL_NAT_SRC_REALM_ID_BITMAPs ("QUAL_NAT_SRC_REALM_ID_BITMAP")
#endif
#ifndef QUAL_NAT_SRC_REALM_ID_MASKs
#define QUAL_NAT_SRC_REALM_ID_MASKs ("QUAL_NAT_SRC_REALM_ID_MASK")
#endif
#ifndef QUAL_NHOPs
#define QUAL_NHOPs ("QUAL_NHOP")
#endif
#ifndef QUAL_NHOP_BITMAPs
#define QUAL_NHOP_BITMAPs ("QUAL_NHOP_BITMAP")
#endif
#ifndef QUAL_NHOP_MASKs
#define QUAL_NHOP_MASKs ("QUAL_NHOP_MASK")
#endif
#ifndef QUAL_NON_OR_FIRST_FRAGMENTs
#define QUAL_NON_OR_FIRST_FRAGMENTs ("QUAL_NON_OR_FIRST_FRAGMENT")
#endif
#ifndef QUAL_NON_OR_FIRST_FRAGMENT_BITMAPs
#define QUAL_NON_OR_FIRST_FRAGMENT_BITMAPs ("QUAL_NON_OR_FIRST_FRAGMENT_BITMAP")
#endif
#ifndef QUAL_NON_OR_FIRST_FRAGMENT_MASKs
#define QUAL_NON_OR_FIRST_FRAGMENT_MASKs ("QUAL_NON_OR_FIRST_FRAGMENT_MASK")
#endif
#ifndef QUAL_NVGRE_VSIDs
#define QUAL_NVGRE_VSIDs ("QUAL_NVGRE_VSID")
#endif
#ifndef QUAL_NVGRE_VSID_BITMAPs
#define QUAL_NVGRE_VSID_BITMAPs ("QUAL_NVGRE_VSID_BITMAP")
#endif
#ifndef QUAL_NVGRE_VSID_MASKs
#define QUAL_NVGRE_VSID_MASKs ("QUAL_NVGRE_VSID_MASK")
#endif
#ifndef QUAL_OPAQUE_TAG_HIGHs
#define QUAL_OPAQUE_TAG_HIGHs ("QUAL_OPAQUE_TAG_HIGH")
#endif
#ifndef QUAL_OPAQUE_TAG_HIGH_BITMAPs
#define QUAL_OPAQUE_TAG_HIGH_BITMAPs ("QUAL_OPAQUE_TAG_HIGH_BITMAP")
#endif
#ifndef QUAL_OPAQUE_TAG_HIGH_MASKs
#define QUAL_OPAQUE_TAG_HIGH_MASKs ("QUAL_OPAQUE_TAG_HIGH_MASK")
#endif
#ifndef QUAL_OPAQUE_TAG_LOWs
#define QUAL_OPAQUE_TAG_LOWs ("QUAL_OPAQUE_TAG_LOW")
#endif
#ifndef QUAL_OPAQUE_TAG_LOW_BITMAPs
#define QUAL_OPAQUE_TAG_LOW_BITMAPs ("QUAL_OPAQUE_TAG_LOW_BITMAP")
#endif
#ifndef QUAL_OPAQUE_TAG_LOW_MASKs
#define QUAL_OPAQUE_TAG_LOW_MASKs ("QUAL_OPAQUE_TAG_LOW_MASK")
#endif
#ifndef QUAL_OPAQUE_TAG_PRESENTs
#define QUAL_OPAQUE_TAG_PRESENTs ("QUAL_OPAQUE_TAG_PRESENT")
#endif
#ifndef QUAL_OPAQUE_TAG_PRESENT_BITMAPs
#define QUAL_OPAQUE_TAG_PRESENT_BITMAPs ("QUAL_OPAQUE_TAG_PRESENT_BITMAP")
#endif
#ifndef QUAL_OPAQUE_TAG_PRESENT_MASKs
#define QUAL_OPAQUE_TAG_PRESENT_MASKs ("QUAL_OPAQUE_TAG_PRESENT_MASK")
#endif
#ifndef QUAL_OPAQUE_TAG_TYPEs
#define QUAL_OPAQUE_TAG_TYPEs ("QUAL_OPAQUE_TAG_TYPE")
#endif
#ifndef QUAL_OPAQUE_TAG_TYPE_MASKs
#define QUAL_OPAQUE_TAG_TYPE_MASKs ("QUAL_OPAQUE_TAG_TYPE_MASK")
#endif
#ifndef QUAL_OUTER_TPIDs
#define QUAL_OUTER_TPIDs ("QUAL_OUTER_TPID")
#endif
#ifndef QUAL_OUTER_TPID_BITMAPs
#define QUAL_OUTER_TPID_BITMAPs ("QUAL_OUTER_TPID_BITMAP")
#endif
#ifndef QUAL_OUTER_VLAN_CFIs
#define QUAL_OUTER_VLAN_CFIs ("QUAL_OUTER_VLAN_CFI")
#endif
#ifndef QUAL_OUTER_VLAN_CFI_BITMAPs
#define QUAL_OUTER_VLAN_CFI_BITMAPs ("QUAL_OUTER_VLAN_CFI_BITMAP")
#endif
#ifndef QUAL_OUTER_VLAN_CFI_MASKs
#define QUAL_OUTER_VLAN_CFI_MASKs ("QUAL_OUTER_VLAN_CFI_MASK")
#endif
#ifndef QUAL_OUTER_VLAN_IDs
#define QUAL_OUTER_VLAN_IDs ("QUAL_OUTER_VLAN_ID")
#endif
#ifndef QUAL_OUTER_VLAN_ID_BITMAPs
#define QUAL_OUTER_VLAN_ID_BITMAPs ("QUAL_OUTER_VLAN_ID_BITMAP")
#endif
#ifndef QUAL_OUTER_VLAN_ID_MASKs
#define QUAL_OUTER_VLAN_ID_MASKs ("QUAL_OUTER_VLAN_ID_MASK")
#endif
#ifndef QUAL_OUTER_VLAN_PRIs
#define QUAL_OUTER_VLAN_PRIs ("QUAL_OUTER_VLAN_PRI")
#endif
#ifndef QUAL_OUTER_VLAN_PRI_BITMAPs
#define QUAL_OUTER_VLAN_PRI_BITMAPs ("QUAL_OUTER_VLAN_PRI_BITMAP")
#endif
#ifndef QUAL_OUTER_VLAN_PRI_MASKs
#define QUAL_OUTER_VLAN_PRI_MASKs ("QUAL_OUTER_VLAN_PRI_MASK")
#endif
#ifndef QUAL_OUTPORTs
#define QUAL_OUTPORTs ("QUAL_OUTPORT")
#endif
#ifndef QUAL_OUTPORT_MASKs
#define QUAL_OUTPORT_MASKs ("QUAL_OUTPORT_MASK")
#endif
#ifndef QUAL_OVERLAY_DST_VPs
#define QUAL_OVERLAY_DST_VPs ("QUAL_OVERLAY_DST_VP")
#endif
#ifndef QUAL_OVERLAY_DST_VP_BITMAPs
#define QUAL_OVERLAY_DST_VP_BITMAPs ("QUAL_OVERLAY_DST_VP_BITMAP")
#endif
#ifndef QUAL_OVERLAY_DST_VP_MASKs
#define QUAL_OVERLAY_DST_VP_MASKs ("QUAL_OVERLAY_DST_VP_MASK")
#endif
#ifndef QUAL_OVERLAY_ECMPs
#define QUAL_OVERLAY_ECMPs ("QUAL_OVERLAY_ECMP")
#endif
#ifndef QUAL_OVERLAY_ECMP_BITMAPs
#define QUAL_OVERLAY_ECMP_BITMAPs ("QUAL_OVERLAY_ECMP_BITMAP")
#endif
#ifndef QUAL_OVERLAY_ECMP_MASKs
#define QUAL_OVERLAY_ECMP_MASKs ("QUAL_OVERLAY_ECMP_MASK")
#endif
#ifndef QUAL_PKT_LENGTHs
#define QUAL_PKT_LENGTHs ("QUAL_PKT_LENGTH")
#endif
#ifndef QUAL_PKT_LENGTH_BITMAPs
#define QUAL_PKT_LENGTH_BITMAPs ("QUAL_PKT_LENGTH_BITMAP")
#endif
#ifndef QUAL_PKT_LENGTH_MASKs
#define QUAL_PKT_LENGTH_MASKs ("QUAL_PKT_LENGTH_MASK")
#endif
#ifndef QUAL_PKT_RESOLUTIONs
#define QUAL_PKT_RESOLUTIONs ("QUAL_PKT_RESOLUTION")
#endif
#ifndef QUAL_PKT_RESOLUTION_BITMAPs
#define QUAL_PKT_RESOLUTION_BITMAPs ("QUAL_PKT_RESOLUTION_BITMAP")
#endif
#ifndef QUAL_PKT_RESOLUTION_MASKs
#define QUAL_PKT_RESOLUTION_MASKs ("QUAL_PKT_RESOLUTION_MASK")
#endif
#ifndef QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASSs
#define QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASSs ("QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS")
#endif
#ifndef QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_MASKs
#define QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_MASKs ("QUAL_PORT_GRP_OR_PORT_SYSTEM_CLASS_MASK")
#endif
#ifndef QUAL_PORT_SYSTEM_CLASSs
#define QUAL_PORT_SYSTEM_CLASSs ("QUAL_PORT_SYSTEM_CLASS")
#endif
#ifndef QUAL_PORT_SYSTEM_CLASS_BITMAPs
#define QUAL_PORT_SYSTEM_CLASS_BITMAPs ("QUAL_PORT_SYSTEM_CLASS_BITMAP")
#endif
#ifndef QUAL_PORT_SYSTEM_CLASS_MASKs
#define QUAL_PORT_SYSTEM_CLASS_MASKs ("QUAL_PORT_SYSTEM_CLASS_MASK")
#endif
#ifndef QUAL_PRESEL_CLASSs
#define QUAL_PRESEL_CLASSs ("QUAL_PRESEL_CLASS")
#endif
#ifndef QUAL_PRESEL_CLASS_BITMAPs
#define QUAL_PRESEL_CLASS_BITMAPs ("QUAL_PRESEL_CLASS_BITMAP")
#endif
#ifndef QUAL_PRESEL_CLASS_MASKs
#define QUAL_PRESEL_CLASS_MASKs ("QUAL_PRESEL_CLASS_MASK")
#endif
#ifndef QUAL_PRE_LOGICAL_TBL_IDs
#define QUAL_PRE_LOGICAL_TBL_IDs ("QUAL_PRE_LOGICAL_TBL_ID")
#endif
#ifndef QUAL_PRE_LOGICAL_TBL_ID_MASKs
#define QUAL_PRE_LOGICAL_TBL_ID_MASKs ("QUAL_PRE_LOGICAL_TBL_ID_MASK")
#endif
#ifndef QUAL_PROTECTION_DATA_DROPs
#define QUAL_PROTECTION_DATA_DROPs ("QUAL_PROTECTION_DATA_DROP")
#endif
#ifndef QUAL_PROTECTION_DATA_DROP_BITMAPs
#define QUAL_PROTECTION_DATA_DROP_BITMAPs ("QUAL_PROTECTION_DATA_DROP_BITMAP")
#endif
#ifndef QUAL_PROTECTION_DATA_DROP_MASKs
#define QUAL_PROTECTION_DATA_DROP_MASKs ("QUAL_PROTECTION_DATA_DROP_MASK")
#endif
#ifndef QUAL_RAL_PRESENTs
#define QUAL_RAL_PRESENTs ("QUAL_RAL_PRESENT")
#endif
#ifndef QUAL_RAL_PRESENT_BITMAPs
#define QUAL_RAL_PRESENT_BITMAPs ("QUAL_RAL_PRESENT_BITMAP")
#endif
#ifndef QUAL_RAL_PRESENT_MASKs
#define QUAL_RAL_PRESENT_MASKs ("QUAL_RAL_PRESENT_MASK")
#endif
#ifndef QUAL_RANGE_CHECKID_BMPs
#define QUAL_RANGE_CHECKID_BMPs ("QUAL_RANGE_CHECKID_BMP")
#endif
#ifndef QUAL_RANGE_CHECKID_BMP_BITMAPs
#define QUAL_RANGE_CHECKID_BMP_BITMAPs ("QUAL_RANGE_CHECKID_BMP_BITMAP")
#endif
#ifndef QUAL_RANGE_CHECKID_BMP_MASKs
#define QUAL_RANGE_CHECKID_BMP_MASKs ("QUAL_RANGE_CHECKID_BMP_MASK")
#endif
#ifndef QUAL_RANGE_CHECK_GRP_ID_BMPs
#define QUAL_RANGE_CHECK_GRP_ID_BMPs ("QUAL_RANGE_CHECK_GRP_ID_BMP")
#endif
#ifndef QUAL_RANGE_CHECK_GRP_ID_BMP_BITMAPs
#define QUAL_RANGE_CHECK_GRP_ID_BMP_BITMAPs ("QUAL_RANGE_CHECK_GRP_ID_BMP_BITMAP")
#endif
#ifndef QUAL_RANGE_CHECK_GRP_ID_BMP_MASKs
#define QUAL_RANGE_CHECK_GRP_ID_BMP_MASKs ("QUAL_RANGE_CHECK_GRP_ID_BMP_MASK")
#endif
#ifndef QUAL_REPLICATION_PKTs
#define QUAL_REPLICATION_PKTs ("QUAL_REPLICATION_PKT")
#endif
#ifndef QUAL_REPLICATION_PKT_BITMAPs
#define QUAL_REPLICATION_PKT_BITMAPs ("QUAL_REPLICATION_PKT_BITMAP")
#endif
#ifndef QUAL_REPLICATION_PKT_MASKs
#define QUAL_REPLICATION_PKT_MASKs ("QUAL_REPLICATION_PKT_MASK")
#endif
#ifndef QUAL_RH_FIRST_4_BYTESs
#define QUAL_RH_FIRST_4_BYTESs ("QUAL_RH_FIRST_4_BYTES")
#endif
#ifndef QUAL_RH_FIRST_4_BYTES_BITMAPs
#define QUAL_RH_FIRST_4_BYTES_BITMAPs ("QUAL_RH_FIRST_4_BYTES_BITMAP")
#endif
#ifndef QUAL_RH_FIRST_4_BYTES_MASKs
#define QUAL_RH_FIRST_4_BYTES_MASKs ("QUAL_RH_FIRST_4_BYTES_MASK")
#endif
#ifndef QUAL_RH_NEXT_4_BYTESs
#define QUAL_RH_NEXT_4_BYTESs ("QUAL_RH_NEXT_4_BYTES")
#endif
#ifndef QUAL_RH_NEXT_4_BYTES_BITMAPs
#define QUAL_RH_NEXT_4_BYTES_BITMAPs ("QUAL_RH_NEXT_4_BYTES_BITMAP")
#endif
#ifndef QUAL_RH_NEXT_4_BYTES_MASKs
#define QUAL_RH_NEXT_4_BYTES_MASKs ("QUAL_RH_NEXT_4_BYTES_MASK")
#endif
#ifndef QUAL_RTAG7A_HASH_LOWERs
#define QUAL_RTAG7A_HASH_LOWERs ("QUAL_RTAG7A_HASH_LOWER")
#endif
#ifndef QUAL_RTAG7A_HASH_LOWER_BITMAPs
#define QUAL_RTAG7A_HASH_LOWER_BITMAPs ("QUAL_RTAG7A_HASH_LOWER_BITMAP")
#endif
#ifndef QUAL_RTAG7A_HASH_LOWER_MASKs
#define QUAL_RTAG7A_HASH_LOWER_MASKs ("QUAL_RTAG7A_HASH_LOWER_MASK")
#endif
#ifndef QUAL_RTAG7A_HASH_UPPERs
#define QUAL_RTAG7A_HASH_UPPERs ("QUAL_RTAG7A_HASH_UPPER")
#endif
#ifndef QUAL_RTAG7A_HASH_UPPER_BITMAPs
#define QUAL_RTAG7A_HASH_UPPER_BITMAPs ("QUAL_RTAG7A_HASH_UPPER_BITMAP")
#endif
#ifndef QUAL_RTAG7A_HASH_UPPER_MASKs
#define QUAL_RTAG7A_HASH_UPPER_MASKs ("QUAL_RTAG7A_HASH_UPPER_MASK")
#endif
#ifndef QUAL_RTAG7B_HASH_LOWERs
#define QUAL_RTAG7B_HASH_LOWERs ("QUAL_RTAG7B_HASH_LOWER")
#endif
#ifndef QUAL_RTAG7B_HASH_LOWER_BITMAPs
#define QUAL_RTAG7B_HASH_LOWER_BITMAPs ("QUAL_RTAG7B_HASH_LOWER_BITMAP")
#endif
#ifndef QUAL_RTAG7B_HASH_LOWER_MASKs
#define QUAL_RTAG7B_HASH_LOWER_MASKs ("QUAL_RTAG7B_HASH_LOWER_MASK")
#endif
#ifndef QUAL_RTAG7B_HASH_UPPERs
#define QUAL_RTAG7B_HASH_UPPERs ("QUAL_RTAG7B_HASH_UPPER")
#endif
#ifndef QUAL_RTAG7B_HASH_UPPER_BITMAPs
#define QUAL_RTAG7B_HASH_UPPER_BITMAPs ("QUAL_RTAG7B_HASH_UPPER_BITMAP")
#endif
#ifndef QUAL_RTAG7B_HASH_UPPER_MASKs
#define QUAL_RTAG7B_HASH_UPPER_MASKs ("QUAL_RTAG7B_HASH_UPPER_MASK")
#endif
#ifndef QUAL_SFLOW_SAMPLEDs
#define QUAL_SFLOW_SAMPLEDs ("QUAL_SFLOW_SAMPLED")
#endif
#ifndef QUAL_SFLOW_SAMPLED_MASKs
#define QUAL_SFLOW_SAMPLED_MASKs ("QUAL_SFLOW_SAMPLED_MASK")
#endif
#ifndef QUAL_SNAP_HEADERs
#define QUAL_SNAP_HEADERs ("QUAL_SNAP_HEADER")
#endif
#ifndef QUAL_SNAP_HEADER_MASKs
#define QUAL_SNAP_HEADER_MASKs ("QUAL_SNAP_HEADER_MASK")
#endif
#ifndef QUAL_SRC_IP4s
#define QUAL_SRC_IP4s ("QUAL_SRC_IP4")
#endif
#ifndef QUAL_SRC_IP4_BITMAPs
#define QUAL_SRC_IP4_BITMAPs ("QUAL_SRC_IP4_BITMAP")
#endif
#ifndef QUAL_SRC_IP4_MASKs
#define QUAL_SRC_IP4_MASKs ("QUAL_SRC_IP4_MASK")
#endif
#ifndef QUAL_SRC_IP6s
#define QUAL_SRC_IP6s ("QUAL_SRC_IP6")
#endif
#ifndef QUAL_SRC_IP6_BITMAP_LOWERs
#define QUAL_SRC_IP6_BITMAP_LOWERs ("QUAL_SRC_IP6_BITMAP_LOWER")
#endif
#ifndef QUAL_SRC_IP6_BITMAP_UPPERs
#define QUAL_SRC_IP6_BITMAP_UPPERs ("QUAL_SRC_IP6_BITMAP_UPPER")
#endif
#ifndef QUAL_SRC_IP6_HIGHs
#define QUAL_SRC_IP6_HIGHs ("QUAL_SRC_IP6_HIGH")
#endif
#ifndef QUAL_SRC_IP6_HIGH_MASKs
#define QUAL_SRC_IP6_HIGH_MASKs ("QUAL_SRC_IP6_HIGH_MASK")
#endif
#ifndef QUAL_SRC_IP6_LOWERs
#define QUAL_SRC_IP6_LOWERs ("QUAL_SRC_IP6_LOWER")
#endif
#ifndef QUAL_SRC_IP6_MASK_LOWERs
#define QUAL_SRC_IP6_MASK_LOWERs ("QUAL_SRC_IP6_MASK_LOWER")
#endif
#ifndef QUAL_SRC_IP6_MASK_UPPERs
#define QUAL_SRC_IP6_MASK_UPPERs ("QUAL_SRC_IP6_MASK_UPPER")
#endif
#ifndef QUAL_SRC_IP6_UPPERs
#define QUAL_SRC_IP6_UPPERs ("QUAL_SRC_IP6_UPPER")
#endif
#ifndef QUAL_SRC_IP_OFFSETs
#define QUAL_SRC_IP_OFFSETs ("QUAL_SRC_IP_OFFSET")
#endif
#ifndef QUAL_SRC_IP_ORDERs
#define QUAL_SRC_IP_ORDERs ("QUAL_SRC_IP_ORDER")
#endif
#ifndef QUAL_SRC_IP_WIDTHs
#define QUAL_SRC_IP_WIDTHs ("QUAL_SRC_IP_WIDTH")
#endif
#ifndef QUAL_SRC_MACs
#define QUAL_SRC_MACs ("QUAL_SRC_MAC")
#endif
#ifndef QUAL_SRC_MAC_BITMAPs
#define QUAL_SRC_MAC_BITMAPs ("QUAL_SRC_MAC_BITMAP")
#endif
#ifndef QUAL_SRC_MAC_MASKs
#define QUAL_SRC_MAC_MASKs ("QUAL_SRC_MAC_MASK")
#endif
#ifndef QUAL_SRC_MAC_OFFSETs
#define QUAL_SRC_MAC_OFFSETs ("QUAL_SRC_MAC_OFFSET")
#endif
#ifndef QUAL_SRC_MAC_ORDERs
#define QUAL_SRC_MAC_ORDERs ("QUAL_SRC_MAC_ORDER")
#endif
#ifndef QUAL_SRC_MAC_WIDTHs
#define QUAL_SRC_MAC_WIDTHs ("QUAL_SRC_MAC_WIDTH")
#endif
#ifndef QUAL_SRC_MODULEs
#define QUAL_SRC_MODULEs ("QUAL_SRC_MODULE")
#endif
#ifndef QUAL_SRC_MODULE_BITMAPs
#define QUAL_SRC_MODULE_BITMAPs ("QUAL_SRC_MODULE_BITMAP")
#endif
#ifndef QUAL_SRC_MODULE_MASKs
#define QUAL_SRC_MODULE_MASKs ("QUAL_SRC_MODULE_MASK")
#endif
#ifndef QUAL_SRC_MOD_PORTs
#define QUAL_SRC_MOD_PORTs ("QUAL_SRC_MOD_PORT")
#endif
#ifndef QUAL_SRC_MOD_PORT_MASKs
#define QUAL_SRC_MOD_PORT_MASKs ("QUAL_SRC_MOD_PORT_MASK")
#endif
#ifndef QUAL_SRC_PORTs
#define QUAL_SRC_PORTs ("QUAL_SRC_PORT")
#endif
#ifndef QUAL_SRC_PORT_BITMAPs
#define QUAL_SRC_PORT_BITMAPs ("QUAL_SRC_PORT_BITMAP")
#endif
#ifndef QUAL_SRC_PORT_MASKs
#define QUAL_SRC_PORT_MASKs ("QUAL_SRC_PORT_MASK")
#endif
#ifndef QUAL_SRC_TRUNKs
#define QUAL_SRC_TRUNKs ("QUAL_SRC_TRUNK")
#endif
#ifndef QUAL_SRC_TRUNK_BITMAPs
#define QUAL_SRC_TRUNK_BITMAPs ("QUAL_SRC_TRUNK_BITMAP")
#endif
#ifndef QUAL_SRC_TRUNK_MASKs
#define QUAL_SRC_TRUNK_MASKs ("QUAL_SRC_TRUNK_MASK")
#endif
#ifndef QUAL_SRC_VPs
#define QUAL_SRC_VPs ("QUAL_SRC_VP")
#endif
#ifndef QUAL_SRC_VP_BITMAPs
#define QUAL_SRC_VP_BITMAPs ("QUAL_SRC_VP_BITMAP")
#endif
#ifndef QUAL_SRC_VP_MASKs
#define QUAL_SRC_VP_MASKs ("QUAL_SRC_VP_MASK")
#endif
#ifndef QUAL_SRC_VP_VALIDs
#define QUAL_SRC_VP_VALIDs ("QUAL_SRC_VP_VALID")
#endif
#ifndef QUAL_SRC_VP_VALID_BITMAPs
#define QUAL_SRC_VP_VALID_BITMAPs ("QUAL_SRC_VP_VALID_BITMAP")
#endif
#ifndef QUAL_SRC_VP_VALID_MASKs
#define QUAL_SRC_VP_VALID_MASKs ("QUAL_SRC_VP_VALID_MASK")
#endif
#ifndef QUAL_SRV6_SRH_PKTs
#define QUAL_SRV6_SRH_PKTs ("QUAL_SRV6_SRH_PKT")
#endif
#ifndef QUAL_SRV6_SRH_PKT_MASKs
#define QUAL_SRV6_SRH_PKT_MASKs ("QUAL_SRV6_SRH_PKT_MASK")
#endif
#ifndef QUAL_SVP_CLASSs
#define QUAL_SVP_CLASSs ("QUAL_SVP_CLASS")
#endif
#ifndef QUAL_SVP_CLASS_BITMAPs
#define QUAL_SVP_CLASS_BITMAPs ("QUAL_SVP_CLASS_BITMAP")
#endif
#ifndef QUAL_SVP_CLASS_MASKs
#define QUAL_SVP_CLASS_MASKs ("QUAL_SVP_CLASS_MASK")
#endif
#ifndef QUAL_SVP_PORTSs
#define QUAL_SVP_PORTSs ("QUAL_SVP_PORTS")
#endif
#ifndef QUAL_SVP_PORTS_BITMAPs
#define QUAL_SVP_PORTS_BITMAPs ("QUAL_SVP_PORTS_BITMAP")
#endif
#ifndef QUAL_SVP_PORTS_MASKs
#define QUAL_SVP_PORTS_MASKs ("QUAL_SVP_PORTS_MASK")
#endif
#ifndef QUAL_SYSTEM_PORTSs
#define QUAL_SYSTEM_PORTSs ("QUAL_SYSTEM_PORTS")
#endif
#ifndef QUAL_SYSTEM_PORTS_BITMAPs
#define QUAL_SYSTEM_PORTS_BITMAPs ("QUAL_SYSTEM_PORTS_BITMAP")
#endif
#ifndef QUAL_SYSTEM_PORTS_MASKs
#define QUAL_SYSTEM_PORTS_MASKs ("QUAL_SYSTEM_PORTS_MASK")
#endif
#ifndef QUAL_TCP_FLAGSs
#define QUAL_TCP_FLAGSs ("QUAL_TCP_FLAGS")
#endif
#ifndef QUAL_TCP_FLAGS_BITMAPs
#define QUAL_TCP_FLAGS_BITMAPs ("QUAL_TCP_FLAGS_BITMAP")
#endif
#ifndef QUAL_TCP_FLAGS_MASKs
#define QUAL_TCP_FLAGS_MASKs ("QUAL_TCP_FLAGS_MASK")
#endif
#ifndef QUAL_TNL_CLASS_IDs
#define QUAL_TNL_CLASS_IDs ("QUAL_TNL_CLASS_ID")
#endif
#ifndef QUAL_TNL_CLASS_ID_MASKs
#define QUAL_TNL_CLASS_ID_MASKs ("QUAL_TNL_CLASS_ID_MASK")
#endif
#ifndef QUAL_TNL_IP_TTLs
#define QUAL_TNL_IP_TTLs ("QUAL_TNL_IP_TTL")
#endif
#ifndef QUAL_TNL_IP_TTL_BITMAPs
#define QUAL_TNL_IP_TTL_BITMAPs ("QUAL_TNL_IP_TTL_BITMAP")
#endif
#ifndef QUAL_TNL_IP_TTL_MASKs
#define QUAL_TNL_IP_TTL_MASKs ("QUAL_TNL_IP_TTL_MASK")
#endif
#ifndef QUAL_TNL_TERMINATEDs
#define QUAL_TNL_TERMINATEDs ("QUAL_TNL_TERMINATED")
#endif
#ifndef QUAL_TNL_TERMINATED_MASKs
#define QUAL_TNL_TERMINATED_MASKs ("QUAL_TNL_TERMINATED_MASK")
#endif
#ifndef QUAL_TNL_TYPEs
#define QUAL_TNL_TYPEs ("QUAL_TNL_TYPE")
#endif
#ifndef QUAL_TNL_TYPE_BITMAPs
#define QUAL_TNL_TYPE_BITMAPs ("QUAL_TNL_TYPE_BITMAP")
#endif
#ifndef QUAL_TOSs
#define QUAL_TOSs ("QUAL_TOS")
#endif
#ifndef QUAL_TOS_BITMAPs
#define QUAL_TOS_BITMAPs ("QUAL_TOS_BITMAP")
#endif
#ifndef QUAL_TOS_MASKs
#define QUAL_TOS_MASKs ("QUAL_TOS_MASK")
#endif
#ifndef QUAL_TRANSLATED_VLAN_INNER_PRESENTs
#define QUAL_TRANSLATED_VLAN_INNER_PRESENTs ("QUAL_TRANSLATED_VLAN_INNER_PRESENT")
#endif
#ifndef QUAL_TRANSLATED_VLAN_INNER_PRESENT_BITMAPs
#define QUAL_TRANSLATED_VLAN_INNER_PRESENT_BITMAPs ("QUAL_TRANSLATED_VLAN_INNER_PRESENT_BITMAP")
#endif
#ifndef QUAL_TRANSLATED_VLAN_INNER_PRESENT_MASKs
#define QUAL_TRANSLATED_VLAN_INNER_PRESENT_MASKs ("QUAL_TRANSLATED_VLAN_INNER_PRESENT_MASK")
#endif
#ifndef QUAL_TRANSLATED_VLAN_OUTER_PRESENTs
#define QUAL_TRANSLATED_VLAN_OUTER_PRESENTs ("QUAL_TRANSLATED_VLAN_OUTER_PRESENT")
#endif
#ifndef QUAL_TRANSLATED_VLAN_OUTER_PRESENT_BITMAPs
#define QUAL_TRANSLATED_VLAN_OUTER_PRESENT_BITMAPs ("QUAL_TRANSLATED_VLAN_OUTER_PRESENT_BITMAP")
#endif
#ifndef QUAL_TRANSLATED_VLAN_OUTER_PRESENT_MASKs
#define QUAL_TRANSLATED_VLAN_OUTER_PRESENT_MASKs ("QUAL_TRANSLATED_VLAN_OUTER_PRESENT_MASK")
#endif
#ifndef QUAL_TTLs
#define QUAL_TTLs ("QUAL_TTL")
#endif
#ifndef QUAL_TTL_BITMAPs
#define QUAL_TTL_BITMAPs ("QUAL_TTL_BITMAP")
#endif
#ifndef QUAL_TTL_MASKs
#define QUAL_TTL_MASKs ("QUAL_TTL_MASK")
#endif
#ifndef QUAL_UDF_1_BYTE_CONTAINER_OFFSETs
#define QUAL_UDF_1_BYTE_CONTAINER_OFFSETs ("QUAL_UDF_1_BYTE_CONTAINER_OFFSET")
#endif
#ifndef QUAL_UDF_1_BYTE_CONTAINER_ORDERs
#define QUAL_UDF_1_BYTE_CONTAINER_ORDERs ("QUAL_UDF_1_BYTE_CONTAINER_ORDER")
#endif
#ifndef QUAL_UDF_1_BYTE_CONTAINER_WIDTHs
#define QUAL_UDF_1_BYTE_CONTAINER_WIDTHs ("QUAL_UDF_1_BYTE_CONTAINER_WIDTH")
#endif
#ifndef QUAL_UDF_2_BYTE_CONTAINER_OFFSETs
#define QUAL_UDF_2_BYTE_CONTAINER_OFFSETs ("QUAL_UDF_2_BYTE_CONTAINER_OFFSET")
#endif
#ifndef QUAL_UDF_2_BYTE_CONTAINER_ORDERs
#define QUAL_UDF_2_BYTE_CONTAINER_ORDERs ("QUAL_UDF_2_BYTE_CONTAINER_ORDER")
#endif
#ifndef QUAL_UDF_2_BYTE_CONTAINER_WIDTHs
#define QUAL_UDF_2_BYTE_CONTAINER_WIDTHs ("QUAL_UDF_2_BYTE_CONTAINER_WIDTH")
#endif
#ifndef QUAL_UDF_CHUNKSs
#define QUAL_UDF_CHUNKSs ("QUAL_UDF_CHUNKS")
#endif
#ifndef QUAL_UDF_CHUNKS_BITMAPs
#define QUAL_UDF_CHUNKS_BITMAPs ("QUAL_UDF_CHUNKS_BITMAP")
#endif
#ifndef QUAL_UDF_CHUNKS_MASKs
#define QUAL_UDF_CHUNKS_MASKs ("QUAL_UDF_CHUNKS_MASK")
#endif
#ifndef QUAL_UDF_CLASSs
#define QUAL_UDF_CLASSs ("QUAL_UDF_CLASS")
#endif
#ifndef QUAL_UDF_CLASS_BITMAPs
#define QUAL_UDF_CLASS_BITMAPs ("QUAL_UDF_CLASS_BITMAP")
#endif
#ifndef QUAL_UDF_CLASS_MASKs
#define QUAL_UDF_CLASS_MASKs ("QUAL_UDF_CLASS_MASK")
#endif
#ifndef QUAL_UNDERLAY_ECMPs
#define QUAL_UNDERLAY_ECMPs ("QUAL_UNDERLAY_ECMP")
#endif
#ifndef QUAL_UNDERLAY_ECMP_BITMAPs
#define QUAL_UNDERLAY_ECMP_BITMAPs ("QUAL_UNDERLAY_ECMP_BITMAP")
#endif
#ifndef QUAL_UNDERLAY_ECMP_MASKs
#define QUAL_UNDERLAY_ECMP_MASKs ("QUAL_UNDERLAY_ECMP_MASK")
#endif
#ifndef QUAL_UNDERLAY_EGR_L3_IIF_CLASS_IDs
#define QUAL_UNDERLAY_EGR_L3_IIF_CLASS_IDs ("QUAL_UNDERLAY_EGR_L3_IIF_CLASS_ID")
#endif
#ifndef QUAL_UNDERLAY_EGR_L3_IIF_CLASS_ID_MASKs
#define QUAL_UNDERLAY_EGR_L3_IIF_CLASS_ID_MASKs ("QUAL_UNDERLAY_EGR_L3_IIF_CLASS_ID_MASK")
#endif
#ifndef QUAL_UNDERLAY_EGR_NHOP_CLASS_IDs
#define QUAL_UNDERLAY_EGR_NHOP_CLASS_IDs ("QUAL_UNDERLAY_EGR_NHOP_CLASS_ID")
#endif
#ifndef QUAL_UNDERLAY_EGR_NHOP_CLASS_ID_MASKs
#define QUAL_UNDERLAY_EGR_NHOP_CLASS_ID_MASKs ("QUAL_UNDERLAY_EGR_NHOP_CLASS_ID_MASK")
#endif
#ifndef QUAL_VFIs
#define QUAL_VFIs ("QUAL_VFI")
#endif
#ifndef QUAL_VFI_BITMAPs
#define QUAL_VFI_BITMAPs ("QUAL_VFI_BITMAP")
#endif
#ifndef QUAL_VFI_MASKs
#define QUAL_VFI_MASKs ("QUAL_VFI_MASK")
#endif
#ifndef QUAL_VISIBILITY_PKTs
#define QUAL_VISIBILITY_PKTs ("QUAL_VISIBILITY_PKT")
#endif
#ifndef QUAL_VISIBILITY_PKT_BITMAPs
#define QUAL_VISIBILITY_PKT_BITMAPs ("QUAL_VISIBILITY_PKT_BITMAP")
#endif
#ifndef QUAL_VISIBILITY_PKT_MASKs
#define QUAL_VISIBILITY_PKT_MASKs ("QUAL_VISIBILITY_PKT_MASK")
#endif
#ifndef QUAL_VLAN_CLASSs
#define QUAL_VLAN_CLASSs ("QUAL_VLAN_CLASS")
#endif
#ifndef QUAL_VLAN_CLASS_BITMAPs
#define QUAL_VLAN_CLASS_BITMAPs ("QUAL_VLAN_CLASS_BITMAP")
#endif
#ifndef QUAL_VLAN_CLASS_MASKs
#define QUAL_VLAN_CLASS_MASKs ("QUAL_VLAN_CLASS_MASK")
#endif
#ifndef QUAL_VLAN_INNER_PRESENTs
#define QUAL_VLAN_INNER_PRESENTs ("QUAL_VLAN_INNER_PRESENT")
#endif
#ifndef QUAL_VLAN_INNER_PRESENT_BITMAPs
#define QUAL_VLAN_INNER_PRESENT_BITMAPs ("QUAL_VLAN_INNER_PRESENT_BITMAP")
#endif
#ifndef QUAL_VLAN_INNER_PRESENT_MASKs
#define QUAL_VLAN_INNER_PRESENT_MASKs ("QUAL_VLAN_INNER_PRESENT_MASK")
#endif
#ifndef QUAL_VLAN_OUTER_PRESENTs
#define QUAL_VLAN_OUTER_PRESENTs ("QUAL_VLAN_OUTER_PRESENT")
#endif
#ifndef QUAL_VLAN_OUTER_PRESENT_BITMAPs
#define QUAL_VLAN_OUTER_PRESENT_BITMAPs ("QUAL_VLAN_OUTER_PRESENT_BITMAP")
#endif
#ifndef QUAL_VLAN_OUTER_PRESENT_MASKs
#define QUAL_VLAN_OUTER_PRESENT_MASKs ("QUAL_VLAN_OUTER_PRESENT_MASK")
#endif
#ifndef QUAL_VNTAGs
#define QUAL_VNTAGs ("QUAL_VNTAG")
#endif
#ifndef QUAL_VNTAG_BITMAPs
#define QUAL_VNTAG_BITMAPs ("QUAL_VNTAG_BITMAP")
#endif
#ifndef QUAL_VNTAG_MASKs
#define QUAL_VNTAG_MASKs ("QUAL_VNTAG_MASK")
#endif
#ifndef QUAL_VPNs
#define QUAL_VPNs ("QUAL_VPN")
#endif
#ifndef QUAL_VPN_BITMAPs
#define QUAL_VPN_BITMAPs ("QUAL_VPN_BITMAP")
#endif
#ifndef QUAL_VPN_MASKs
#define QUAL_VPN_MASKs ("QUAL_VPN_MASK")
#endif
#ifndef QUAL_VRFs
#define QUAL_VRFs ("QUAL_VRF")
#endif
#ifndef QUAL_VRF_BITMAPs
#define QUAL_VRF_BITMAPs ("QUAL_VRF_BITMAP")
#endif
#ifndef QUAL_VRF_MASKs
#define QUAL_VRF_MASKs ("QUAL_VRF_MASK")
#endif
#ifndef QUAL_VXLAN_FLAGSs
#define QUAL_VXLAN_FLAGSs ("QUAL_VXLAN_FLAGS")
#endif
#ifndef QUAL_VXLAN_FLAGS_BITMAPs
#define QUAL_VXLAN_FLAGS_BITMAPs ("QUAL_VXLAN_FLAGS_BITMAP")
#endif
#ifndef QUAL_VXLAN_FLAGS_MASKs
#define QUAL_VXLAN_FLAGS_MASKs ("QUAL_VXLAN_FLAGS_MASK")
#endif
#ifndef QUAL_VXLAN_RSVD_24s
#define QUAL_VXLAN_RSVD_24s ("QUAL_VXLAN_RSVD_24")
#endif
#ifndef QUAL_VXLAN_RSVD_24_BITMAPs
#define QUAL_VXLAN_RSVD_24_BITMAPs ("QUAL_VXLAN_RSVD_24_BITMAP")
#endif
#ifndef QUAL_VXLAN_RSVD_24_MASKs
#define QUAL_VXLAN_RSVD_24_MASKs ("QUAL_VXLAN_RSVD_24_MASK")
#endif
#ifndef QUAL_VXLAN_RSVD_8s
#define QUAL_VXLAN_RSVD_8s ("QUAL_VXLAN_RSVD_8")
#endif
#ifndef QUAL_VXLAN_RSVD_8_BITMAPs
#define QUAL_VXLAN_RSVD_8_BITMAPs ("QUAL_VXLAN_RSVD_8_BITMAP")
#endif
#ifndef QUAL_VXLAN_RSVD_8_MASKs
#define QUAL_VXLAN_RSVD_8_MASKs ("QUAL_VXLAN_RSVD_8_MASK")
#endif
#ifndef QUAL_VXLAN_VNIDs
#define QUAL_VXLAN_VNIDs ("QUAL_VXLAN_VNID")
#endif
#ifndef QUAL_VXLAN_VNID_BITMAPs
#define QUAL_VXLAN_VNID_BITMAPs ("QUAL_VXLAN_VNID_BITMAP")
#endif
#ifndef QUAL_VXLAN_VNID_MASKs
#define QUAL_VXLAN_VNID_MASKs ("QUAL_VXLAN_VNID_MASK")
#endif
#ifndef QUAL_VXLT_LOOKUP_HITs
#define QUAL_VXLT_LOOKUP_HITs ("QUAL_VXLT_LOOKUP_HIT")
#endif
#ifndef QUAL_VXLT_LOOKUP_HIT_BITMAPs
#define QUAL_VXLT_LOOKUP_HIT_BITMAPs ("QUAL_VXLT_LOOKUP_HIT_BITMAP")
#endif
#ifndef QUAL_VXLT_LOOKUP_HIT_MASKs
#define QUAL_VXLT_LOOKUP_HIT_MASKs ("QUAL_VXLT_LOOKUP_HIT_MASK")
#endif
#ifndef QUANTIZEs
#define QUANTIZEs ("QUANTIZE")
#endif
#ifndef QUANTIZED_AVG_PORT_LOADINGs
#define QUANTIZED_AVG_PORT_LOADINGs ("QUANTIZED_AVG_PORT_LOADING")
#endif
#ifndef QUANTIZED_AVG_PORT_QUEUE_SIZEs
#define QUANTIZED_AVG_PORT_QUEUE_SIZEs ("QUANTIZED_AVG_PORT_QUEUE_SIZE")
#endif
#ifndef QUANTIZED_AVG_TM_QUEUE_SIZEs
#define QUANTIZED_AVG_TM_QUEUE_SIZEs ("QUANTIZED_AVG_TM_QUEUE_SIZE")
#endif
#ifndef QUEUESs
#define QUEUESs ("QUEUES")
#endif
#ifndef QUEUE_BASEDs
#define QUEUE_BASEDs ("QUEUE_BASED")
#endif
#ifndef QUEUE_IDs
#define QUEUE_IDs ("QUEUE_ID")
#endif
#ifndef QUEUE_INVALIDs
#define QUEUE_INVALIDs ("QUEUE_INVALID")
#endif
#ifndef QUEUE_NUMs
#define QUEUE_NUMs ("QUEUE_NUM")
#endif
#ifndef QUEUE_PKTs
#define QUEUE_PKTs ("QUEUE_PKT")
#endif
#ifndef Q_AVGs
#define Q_AVGs ("Q_AVG")
#endif
#ifndef Q_MINs
#define Q_MINs ("Q_MIN")
#endif
#ifndef Q_TYPEs
#define Q_TYPEs ("Q_TYPE")
#endif
#ifndef RANDOMs
#define RANDOMs ("RANDOM")
#endif
#ifndef RANDOM_SEEDs
#define RANDOM_SEEDs ("RANDOM_SEED")
#endif
#ifndef RANGE_CHECKERs
#define RANGE_CHECKERs ("RANGE_CHECKER")
#endif
#ifndef RAW_BUCKET_UTILIZATIONs
#define RAW_BUCKET_UTILIZATIONs ("RAW_BUCKET_UTILIZATION")
#endif
#ifndef RAW_ETHERNETs
#define RAW_ETHERNETs ("RAW_ETHERNET")
#endif
#ifndef RC_FIELD_TYPEs
#define RC_FIELD_TYPEs ("RC_FIELD_TYPE")
#endif
#ifndef RDBGC0_64Rs
#define RDBGC0_64Rs ("RDBGC0_64R")
#endif
#ifndef RDBGC0_SELECTRs
#define RDBGC0_SELECTRs ("RDBGC0_SELECTR")
#endif
#ifndef RDBGC10_64Rs
#define RDBGC10_64Rs ("RDBGC10_64R")
#endif
#ifndef RDBGC10_SELECTRs
#define RDBGC10_SELECTRs ("RDBGC10_SELECTR")
#endif
#ifndef RDBGC11_64Rs
#define RDBGC11_64Rs ("RDBGC11_64R")
#endif
#ifndef RDBGC11_SELECTRs
#define RDBGC11_SELECTRs ("RDBGC11_SELECTR")
#endif
#ifndef RDBGC12_64Rs
#define RDBGC12_64Rs ("RDBGC12_64R")
#endif
#ifndef RDBGC12_SELECTRs
#define RDBGC12_SELECTRs ("RDBGC12_SELECTR")
#endif
#ifndef RDBGC13_64Rs
#define RDBGC13_64Rs ("RDBGC13_64R")
#endif
#ifndef RDBGC13_SELECTRs
#define RDBGC13_SELECTRs ("RDBGC13_SELECTR")
#endif
#ifndef RDBGC14_64Rs
#define RDBGC14_64Rs ("RDBGC14_64R")
#endif
#ifndef RDBGC14_SELECTRs
#define RDBGC14_SELECTRs ("RDBGC14_SELECTR")
#endif
#ifndef RDBGC15_64Rs
#define RDBGC15_64Rs ("RDBGC15_64R")
#endif
#ifndef RDBGC15_SELECTRs
#define RDBGC15_SELECTRs ("RDBGC15_SELECTR")
#endif
#ifndef RDBGC1_64Rs
#define RDBGC1_64Rs ("RDBGC1_64R")
#endif
#ifndef RDBGC1_SELECTRs
#define RDBGC1_SELECTRs ("RDBGC1_SELECTR")
#endif
#ifndef RDBGC2_64Rs
#define RDBGC2_64Rs ("RDBGC2_64R")
#endif
#ifndef RDBGC2_SELECTRs
#define RDBGC2_SELECTRs ("RDBGC2_SELECTR")
#endif
#ifndef RDBGC3_64Rs
#define RDBGC3_64Rs ("RDBGC3_64R")
#endif
#ifndef RDBGC3_SELECTRs
#define RDBGC3_SELECTRs ("RDBGC3_SELECTR")
#endif
#ifndef RDBGC4_64Rs
#define RDBGC4_64Rs ("RDBGC4_64R")
#endif
#ifndef RDBGC4_SELECTRs
#define RDBGC4_SELECTRs ("RDBGC4_SELECTR")
#endif
#ifndef RDBGC5_64Rs
#define RDBGC5_64Rs ("RDBGC5_64R")
#endif
#ifndef RDBGC5_SELECTRs
#define RDBGC5_SELECTRs ("RDBGC5_SELECTR")
#endif
#ifndef RDBGC6_64Rs
#define RDBGC6_64Rs ("RDBGC6_64R")
#endif
#ifndef RDBGC6_SELECTRs
#define RDBGC6_SELECTRs ("RDBGC6_SELECTR")
#endif
#ifndef RDBGC7_64Rs
#define RDBGC7_64Rs ("RDBGC7_64R")
#endif
#ifndef RDBGC7_SELECTRs
#define RDBGC7_SELECTRs ("RDBGC7_SELECTR")
#endif
#ifndef RDBGC8_64Rs
#define RDBGC8_64Rs ("RDBGC8_64R")
#endif
#ifndef RDBGC8_SELECTRs
#define RDBGC8_SELECTRs ("RDBGC8_SELECTR")
#endif
#ifndef RDBGC9_64Rs
#define RDBGC9_64Rs ("RDBGC9_64R")
#endif
#ifndef RDBGC9_SELECTRs
#define RDBGC9_SELECTRs ("RDBGC9_SELECTR")
#endif
#ifndef RDBGC_SELECT_2Rs
#define RDBGC_SELECT_2Rs ("RDBGC_SELECT_2R")
#endif
#ifndef RDBGC_SELECT_3Rs
#define RDBGC_SELECT_3Rs ("RDBGC_SELECT_3R")
#endif
#ifndef RDBGC_SELECT_4Rs
#define RDBGC_SELECT_4Rs ("RDBGC_SELECT_4R")
#endif
#ifndef READ_ONLYs
#define READ_ONLYs ("READ_ONLY")
#endif
#ifndef REASON_CODEs
#define REASON_CODEs ("REASON_CODE")
#endif
#ifndef RECOVERYs
#define RECOVERYs ("RECOVERY")
#endif
#ifndef RECOVERY_CNTs
#define RECOVERY_CNTs ("RECOVERY_CNT")
#endif
#ifndef RECOVERY_TIMERs
#define RECOVERY_TIMERs ("RECOVERY_TIMER")
#endif
#ifndef RECOVERY_TYPEs
#define RECOVERY_TYPEs ("RECOVERY_TYPE")
#endif
#ifndef REDs
#define REDs ("RED")
#endif
#ifndef REDIRECT_PORTSs
#define REDIRECT_PORTSs ("REDIRECT_PORTS")
#endif
#ifndef RED_DROPs
#define RED_DROPs ("RED_DROP")
#endif
#ifndef RED_LIMIT_CELLS_STATICs
#define RED_LIMIT_CELLS_STATICs ("RED_LIMIT_CELLS_STATIC")
#endif
#ifndef RED_LIMIT_CELLS_STATIC_OPERs
#define RED_LIMIT_CELLS_STATIC_OPERs ("RED_LIMIT_CELLS_STATIC_OPER")
#endif
#ifndef RED_LIMIT_DYNAMICs
#define RED_LIMIT_DYNAMICs ("RED_LIMIT_DYNAMIC")
#endif
#ifndef RED_OFFSET_CELLSs
#define RED_OFFSET_CELLSs ("RED_OFFSET_CELLS")
#endif
#ifndef RED_PKTs
#define RED_PKTs ("RED_PKT")
#endif
#ifndef RED_SHARED_LIMIT_CELLSs
#define RED_SHARED_LIMIT_CELLSs ("RED_SHARED_LIMIT_CELLS")
#endif
#ifndef RED_SHARED_LIMIT_CELLS_OPERs
#define RED_SHARED_LIMIT_CELLS_OPERs ("RED_SHARED_LIMIT_CELLS_OPER")
#endif
#ifndef RED_SHARED_RESUME_LIMIT_CELLSs
#define RED_SHARED_RESUME_LIMIT_CELLSs ("RED_SHARED_RESUME_LIMIT_CELLS")
#endif
#ifndef RED_SHARED_RESUME_LIMIT_CELLS_OPERs
#define RED_SHARED_RESUME_LIMIT_CELLS_OPERs ("RED_SHARED_RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef REFRESH_TIMEs
#define REFRESH_TIMEs ("REFRESH_TIME")
#endif
#ifndef REFRESH_TIMERs
#define REFRESH_TIMERs ("REFRESH_TIMER")
#endif
#ifndef REFRESH_TIME_3_90625_USs
#define REFRESH_TIME_3_90625_USs ("REFRESH_TIME_3_90625_US")
#endif
#ifndef REFRESH_TIME_7_8125_USs
#define REFRESH_TIME_7_8125_USs ("REFRESH_TIME_7_8125_US")
#endif
#ifndef REGULARs
#define REGULARs ("REGULAR")
#endif
#ifndef REG_HASHs
#define REG_HASHs ("REG_HASH")
#endif
#ifndef REMARK_CFIs
#define REMARK_CFIs ("REMARK_CFI")
#endif
#ifndef REMARK_DOT1Ps
#define REMARK_DOT1Ps ("REMARK_DOT1P")
#endif
#ifndef REMOTE_CPU_DA_LSRs
#define REMOTE_CPU_DA_LSRs ("REMOTE_CPU_DA_LSR")
#endif
#ifndef REMOTE_CPU_DA_MSRs
#define REMOTE_CPU_DA_MSRs ("REMOTE_CPU_DA_MSR")
#endif
#ifndef REMOTE_CPU_LENGTH_TYPERs
#define REMOTE_CPU_LENGTH_TYPERs ("REMOTE_CPU_LENGTH_TYPER")
#endif
#ifndef REMOTE_DISCRIMINATOR_CHANGEs
#define REMOTE_DISCRIMINATOR_CHANGEs ("REMOTE_DISCRIMINATOR_CHANGE")
#endif
#ifndef REMOTE_FAULTs
#define REMOTE_FAULTs ("REMOTE_FAULT")
#endif
#ifndef REMOTE_FAULT_DISABLEs
#define REMOTE_FAULT_DISABLEs ("REMOTE_FAULT_DISABLE")
#endif
#ifndef REMOTE_FINAL_BIT_SETs
#define REMOTE_FINAL_BIT_SETs ("REMOTE_FINAL_BIT_SET")
#endif
#ifndef REMOTE_PARAMETER_CHANGEs
#define REMOTE_PARAMETER_CHANGEs ("REMOTE_PARAMETER_CHANGE")
#endif
#ifndef REMOTE_POLL_BIT_SETs
#define REMOTE_POLL_BIT_SETs ("REMOTE_POLL_BIT_SET")
#endif
#ifndef REMOTE_STATE_MODE_CHANGEs
#define REMOTE_STATE_MODE_CHANGEs ("REMOTE_STATE_MODE_CHANGE")
#endif
#ifndef REPLACEs
#define REPLACEs ("REPLACE")
#endif
#ifndef REPLACE_DST_MACs
#define REPLACE_DST_MACs ("REPLACE_DST_MAC")
#endif
#ifndef REPLACE_INT_PRIs
#define REPLACE_INT_PRIs ("REPLACE_INT_PRI")
#endif
#ifndef REPLACE_PRIs
#define REPLACE_PRIs ("REPLACE_PRI")
#endif
#ifndef REPLACE_SRC_MACs
#define REPLACE_SRC_MACs ("REPLACE_SRC_MAC")
#endif
#ifndef REPLACE_TPIDs
#define REPLACE_TPIDs ("REPLACE_TPID")
#endif
#ifndef REPLACE_VLANs
#define REPLACE_VLANs ("REPLACE_VLAN")
#endif
#ifndef REPLACE_VLAN_PRIs
#define REPLACE_VLAN_PRIs ("REPLACE_VLAN_PRI")
#endif
#ifndef REPLACE_VLAN_PRI_TPIDs
#define REPLACE_VLAN_PRI_TPIDs ("REPLACE_VLAN_PRI_TPID")
#endif
#ifndef REPLACE_VLAN_TPIDs
#define REPLACE_VLAN_TPIDs ("REPLACE_VLAN_TPID")
#endif
#ifndef REPL_Qs
#define REPL_Qs ("REPL_Q")
#endif
#ifndef REPL_Q_NUMs
#define REPL_Q_NUMs ("REPL_Q_NUM")
#endif
#ifndef REPORTs
#define REPORTs ("REPORT")
#endif
#ifndef REPORT_SINGLE_BIT_ECCs
#define REPORT_SINGLE_BIT_ECCs ("REPORT_SINGLE_BIT_ECC")
#endif
#ifndef REQUEST_VECTORs
#define REQUEST_VECTORs ("REQUEST_VECTOR")
#endif
#ifndef REQUEST_VECTOR_MASKs
#define REQUEST_VECTOR_MASKs ("REQUEST_VECTOR_MASK")
#endif
#ifndef REQ_VECTOR_CONFIGMs
#define REQ_VECTOR_CONFIGMs ("REQ_VECTOR_CONFIGM")
#endif
#ifndef REQ_VECTOR_MATCH_POLICYRs
#define REQ_VECTOR_MATCH_POLICYRs ("REQ_VECTOR_MATCH_POLICYR")
#endif
#ifndef RESERVEDs
#define RESERVEDs ("RESERVED")
#endif
#ifndef RESERVED_1s
#define RESERVED_1s ("RESERVED_1")
#endif
#ifndef RESERVED_2s
#define RESERVED_2s ("RESERVED_2")
#endif
#ifndef RESERVED_FOR_FPs
#define RESERVED_FOR_FPs ("RESERVED_FOR_FP")
#endif
#ifndef RESERVED_LIMIT_CELLSs
#define RESERVED_LIMIT_CELLSs ("RESERVED_LIMIT_CELLS")
#endif
#ifndef RESERVED_LIMIT_CELLS_OPERs
#define RESERVED_LIMIT_CELLS_OPERs ("RESERVED_LIMIT_CELLS_OPER")
#endif
#ifndef RESET_BYTESs
#define RESET_BYTESs ("RESET_BYTES")
#endif
#ifndef RESIDENCE_TIME_FORMATs
#define RESIDENCE_TIME_FORMATs ("RESIDENCE_TIME_FORMAT")
#endif
#ifndef RESIDENCY_TIMESTAMP_LOWERs
#define RESIDENCY_TIMESTAMP_LOWERs ("RESIDENCY_TIMESTAMP_LOWER")
#endif
#ifndef RESIDENCY_TIMESTAMP_UPPERs
#define RESIDENCY_TIMESTAMP_UPPERs ("RESIDENCY_TIMESTAMP_UPPER")
#endif
#ifndef RESILIENTs
#define RESILIENTs ("RESILIENT")
#endif
#ifndef RESOURCE_INFOs
#define RESOURCE_INFOs ("RESOURCE_INFO")
#endif
#ifndef RESOURCE_INFO_TABLE_IDs
#define RESOURCE_INFO_TABLE_IDs ("RESOURCE_INFO_TABLE_ID")
#endif
#ifndef RESOURCE_UNAVAILABLEs
#define RESOURCE_UNAVAILABLEs ("RESOURCE_UNAVAILABLE")
#endif
#ifndef RESPONSIVEs
#define RESPONSIVEs ("RESPONSIVE")
#endif
#ifndef RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs
#define RESPONSIVE_GREEN_DROP_MAX_THD_CELLSs ("RESPONSIVE_GREEN_DROP_MAX_THD_CELLS")
#endif
#ifndef RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs
#define RESPONSIVE_GREEN_DROP_MIN_THD_CELLSs ("RESPONSIVE_GREEN_DROP_MIN_THD_CELLS")
#endif
#ifndef RESPONSIVE_GREEN_DROP_PERCENTAGEs
#define RESPONSIVE_GREEN_DROP_PERCENTAGEs ("RESPONSIVE_GREEN_DROP_PERCENTAGE")
#endif
#ifndef RESPONSIVE_NON_IP_ECN_CNGs
#define RESPONSIVE_NON_IP_ECN_CNGs ("RESPONSIVE_NON_IP_ECN_CNG")
#endif
#ifndef RESPONSIVE_PROTOCOL_MATCHMs
#define RESPONSIVE_PROTOCOL_MATCHMs ("RESPONSIVE_PROTOCOL_MATCHM")
#endif
#ifndef RESPONSIVE_RED_DROP_MAX_THD_CELLSs
#define RESPONSIVE_RED_DROP_MAX_THD_CELLSs ("RESPONSIVE_RED_DROP_MAX_THD_CELLS")
#endif
#ifndef RESPONSIVE_RED_DROP_MIN_THD_CELLSs
#define RESPONSIVE_RED_DROP_MIN_THD_CELLSs ("RESPONSIVE_RED_DROP_MIN_THD_CELLS")
#endif
#ifndef RESPONSIVE_RED_DROP_PERCENTAGEs
#define RESPONSIVE_RED_DROP_PERCENTAGEs ("RESPONSIVE_RED_DROP_PERCENTAGE")
#endif
#ifndef RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs
#define RESPONSIVE_YELLOW_DROP_MAX_THD_CELLSs ("RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS")
#endif
#ifndef RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs
#define RESPONSIVE_YELLOW_DROP_MIN_THD_CELLSs ("RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS")
#endif
#ifndef RESPONSIVE_YELLOW_DROP_PERCENTAGEs
#define RESPONSIVE_YELLOW_DROP_PERCENTAGEs ("RESPONSIVE_YELLOW_DROP_PERCENTAGE")
#endif
#ifndef RESUME_FLOOR_CELLSs
#define RESUME_FLOOR_CELLSs ("RESUME_FLOOR_CELLS")
#endif
#ifndef RESUME_FLOOR_RED_CELLSs
#define RESUME_FLOOR_RED_CELLSs ("RESUME_FLOOR_RED_CELLS")
#endif
#ifndef RESUME_FLOOR_YELLOW_CELLSs
#define RESUME_FLOOR_YELLOW_CELLSs ("RESUME_FLOOR_YELLOW_CELLS")
#endif
#ifndef RESUME_LIMIT_CELLSs
#define RESUME_LIMIT_CELLSs ("RESUME_LIMIT_CELLS")
#endif
#ifndef RESUME_LIMIT_CELLS_OPERs
#define RESUME_LIMIT_CELLS_OPERs ("RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef RESUME_OFFSET_CELLSs
#define RESUME_OFFSET_CELLSs ("RESUME_OFFSET_CELLS")
#endif
#ifndef RESUME_OFFSET_CELLS_OPERs
#define RESUME_OFFSET_CELLS_OPERs ("RESUME_OFFSET_CELLS_OPER")
#endif
#ifndef RESUME_OFFSET_RED_CELLSs
#define RESUME_OFFSET_RED_CELLSs ("RESUME_OFFSET_RED_CELLS")
#endif
#ifndef RESUME_OFFSET_YELLOW_CELLSs
#define RESUME_OFFSET_YELLOW_CELLSs ("RESUME_OFFSET_YELLOW_CELLS")
#endif
#ifndef REVERSE_CONCATENATED_PATH_DOWNs
#define REVERSE_CONCATENATED_PATH_DOWNs ("REVERSE_CONCATENATED_PATH_DOWN")
#endif
#ifndef REV_DECs
#define REV_DECs ("REV_DEC")
#endif
#ifndef REV_IDs
#define REV_IDs ("REV_ID")
#endif
#ifndef RH_ECMP_NHOP_UNDERLAYs
#define RH_ECMP_NHOP_UNDERLAYs ("RH_ECMP_NHOP_UNDERLAY")
#endif
#ifndef RH_ECMP_UNDERLAY_IDs
#define RH_ECMP_UNDERLAY_IDs ("RH_ECMP_UNDERLAY_ID")
#endif
#ifndef RH_NHOP_IDs
#define RH_NHOP_IDs ("RH_NHOP_ID")
#endif
#ifndef RH_NUM_PATHSs
#define RH_NUM_PATHSs ("RH_NUM_PATHS")
#endif
#ifndef RH_OVERLAY_NHOP_IDs
#define RH_OVERLAY_NHOP_IDs ("RH_OVERLAY_NHOP_ID")
#endif
#ifndef RH_RANDOM_SEEDs
#define RH_RANDOM_SEEDs ("RH_RANDOM_SEED")
#endif
#ifndef RH_SIZEs
#define RH_SIZEs ("RH_SIZE")
#endif
#ifndef RH_SIZE_128s
#define RH_SIZE_128s ("RH_SIZE_128")
#endif
#ifndef RH_SIZE_16Ks
#define RH_SIZE_16Ks ("RH_SIZE_16K")
#endif
#ifndef RH_SIZE_1Ks
#define RH_SIZE_1Ks ("RH_SIZE_1K")
#endif
#ifndef RH_SIZE_256s
#define RH_SIZE_256s ("RH_SIZE_256")
#endif
#ifndef RH_SIZE_2Ks
#define RH_SIZE_2Ks ("RH_SIZE_2K")
#endif
#ifndef RH_SIZE_32Ks
#define RH_SIZE_32Ks ("RH_SIZE_32K")
#endif
#ifndef RH_SIZE_4Ks
#define RH_SIZE_4Ks ("RH_SIZE_4K")
#endif
#ifndef RH_SIZE_512s
#define RH_SIZE_512s ("RH_SIZE_512")
#endif
#ifndef RH_SIZE_64s
#define RH_SIZE_64s ("RH_SIZE_64")
#endif
#ifndef RH_SIZE_8Ks
#define RH_SIZE_8Ks ("RH_SIZE_8K")
#endif
#ifndef RH_UNDERLAY_NHOP_IDs
#define RH_UNDERLAY_NHOP_IDs ("RH_UNDERLAY_NHOP_ID")
#endif
#ifndef RIPC4_64Rs
#define RIPC4_64Rs ("RIPC4_64R")
#endif
#ifndef RIPC6_64Rs
#define RIPC6_64Rs ("RIPC6_64R")
#endif
#ifndef RIPD4_64Rs
#define RIPD4_64Rs ("RIPD4_64R")
#endif
#ifndef RIPD6_64Rs
#define RIPD6_64Rs ("RIPD6_64R")
#endif
#ifndef RIPHE4_64Rs
#define RIPHE4_64Rs ("RIPHE4_64R")
#endif
#ifndef RIPHE6_64Rs
#define RIPHE6_64Rs ("RIPHE6_64R")
#endif
#ifndef RLMs
#define RLMs ("RLM")
#endif
#ifndef RLM_AUTONEG_CFG_CONFLICTs
#define RLM_AUTONEG_CFG_CONFLICTs ("RLM_AUTONEG_CFG_CONFLICT")
#endif
#ifndef RLM_CFG_ACTIVE_LANE_MASK_INVALIDs
#define RLM_CFG_ACTIVE_LANE_MASK_INVALIDs ("RLM_CFG_ACTIVE_LANE_MASK_INVALID")
#endif
#ifndef RLM_CFG_PORT_SPEED_INVALIDs
#define RLM_CFG_PORT_SPEED_INVALIDs ("RLM_CFG_PORT_SPEED_INVALID")
#endif
#ifndef RLM_NO_SUPPORTs
#define RLM_NO_SUPPORTs ("RLM_NO_SUPPORT")
#endif
#ifndef RLM_STATUSs
#define RLM_STATUSs ("RLM_STATUS")
#endif
#ifndef ROBUSTs
#define ROBUSTs ("ROBUST")
#endif
#ifndef ROLLOVERs
#define ROLLOVERs ("ROLLOVER")
#endif
#ifndef RPA_IDs
#define RPA_IDs ("RPA_ID")
#endif
#ifndef RPORTD_64Rs
#define RPORTD_64Rs ("RPORTD_64R")
#endif
#ifndef RQE_COSs
#define RQE_COSs ("RQE_COS")
#endif
#ifndef RRs
#define RRs ("RR")
#endif
#ifndef RSEL_RAM_DBGCTRL_64Rs
#define RSEL_RAM_DBGCTRL_64Rs ("RSEL_RAM_DBGCTRL_64R")
#endif
#ifndef RSFEC_SYMBOL_ERROR_MIBMs
#define RSFEC_SYMBOL_ERROR_MIBMs ("RSFEC_SYMBOL_ERROR_MIBM")
#endif
#ifndef RTAGs
#define RTAGs ("RTAG")
#endif
#ifndef RTAG7_FLOW_BASED_HASHMs
#define RTAG7_FLOW_BASED_HASHMs ("RTAG7_FLOW_BASED_HASHM")
#endif
#ifndef RTAG7_HASH_CONTROLRs
#define RTAG7_HASH_CONTROLRs ("RTAG7_HASH_CONTROLR")
#endif
#ifndef RTAG7_HASH_CONTROL_2Rs
#define RTAG7_HASH_CONTROL_2Rs ("RTAG7_HASH_CONTROL_2R")
#endif
#ifndef RTAG7_HASH_CONTROL_3_64Rs
#define RTAG7_HASH_CONTROL_3_64Rs ("RTAG7_HASH_CONTROL_3_64R")
#endif
#ifndef RTAG7_HASH_CONTROL_4Rs
#define RTAG7_HASH_CONTROL_4Rs ("RTAG7_HASH_CONTROL_4R")
#endif
#ifndef RTAG7_HASH_CONTROL_L2GRE_MASK_ARs
#define RTAG7_HASH_CONTROL_L2GRE_MASK_ARs ("RTAG7_HASH_CONTROL_L2GRE_MASK_AR")
#endif
#ifndef RTAG7_HASH_CONTROL_L2GRE_MASK_BRs
#define RTAG7_HASH_CONTROL_L2GRE_MASK_BRs ("RTAG7_HASH_CONTROL_L2GRE_MASK_BR")
#endif
#ifndef RTAG7_HASH_FIELD_BMAP_1Rs
#define RTAG7_HASH_FIELD_BMAP_1Rs ("RTAG7_HASH_FIELD_BMAP_1R")
#endif
#ifndef RTAG7_HASH_FIELD_BMAP_2Rs
#define RTAG7_HASH_FIELD_BMAP_2Rs ("RTAG7_HASH_FIELD_BMAP_2R")
#endif
#ifndef RTAG7_HASH_FIELD_BMAP_3Rs
#define RTAG7_HASH_FIELD_BMAP_3Rs ("RTAG7_HASH_FIELD_BMAP_3R")
#endif
#ifndef RTAG7_HASH_OBJ0s
#define RTAG7_HASH_OBJ0s ("RTAG7_HASH_OBJ0")
#endif
#ifndef RTAG7_HASH_OBJ1s
#define RTAG7_HASH_OBJ1s ("RTAG7_HASH_OBJ1")
#endif
#ifndef RTAG7_HASH_OBJ2s
#define RTAG7_HASH_OBJ2s ("RTAG7_HASH_OBJ2")
#endif
#ifndef RTAG7_HASH_OBJ3s
#define RTAG7_HASH_OBJ3s ("RTAG7_HASH_OBJ3")
#endif
#ifndef RTAG7_HASH_SEED_ARs
#define RTAG7_HASH_SEED_ARs ("RTAG7_HASH_SEED_AR")
#endif
#ifndef RTAG7_HASH_SEED_BRs
#define RTAG7_HASH_SEED_BRs ("RTAG7_HASH_SEED_BR")
#endif
#ifndef RTAG7_HASH_SELRs
#define RTAG7_HASH_SELRs ("RTAG7_HASH_SELR")
#endif
#ifndef RTAG7_HASH_VH_INITIALIZE_ARs
#define RTAG7_HASH_VH_INITIALIZE_ARs ("RTAG7_HASH_VH_INITIALIZE_AR")
#endif
#ifndef RTAG7_HASH_VH_INITIALIZE_BRs
#define RTAG7_HASH_VH_INITIALIZE_BRs ("RTAG7_HASH_VH_INITIALIZE_BR")
#endif
#ifndef RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1Rs
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1Rs ("RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1R")
#endif
#ifndef RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2Rs
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2Rs ("RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2R")
#endif
#ifndef RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1Rs
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1Rs ("RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1R")
#endif
#ifndef RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2Rs
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2Rs ("RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2R")
#endif
#ifndef RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPRs
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPRs ("RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPR")
#endif
#ifndef RTAG7_MPLS_OUTER_HASH_FIELD_BMAPRs
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPRs ("RTAG7_MPLS_OUTER_HASH_FIELD_BMAPR")
#endif
#ifndef RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDRs
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDRs ("RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDR")
#endif
#ifndef RTAG7_PORT_BASED_HASHMs
#define RTAG7_PORT_BASED_HASHMs ("RTAG7_PORT_BASED_HASHM")
#endif
#ifndef RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPRs
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPRs ("RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPR")
#endif
#ifndef RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPRs
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPRs ("RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPR")
#endif
#ifndef RTUN_64Rs
#define RTUN_64Rs ("RTUN_64R")
#endif
#ifndef RUC_64Rs
#define RUC_64Rs ("RUC_64R")
#endif
#ifndef RULE_QSET_NOT_IN_GRPs
#define RULE_QSET_NOT_IN_GRPs ("RULE_QSET_NOT_IN_GRP")
#endif
#ifndef RULE_QSET_WIDTH_EXCEEDSs
#define RULE_QSET_WIDTH_EXCEEDSs ("RULE_QSET_WIDTH_EXCEEDS")
#endif
#ifndef RULE_TEMPLATE_NOT_EXISTSs
#define RULE_TEMPLATE_NOT_EXISTSs ("RULE_TEMPLATE_NOT_EXISTS")
#endif
#ifndef RUNT_THRESHOLDs
#define RUNT_THRESHOLDs ("RUNT_THRESHOLD")
#endif
#ifndef RUNT_THRESHOLD_AUTOs
#define RUNT_THRESHOLD_AUTOs ("RUNT_THRESHOLD_AUTO")
#endif
#ifndef RUNT_THRESHOLD_OPERs
#define RUNT_THRESHOLD_OPERs ("RUNT_THRESHOLD_OPER")
#endif
#ifndef RX_1023B_PKTs
#define RX_1023B_PKTs ("RX_1023B_PKT")
#endif
#ifndef RX_127B_PKTs
#define RX_127B_PKTs ("RX_127B_PKT")
#endif
#ifndef RX_1518B_PKTs
#define RX_1518B_PKTs ("RX_1518B_PKT")
#endif
#ifndef RX_16383B_PKTs
#define RX_16383B_PKTs ("RX_16383B_PKT")
#endif
#ifndef RX_2047B_PKTs
#define RX_2047B_PKTs ("RX_2047B_PKT")
#endif
#ifndef RX_255B_PKTs
#define RX_255B_PKTs ("RX_255B_PKT")
#endif
#ifndef RX_4095B_PKTs
#define RX_4095B_PKTs ("RX_4095B_PKT")
#endif
#ifndef RX_511B_PKTs
#define RX_511B_PKTs ("RX_511B_PKT")
#endif
#ifndef RX_64B_PKTs
#define RX_64B_PKTs ("RX_64B_PKT")
#endif
#ifndef RX_9216B_PKTs
#define RX_9216B_PKTs ("RX_9216B_PKT")
#endif
#ifndef RX_ADAPTATION_RESUME_AUTOs
#define RX_ADAPTATION_RESUME_AUTOs ("RX_ADAPTATION_RESUME_AUTO")
#endif
#ifndef RX_ADAPTION_RESUMEs
#define RX_ADAPTION_RESUMEs ("RX_ADAPTION_RESUME")
#endif
#ifndef RX_AFE_DFE_TAPs
#define RX_AFE_DFE_TAPs ("RX_AFE_DFE_TAP")
#endif
#ifndef RX_AFE_DFE_TAP_AUTOs
#define RX_AFE_DFE_TAP_AUTOs ("RX_AFE_DFE_TAP_AUTO")
#endif
#ifndef RX_AFE_DFE_TAP_SIGNs
#define RX_AFE_DFE_TAP_SIGNs ("RX_AFE_DFE_TAP_SIGN")
#endif
#ifndef RX_AFE_HIGH_FREQ_PEAKING_FILTERs
#define RX_AFE_HIGH_FREQ_PEAKING_FILTERs ("RX_AFE_HIGH_FREQ_PEAKING_FILTER")
#endif
#ifndef RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTOs
#define RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTOs ("RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTO")
#endif
#ifndef RX_AFE_LOW_FREQ_PEAKING_FILTERs
#define RX_AFE_LOW_FREQ_PEAKING_FILTERs ("RX_AFE_LOW_FREQ_PEAKING_FILTER")
#endif
#ifndef RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTOs
#define RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTOs ("RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTO")
#endif
#ifndef RX_AFE_PEAKING_FILTERs
#define RX_AFE_PEAKING_FILTERs ("RX_AFE_PEAKING_FILTER")
#endif
#ifndef RX_AFE_PEAKING_FILTER_AUTOs
#define RX_AFE_PEAKING_FILTER_AUTOs ("RX_AFE_PEAKING_FILTER_AUTO")
#endif
#ifndef RX_AFE_VGAs
#define RX_AFE_VGAs ("RX_AFE_VGA")
#endif
#ifndef RX_AFE_VGA_AUTOs
#define RX_AFE_VGA_AUTOs ("RX_AFE_VGA_AUTO")
#endif
#ifndef RX_ALIGN_ERR_PKTs
#define RX_ALIGN_ERR_PKTs ("RX_ALIGN_ERR_PKT")
#endif
#ifndef RX_BC_PKTs
#define RX_BC_PKTs ("RX_BC_PKT")
#endif
#ifndef RX_BYTESs
#define RX_BYTESs ("RX_BYTES")
#endif
#ifndef RX_CODE_ERR_PKTs
#define RX_CODE_ERR_PKTs ("RX_CODE_ERR_PKT")
#endif
#ifndef RX_CTL_PKTs
#define RX_CTL_PKTs ("RX_CTL_PKT")
#endif
#ifndef RX_DCBs
#define RX_DCBs ("RX_DCB")
#endif
#ifndef RX_DISCARDs
#define RX_DISCARDs ("RX_DISCARD")
#endif
#ifndef RX_DOUBLE_VLAN_PKTs
#define RX_DOUBLE_VLAN_PKTs ("RX_DOUBLE_VLAN_PKT")
#endif
#ifndef RX_DROPs
#define RX_DROPs ("RX_DROP")
#endif
#ifndef RX_ENABLEs
#define RX_ENABLEs ("RX_ENABLE")
#endif
#ifndef RX_ENABLE_AUTOs
#define RX_ENABLE_AUTOs ("RX_ENABLE_AUTO")
#endif
#ifndef RX_ENABLE_OPERs
#define RX_ENABLE_OPERs ("RX_ENABLE_OPER")
#endif
#ifndef RX_FALSE_CARRIER_PKTs
#define RX_FALSE_CARRIER_PKTs ("RX_FALSE_CARRIER_PKT")
#endif
#ifndef RX_FCS_ERR_PKTs
#define RX_FCS_ERR_PKTs ("RX_FCS_ERR_PKT")
#endif
#ifndef RX_FDR_CONTROLMs
#define RX_FDR_CONTROLMs ("RX_FDR_CONTROLM")
#endif
#ifndef RX_FDR_STATUSMs
#define RX_FDR_STATUSMs ("RX_FDR_STATUSM")
#endif
#ifndef RX_FIFO_FULLs
#define RX_FIFO_FULLs ("RX_FIFO_FULL")
#endif
#ifndef RX_FRAGMENT_PKTs
#define RX_FRAGMENT_PKTs ("RX_FRAGMENT_PKT")
#endif
#ifndef RX_HCFC_MSGs
#define RX_HCFC_MSGs ("RX_HCFC_MSG")
#endif
#ifndef RX_HIGIG_BC_PKTs
#define RX_HIGIG_BC_PKTs ("RX_HIGIG_BC_PKT")
#endif
#ifndef RX_HIGIG_CTRL_PKTs
#define RX_HIGIG_CTRL_PKTs ("RX_HIGIG_CTRL_PKT")
#endif
#ifndef RX_HIGIG_HOLs
#define RX_HIGIG_HOLs ("RX_HIGIG_HOL")
#endif
#ifndef RX_HIGIG_IBPs
#define RX_HIGIG_IBPs ("RX_HIGIG_IBP")
#endif
#ifndef RX_HIGIG_IPMC_OPCODE_PKTs
#define RX_HIGIG_IPMC_OPCODE_PKTs ("RX_HIGIG_IPMC_OPCODE_PKT")
#endif
#ifndef RX_HIGIG_L2MC_OPCODE_PKTs
#define RX_HIGIG_L2MC_OPCODE_PKTs ("RX_HIGIG_L2MC_OPCODE_PKT")
#endif
#ifndef RX_HIGIG_NON_UCs
#define RX_HIGIG_NON_UCs ("RX_HIGIG_NON_UC")
#endif
#ifndef RX_HIGIG_PAUSEs
#define RX_HIGIG_PAUSEs ("RX_HIGIG_PAUSE")
#endif
#ifndef RX_HIGIG_UCs
#define RX_HIGIG_UCs ("RX_HIGIG_UC")
#endif
#ifndef RX_HIGIG_UNKNOWN_OPCODE_PKTs
#define RX_HIGIG_UNKNOWN_OPCODE_PKTs ("RX_HIGIG_UNKNOWN_OPCODE_PKT")
#endif
#ifndef RX_HIGIG_UNKNOWN_PKTs
#define RX_HIGIG_UNKNOWN_PKTs ("RX_HIGIG_UNKNOWN_PKT")
#endif
#ifndef RX_IPV4s
#define RX_IPV4s ("RX_IPV4")
#endif
#ifndef RX_IPV4_DISCARDs
#define RX_IPV4_DISCARDs ("RX_IPV4_DISCARD")
#endif
#ifndef RX_IPV4_HDR_ERRs
#define RX_IPV4_HDR_ERRs ("RX_IPV4_HDR_ERR")
#endif
#ifndef RX_IPV4_ROUTE_MCs
#define RX_IPV4_ROUTE_MCs ("RX_IPV4_ROUTE_MC")
#endif
#ifndef RX_IPV4_UCs
#define RX_IPV4_UCs ("RX_IPV4_UC")
#endif
#ifndef RX_IPV6s
#define RX_IPV6s ("RX_IPV6")
#endif
#ifndef RX_IPV6_DISCARDs
#define RX_IPV6_DISCARDs ("RX_IPV6_DISCARD")
#endif
#ifndef RX_IPV6_HDR_ERRs
#define RX_IPV6_HDR_ERRs ("RX_IPV6_HDR_ERR")
#endif
#ifndef RX_IPV6_ROUTE_MCs
#define RX_IPV6_ROUTE_MCs ("RX_IPV6_ROUTE_MC")
#endif
#ifndef RX_IPV6_UCs
#define RX_IPV6_UCs ("RX_IPV6_UC")
#endif
#ifndef RX_JABBER_PKTs
#define RX_JABBER_PKTs ("RX_JABBER_PKT")
#endif
#ifndef RX_LANE_MAPs
#define RX_LANE_MAPs ("RX_LANE_MAP")
#endif
#ifndef RX_LANE_MAP_AUTOs
#define RX_LANE_MAP_AUTOs ("RX_LANE_MAP_AUTO")
#endif
#ifndef RX_LANE_MAP_OPERs
#define RX_LANE_MAP_OPERs ("RX_LANE_MAP_OPER")
#endif
#ifndef RX_LEN_OUT_OF_RANGE_PKTs
#define RX_LEN_OUT_OF_RANGE_PKTs ("RX_LEN_OUT_OF_RANGE_PKT")
#endif
#ifndef RX_LKUP_1588_MEM_MPP0Ms
#define RX_LKUP_1588_MEM_MPP0Ms ("RX_LKUP_1588_MEM_MPP0M")
#endif
#ifndef RX_LKUP_1588_MEM_MPP1Ms
#define RX_LKUP_1588_MEM_MPP1Ms ("RX_LKUP_1588_MEM_MPP1M")
#endif
#ifndef RX_LLFC_CRC_ERRs
#define RX_LLFC_CRC_ERRs ("RX_LLFC_CRC_ERR")
#endif
#ifndef RX_LLFC_LOGICAL_MSGs
#define RX_LLFC_LOGICAL_MSGs ("RX_LLFC_LOGICAL_MSG")
#endif
#ifndef RX_LLFC_PHYSICAL_MSGs
#define RX_LLFC_PHYSICAL_MSGs ("RX_LLFC_PHYSICAL_MSG")
#endif
#ifndef RX_LO_PWR_IDLE_DURATIONs
#define RX_LO_PWR_IDLE_DURATIONs ("RX_LO_PWR_IDLE_DURATION")
#endif
#ifndef RX_LO_PWR_IDLE_EVENTs
#define RX_LO_PWR_IDLE_EVENTs ("RX_LO_PWR_IDLE_EVENT")
#endif
#ifndef RX_MATCHED_CRC_PKTs
#define RX_MATCHED_CRC_PKTs ("RX_MATCHED_CRC_PKT")
#endif
#ifndef RX_MC_DROPs
#define RX_MC_DROPs ("RX_MC_DROP")
#endif
#ifndef RX_MC_PKTs
#define RX_MC_PKTs ("RX_MC_PKT")
#endif
#ifndef RX_MC_SA_PKTs
#define RX_MC_SA_PKTs ("RX_MC_SA_PKT")
#endif
#ifndef RX_MTU_CHECK_ERR_PKTs
#define RX_MTU_CHECK_ERR_PKTs ("RX_MTU_CHECK_ERR_PKT")
#endif
#ifndef RX_OK_PKTs
#define RX_OK_PKTs ("RX_OK_PKT")
#endif
#ifndef RX_ONs
#define RX_ONs ("RX_ON")
#endif
#ifndef RX_OVER_SIZE_PKTs
#define RX_OVER_SIZE_PKTs ("RX_OVER_SIZE_PKT")
#endif
#ifndef RX_PAUSE_CTL_PKTs
#define RX_PAUSE_CTL_PKTs ("RX_PAUSE_CTL_PKT")
#endif
#ifndef RX_PER_PRI_PAUSE_CTL_PKTs
#define RX_PER_PRI_PAUSE_CTL_PKTs ("RX_PER_PRI_PAUSE_CTL_PKT")
#endif
#ifndef RX_PFC_OFF_PKT_PRI0s
#define RX_PFC_OFF_PKT_PRI0s ("RX_PFC_OFF_PKT_PRI0")
#endif
#ifndef RX_PFC_OFF_PKT_PRI1s
#define RX_PFC_OFF_PKT_PRI1s ("RX_PFC_OFF_PKT_PRI1")
#endif
#ifndef RX_PFC_OFF_PKT_PRI2s
#define RX_PFC_OFF_PKT_PRI2s ("RX_PFC_OFF_PKT_PRI2")
#endif
#ifndef RX_PFC_OFF_PKT_PRI3s
#define RX_PFC_OFF_PKT_PRI3s ("RX_PFC_OFF_PKT_PRI3")
#endif
#ifndef RX_PFC_OFF_PKT_PRI4s
#define RX_PFC_OFF_PKT_PRI4s ("RX_PFC_OFF_PKT_PRI4")
#endif
#ifndef RX_PFC_OFF_PKT_PRI5s
#define RX_PFC_OFF_PKT_PRI5s ("RX_PFC_OFF_PKT_PRI5")
#endif
#ifndef RX_PFC_OFF_PKT_PRI6s
#define RX_PFC_OFF_PKT_PRI6s ("RX_PFC_OFF_PKT_PRI6")
#endif
#ifndef RX_PFC_OFF_PKT_PRI7s
#define RX_PFC_OFF_PKT_PRI7s ("RX_PFC_OFF_PKT_PRI7")
#endif
#ifndef RX_PFC_PKT_PRI0s
#define RX_PFC_PKT_PRI0s ("RX_PFC_PKT_PRI0")
#endif
#ifndef RX_PFC_PKT_PRI1s
#define RX_PFC_PKT_PRI1s ("RX_PFC_PKT_PRI1")
#endif
#ifndef RX_PFC_PKT_PRI2s
#define RX_PFC_PKT_PRI2s ("RX_PFC_PKT_PRI2")
#endif
#ifndef RX_PFC_PKT_PRI3s
#define RX_PFC_PKT_PRI3s ("RX_PFC_PKT_PRI3")
#endif
#ifndef RX_PFC_PKT_PRI4s
#define RX_PFC_PKT_PRI4s ("RX_PFC_PKT_PRI4")
#endif
#ifndef RX_PFC_PKT_PRI5s
#define RX_PFC_PKT_PRI5s ("RX_PFC_PKT_PRI5")
#endif
#ifndef RX_PFC_PKT_PRI6s
#define RX_PFC_PKT_PRI6s ("RX_PFC_PKT_PRI6")
#endif
#ifndef RX_PFC_PKT_PRI7s
#define RX_PFC_PKT_PRI7s ("RX_PFC_PKT_PRI7")
#endif
#ifndef RX_PFC_UNSUPPORTED_DA_PKTs
#define RX_PFC_UNSUPPORTED_DA_PKTs ("RX_PFC_UNSUPPORTED_DA_PKT")
#endif
#ifndef RX_PFC_UNSUPPORTED_OPCODE_PKTs
#define RX_PFC_UNSUPPORTED_OPCODE_PKTs ("RX_PFC_UNSUPPORTED_OPCODE_PKT")
#endif
#ifndef RX_PKTs
#define RX_PKTs ("RX_PKT")
#endif
#ifndef RX_POLARITY_FLIPs
#define RX_POLARITY_FLIPs ("RX_POLARITY_FLIP")
#endif
#ifndef RX_POLARITY_FLIP_AUTOs
#define RX_POLARITY_FLIP_AUTOs ("RX_POLARITY_FLIP_AUTO")
#endif
#ifndef RX_POLARITY_FLIP_OPERs
#define RX_POLARITY_FLIP_OPERs ("RX_POLARITY_FLIP_OPER")
#endif
#ifndef RX_POLICY_DISCARDs
#define RX_POLICY_DISCARDs ("RX_POLICY_DISCARD")
#endif
#ifndef RX_PORT_DISCARDs
#define RX_PORT_DISCARDs ("RX_PORT_DISCARD")
#endif
#ifndef RX_PORT_DROPs
#define RX_PORT_DROPs ("RX_PORT_DROP")
#endif
#ifndef RX_PROMISCUOUS_PKTs
#define RX_PROMISCUOUS_PKTs ("RX_PROMISCUOUS_PKT")
#endif
#ifndef RX_Qs
#define RX_Qs ("RX_Q")
#endif
#ifndef RX_RUNT_PKTs
#define RX_RUNT_PKTs ("RX_RUNT_PKT")
#endif
#ifndef RX_RUNT_PKT_BYTESs
#define RX_RUNT_PKT_BYTESs ("RX_RUNT_PKT_BYTES")
#endif
#ifndef RX_SCH_HDR_CRC_ERRs
#define RX_SCH_HDR_CRC_ERRs ("RX_SCH_HDR_CRC_ERR")
#endif
#ifndef RX_SIGNAL_DETECTs
#define RX_SIGNAL_DETECTs ("RX_SIGNAL_DETECT")
#endif
#ifndef RX_SQUELCHs
#define RX_SQUELCHs ("RX_SQUELCH")
#endif
#ifndef RX_SQUELCH_AUTOs
#define RX_SQUELCH_AUTOs ("RX_SQUELCH_AUTO")
#endif
#ifndef RX_TM_BUFFER_DISCARDs
#define RX_TM_BUFFER_DISCARDs ("RX_TM_BUFFER_DISCARD")
#endif
#ifndef RX_TNLs
#define RX_TNLs ("RX_TNL")
#endif
#ifndef RX_TNL_DECAP_ECN_PKTs
#define RX_TNL_DECAP_ECN_PKTs ("RX_TNL_DECAP_ECN_PKT")
#endif
#ifndef RX_TNL_ERRs
#define RX_TNL_ERRs ("RX_TNL_ERR")
#endif
#ifndef RX_TRUNCATED_PKTs
#define RX_TRUNCATED_PKTs ("RX_TRUNCATED_PKT")
#endif
#ifndef RX_UCs
#define RX_UCs ("RX_UC")
#endif
#ifndef RX_UC_PKTs
#define RX_UC_PKTs ("RX_UC_PKT")
#endif
#ifndef RX_UNDER_SIZE_PKTs
#define RX_UNDER_SIZE_PKTs ("RX_UNDER_SIZE_PKT")
#endif
#ifndef RX_VLAN_DROPs
#define RX_VLAN_DROPs ("RX_VLAN_DROP")
#endif
#ifndef RX_VLAN_PKTs
#define RX_VLAN_PKTs ("RX_VLAN_PKT")
#endif
#ifndef RX_VLAN_TAG_PKTs
#define RX_VLAN_TAG_PKTs ("RX_VLAN_TAG_PKT")
#endif
#ifndef RX_VOQ_FLOW_CTRLs
#define RX_VOQ_FLOW_CTRLs ("RX_VOQ_FLOW_CTRL")
#endif
#ifndef SAF_MODEs
#define SAF_MODEs ("SAF_MODE")
#endif
#ifndef SAMPLEs
#define SAMPLEs ("SAMPLE")
#endif
#ifndef SAMPLE_EGRs
#define SAMPLE_EGRs ("SAMPLE_EGR")
#endif
#ifndef SAMPLE_EGR_RATEs
#define SAMPLE_EGR_RATEs ("SAMPLE_EGR_RATE")
#endif
#ifndef SAMPLE_INGs
#define SAMPLE_INGs ("SAMPLE_ING")
#endif
#ifndef SAMPLE_ING_CPUs
#define SAMPLE_ING_CPUs ("SAMPLE_ING_CPU")
#endif
#ifndef SAMPLE_ING_FLEXs
#define SAMPLE_ING_FLEXs ("SAMPLE_ING_FLEX")
#endif
#ifndef SAMPLE_ING_FLEX_CPUs
#define SAMPLE_ING_FLEX_CPUs ("SAMPLE_ING_FLEX_CPU")
#endif
#ifndef SAMPLE_ING_FLEX_MIRROR_INSTANCEs
#define SAMPLE_ING_FLEX_MIRROR_INSTANCEs ("SAMPLE_ING_FLEX_MIRROR_INSTANCE")
#endif
#ifndef SAMPLE_ING_FLEX_RATEs
#define SAMPLE_ING_FLEX_RATEs ("SAMPLE_ING_FLEX_RATE")
#endif
#ifndef SAMPLE_ING_MIRROR_INSTANCEs
#define SAMPLE_ING_MIRROR_INSTANCEs ("SAMPLE_ING_MIRROR_INSTANCE")
#endif
#ifndef SAMPLE_ING_RATEs
#define SAMPLE_ING_RATEs ("SAMPLE_ING_RATE")
#endif
#ifndef SAMPLE_MIRROR_ING_INSTANCEs
#define SAMPLE_MIRROR_ING_INSTANCEs ("SAMPLE_MIRROR_ING_INSTANCE")
#endif
#ifndef SAMPLE_PKTs
#define SAMPLE_PKTs ("SAMPLE_PKT")
#endif
#ifndef SAMPLE_POOL_PKTs
#define SAMPLE_POOL_PKTs ("SAMPLE_POOL_PKT")
#endif
#ifndef SAMPLE_POOL_PKT_SNAPSHOTs
#define SAMPLE_POOL_PKT_SNAPSHOTs ("SAMPLE_POOL_PKT_SNAPSHOT")
#endif
#ifndef SAMPLE_RATEs
#define SAMPLE_RATEs ("SAMPLE_RATE")
#endif
#ifndef SAMPLE_THRESHOLDs
#define SAMPLE_THRESHOLDs ("SAMPLE_THRESHOLD")
#endif
#ifndef SAMPLE_TO_CPUs
#define SAMPLE_TO_CPUs ("SAMPLE_TO_CPU")
#endif
#ifndef SAMPLING_PERIODs
#define SAMPLING_PERIODs ("SAMPLING_PERIOD")
#endif
#ifndef SBR_TEMPLATE_NOT_EXISTSs
#define SBR_TEMPLATE_NOT_EXISTSs ("SBR_TEMPLATE_NOT_EXISTS")
#endif
#ifndef SBS_CONTROLRs
#define SBS_CONTROLRs ("SBS_CONTROLR")
#endif
#ifndef SCALARs
#define SCALARs ("SCALAR")
#endif
#ifndef SCALAR_VALUEs
#define SCALAR_VALUEs ("SCALAR_VALUE")
#endif
#ifndef SCALEs
#define SCALEs ("SCALE")
#endif
#ifndef SCALE_1024_NSECs
#define SCALE_1024_NSECs ("SCALE_1024_NSEC")
#endif
#ifndef SCALE_128_NSECs
#define SCALE_128_NSECs ("SCALE_128_NSEC")
#endif
#ifndef SCALE_131_MSECs
#define SCALE_131_MSECs ("SCALE_131_MSEC")
#endif
#ifndef SCALE_131_USECs
#define SCALE_131_USECs ("SCALE_131_USEC")
#endif
#ifndef SCALE_1_MSECs
#define SCALE_1_MSECs ("SCALE_1_MSEC")
#endif
#ifndef SCALE_1_SECs
#define SCALE_1_SECs ("SCALE_1_SEC")
#endif
#ifndef SCALE_512_NSECs
#define SCALE_512_NSECs ("SCALE_512_NSEC")
#endif
#ifndef SCALE_8_MSECs
#define SCALE_8_MSECs ("SCALE_8_MSEC")
#endif
#ifndef SCALE_8_USECs
#define SCALE_8_USECs ("SCALE_8_USEC")
#endif
#ifndef SCALE_INFINITEs
#define SCALE_INFINITEs ("SCALE_INFINITE")
#endif
#ifndef SCALING_FACTOR_100Gs
#define SCALING_FACTOR_100Gs ("SCALING_FACTOR_100G")
#endif
#ifndef SCALING_FACTOR_10Gs
#define SCALING_FACTOR_10Gs ("SCALING_FACTOR_10G")
#endif
#ifndef SCALING_FACTOR_200Gs
#define SCALING_FACTOR_200Gs ("SCALING_FACTOR_200G")
#endif
#ifndef SCALING_FACTOR_25Gs
#define SCALING_FACTOR_25Gs ("SCALING_FACTOR_25G")
#endif
#ifndef SCALING_FACTOR_400Gs
#define SCALING_FACTOR_400Gs ("SCALING_FACTOR_400G")
#endif
#ifndef SCALING_FACTOR_40Gs
#define SCALING_FACTOR_40Gs ("SCALING_FACTOR_40G")
#endif
#ifndef SCALING_FACTOR_50Gs
#define SCALING_FACTOR_50Gs ("SCALING_FACTOR_50G")
#endif
#ifndef SCALING_FACTOR_75Gs
#define SCALING_FACTOR_75Gs ("SCALING_FACTOR_75G")
#endif
#ifndef SCAN_ENABLEs
#define SCAN_ENABLEs ("SCAN_ENABLE")
#endif
#ifndef SCAN_INTERVALs
#define SCAN_INTERVALs ("SCAN_INTERVAL")
#endif
#ifndef SCAN_MODEs
#define SCAN_MODEs ("SCAN_MODE")
#endif
#ifndef SCAN_MODE_OPERs
#define SCAN_MODE_OPERs ("SCAN_MODE_OPER")
#endif
#ifndef SCAN_ROUNDs
#define SCAN_ROUNDs ("SCAN_ROUND")
#endif
#ifndef SCAN_THDs
#define SCAN_THDs ("SCAN_THD")
#endif
#ifndef SCHED_MODEs
#define SCHED_MODEs ("SCHED_MODE")
#endif
#ifndef SCHED_NODEs
#define SCHED_NODEs ("SCHED_NODE")
#endif
#ifndef SCHED_NODE_INVALIDs
#define SCHED_NODE_INVALIDs ("SCHED_NODE_INVALID")
#endif
#ifndef SCRAMBLING_ENABLEs
#define SCRAMBLING_ENABLEs ("SCRAMBLING_ENABLE")
#endif
#ifndef SCRAMBLING_ENABLE_AUTOs
#define SCRAMBLING_ENABLE_AUTOs ("SCRAMBLING_ENABLE_AUTO")
#endif
#ifndef SDNs
#define SDNs ("SDN")
#endif
#ifndef SECs
#define SECs ("SEC")
#endif
#ifndef SECOND_LOOKUP_HITs
#define SECOND_LOOKUP_HITs ("SECOND_LOOKUP_HIT")
#endif
#ifndef SECURED_DATA_PKTs
#define SECURED_DATA_PKTs ("SECURED_DATA_PKT")
#endif
#ifndef SEEDs
#define SEEDs ("SEED")
#endif
#ifndef SELECTORs
#define SELECTORs ("SELECTOR")
#endif
#ifndef SELECTOR_FIELD_IDs
#define SELECTOR_FIELD_IDs ("SELECTOR_FIELD_ID")
#endif
#ifndef SEQs
#define SEQs ("SEQ")
#endif
#ifndef SEQ_RESETs
#define SEQ_RESETs ("SEQ_RESET")
#endif
#ifndef SEQ_RESET_HWs
#define SEQ_RESET_HWs ("SEQ_RESET_HW")
#endif
#ifndef SEQ_RESET_NONEs
#define SEQ_RESET_NONEs ("SEQ_RESET_NONE")
#endif
#ifndef SEQ_RESET_SWs
#define SEQ_RESET_SWs ("SEQ_RESET_SW")
#endif
#ifndef SEQ_RST_CONFIGRs
#define SEQ_RST_CONFIGRs ("SEQ_RST_CONFIGR")
#endif
#ifndef SEQ_RST_DEBUGRs
#define SEQ_RST_DEBUGRs ("SEQ_RST_DEBUGR")
#endif
#ifndef SERVICE_POOLs
#define SERVICE_POOLs ("SERVICE_POOL")
#endif
#ifndef SERVICE_POOL_INDEXs
#define SERVICE_POOL_INDEXs ("SERVICE_POOL_INDEX")
#endif
#ifndef SERVICE_POOL_MCs
#define SERVICE_POOL_MCs ("SERVICE_POOL_MC")
#endif
#ifndef SERVICE_POOL_MC_INDEXs
#define SERVICE_POOL_MC_INDEXs ("SERVICE_POOL_MC_INDEX")
#endif
#ifndef SERVICE_POOL_UCs
#define SERVICE_POOL_UCs ("SERVICE_POOL_UC")
#endif
#ifndef SERVICE_POOL_UC_INDEXs
#define SERVICE_POOL_UC_INDEXs ("SERVICE_POOL_UC_INDEX")
#endif
#ifndef SER_BLK_ALLs
#define SER_BLK_ALLs ("SER_BLK_ALL")
#endif
#ifndef SER_BLK_EPIPEs
#define SER_BLK_EPIPEs ("SER_BLK_EPIPE")
#endif
#ifndef SER_BLK_IPIPEs
#define SER_BLK_IPIPEs ("SER_BLK_IPIPE")
#endif
#ifndef SER_BLK_MMUs
#define SER_BLK_MMUs ("SER_BLK_MMU")
#endif
#ifndef SER_BLK_PGWs
#define SER_BLK_PGWs ("SER_BLK_PGW")
#endif
#ifndef SER_BLK_PORTs
#define SER_BLK_PORTs ("SER_BLK_PORT")
#endif
#ifndef SER_CHECK_TYPEs
#define SER_CHECK_TYPEs ("SER_CHECK_TYPE")
#endif
#ifndef SER_CONFIGs
#define SER_CONFIGs ("SER_CONFIG")
#endif
#ifndef SER_CONTROLs
#define SER_CONTROLs ("SER_CONTROL")
#endif
#ifndef SER_DOUBLE_BIT_ERRs
#define SER_DOUBLE_BIT_ERRs ("SER_DOUBLE_BIT_ERR")
#endif
#ifndef SER_ECC_CHECKs
#define SER_ECC_CHECKs ("SER_ECC_CHECK")
#endif
#ifndef SER_ENABLEs
#define SER_ENABLEs ("SER_ENABLE")
#endif
#ifndef SER_ERR_CORRECTEDs
#define SER_ERR_CORRECTEDs ("SER_ERR_CORRECTED")
#endif
#ifndef SER_ERR_ECC_1BITs
#define SER_ERR_ECC_1BITs ("SER_ERR_ECC_1BIT")
#endif
#ifndef SER_ERR_ECC_2BITs
#define SER_ERR_ECC_2BITs ("SER_ERR_ECC_2BIT")
#endif
#ifndef SER_ERR_INJECTEDs
#define SER_ERR_INJECTEDs ("SER_ERR_INJECTED")
#endif
#ifndef SER_ERR_PARITYs
#define SER_ERR_PARITYs ("SER_ERR_PARITY")
#endif
#ifndef SER_ERR_TYPEs
#define SER_ERR_TYPEs ("SER_ERR_TYPE")
#endif
#ifndef SER_INJECTIONs
#define SER_INJECTIONs ("SER_INJECTION")
#endif
#ifndef SER_INJECTION_STATUSs
#define SER_INJECTION_STATUSs ("SER_INJECTION_STATUS")
#endif
#ifndef SER_INSTRUCTION_EOPs
#define SER_INSTRUCTION_EOPs ("SER_INSTRUCTION_EOP")
#endif
#ifndef SER_INSTRUCTION_MMUs
#define SER_INSTRUCTION_MMUs ("SER_INSTRUCTION_MMU")
#endif
#ifndef SER_INSTRUCTION_MOPs
#define SER_INSTRUCTION_MOPs ("SER_INSTRUCTION_MOP")
#endif
#ifndef SER_INSTRUCTION_OTHERs
#define SER_INSTRUCTION_OTHERs ("SER_INSTRUCTION_OTHER")
#endif
#ifndef SER_INSTRUCTION_PORTs
#define SER_INSTRUCTION_PORTs ("SER_INSTRUCTION_PORT")
#endif
#ifndef SER_INSTRUCTION_SBUSs
#define SER_INSTRUCTION_SBUSs ("SER_INSTRUCTION_SBUS")
#endif
#ifndef SER_INSTRUCTION_SOPs
#define SER_INSTRUCTION_SOPs ("SER_INSTRUCTION_SOP")
#endif
#ifndef SER_INSTRUCTION_TYPEs
#define SER_INSTRUCTION_TYPEs ("SER_INSTRUCTION_TYPE")
#endif
#ifndef SER_LOGs
#define SER_LOGs ("SER_LOG")
#endif
#ifndef SER_LOGGINGs
#define SER_LOGGINGs ("SER_LOGGING")
#endif
#ifndef SER_LOG_DEPTHs
#define SER_LOG_DEPTHs ("SER_LOG_DEPTH")
#endif
#ifndef SER_LOG_IDs
#define SER_LOG_IDs ("SER_LOG_ID")
#endif
#ifndef SER_LOG_STATUSs
#define SER_LOG_STATUSs ("SER_LOG_STATUS")
#endif
#ifndef SER_NOTIFICATIONs
#define SER_NOTIFICATIONs ("SER_NOTIFICATION")
#endif
#ifndef SER_NO_CHECKs
#define SER_NO_CHECKs ("SER_NO_CHECK")
#endif
#ifndef SER_NO_VALIDATIONs
#define SER_NO_VALIDATIONs ("SER_NO_VALIDATION")
#endif
#ifndef SER_PARITY_CHECKs
#define SER_PARITY_CHECKs ("SER_PARITY_CHECK")
#endif
#ifndef SER_PT_CONTROLs
#define SER_PT_CONTROLs ("SER_PT_CONTROL")
#endif
#ifndef SER_PT_STATUSs
#define SER_PT_STATUSs ("SER_PT_STATUS")
#endif
#ifndef SER_RECOVERY_ALLs
#define SER_RECOVERY_ALLs ("SER_RECOVERY_ALL")
#endif
#ifndef SER_RECOVERY_CACHE_RESTOREs
#define SER_RECOVERY_CACHE_RESTOREs ("SER_RECOVERY_CACHE_RESTORE")
#endif
#ifndef SER_RECOVERY_ENTRY_CLEARs
#define SER_RECOVERY_ENTRY_CLEARs ("SER_RECOVERY_ENTRY_CLEAR")
#endif
#ifndef SER_RECOVERY_NO_OPERATIONs
#define SER_RECOVERY_NO_OPERATIONs ("SER_RECOVERY_NO_OPERATION")
#endif
#ifndef SER_RECOVERY_TYPEs
#define SER_RECOVERY_TYPEs ("SER_RECOVERY_TYPE")
#endif
#ifndef SER_RECOVERY_TYPE_FOR_DOUBLE_BITs
#define SER_RECOVERY_TYPE_FOR_DOUBLE_BITs ("SER_RECOVERY_TYPE_FOR_DOUBLE_BIT")
#endif
#ifndef SER_RECOVERY_TYPE_FOR_SINGLE_BITs
#define SER_RECOVERY_TYPE_FOR_SINGLE_BITs ("SER_RECOVERY_TYPE_FOR_SINGLE_BIT")
#endif
#ifndef SER_SINGLE_BIT_ERRs
#define SER_SINGLE_BIT_ERRs ("SER_SINGLE_BIT_ERR")
#endif
#ifndef SER_STATSs
#define SER_STATSs ("SER_STATS")
#endif
#ifndef SER_VALIDATIONs
#define SER_VALIDATIONs ("SER_VALIDATION")
#endif
#ifndef SESSION_IDs
#define SESSION_IDs ("SESSION_ID")
#endif
#ifndef SETs
#define SETs ("SET")
#endif
#ifndef SETBITs
#define SETBITs ("SETBIT")
#endif
#ifndef SET_IF_OVERFLOWs
#define SET_IF_OVERFLOWs ("SET_IF_OVERFLOW")
#endif
#ifndef SFLOW_EGR_CPU_COSs
#define SFLOW_EGR_CPU_COSs ("SFLOW_EGR_CPU_COS")
#endif
#ifndef SFLOW_EGR_CPU_COS_STRENGTHs
#define SFLOW_EGR_CPU_COS_STRENGTHs ("SFLOW_EGR_CPU_COS_STRENGTH")
#endif
#ifndef SFLOW_EGR_CPU_Q_HI_PRIs
#define SFLOW_EGR_CPU_Q_HI_PRIs ("SFLOW_EGR_CPU_Q_HI_PRI")
#endif
#ifndef SFLOW_EGR_RAND_SEED_INST0Rs
#define SFLOW_EGR_RAND_SEED_INST0Rs ("SFLOW_EGR_RAND_SEED_INST0R")
#endif
#ifndef SFLOW_EGR_RAND_SEED_INST1Rs
#define SFLOW_EGR_RAND_SEED_INST1Rs ("SFLOW_EGR_RAND_SEED_INST1R")
#endif
#ifndef SFLOW_EGR_SAMPLEs
#define SFLOW_EGR_SAMPLEs ("SFLOW_EGR_SAMPLE")
#endif
#ifndef SFLOW_EGR_SAMPLE_MASKs
#define SFLOW_EGR_SAMPLE_MASKs ("SFLOW_EGR_SAMPLE_MASK")
#endif
#ifndef SFLOW_EGR_SEEDs
#define SFLOW_EGR_SEEDs ("SFLOW_EGR_SEED")
#endif
#ifndef SFLOW_EGR_THRESHOLDRs
#define SFLOW_EGR_THRESHOLDRs ("SFLOW_EGR_THRESHOLDR")
#endif
#ifndef SFLOW_EGR_TRUNCATE_CPU_COPYs
#define SFLOW_EGR_TRUNCATE_CPU_COPYs ("SFLOW_EGR_TRUNCATE_CPU_COPY")
#endif
#ifndef SFLOW_FLEX_SAMPLEs
#define SFLOW_FLEX_SAMPLEs ("SFLOW_FLEX_SAMPLE")
#endif
#ifndef SFLOW_FLEX_SAMPLE_MASKs
#define SFLOW_FLEX_SAMPLE_MASKs ("SFLOW_FLEX_SAMPLE_MASK")
#endif
#ifndef SFLOW_ING_DATA_SOURCEMs
#define SFLOW_ING_DATA_SOURCEMs ("SFLOW_ING_DATA_SOURCEM")
#endif
#ifndef SFLOW_ING_FLEX_DATA_SOURCE_INST0Ms
#define SFLOW_ING_FLEX_DATA_SOURCE_INST0Ms ("SFLOW_ING_FLEX_DATA_SOURCE_INST0M")
#endif
#ifndef SFLOW_ING_FLEX_DATA_SOURCE_INST1Ms
#define SFLOW_ING_FLEX_DATA_SOURCE_INST1Ms ("SFLOW_ING_FLEX_DATA_SOURCE_INST1M")
#endif
#ifndef SFLOW_ING_FLEX_RAND_SEED_INST0Rs
#define SFLOW_ING_FLEX_RAND_SEED_INST0Rs ("SFLOW_ING_FLEX_RAND_SEED_INST0R")
#endif
#ifndef SFLOW_ING_FLEX_RAND_SEED_INST1Rs
#define SFLOW_ING_FLEX_RAND_SEED_INST1Rs ("SFLOW_ING_FLEX_RAND_SEED_INST1R")
#endif
#ifndef SFLOW_ING_FLEX_SEEDs
#define SFLOW_ING_FLEX_SEEDs ("SFLOW_ING_FLEX_SEED")
#endif
#ifndef SFLOW_ING_MIRRORs
#define SFLOW_ING_MIRRORs ("SFLOW_ING_MIRROR")
#endif
#ifndef SFLOW_ING_MIRROR_CONFIGRs
#define SFLOW_ING_MIRROR_CONFIGRs ("SFLOW_ING_MIRROR_CONFIGR")
#endif
#ifndef SFLOW_ING_MIRROR_INSTANCE_IDs
#define SFLOW_ING_MIRROR_INSTANCE_IDs ("SFLOW_ING_MIRROR_INSTANCE_ID")
#endif
#ifndef SFLOW_ING_RAND_SEED_INST0Rs
#define SFLOW_ING_RAND_SEED_INST0Rs ("SFLOW_ING_RAND_SEED_INST0R")
#endif
#ifndef SFLOW_ING_RAND_SEED_INST1Rs
#define SFLOW_ING_RAND_SEED_INST1Rs ("SFLOW_ING_RAND_SEED_INST1R")
#endif
#ifndef SFLOW_ING_SAMPLEs
#define SFLOW_ING_SAMPLEs ("SFLOW_ING_SAMPLE")
#endif
#ifndef SFLOW_ING_SAMPLE_MASKs
#define SFLOW_ING_SAMPLE_MASKs ("SFLOW_ING_SAMPLE_MASK")
#endif
#ifndef SFLOW_ING_SEEDs
#define SFLOW_ING_SEEDs ("SFLOW_ING_SEED")
#endif
#ifndef SFLOW_VERSIONs
#define SFLOW_VERSIONs ("SFLOW_VERSION")
#endif
#ifndef SHADOWs
#define SHADOWs ("SHADOW")
#endif
#ifndef SHADOW_POOL_IDs
#define SHADOW_POOL_IDs ("SHADOW_POOL_ID")
#endif
#ifndef SHADOW_VALIDs
#define SHADOW_VALIDs ("SHADOW_VALID")
#endif
#ifndef SHAPERs
#define SHAPERs ("SHAPER")
#endif
#ifndef SHAPING_MODEs
#define SHAPING_MODEs ("SHAPING_MODE")
#endif
#ifndef SHARED_CELLSs
#define SHARED_CELLSs ("SHARED_CELLS")
#endif
#ifndef SHARED_LIMITSs
#define SHARED_LIMITSs ("SHARED_LIMITS")
#endif
#ifndef SHARED_LIMIT_CELLSs
#define SHARED_LIMIT_CELLSs ("SHARED_LIMIT_CELLS")
#endif
#ifndef SHARED_LIMIT_CELLS_OPERs
#define SHARED_LIMIT_CELLS_OPERs ("SHARED_LIMIT_CELLS_OPER")
#endif
#ifndef SHARED_LIMIT_CELLS_STATICs
#define SHARED_LIMIT_CELLS_STATICs ("SHARED_LIMIT_CELLS_STATIC")
#endif
#ifndef SHARED_LIMIT_DYNAMICs
#define SHARED_LIMIT_DYNAMICs ("SHARED_LIMIT_DYNAMIC")
#endif
#ifndef SHARED_REPL_RESOURCEs
#define SHARED_REPL_RESOURCEs ("SHARED_REPL_RESOURCE")
#endif
#ifndef SHARED_RESUME_LIMIT_CELLSs
#define SHARED_RESUME_LIMIT_CELLSs ("SHARED_RESUME_LIMIT_CELLS")
#endif
#ifndef SHARED_RESUME_LIMIT_CELLS_OPERs
#define SHARED_RESUME_LIMIT_CELLS_OPERs ("SHARED_RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef SHARED_RESUME_OFFSET_CELLSs
#define SHARED_RESUME_OFFSET_CELLSs ("SHARED_RESUME_OFFSET_CELLS")
#endif
#ifndef SHARED_USAGE_CELLSs
#define SHARED_USAGE_CELLSs ("SHARED_USAGE_CELLS")
#endif
#ifndef SHARED_VFIs
#define SHARED_VFIs ("SHARED_VFI")
#endif
#ifndef SHARE_FRAGMENT_IDs
#define SHARE_FRAGMENT_IDs ("SHARE_FRAGMENT_ID")
#endif
#ifndef SHIFTs
#define SHIFTs ("SHIFT")
#endif
#ifndef SHIFT_1s
#define SHIFT_1s ("SHIFT_1")
#endif
#ifndef SHIFT_2s
#define SHIFT_2s ("SHIFT_2")
#endif
#ifndef SHIFT_3s
#define SHIFT_3s ("SHIFT_3")
#endif
#ifndef SHIFT_4s
#define SHIFT_4s ("SHIFT_4")
#endif
#ifndef SHIFT_5s
#define SHIFT_5s ("SHIFT_5")
#endif
#ifndef SIGN_FROM_TIMESTAMPs
#define SIGN_FROM_TIMESTAMPs ("SIGN_FROM_TIMESTAMP")
#endif
#ifndef SIMPLE_PASSWORDs
#define SIMPLE_PASSWORDs ("SIMPLE_PASSWORD")
#endif
#ifndef SINGLEs
#define SINGLEs ("SINGLE")
#endif
#ifndef SINGLE_HOPs
#define SINGLE_HOPs ("SINGLE_HOP")
#endif
#ifndef SINGLE_OVERLAY_RANDOM_SEEDs
#define SINGLE_OVERLAY_RANDOM_SEEDs ("SINGLE_OVERLAY_RANDOM_SEED")
#endif
#ifndef SINGLE_TAGGEDs
#define SINGLE_TAGGEDs ("SINGLE_TAGGED")
#endif
#ifndef SINGLE_XCONNECTs
#define SINGLE_XCONNECTs ("SINGLE_XCONNECT")
#endif
#ifndef SIPs
#define SIPs ("SIP")
#endif
#ifndef SIT_ICFIs
#define SIT_ICFIs ("SIT_ICFI")
#endif
#ifndef SIT_IPRIs
#define SIT_IPRIs ("SIT_IPRI")
#endif
#ifndef SIT_ITAGs
#define SIT_ITAGs ("SIT_ITAG")
#endif
#ifndef SIT_OCFIs
#define SIT_OCFIs ("SIT_OCFI")
#endif
#ifndef SIT_OPRIs
#define SIT_OPRIs ("SIT_OPRI")
#endif
#ifndef SIT_OTAGs
#define SIT_OTAGs ("SIT_OTAG")
#endif
#ifndef SIT_PITAGs
#define SIT_PITAGs ("SIT_PITAG")
#endif
#ifndef SIZEs
#define SIZEs ("SIZE")
#endif
#ifndef SKIP_HIT_DST_MACs
#define SKIP_HIT_DST_MACs ("SKIP_HIT_DST_MAC")
#endif
#ifndef SKIP_L2_OFFSETs
#define SKIP_L2_OFFSETs ("SKIP_L2_OFFSET")
#endif
#ifndef SKIP_L3_NON_UDP_OFFSETs
#define SKIP_L3_NON_UDP_OFFSETs ("SKIP_L3_NON_UDP_OFFSET")
#endif
#ifndef SKIP_L3_UDP_OFFSETs
#define SKIP_L3_UDP_OFFSETs ("SKIP_L3_UDP_OFFSET")
#endif
#ifndef SKIP_LEARNINGs
#define SKIP_LEARNINGs ("SKIP_LEARNING")
#endif
#ifndef SKIP_LEARNING_DHCPs
#define SKIP_LEARNING_DHCPs ("SKIP_LEARNING_DHCP")
#endif
#ifndef SKIP_OUTER_IFA_METADATAs
#define SKIP_OUTER_IFA_METADATAs ("SKIP_OUTER_IFA_METADATA")
#endif
#ifndef SKIP_PKT_CHECKSs
#define SKIP_PKT_CHECKSs ("SKIP_PKT_CHECKS")
#endif
#ifndef SKIP_SA_REPLACEs
#define SKIP_SA_REPLACEs ("SKIP_SA_REPLACE")
#endif
#ifndef SKIP_SRC_DROPs
#define SKIP_SRC_DROPs ("SKIP_SRC_DROP")
#endif
#ifndef SKIP_TIMESTAMPs
#define SKIP_TIMESTAMPs ("SKIP_TIMESTAMP")
#endif
#ifndef SKIP_TTL_CHECKs
#define SKIP_TTL_CHECKs ("SKIP_TTL_CHECK")
#endif
#ifndef SKIP_TTL_DECs
#define SKIP_TTL_DECs ("SKIP_TTL_DEC")
#endif
#ifndef SKIP_TX_TIMESTAMPs
#define SKIP_TX_TIMESTAMPs ("SKIP_TX_TIMESTAMP")
#endif
#ifndef SKIP_UPDATEs
#define SKIP_UPDATEs ("SKIP_UPDATE")
#endif
#ifndef SKIP_VLAN_CHECKs
#define SKIP_VLAN_CHECKs ("SKIP_VLAN_CHECK")
#endif
#ifndef SKIP_VP_PRUNINGs
#define SKIP_VP_PRUNINGs ("SKIP_VP_PRUNING")
#endif
#ifndef SLICE_IDs
#define SLICE_IDs ("SLICE_ID")
#endif
#ifndef SLIMs
#define SLIMs ("SLIM")
#endif
#ifndef SLOW_POLLs
#define SLOW_POLLs ("SLOW_POLL")
#endif
#ifndef SMACs
#define SMACs ("SMAC")
#endif
#ifndef SMBUS0_ADDRESSRs
#define SMBUS0_ADDRESSRs ("SMBUS0_ADDRESSR")
#endif
#ifndef SMBUS0_BIT_BANG_CONTROLRs
#define SMBUS0_BIT_BANG_CONTROLRs ("SMBUS0_BIT_BANG_CONTROLR")
#endif
#ifndef SMBUS0_CONFIGRs
#define SMBUS0_CONFIGRs ("SMBUS0_CONFIGR")
#endif
#ifndef SMBUS0_EVENT_ENABLERs
#define SMBUS0_EVENT_ENABLERs ("SMBUS0_EVENT_ENABLER")
#endif
#ifndef SMBUS0_EVENT_STATUSRs
#define SMBUS0_EVENT_STATUSRs ("SMBUS0_EVENT_STATUSR")
#endif
#ifndef SMBUS0_MASTER_COMMANDRs
#define SMBUS0_MASTER_COMMANDRs ("SMBUS0_MASTER_COMMANDR")
#endif
#ifndef SMBUS0_MASTER_DATA_READRs
#define SMBUS0_MASTER_DATA_READRs ("SMBUS0_MASTER_DATA_READR")
#endif
#ifndef SMBUS0_MASTER_DATA_WRITERs
#define SMBUS0_MASTER_DATA_WRITERs ("SMBUS0_MASTER_DATA_WRITER")
#endif
#ifndef SMBUS0_MASTER_FIFO_CONTROLRs
#define SMBUS0_MASTER_FIFO_CONTROLRs ("SMBUS0_MASTER_FIFO_CONTROLR")
#endif
#ifndef SMBUS0_SLAVE_COMMANDRs
#define SMBUS0_SLAVE_COMMANDRs ("SMBUS0_SLAVE_COMMANDR")
#endif
#ifndef SMBUS0_SLAVE_DATA_READRs
#define SMBUS0_SLAVE_DATA_READRs ("SMBUS0_SLAVE_DATA_READR")
#endif
#ifndef SMBUS0_SLAVE_DATA_WRITERs
#define SMBUS0_SLAVE_DATA_WRITERs ("SMBUS0_SLAVE_DATA_WRITER")
#endif
#ifndef SMBUS0_SLAVE_FIFO_CONTROLRs
#define SMBUS0_SLAVE_FIFO_CONTROLRs ("SMBUS0_SLAVE_FIFO_CONTROLR")
#endif
#ifndef SMBUS0_TIMING_CONFIGRs
#define SMBUS0_TIMING_CONFIGRs ("SMBUS0_TIMING_CONFIGR")
#endif
#ifndef SMBUS0_TIMING_CONFIG_2Rs
#define SMBUS0_TIMING_CONFIG_2Rs ("SMBUS0_TIMING_CONFIG_2R")
#endif
#ifndef SMBUS1_ADDRESSRs
#define SMBUS1_ADDRESSRs ("SMBUS1_ADDRESSR")
#endif
#ifndef SMBUS1_BIT_BANG_CONTROLRs
#define SMBUS1_BIT_BANG_CONTROLRs ("SMBUS1_BIT_BANG_CONTROLR")
#endif
#ifndef SMBUS1_CONFIGRs
#define SMBUS1_CONFIGRs ("SMBUS1_CONFIGR")
#endif
#ifndef SMBUS1_EVENT_ENABLERs
#define SMBUS1_EVENT_ENABLERs ("SMBUS1_EVENT_ENABLER")
#endif
#ifndef SMBUS1_EVENT_STATUSRs
#define SMBUS1_EVENT_STATUSRs ("SMBUS1_EVENT_STATUSR")
#endif
#ifndef SMBUS1_MASTER_COMMANDRs
#define SMBUS1_MASTER_COMMANDRs ("SMBUS1_MASTER_COMMANDR")
#endif
#ifndef SMBUS1_MASTER_DATA_READRs
#define SMBUS1_MASTER_DATA_READRs ("SMBUS1_MASTER_DATA_READR")
#endif
#ifndef SMBUS1_MASTER_DATA_WRITERs
#define SMBUS1_MASTER_DATA_WRITERs ("SMBUS1_MASTER_DATA_WRITER")
#endif
#ifndef SMBUS1_MASTER_FIFO_CONTROLRs
#define SMBUS1_MASTER_FIFO_CONTROLRs ("SMBUS1_MASTER_FIFO_CONTROLR")
#endif
#ifndef SMBUS1_SLAVE_COMMANDRs
#define SMBUS1_SLAVE_COMMANDRs ("SMBUS1_SLAVE_COMMANDR")
#endif
#ifndef SMBUS1_SLAVE_DATA_READRs
#define SMBUS1_SLAVE_DATA_READRs ("SMBUS1_SLAVE_DATA_READR")
#endif
#ifndef SMBUS1_SLAVE_DATA_WRITERs
#define SMBUS1_SLAVE_DATA_WRITERs ("SMBUS1_SLAVE_DATA_WRITER")
#endif
#ifndef SMBUS1_SLAVE_FIFO_CONTROLRs
#define SMBUS1_SLAVE_FIFO_CONTROLRs ("SMBUS1_SLAVE_FIFO_CONTROLR")
#endif
#ifndef SMBUS1_TIMING_CONFIGRs
#define SMBUS1_TIMING_CONFIGRs ("SMBUS1_TIMING_CONFIGR")
#endif
#ifndef SMBUS1_TIMING_CONFIG_2Rs
#define SMBUS1_TIMING_CONFIG_2Rs ("SMBUS1_TIMING_CONFIG_2R")
#endif
#ifndef SNAPs
#define SNAPs ("SNAP")
#endif
#ifndef SNAPSHOTs
#define SNAPSHOTs ("SNAPSHOT")
#endif
#ifndef SOBMHs
#define SOBMHs ("SOBMH")
#endif
#ifndef SOBMH_FLEX_CTR_CONTROLRs
#define SOBMH_FLEX_CTR_CONTROLRs ("SOBMH_FLEX_CTR_CONTROLR")
#endif
#ifndef SOFTWAREs
#define SOFTWAREs ("SOFTWARE")
#endif
#ifndef SOT_ICFIs
#define SOT_ICFIs ("SOT_ICFI")
#endif
#ifndef SOT_IPRIs
#define SOT_IPRIs ("SOT_IPRI")
#endif
#ifndef SOT_ITAGs
#define SOT_ITAGs ("SOT_ITAG")
#endif
#ifndef SOT_OCFIs
#define SOT_OCFIs ("SOT_OCFI")
#endif
#ifndef SOT_OPRIs
#define SOT_OPRIs ("SOT_OPRI")
#endif
#ifndef SOT_OTAGs
#define SOT_OTAGs ("SOT_OTAG")
#endif
#ifndef SOT_POTAGs
#define SOT_POTAGs ("SOT_POTAG")
#endif
#ifndef SOURCE_TRUNK_MAP_TABLEMs
#define SOURCE_TRUNK_MAP_TABLEMs ("SOURCE_TRUNK_MAP_TABLEM")
#endif
#ifndef SPs
#define SPs ("SP")
#endif
#ifndef SPANNING_TREE_STATEs
#define SPANNING_TREE_STATEs ("SPANNING_TREE_STATE")
#endif
#ifndef SPEEDs
#define SPEEDs ("SPEED")
#endif
#ifndef SPEED_ID_TABLEMs
#define SPEED_ID_TABLEMs ("SPEED_ID_TABLEM")
#endif
#ifndef SPEED_PRIORITY_MAP_TBLMs
#define SPEED_PRIORITY_MAP_TBLMs ("SPEED_PRIORITY_MAP_TBLM")
#endif
#ifndef SPEED_VCO_FREQs
#define SPEED_VCO_FREQs ("SPEED_VCO_FREQ")
#endif
#ifndef SQUASH_DUPLICATED_SER_EVENT_INTERVALs
#define SQUASH_DUPLICATED_SER_EVENT_INTERVALs ("SQUASH_DUPLICATED_SER_EVENT_INTERVAL")
#endif
#ifndef SRAM_ENTRIES_READ_PER_INTERVALs
#define SRAM_ENTRIES_READ_PER_INTERVALs ("SRAM_ENTRIES_READ_PER_INTERVAL")
#endif
#ifndef SRAM_SCANs
#define SRAM_SCANs ("SRAM_SCAN")
#endif
#ifndef SRAM_SCAN_CHUNK_SIZEs
#define SRAM_SCAN_CHUNK_SIZEs ("SRAM_SCAN_CHUNK_SIZE")
#endif
#ifndef SRAM_SCAN_INTERVALs
#define SRAM_SCAN_INTERVALs ("SRAM_SCAN_INTERVAL")
#endif
#ifndef SRCDSTIPs
#define SRCDSTIPs ("SRCDSTIP")
#endif
#ifndef SRCDSTMACs
#define SRCDSTMACs ("SRCDSTMAC")
#endif
#ifndef SRC_AND_DST_L4_PORTs
#define SRC_AND_DST_L4_PORTs ("SRC_AND_DST_L4_PORT")
#endif
#ifndef SRC_CLASS_MODEs
#define SRC_CLASS_MODEs ("SRC_CLASS_MODE")
#endif
#ifndef SRC_DROPs
#define SRC_DROPs ("SRC_DROP")
#endif
#ifndef SRC_IPV4s
#define SRC_IPV4s ("SRC_IPV4")
#endif
#ifndef SRC_IPV4_MASKs
#define SRC_IPV4_MASKs ("SRC_IPV4_MASK")
#endif
#ifndef SRC_IPV6s
#define SRC_IPV6s ("SRC_IPV6")
#endif
#ifndef SRC_IPV6_LOWERs
#define SRC_IPV6_LOWERs ("SRC_IPV6_LOWER")
#endif
#ifndef SRC_IPV6_MASK_LOWERs
#define SRC_IPV6_MASK_LOWERs ("SRC_IPV6_MASK_LOWER")
#endif
#ifndef SRC_IPV6_MASK_UPPERs
#define SRC_IPV6_MASK_UPPERs ("SRC_IPV6_MASK_UPPER")
#endif
#ifndef SRC_IPV6_UPPERs
#define SRC_IPV6_UPPERs ("SRC_IPV6_UPPER")
#endif
#ifndef SRC_IP_LINK_LOCALs
#define SRC_IP_LINK_LOCALs ("SRC_IP_LINK_LOCAL")
#endif
#ifndef SRC_L2_DISCARDs
#define SRC_L2_DISCARDs ("SRC_L2_DISCARD")
#endif
#ifndef SRC_L2_STATIC_MOVEs
#define SRC_L2_STATIC_MOVEs ("SRC_L2_STATIC_MOVE")
#endif
#ifndef SRC_L3_DISCARDs
#define SRC_L3_DISCARDs ("SRC_L3_DISCARD")
#endif
#ifndef SRC_L4_PORTs
#define SRC_L4_PORTs ("SRC_L4_PORT")
#endif
#ifndef SRC_L4_PORT_MASKs
#define SRC_L4_PORT_MASKs ("SRC_L4_PORT_MASK")
#endif
#ifndef SRC_L4_PORT_SELECTs
#define SRC_L4_PORT_SELECTs ("SRC_L4_PORT_SELECT")
#endif
#ifndef SRC_MACs
#define SRC_MACs ("SRC_MAC")
#endif
#ifndef SRC_MAC_EQUALS_DST_MACs
#define SRC_MAC_EQUALS_DST_MACs ("SRC_MAC_EQUALS_DST_MAC")
#endif
#ifndef SRC_MAC_ZEROs
#define SRC_MAC_ZEROs ("SRC_MAC_ZERO")
#endif
#ifndef SRC_MC_MAC_TO_CPUs
#define SRC_MC_MAC_TO_CPUs ("SRC_MC_MAC_TO_CPU")
#endif
#ifndef SRC_NIV_VIFs
#define SRC_NIV_VIFs ("SRC_NIV_VIF")
#endif
#ifndef SRC_OR_DST_L4_PORTs
#define SRC_OR_DST_L4_PORTs ("SRC_OR_DST_L4_PORT")
#endif
#ifndef SRC_PORT_KNOCKOUT_DROPs
#define SRC_PORT_KNOCKOUT_DROPs ("SRC_PORT_KNOCKOUT_DROP")
#endif
#ifndef SRC_PORT_MAX_SPEEDs
#define SRC_PORT_MAX_SPEEDs ("SRC_PORT_MAX_SPEED")
#endif
#ifndef SRC_ROUTEs
#define SRC_ROUTEs ("SRC_ROUTE")
#endif
#ifndef SRC_TYPEs
#define SRC_TYPEs ("SRC_TYPE")
#endif
#ifndef SRP_CONTROL_1Rs
#define SRP_CONTROL_1Rs ("SRP_CONTROL_1R")
#endif
#ifndef SRP_CONTROL_2Rs
#define SRP_CONTROL_2Rs ("SRP_CONTROL_2R")
#endif
#ifndef SRP_DST_MACs
#define SRP_DST_MACs ("SRP_DST_MAC")
#endif
#ifndef SRP_ETHERTYPEs
#define SRP_ETHERTYPEs ("SRP_ETHERTYPE")
#endif
#ifndef SRP_FWD_ACTIONs
#define SRP_FWD_ACTIONs ("SRP_FWD_ACTION")
#endif
#ifndef SRP_PROTOCOLs
#define SRP_PROTOCOLs ("SRP_PROTOCOL")
#endif
#ifndef SRP_PROTOCOL_MASKs
#define SRP_PROTOCOL_MASKs ("SRP_PROTOCOL_MASK")
#endif
#ifndef SRP_TO_CPUs
#define SRP_TO_CPUs ("SRP_TO_CPU")
#endif
#ifndef SRTCMs
#define SRTCMs ("SRTCM")
#endif
#ifndef SRV6s
#define SRV6s ("SRV6")
#endif
#ifndef STAGE_0_MODEs
#define STAGE_0_MODEs ("STAGE_0_MODE")
#endif
#ifndef STAGE_1_MODEs
#define STAGE_1_MODEs ("STAGE_1_MODE")
#endif
#ifndef STALL_TXs
#define STALL_TXs ("STALL_TX")
#endif
#ifndef STALL_TX_OPERs
#define STALL_TX_OPERs ("STALL_TX_OPER")
#endif
#ifndef STARTs
#define STARTs ("START")
#endif
#ifndef START_THDs
#define START_THDs ("START_THD")
#endif
#ifndef START_TIME_OFFSETs
#define START_TIME_OFFSETs ("START_TIME_OFFSET")
#endif
#ifndef START_VALUEs
#define START_VALUEs ("START_VALUE")
#endif
#ifndef STATEs
#define STATEs ("STATE")
#endif
#ifndef STATICs
#define STATICs ("STATIC")
#endif
#ifndef STATIC_MAC_MOVE_TO_CPUs
#define STATIC_MAC_MOVE_TO_CPUs ("STATIC_MAC_MOVE_TO_CPU")
#endif
#ifndef STATIC_MOVE_DROP_DISABLEs
#define STATIC_MOVE_DROP_DISABLEs ("STATIC_MOVE_DROP_DISABLE")
#endif
#ifndef STG_DROPs
#define STG_DROPs ("STG_DROP")
#endif
#ifndef STG_TAB_2Ms
#define STG_TAB_2Ms ("STG_TAB_2M")
#endif
#ifndef STG_TAB_AMs
#define STG_TAB_AMs ("STG_TAB_AM")
#endif
#ifndef STG_TAB_BMs
#define STG_TAB_BMs ("STG_TAB_BM")
#endif
#ifndef STOPs
#define STOPs ("STOP")
#endif
#ifndef STOP_THDs
#define STOP_THDs ("STOP_THD")
#endif
#ifndef STOP_VALUEs
#define STOP_VALUEs ("STOP_VALUE")
#endif
#ifndef STORE_AND_FORWARDs
#define STORE_AND_FORWARDs ("STORE_AND_FORWARD")
#endif
#ifndef STRENGTHs
#define STRENGTHs ("STRENGTH")
#endif
#ifndef STRENGTH_PROFILE_INDEXs
#define STRENGTH_PROFILE_INDEXs ("STRENGTH_PROFILE_INDEX")
#endif
#ifndef STRICTs
#define STRICTs ("STRICT")
#endif
#ifndef STRICT_MLD_CHECKs
#define STRICT_MLD_CHECKs ("STRICT_MLD_CHECK")
#endif
#ifndef STRICT_PRIORITYs
#define STRICT_PRIORITYs ("STRICT_PRIORITY")
#endif
#ifndef STRICT_PRIORITY_OPERs
#define STRICT_PRIORITY_OPERs ("STRICT_PRIORITY_OPER")
#endif
#ifndef STRIP_ICVs
#define STRIP_ICVs ("STRIP_ICV")
#endif
#ifndef STRIP_NONEs
#define STRIP_NONEs ("STRIP_NONE")
#endif
#ifndef STRIP_SEC_HEADER_ICVs
#define STRIP_SEC_HEADER_ICVs ("STRIP_SEC_HEADER_ICV")
#endif
#ifndef SUBSET_SELECTs
#define SUBSET_SELECTs ("SUBSET_SELECT")
#endif
#ifndef SUCCESSs
#define SUCCESSs ("SUCCESS")
#endif
#ifndef SUSPENDs
#define SUSPENDs ("SUSPEND")
#endif
#ifndef SVPs
#define SVPs ("SVP")
#endif
#ifndef SVPMs
#define SVPMs ("SVPM")
#endif
#ifndef SVP_FLEX_CTR_CONTROLRs
#define SVP_FLEX_CTR_CONTROLRs ("SVP_FLEX_CTR_CONTROLR")
#endif
#ifndef SVP_NETWORK_GRPs
#define SVP_NETWORK_GRPs ("SVP_NETWORK_GRP")
#endif
#ifndef SWAPs
#define SWAPs ("SWAP")
#endif
#ifndef SWAP_ECMPs
#define SWAP_ECMPs ("SWAP_ECMP")
#endif
#ifndef SWAP_NHIs
#define SWAP_NHIs ("SWAP_NHI")
#endif
#ifndef SWITCHs
#define SWITCHs ("SWITCH")
#endif
#ifndef SWITCHED_PKT_TYPEs
#define SWITCHED_PKT_TYPEs ("SWITCHED_PKT_TYPE")
#endif
#ifndef SWITCHED_PKT_TYPE_MASKs
#define SWITCHED_PKT_TYPE_MASKs ("SWITCHED_PKT_TYPE_MASK")
#endif
#ifndef SWITCH_IDs
#define SWITCH_IDs ("SWITCH_ID")
#endif
#ifndef SWITCH_IDENTIFIERs
#define SWITCH_IDENTIFIERs ("SWITCH_IDENTIFIER")
#endif
#ifndef SWITCH_MASKs
#define SWITCH_MASKs ("SWITCH_MASK")
#endif
#ifndef SW_HW_CONTROLRs
#define SW_HW_CONTROLRs ("SW_HW_CONTROLR")
#endif
#ifndef SW_IFP_DST_ACTION_CONTROLRs
#define SW_IFP_DST_ACTION_CONTROLRs ("SW_IFP_DST_ACTION_CONTROLR")
#endif
#ifndef SYMBOLs
#define SYMBOLs ("SYMBOL")
#endif
#ifndef SYMBOL_DEFAULTs
#define SYMBOL_DEFAULTs ("SYMBOL_DEFAULT")
#endif
#ifndef SYMBOL_ERRORSs
#define SYMBOL_ERRORSs ("SYMBOL_ERRORS")
#endif
#ifndef SYMBOL_ERROR_START_VALUEs
#define SYMBOL_ERROR_START_VALUEs ("SYMBOL_ERROR_START_VALUE")
#endif
#ifndef SYMBOL_ERROR_THRESHOLDs
#define SYMBOL_ERROR_THRESHOLDs ("SYMBOL_ERROR_THRESHOLD")
#endif
#ifndef SYMBOL_ERROR_WINDOWs
#define SYMBOL_ERROR_WINDOWs ("SYMBOL_ERROR_WINDOW")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_128s
#define SYMBOL_ERROR_WINDOW_CW_128s ("SYMBOL_ERROR_WINDOW_CW_128")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_1Ks
#define SYMBOL_ERROR_WINDOW_CW_1Ks ("SYMBOL_ERROR_WINDOW_CW_1K")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_256Ms
#define SYMBOL_ERROR_WINDOW_CW_256Ms ("SYMBOL_ERROR_WINDOW_CW_256M")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_32Ms
#define SYMBOL_ERROR_WINDOW_CW_32Ms ("SYMBOL_ERROR_WINDOW_CW_32M")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_4Ms
#define SYMBOL_ERROR_WINDOW_CW_4Ms ("SYMBOL_ERROR_WINDOW_CW_4M")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_512Ks
#define SYMBOL_ERROR_WINDOW_CW_512Ks ("SYMBOL_ERROR_WINDOW_CW_512K")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_64Ks
#define SYMBOL_ERROR_WINDOW_CW_64Ks ("SYMBOL_ERROR_WINDOW_CW_64K")
#endif
#ifndef SYMBOL_ERROR_WINDOW_CW_8Ks
#define SYMBOL_ERROR_WINDOW_CW_8Ks ("SYMBOL_ERROR_WINDOW_CW_8K")
#endif
#ifndef SYNC_DROPs
#define SYNC_DROPs ("SYNC_DROP")
#endif
#ifndef SYNC_TO_CPUs
#define SYNC_TO_CPUs ("SYNC_TO_CPU")
#endif
#ifndef SYSTEM_PORT_TYPEs
#define SYSTEM_PORT_TYPEs ("SYSTEM_PORT_TYPE")
#endif
#ifndef SYSTEM_RANDOM_SEEDs
#define SYSTEM_RANDOM_SEEDs ("SYSTEM_RANDOM_SEED")
#endif
#ifndef TABLE_CONTROLs
#define TABLE_CONTROLs ("TABLE_CONTROL")
#endif
#ifndef TABLE_DELETE_CNTs
#define TABLE_DELETE_CNTs ("TABLE_DELETE_CNT")
#endif
#ifndef TABLE_DELETE_ERROR_CNTs
#define TABLE_DELETE_ERROR_CNTs ("TABLE_DELETE_ERROR_CNT")
#endif
#ifndef TABLE_EM_CONTROLs
#define TABLE_EM_CONTROLs ("TABLE_EM_CONTROL")
#endif
#ifndef TABLE_EM_INFOs
#define TABLE_EM_INFOs ("TABLE_EM_INFO")
#endif
#ifndef TABLE_ERROR_CNTs
#define TABLE_ERROR_CNTs ("TABLE_ERROR_CNT")
#endif
#ifndef TABLE_FIELD_INFOs
#define TABLE_FIELD_INFOs ("TABLE_FIELD_INFO")
#endif
#ifndef TABLE_FIELD_SELECTs
#define TABLE_FIELD_SELECTs ("TABLE_FIELD_SELECT")
#endif
#ifndef TABLE_HANDLER_ERROR_CNTs
#define TABLE_HANDLER_ERROR_CNTs ("TABLE_HANDLER_ERROR_CNT")
#endif
#ifndef TABLE_IDs
#define TABLE_IDs ("TABLE_ID")
#endif
#ifndef TABLE_INFOs
#define TABLE_INFOs ("TABLE_INFO")
#endif
#ifndef TABLE_INSERT_CNTs
#define TABLE_INSERT_CNTs ("TABLE_INSERT_CNT")
#endif
#ifndef TABLE_INSERT_ERROR_CNTs
#define TABLE_INSERT_ERROR_CNTs ("TABLE_INSERT_ERROR_CNT")
#endif
#ifndef TABLE_LOOKUP_CNTs
#define TABLE_LOOKUP_CNTs ("TABLE_LOOKUP_CNT")
#endif
#ifndef TABLE_LOOKUP_ERROR_CNTs
#define TABLE_LOOKUP_ERROR_CNTs ("TABLE_LOOKUP_ERROR_CNT")
#endif
#ifndef TABLE_METADATAs
#define TABLE_METADATAs ("TABLE_METADATA")
#endif
#ifndef TABLE_OP_DOP_INFOs
#define TABLE_OP_DOP_INFOs ("TABLE_OP_DOP_INFO")
#endif
#ifndef TABLE_OP_PT_INFOs
#define TABLE_OP_PT_INFOs ("TABLE_OP_PT_INFO")
#endif
#ifndef TABLE_RESOURCE_INFOs
#define TABLE_RESOURCE_INFOs ("TABLE_RESOURCE_INFO")
#endif
#ifndef TABLE_STATSs
#define TABLE_STATSs ("TABLE_STATS")
#endif
#ifndef TABLE_TRAVERSE_CNTs
#define TABLE_TRAVERSE_CNTs ("TABLE_TRAVERSE_CNT")
#endif
#ifndef TABLE_TRAVERSE_ERROR_CNTs
#define TABLE_TRAVERSE_ERROR_CNTs ("TABLE_TRAVERSE_ERROR_CNT")
#endif
#ifndef TABLE_UPDATE_CNTs
#define TABLE_UPDATE_CNTs ("TABLE_UPDATE_CNT")
#endif
#ifndef TABLE_UPDATE_ERROR_CNTs
#define TABLE_UPDATE_ERROR_CNTs ("TABLE_UPDATE_ERROR_CNT")
#endif
#ifndef TAG_SIZEs
#define TAG_SIZEs ("TAG_SIZE")
#endif
#ifndef TAG_TYPEs
#define TAG_TYPEs ("TAG_TYPE")
#endif
#ifndef TAG_UNTAG_DISCARDs
#define TAG_UNTAG_DISCARDs ("TAG_UNTAG_DISCARD")
#endif
#ifndef TCAMs
#define TCAMs ("TCAM")
#endif
#ifndef TCAM_ENTRIES_READ_PER_INTERVALs
#define TCAM_ENTRIES_READ_PER_INTERVALs ("TCAM_ENTRIES_READ_PER_INTERVAL")
#endif
#ifndef TCAM_SCANs
#define TCAM_SCANs ("TCAM_SCAN")
#endif
#ifndef TCAM_SCAN_CHUNK_SIZEs
#define TCAM_SCAN_CHUNK_SIZEs ("TCAM_SCAN_CHUNK_SIZE")
#endif
#ifndef TCAM_SCAN_INTERVALs
#define TCAM_SCAN_INTERVALs ("TCAM_SCAN_INTERVAL")
#endif
#ifndef TCAM_SINGLE_BIT_AUTO_CORRECTIONs
#define TCAM_SINGLE_BIT_AUTO_CORRECTIONs ("TCAM_SINGLE_BIT_AUTO_CORRECTION")
#endif
#ifndef TCPs
#define TCPs ("TCP")
#endif
#ifndef TCP_DST_PORT_EQUAL_TO_SRC_PORTs
#define TCP_DST_PORT_EQUAL_TO_SRC_PORTs ("TCP_DST_PORT_EQUAL_TO_SRC_PORT")
#endif
#ifndef TCP_FLAGSs
#define TCP_FLAGSs ("TCP_FLAGS")
#endif
#ifndef TCP_FLAGS_MASKs
#define TCP_FLAGS_MASKs ("TCP_FLAGS_MASK")
#endif
#ifndef TCP_FLAG_TYPE_ACKs
#define TCP_FLAG_TYPE_ACKs ("TCP_FLAG_TYPE_ACK")
#endif
#ifndef TCP_FLAG_TYPE_CWRs
#define TCP_FLAG_TYPE_CWRs ("TCP_FLAG_TYPE_CWR")
#endif
#ifndef TCP_FLAG_TYPE_ECEs
#define TCP_FLAG_TYPE_ECEs ("TCP_FLAG_TYPE_ECE")
#endif
#ifndef TCP_FLAG_TYPE_FINs
#define TCP_FLAG_TYPE_FINs ("TCP_FLAG_TYPE_FIN")
#endif
#ifndef TCP_FLAG_TYPE_PSHs
#define TCP_FLAG_TYPE_PSHs ("TCP_FLAG_TYPE_PSH")
#endif
#ifndef TCP_FLAG_TYPE_RSTs
#define TCP_FLAG_TYPE_RSTs ("TCP_FLAG_TYPE_RST")
#endif
#ifndef TCP_FLAG_TYPE_SYNs
#define TCP_FLAG_TYPE_SYNs ("TCP_FLAG_TYPE_SYN")
#endif
#ifndef TCP_FLAG_TYPE_URGs
#define TCP_FLAG_TYPE_URGs ("TCP_FLAG_TYPE_URG")
#endif
#ifndef TCP_FNMs
#define TCP_FNMs ("TCP_FNM")
#endif
#ifndef TCP_FRAGMENT_OFFSET_ONEs
#define TCP_FRAGMENT_OFFSET_ONEs ("TCP_FRAGMENT_OFFSET_ONE")
#endif
#ifndef TCP_HDR_MIN_SIZEs
#define TCP_HDR_MIN_SIZEs ("TCP_HDR_MIN_SIZE")
#endif
#ifndef TCP_HDR_SIZE_CHECKs
#define TCP_HDR_SIZE_CHECKs ("TCP_HDR_SIZE_CHECK")
#endif
#ifndef TCP_IPV4_DOUBLE_TAGs
#define TCP_IPV4_DOUBLE_TAGs ("TCP_IPV4_DOUBLE_TAG")
#endif
#ifndef TCP_IPV4_SINGLE_TAGs
#define TCP_IPV4_SINGLE_TAGs ("TCP_IPV4_SINGLE_TAG")
#endif
#ifndef TCP_IPV4_UNTAGs
#define TCP_IPV4_UNTAGs ("TCP_IPV4_UNTAG")
#endif
#ifndef TCP_IPV6_DOUBLE_TAGs
#define TCP_IPV6_DOUBLE_TAGs ("TCP_IPV6_DOUBLE_TAG")
#endif
#ifndef TCP_IPV6_SINGLE_TAGs
#define TCP_IPV6_SINGLE_TAGs ("TCP_IPV6_SINGLE_TAG")
#endif
#ifndef TCP_IPV6_UNTAGs
#define TCP_IPV6_UNTAGs ("TCP_IPV6_UNTAG")
#endif
#ifndef TCP_PKT_CTRL_FLAG_SEQ_NUM_ZEROs
#define TCP_PKT_CTRL_FLAG_SEQ_NUM_ZEROs ("TCP_PKT_CTRL_FLAG_SEQ_NUM_ZERO")
#endif
#ifndef TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZEROs
#define TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZEROs ("TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZERO")
#endif
#ifndef TCP_PKT_SYN_FIN_SETs
#define TCP_PKT_SYN_FIN_SETs ("TCP_PKT_SYN_FIN_SET")
#endif
#ifndef TCP_SYN_PKT_FRAGMENTs
#define TCP_SYN_PKT_FRAGMENTs ("TCP_SYN_PKT_FRAGMENT")
#endif
#ifndef TCP_UDPs
#define TCP_UDPs ("TCP_UDP")
#endif
#ifndef TDBGC0_64Rs
#define TDBGC0_64Rs ("TDBGC0_64R")
#endif
#ifndef TDBGC0_SELECTRs
#define TDBGC0_SELECTRs ("TDBGC0_SELECTR")
#endif
#ifndef TDBGC10_64Rs
#define TDBGC10_64Rs ("TDBGC10_64R")
#endif
#ifndef TDBGC10_SELECTRs
#define TDBGC10_SELECTRs ("TDBGC10_SELECTR")
#endif
#ifndef TDBGC11_64Rs
#define TDBGC11_64Rs ("TDBGC11_64R")
#endif
#ifndef TDBGC11_SELECTRs
#define TDBGC11_SELECTRs ("TDBGC11_SELECTR")
#endif
#ifndef TDBGC1_64Rs
#define TDBGC1_64Rs ("TDBGC1_64R")
#endif
#ifndef TDBGC1_SELECTRs
#define TDBGC1_SELECTRs ("TDBGC1_SELECTR")
#endif
#ifndef TDBGC2_64Rs
#define TDBGC2_64Rs ("TDBGC2_64R")
#endif
#ifndef TDBGC2_SELECTRs
#define TDBGC2_SELECTRs ("TDBGC2_SELECTR")
#endif
#ifndef TDBGC3_64Rs
#define TDBGC3_64Rs ("TDBGC3_64R")
#endif
#ifndef TDBGC3_SELECTRs
#define TDBGC3_SELECTRs ("TDBGC3_SELECTR")
#endif
#ifndef TDBGC4_64Rs
#define TDBGC4_64Rs ("TDBGC4_64R")
#endif
#ifndef TDBGC4_SELECTRs
#define TDBGC4_SELECTRs ("TDBGC4_SELECTR")
#endif
#ifndef TDBGC5_64Rs
#define TDBGC5_64Rs ("TDBGC5_64R")
#endif
#ifndef TDBGC5_SELECTRs
#define TDBGC5_SELECTRs ("TDBGC5_SELECTR")
#endif
#ifndef TDBGC6_64Rs
#define TDBGC6_64Rs ("TDBGC6_64R")
#endif
#ifndef TDBGC6_SELECTRs
#define TDBGC6_SELECTRs ("TDBGC6_SELECTR")
#endif
#ifndef TDBGC7_64Rs
#define TDBGC7_64Rs ("TDBGC7_64R")
#endif
#ifndef TDBGC7_SELECTRs
#define TDBGC7_SELECTRs ("TDBGC7_SELECTR")
#endif
#ifndef TDBGC8_64Rs
#define TDBGC8_64Rs ("TDBGC8_64R")
#endif
#ifndef TDBGC8_SELECTRs
#define TDBGC8_SELECTRs ("TDBGC8_SELECTR")
#endif
#ifndef TDBGC9_64Rs
#define TDBGC9_64Rs ("TDBGC9_64R")
#endif
#ifndef TDBGC9_SELECTRs
#define TDBGC9_SELECTRs ("TDBGC9_SELECTR")
#endif
#ifndef TDBGC_SELECT_2Rs
#define TDBGC_SELECT_2Rs ("TDBGC_SELECT_2R")
#endif
#ifndef TEMPLATE_IDENTIFIERs
#define TEMPLATE_IDENTIFIERs ("TEMPLATE_IDENTIFIER")
#endif
#ifndef THDs
#define THDs ("THD")
#endif
#ifndef THDI_BST_TRIGGER_STATUS_32Rs
#define THDI_BST_TRIGGER_STATUS_32Rs ("THDI_BST_TRIGGER_STATUS_32R")
#endif
#ifndef THD_MISC_CONTROL1Rs
#define THD_MISC_CONTROL1Rs ("THD_MISC_CONTROL1R")
#endif
#ifndef THD_MISC_CONTROL2Rs
#define THD_MISC_CONTROL2Rs ("THD_MISC_CONTROL2R")
#endif
#ifndef THD_MISC_CONTROLRs
#define THD_MISC_CONTROLRs ("THD_MISC_CONTROLR")
#endif
#ifndef THRESHOLDs
#define THRESHOLDs ("THRESHOLD")
#endif
#ifndef THRESHOLD_MODEs
#define THRESHOLD_MODEs ("THRESHOLD_MODE")
#endif
#ifndef TILE_MODEs
#define TILE_MODEs ("TILE_MODE")
#endif
#ifndef TIMEs
#define TIMEs ("TIME")
#endif
#ifndef TIMERs
#define TIMERs ("TIMER")
#endif
#ifndef TIMESTAMPs
#define TIMESTAMPs ("TIMESTAMP")
#endif
#ifndef TIMESTAMPING_MODEs
#define TIMESTAMPING_MODEs ("TIMESTAMPING_MODE")
#endif
#ifndef TIMESTAMP_32_MODEs
#define TIMESTAMP_32_MODEs ("TIMESTAMP_32_MODE")
#endif
#ifndef TIMESTAMP_48_MODEs
#define TIMESTAMP_48_MODEs ("TIMESTAMP_48_MODE")
#endif
#ifndef TIMESTAMP_MODEs
#define TIMESTAMP_MODEs ("TIMESTAMP_MODE")
#endif
#ifndef TIMESTAMP_ORIGINs
#define TIMESTAMP_ORIGINs ("TIMESTAMP_ORIGIN")
#endif
#ifndef TIME_100USs
#define TIME_100USs ("TIME_100US")
#endif
#ifndef TIME_100_MSs
#define TIME_100_MSs ("TIME_100_MS")
#endif
#ifndef TIME_10MSs
#define TIME_10MSs ("TIME_10MS")
#endif
#ifndef TIME_10_MSs
#define TIME_10_MSs ("TIME_10_MS")
#endif
#ifndef TIME_150USs
#define TIME_150USs ("TIME_150US")
#endif
#ifndef TIME_1MSs
#define TIME_1MSs ("TIME_1MS")
#endif
#ifndef TIME_1_MSs
#define TIME_1_MSs ("TIME_1_MS")
#endif
#ifndef TIME_200USs
#define TIME_200USs ("TIME_200US")
#endif
#ifndef TIME_250USs
#define TIME_250USs ("TIME_250US")
#endif
#ifndef TIME_2MSs
#define TIME_2MSs ("TIME_2MS")
#endif
#ifndef TIME_500USs
#define TIME_500USs ("TIME_500US")
#endif
#ifndef TIME_50USs
#define TIME_50USs ("TIME_50US")
#endif
#ifndef TIME_5MSs
#define TIME_5MSs ("TIME_5MS")
#endif
#ifndef TIME_DOMAINs
#define TIME_DOMAINs ("TIME_DOMAIN")
#endif
#ifndef TIME_DOMAIN_0_5_USs
#define TIME_DOMAIN_0_5_USs ("TIME_DOMAIN_0_5_US")
#endif
#ifndef TIME_DOMAIN_10_5_USs
#define TIME_DOMAIN_10_5_USs ("TIME_DOMAIN_10_5_US")
#endif
#ifndef TIME_DOMAIN_10_USs
#define TIME_DOMAIN_10_USs ("TIME_DOMAIN_10_US")
#endif
#ifndef TIME_DOMAIN_11_5_USs
#define TIME_DOMAIN_11_5_USs ("TIME_DOMAIN_11_5_US")
#endif
#ifndef TIME_DOMAIN_11_USs
#define TIME_DOMAIN_11_USs ("TIME_DOMAIN_11_US")
#endif
#ifndef TIME_DOMAIN_12_5_USs
#define TIME_DOMAIN_12_5_USs ("TIME_DOMAIN_12_5_US")
#endif
#ifndef TIME_DOMAIN_12_USs
#define TIME_DOMAIN_12_USs ("TIME_DOMAIN_12_US")
#endif
#ifndef TIME_DOMAIN_13_5_USs
#define TIME_DOMAIN_13_5_USs ("TIME_DOMAIN_13_5_US")
#endif
#ifndef TIME_DOMAIN_13_USs
#define TIME_DOMAIN_13_USs ("TIME_DOMAIN_13_US")
#endif
#ifndef TIME_DOMAIN_14_5_USs
#define TIME_DOMAIN_14_5_USs ("TIME_DOMAIN_14_5_US")
#endif
#ifndef TIME_DOMAIN_14_USs
#define TIME_DOMAIN_14_USs ("TIME_DOMAIN_14_US")
#endif
#ifndef TIME_DOMAIN_15_5_USs
#define TIME_DOMAIN_15_5_USs ("TIME_DOMAIN_15_5_US")
#endif
#ifndef TIME_DOMAIN_15_USs
#define TIME_DOMAIN_15_USs ("TIME_DOMAIN_15_US")
#endif
#ifndef TIME_DOMAIN_16_5_USs
#define TIME_DOMAIN_16_5_USs ("TIME_DOMAIN_16_5_US")
#endif
#ifndef TIME_DOMAIN_16_USs
#define TIME_DOMAIN_16_USs ("TIME_DOMAIN_16_US")
#endif
#ifndef TIME_DOMAIN_17_5_USs
#define TIME_DOMAIN_17_5_USs ("TIME_DOMAIN_17_5_US")
#endif
#ifndef TIME_DOMAIN_17_USs
#define TIME_DOMAIN_17_USs ("TIME_DOMAIN_17_US")
#endif
#ifndef TIME_DOMAIN_18_5_USs
#define TIME_DOMAIN_18_5_USs ("TIME_DOMAIN_18_5_US")
#endif
#ifndef TIME_DOMAIN_18_USs
#define TIME_DOMAIN_18_USs ("TIME_DOMAIN_18_US")
#endif
#ifndef TIME_DOMAIN_19_5_USs
#define TIME_DOMAIN_19_5_USs ("TIME_DOMAIN_19_5_US")
#endif
#ifndef TIME_DOMAIN_19_USs
#define TIME_DOMAIN_19_USs ("TIME_DOMAIN_19_US")
#endif
#ifndef TIME_DOMAIN_1_5_USs
#define TIME_DOMAIN_1_5_USs ("TIME_DOMAIN_1_5_US")
#endif
#ifndef TIME_DOMAIN_1_USs
#define TIME_DOMAIN_1_USs ("TIME_DOMAIN_1_US")
#endif
#ifndef TIME_DOMAIN_20_5_USs
#define TIME_DOMAIN_20_5_USs ("TIME_DOMAIN_20_5_US")
#endif
#ifndef TIME_DOMAIN_20_USs
#define TIME_DOMAIN_20_USs ("TIME_DOMAIN_20_US")
#endif
#ifndef TIME_DOMAIN_21_5_USs
#define TIME_DOMAIN_21_5_USs ("TIME_DOMAIN_21_5_US")
#endif
#ifndef TIME_DOMAIN_21_USs
#define TIME_DOMAIN_21_USs ("TIME_DOMAIN_21_US")
#endif
#ifndef TIME_DOMAIN_22_5_USs
#define TIME_DOMAIN_22_5_USs ("TIME_DOMAIN_22_5_US")
#endif
#ifndef TIME_DOMAIN_22_USs
#define TIME_DOMAIN_22_USs ("TIME_DOMAIN_22_US")
#endif
#ifndef TIME_DOMAIN_23_5_USs
#define TIME_DOMAIN_23_5_USs ("TIME_DOMAIN_23_5_US")
#endif
#ifndef TIME_DOMAIN_23_USs
#define TIME_DOMAIN_23_USs ("TIME_DOMAIN_23_US")
#endif
#ifndef TIME_DOMAIN_24_5_USs
#define TIME_DOMAIN_24_5_USs ("TIME_DOMAIN_24_5_US")
#endif
#ifndef TIME_DOMAIN_24_USs
#define TIME_DOMAIN_24_USs ("TIME_DOMAIN_24_US")
#endif
#ifndef TIME_DOMAIN_25_5_USs
#define TIME_DOMAIN_25_5_USs ("TIME_DOMAIN_25_5_US")
#endif
#ifndef TIME_DOMAIN_25_USs
#define TIME_DOMAIN_25_USs ("TIME_DOMAIN_25_US")
#endif
#ifndef TIME_DOMAIN_26_5_USs
#define TIME_DOMAIN_26_5_USs ("TIME_DOMAIN_26_5_US")
#endif
#ifndef TIME_DOMAIN_26_USs
#define TIME_DOMAIN_26_USs ("TIME_DOMAIN_26_US")
#endif
#ifndef TIME_DOMAIN_27_5_USs
#define TIME_DOMAIN_27_5_USs ("TIME_DOMAIN_27_5_US")
#endif
#ifndef TIME_DOMAIN_27_USs
#define TIME_DOMAIN_27_USs ("TIME_DOMAIN_27_US")
#endif
#ifndef TIME_DOMAIN_28_5_USs
#define TIME_DOMAIN_28_5_USs ("TIME_DOMAIN_28_5_US")
#endif
#ifndef TIME_DOMAIN_28_USs
#define TIME_DOMAIN_28_USs ("TIME_DOMAIN_28_US")
#endif
#ifndef TIME_DOMAIN_29_5_USs
#define TIME_DOMAIN_29_5_USs ("TIME_DOMAIN_29_5_US")
#endif
#ifndef TIME_DOMAIN_29_USs
#define TIME_DOMAIN_29_USs ("TIME_DOMAIN_29_US")
#endif
#ifndef TIME_DOMAIN_2_5_USs
#define TIME_DOMAIN_2_5_USs ("TIME_DOMAIN_2_5_US")
#endif
#ifndef TIME_DOMAIN_2_USs
#define TIME_DOMAIN_2_USs ("TIME_DOMAIN_2_US")
#endif
#ifndef TIME_DOMAIN_30_5_USs
#define TIME_DOMAIN_30_5_USs ("TIME_DOMAIN_30_5_US")
#endif
#ifndef TIME_DOMAIN_30_USs
#define TIME_DOMAIN_30_USs ("TIME_DOMAIN_30_US")
#endif
#ifndef TIME_DOMAIN_31_5_USs
#define TIME_DOMAIN_31_5_USs ("TIME_DOMAIN_31_5_US")
#endif
#ifndef TIME_DOMAIN_31_USs
#define TIME_DOMAIN_31_USs ("TIME_DOMAIN_31_US")
#endif
#ifndef TIME_DOMAIN_32_USs
#define TIME_DOMAIN_32_USs ("TIME_DOMAIN_32_US")
#endif
#ifndef TIME_DOMAIN_3_5_USs
#define TIME_DOMAIN_3_5_USs ("TIME_DOMAIN_3_5_US")
#endif
#ifndef TIME_DOMAIN_3_USs
#define TIME_DOMAIN_3_USs ("TIME_DOMAIN_3_US")
#endif
#ifndef TIME_DOMAIN_4_5_USs
#define TIME_DOMAIN_4_5_USs ("TIME_DOMAIN_4_5_US")
#endif
#ifndef TIME_DOMAIN_4_USs
#define TIME_DOMAIN_4_USs ("TIME_DOMAIN_4_US")
#endif
#ifndef TIME_DOMAIN_5_5_USs
#define TIME_DOMAIN_5_5_USs ("TIME_DOMAIN_5_5_US")
#endif
#ifndef TIME_DOMAIN_5_USs
#define TIME_DOMAIN_5_USs ("TIME_DOMAIN_5_US")
#endif
#ifndef TIME_DOMAIN_6_5_USs
#define TIME_DOMAIN_6_5_USs ("TIME_DOMAIN_6_5_US")
#endif
#ifndef TIME_DOMAIN_6_USs
#define TIME_DOMAIN_6_USs ("TIME_DOMAIN_6_US")
#endif
#ifndef TIME_DOMAIN_7_5_USs
#define TIME_DOMAIN_7_5_USs ("TIME_DOMAIN_7_5_US")
#endif
#ifndef TIME_DOMAIN_7_USs
#define TIME_DOMAIN_7_USs ("TIME_DOMAIN_7_US")
#endif
#ifndef TIME_DOMAIN_8_5_USs
#define TIME_DOMAIN_8_5_USs ("TIME_DOMAIN_8_5_US")
#endif
#ifndef TIME_DOMAIN_8_USs
#define TIME_DOMAIN_8_USs ("TIME_DOMAIN_8_US")
#endif
#ifndef TIME_DOMAIN_9_5_USs
#define TIME_DOMAIN_9_5_USs ("TIME_DOMAIN_9_5_US")
#endif
#ifndef TIME_DOMAIN_9_USs
#define TIME_DOMAIN_9_USs ("TIME_DOMAIN_9_US")
#endif
#ifndef TIME_ELIGIBILITYs
#define TIME_ELIGIBILITYs ("TIME_ELIGIBILITY")
#endif
#ifndef TIME_STEPs
#define TIME_STEPs ("TIME_STEP")
#endif
#ifndef TIME_SYNCs
#define TIME_SYNCs ("TIME_SYNC")
#endif
#ifndef TIME_SYNC_DROPs
#define TIME_SYNC_DROPs ("TIME_SYNC_DROP")
#endif
#ifndef TIME_SYNC_MASKs
#define TIME_SYNC_MASKs ("TIME_SYNC_MASK")
#endif
#ifndef TIME_SYNC_PKTs
#define TIME_SYNC_PKTs ("TIME_SYNC_PKT")
#endif
#ifndef TIME_SYNC_TO_CPUs
#define TIME_SYNC_TO_CPUs ("TIME_SYNC_TO_CPU")
#endif
#ifndef TIME_TO_WAITs
#define TIME_TO_WAITs ("TIME_TO_WAIT")
#endif
#ifndef TMs
#define TMs ("TM")
#endif
#ifndef TM_BST_CONTROLs
#define TM_BST_CONTROLs ("TM_BST_CONTROL")
#endif
#ifndef TM_BST_DEVICE_THDs
#define TM_BST_DEVICE_THDs ("TM_BST_DEVICE_THD")
#endif
#ifndef TM_BST_EVENT_SOURCE_EGRs
#define TM_BST_EVENT_SOURCE_EGRs ("TM_BST_EVENT_SOURCE_EGR")
#endif
#ifndef TM_BST_EVENT_SOURCE_INGs
#define TM_BST_EVENT_SOURCE_INGs ("TM_BST_EVENT_SOURCE_ING")
#endif
#ifndef TM_BST_EVENT_SOURCE_REPL_Qs
#define TM_BST_EVENT_SOURCE_REPL_Qs ("TM_BST_EVENT_SOURCE_REPL_Q")
#endif
#ifndef TM_BST_EVENT_STATEs
#define TM_BST_EVENT_STATEs ("TM_BST_EVENT_STATE")
#endif
#ifndef TM_BST_EVENT_STATE_CONTROLs
#define TM_BST_EVENT_STATE_CONTROLs ("TM_BST_EVENT_STATE_CONTROL")
#endif
#ifndef TM_BST_REPL_Q_PRI_QUEUE_THDs
#define TM_BST_REPL_Q_PRI_QUEUE_THDs ("TM_BST_REPL_Q_PRI_QUEUE_THD")
#endif
#ifndef TM_BST_REPL_Q_SERVICE_POOL_THDs
#define TM_BST_REPL_Q_SERVICE_POOL_THDs ("TM_BST_REPL_Q_SERVICE_POOL_THD")
#endif
#ifndef TM_BST_SERVICE_POOL_THDs
#define TM_BST_SERVICE_POOL_THDs ("TM_BST_SERVICE_POOL_THD")
#endif
#ifndef TM_BST_SERVICE_POOL_THD_IDs
#define TM_BST_SERVICE_POOL_THD_IDs ("TM_BST_SERVICE_POOL_THD_ID")
#endif
#ifndef TM_COMPACT_GLOBAL_PORTs
#define TM_COMPACT_GLOBAL_PORTs ("TM_COMPACT_GLOBAL_PORT")
#endif
#ifndef TM_CONGESTIONs
#define TM_CONGESTIONs ("TM_CONGESTION")
#endif
#ifndef TM_COS_Q_CPU_MAPs
#define TM_COS_Q_CPU_MAPs ("TM_COS_Q_CPU_MAP")
#endif
#ifndef TM_CPU_COSs
#define TM_CPU_COSs ("TM_CPU_COS")
#endif
#ifndef TM_CPU_COS_OVERRIDEs
#define TM_CPU_COS_OVERRIDEs ("TM_CPU_COS_OVERRIDE")
#endif
#ifndef TM_CUT_THROUGH_PORTs
#define TM_CUT_THROUGH_PORTs ("TM_CUT_THROUGH_PORT")
#endif
#ifndef TM_CUT_THROUGH_PORT_INFOs
#define TM_CUT_THROUGH_PORT_INFOs ("TM_CUT_THROUGH_PORT_INFO")
#endif
#ifndef TM_DEVICE_INFOs
#define TM_DEVICE_INFOs ("TM_DEVICE_INFO")
#endif
#ifndef TM_EBST_CONTROLs
#define TM_EBST_CONTROLs ("TM_EBST_CONTROL")
#endif
#ifndef TM_EBST_DATAs
#define TM_EBST_DATAs ("TM_EBST_DATA")
#endif
#ifndef TM_EBST_DATA_IDs
#define TM_EBST_DATA_IDs ("TM_EBST_DATA_ID")
#endif
#ifndef TM_EBST_MC_Qs
#define TM_EBST_MC_Qs ("TM_EBST_MC_Q")
#endif
#ifndef TM_EBST_PORTs
#define TM_EBST_PORTs ("TM_EBST_PORT")
#endif
#ifndef TM_EBST_PORT_SERVICE_POOLs
#define TM_EBST_PORT_SERVICE_POOLs ("TM_EBST_PORT_SERVICE_POOL")
#endif
#ifndef TM_EBST_PROFILEs
#define TM_EBST_PROFILEs ("TM_EBST_PROFILE")
#endif
#ifndef TM_EBST_PROFILE_IDs
#define TM_EBST_PROFILE_IDs ("TM_EBST_PROFILE_ID")
#endif
#ifndef TM_EBST_SERVICE_POOLs
#define TM_EBST_SERVICE_POOLs ("TM_EBST_SERVICE_POOL")
#endif
#ifndef TM_EBST_STATUSs
#define TM_EBST_STATUSs ("TM_EBST_STATUS")
#endif
#ifndef TM_EBST_UC_Qs
#define TM_EBST_UC_Qs ("TM_EBST_UC_Q")
#endif
#ifndef TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILEs
#define TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILEs ("TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE")
#endif
#ifndef TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_IDs
#define TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_IDs ("TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_ID")
#endif
#ifndef TM_EGR_BST_THD_Q_PROFILEs
#define TM_EGR_BST_THD_Q_PROFILEs ("TM_EGR_BST_THD_Q_PROFILE")
#endif
#ifndef TM_EGR_BST_THD_Q_PROFILE_IDs
#define TM_EGR_BST_THD_Q_PROFILE_IDs ("TM_EGR_BST_THD_Q_PROFILE_ID")
#endif
#ifndef TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILEs
#define TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILEs ("TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE")
#endif
#ifndef TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_IDs
#define TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_IDs ("TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_ID")
#endif
#ifndef TM_EGR_SERVICE_POOL_DYNAMICs
#define TM_EGR_SERVICE_POOL_DYNAMICs ("TM_EGR_SERVICE_POOL_DYNAMIC")
#endif
#ifndef TM_EGR_SERVICE_POOL_IDs
#define TM_EGR_SERVICE_POOL_IDs ("TM_EGR_SERVICE_POOL_ID")
#endif
#ifndef TM_EGR_THD_MC_PORT_SERVICE_POOLs
#define TM_EGR_THD_MC_PORT_SERVICE_POOLs ("TM_EGR_THD_MC_PORT_SERVICE_POOL")
#endif
#ifndef TM_EGR_THD_SERVICE_POOLs
#define TM_EGR_THD_SERVICE_POOLs ("TM_EGR_THD_SERVICE_POOL")
#endif
#ifndef TM_EGR_THD_UC_PORT_SERVICE_POOLs
#define TM_EGR_THD_UC_PORT_SERVICE_POOLs ("TM_EGR_THD_UC_PORT_SERVICE_POOL")
#endif
#ifndef TM_HEADROOM_POOL_IDs
#define TM_HEADROOM_POOL_IDs ("TM_HEADROOM_POOL_ID")
#endif
#ifndef TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILEs
#define TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILEs ("TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE")
#endif
#ifndef TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_IDs
#define TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_IDs ("TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_ID")
#endif
#ifndef TM_ING_BST_THD_PRI_GRP_PROFILEs
#define TM_ING_BST_THD_PRI_GRP_PROFILEs ("TM_ING_BST_THD_PRI_GRP_PROFILE")
#endif
#ifndef TM_ING_BST_THD_PRI_GRP_PROFILE_IDs
#define TM_ING_BST_THD_PRI_GRP_PROFILE_IDs ("TM_ING_BST_THD_PRI_GRP_PROFILE_ID")
#endif
#ifndef TM_ING_NONUC_ING_PRI_MAPs
#define TM_ING_NONUC_ING_PRI_MAPs ("TM_ING_NONUC_ING_PRI_MAP")
#endif
#ifndef TM_ING_NONUC_ING_PRI_MAP_IDs
#define TM_ING_NONUC_ING_PRI_MAP_IDs ("TM_ING_NONUC_ING_PRI_MAP_ID")
#endif
#ifndef TM_ING_PORTs
#define TM_ING_PORTs ("TM_ING_PORT")
#endif
#ifndef TM_ING_PORT_PRI_GRPs
#define TM_ING_PORT_PRI_GRPs ("TM_ING_PORT_PRI_GRP")
#endif
#ifndef TM_ING_SERVICE_POOL_IDs
#define TM_ING_SERVICE_POOL_IDs ("TM_ING_SERVICE_POOL_ID")
#endif
#ifndef TM_ING_SERVICE_POOL_INDEXs
#define TM_ING_SERVICE_POOL_INDEXs ("TM_ING_SERVICE_POOL_INDEX")
#endif
#ifndef TM_ING_THD_HEADROOM_POOLs
#define TM_ING_THD_HEADROOM_POOLs ("TM_ING_THD_HEADROOM_POOL")
#endif
#ifndef TM_ING_THD_PORT_PRI_GRPs
#define TM_ING_THD_PORT_PRI_GRPs ("TM_ING_THD_PORT_PRI_GRP")
#endif
#ifndef TM_ING_THD_PORT_SERVICE_POOLs
#define TM_ING_THD_PORT_SERVICE_POOLs ("TM_ING_THD_PORT_SERVICE_POOL")
#endif
#ifndef TM_ING_THD_SERVICE_POOLs
#define TM_ING_THD_SERVICE_POOLs ("TM_ING_THD_SERVICE_POOL")
#endif
#ifndef TM_ING_UC_ING_PRI_MAPs
#define TM_ING_UC_ING_PRI_MAPs ("TM_ING_UC_ING_PRI_MAP")
#endif
#ifndef TM_ING_UC_ING_PRI_MAP_IDs
#define TM_ING_UC_ING_PRI_MAP_IDs ("TM_ING_UC_ING_PRI_MAP_ID")
#endif
#ifndef TM_LOCAL_PORTs
#define TM_LOCAL_PORTs ("TM_LOCAL_PORT")
#endif
#ifndef TM_MC_GROUPs
#define TM_MC_GROUPs ("TM_MC_GROUP")
#endif
#ifndef TM_MC_GROUP_IDs
#define TM_MC_GROUP_IDs ("TM_MC_GROUP_ID")
#endif
#ifndef TM_MC_PORT_AGG_IDs
#define TM_MC_PORT_AGG_IDs ("TM_MC_PORT_AGG_ID")
#endif
#ifndef TM_MC_PORT_AGG_LISTs
#define TM_MC_PORT_AGG_LISTs ("TM_MC_PORT_AGG_LIST")
#endif
#ifndef TM_MC_PORT_AGG_LIST_IDs
#define TM_MC_PORT_AGG_LIST_IDs ("TM_MC_PORT_AGG_LIST_ID")
#endif
#ifndef TM_MC_PORT_AGG_MAPs
#define TM_MC_PORT_AGG_MAPs ("TM_MC_PORT_AGG_MAP")
#endif
#ifndef TM_MC_Q_IDs
#define TM_MC_Q_IDs ("TM_MC_Q_ID")
#endif
#ifndef TM_MIRROR_ON_DROP_CONTROLs
#define TM_MIRROR_ON_DROP_CONTROLs ("TM_MIRROR_ON_DROP_CONTROL")
#endif
#ifndef TM_MIRROR_ON_DROP_DESTINATIONs
#define TM_MIRROR_ON_DROP_DESTINATIONs ("TM_MIRROR_ON_DROP_DESTINATION")
#endif
#ifndef TM_MIRROR_ON_DROP_DESTINATION_IDs
#define TM_MIRROR_ON_DROP_DESTINATION_IDs ("TM_MIRROR_ON_DROP_DESTINATION_ID")
#endif
#ifndef TM_MIRROR_ON_DROP_ENCAP_PROFILEs
#define TM_MIRROR_ON_DROP_ENCAP_PROFILEs ("TM_MIRROR_ON_DROP_ENCAP_PROFILE")
#endif
#ifndef TM_MIRROR_ON_DROP_ENCAP_PROFILE_IDs
#define TM_MIRROR_ON_DROP_ENCAP_PROFILE_IDs ("TM_MIRROR_ON_DROP_ENCAP_PROFILE_ID")
#endif
#ifndef TM_MIRROR_ON_DROP_PROFILEs
#define TM_MIRROR_ON_DROP_PROFILEs ("TM_MIRROR_ON_DROP_PROFILE")
#endif
#ifndef TM_MIRROR_ON_DROP_PROFILE_IDs
#define TM_MIRROR_ON_DROP_PROFILE_IDs ("TM_MIRROR_ON_DROP_PROFILE_ID")
#endif
#ifndef TM_OBM_PC_PM_MAX_USAGE_MODEs
#define TM_OBM_PC_PM_MAX_USAGE_MODEs ("TM_OBM_PC_PM_MAX_USAGE_MODE")
#endif
#ifndef TM_OBM_PC_PM_PKT_PARSEs
#define TM_OBM_PC_PM_PKT_PARSEs ("TM_OBM_PC_PM_PKT_PARSE")
#endif
#ifndef TM_OBM_PORT_FLOW_CTRLs
#define TM_OBM_PORT_FLOW_CTRLs ("TM_OBM_PORT_FLOW_CTRL")
#endif
#ifndef TM_OBM_PORT_PKT_PARSEs
#define TM_OBM_PORT_PKT_PARSEs ("TM_OBM_PORT_PKT_PARSE")
#endif
#ifndef TM_OBM_PORT_PKT_PRI_TC_MAPs
#define TM_OBM_PORT_PKT_PRI_TC_MAPs ("TM_OBM_PORT_PKT_PRI_TC_MAP")
#endif
#ifndef TM_PFC_DEADLOCK_RECOVERYs
#define TM_PFC_DEADLOCK_RECOVERYs ("TM_PFC_DEADLOCK_RECOVERY")
#endif
#ifndef TM_PFC_DEADLOCK_RECOVERY_CONTROLs
#define TM_PFC_DEADLOCK_RECOVERY_CONTROLs ("TM_PFC_DEADLOCK_RECOVERY_CONTROL")
#endif
#ifndef TM_PFC_DEADLOCK_RECOVERY_STATUSs
#define TM_PFC_DEADLOCK_RECOVERY_STATUSs ("TM_PFC_DEADLOCK_RECOVERY_STATUS")
#endif
#ifndef TM_PFC_EGRs
#define TM_PFC_EGRs ("TM_PFC_EGR")
#endif
#ifndef TM_PFC_PRI_PROFILEs
#define TM_PFC_PRI_PROFILEs ("TM_PFC_PRI_PROFILE")
#endif
#ifndef TM_PFC_PRI_PROFILE_IDs
#define TM_PFC_PRI_PROFILE_IDs ("TM_PFC_PRI_PROFILE_ID")
#endif
#ifndef TM_PFC_PRI_TO_PRI_GRP_MAPs
#define TM_PFC_PRI_TO_PRI_GRP_MAPs ("TM_PFC_PRI_TO_PRI_GRP_MAP")
#endif
#ifndef TM_PFC_PRI_TO_PRI_GRP_MAP_IDs
#define TM_PFC_PRI_TO_PRI_GRP_MAP_IDs ("TM_PFC_PRI_TO_PRI_GRP_MAP_ID")
#endif
#ifndef TM_PIPEs
#define TM_PIPEs ("TM_PIPE")
#endif
#ifndef TM_PIPE_MAP_INFOs
#define TM_PIPE_MAP_INFOs ("TM_PIPE_MAP_INFO")
#endif
#ifndef TM_PM_FLEX_CONFIGs
#define TM_PM_FLEX_CONFIGs ("TM_PM_FLEX_CONFIG")
#endif
#ifndef TM_PORT_MAP_INFOs
#define TM_PORT_MAP_INFOs ("TM_PORT_MAP_INFO")
#endif
#ifndef TM_PORT_MC_Q_TO_SERVICE_POOLs
#define TM_PORT_MC_Q_TO_SERVICE_POOLs ("TM_PORT_MC_Q_TO_SERVICE_POOL")
#endif
#ifndef TM_PORT_UC_Q_TO_SERVICE_POOLs
#define TM_PORT_UC_Q_TO_SERVICE_POOLs ("TM_PORT_UC_Q_TO_SERVICE_POOL")
#endif
#ifndef TM_PRI_GRP_IDs
#define TM_PRI_GRP_IDs ("TM_PRI_GRP_ID")
#endif
#ifndef TM_PRI_GRP_POOL_MAPs
#define TM_PRI_GRP_POOL_MAPs ("TM_PRI_GRP_POOL_MAP")
#endif
#ifndef TM_PRI_GRP_POOL_MAP_IDs
#define TM_PRI_GRP_POOL_MAP_IDs ("TM_PRI_GRP_POOL_MAP_ID")
#endif
#ifndef TM_QUEUE_SIZE_QUANTIZATION_THRESHOLDs
#define TM_QUEUE_SIZE_QUANTIZATION_THRESHOLDs ("TM_QUEUE_SIZE_QUANTIZATION_THRESHOLD")
#endif
#ifndef TM_QUEUE_SIZE_SCALING_FACTORs
#define TM_QUEUE_SIZE_SCALING_FACTORs ("TM_QUEUE_SIZE_SCALING_FACTOR")
#endif
#ifndef TM_QUEUE_SIZE_WEIGHTs
#define TM_QUEUE_SIZE_WEIGHTs ("TM_QUEUE_SIZE_WEIGHT")
#endif
#ifndef TM_Q_ID_MATCHs
#define TM_Q_ID_MATCHs ("TM_Q_ID_MATCH")
#endif
#ifndef TM_SCHEDULER_CONFIGs
#define TM_SCHEDULER_CONFIGs ("TM_SCHEDULER_CONFIG")
#endif
#ifndef TM_SCHEDULER_CPU_PORTs
#define TM_SCHEDULER_CPU_PORTs ("TM_SCHEDULER_CPU_PORT")
#endif
#ifndef TM_SCHEDULER_NODEs
#define TM_SCHEDULER_NODEs ("TM_SCHEDULER_NODE")
#endif
#ifndef TM_SCHEDULER_NODE_IDs
#define TM_SCHEDULER_NODE_IDs ("TM_SCHEDULER_NODE_ID")
#endif
#ifndef TM_SCHEDULER_PORT_PROFILEs
#define TM_SCHEDULER_PORT_PROFILEs ("TM_SCHEDULER_PORT_PROFILE")
#endif
#ifndef TM_SCHEDULER_PROFILEs
#define TM_SCHEDULER_PROFILEs ("TM_SCHEDULER_PROFILE")
#endif
#ifndef TM_SCHEDULER_PROFILE_IDs
#define TM_SCHEDULER_PROFILE_IDs ("TM_SCHEDULER_PROFILE_ID")
#endif
#ifndef TM_SCHEDULER_PROFILE_Q_INFOs
#define TM_SCHEDULER_PROFILE_Q_INFOs ("TM_SCHEDULER_PROFILE_Q_INFO")
#endif
#ifndef TM_SCHEDULER_SHAPER_CPU_NODEs
#define TM_SCHEDULER_SHAPER_CPU_NODEs ("TM_SCHEDULER_SHAPER_CPU_NODE")
#endif
#ifndef TM_SCHEDULER_SHAPER_CPU_NODE_IDs
#define TM_SCHEDULER_SHAPER_CPU_NODE_IDs ("TM_SCHEDULER_SHAPER_CPU_NODE_ID")
#endif
#ifndef TM_SCHEDULER_SP_PROFILEs
#define TM_SCHEDULER_SP_PROFILEs ("TM_SCHEDULER_SP_PROFILE")
#endif
#ifndef TM_SERVICE_POOL_OVERRIDEs
#define TM_SERVICE_POOL_OVERRIDEs ("TM_SERVICE_POOL_OVERRIDE")
#endif
#ifndef TM_SHAPER_CONFIGs
#define TM_SHAPER_CONFIGs ("TM_SHAPER_CONFIG")
#endif
#ifndef TM_SHAPER_NODEs
#define TM_SHAPER_NODEs ("TM_SHAPER_NODE")
#endif
#ifndef TM_SHAPER_PORTs
#define TM_SHAPER_PORTs ("TM_SHAPER_PORT")
#endif
#ifndef TM_SPARSE_GLOBAL_PORTs
#define TM_SPARSE_GLOBAL_PORTs ("TM_SPARSE_GLOBAL_PORT")
#endif
#ifndef TM_STATs
#define TM_STATs ("TM_STAT")
#endif
#ifndef TM_STAT_0s
#define TM_STAT_0s ("TM_STAT_0")
#endif
#ifndef TM_STAT_1s
#define TM_STAT_1s ("TM_STAT_1")
#endif
#ifndef TM_THD_CONFIGs
#define TM_THD_CONFIGs ("TM_THD_CONFIG")
#endif
#ifndef TM_THD_DYNAMIC_MARGINs
#define TM_THD_DYNAMIC_MARGINs ("TM_THD_DYNAMIC_MARGIN")
#endif
#ifndef TM_THD_MC_EGR_SERVICE_POOLs
#define TM_THD_MC_EGR_SERVICE_POOLs ("TM_THD_MC_EGR_SERVICE_POOL")
#endif
#ifndef TM_THD_MC_Qs
#define TM_THD_MC_Qs ("TM_THD_MC_Q")
#endif
#ifndef TM_THD_Q_GRPs
#define TM_THD_Q_GRPs ("TM_THD_Q_GRP")
#endif
#ifndef TM_THD_UC_Qs
#define TM_THD_UC_Qs ("TM_THD_UC_Q")
#endif
#ifndef TM_UC_Q_IDs
#define TM_UC_Q_IDs ("TM_UC_Q_ID")
#endif
#ifndef TM_WRED_CNG_NOTIFICATION_PROFILEs
#define TM_WRED_CNG_NOTIFICATION_PROFILEs ("TM_WRED_CNG_NOTIFICATION_PROFILE")
#endif
#ifndef TM_WRED_CNG_NOTIFICATION_PROFILE_IDs
#define TM_WRED_CNG_NOTIFICATION_PROFILE_IDs ("TM_WRED_CNG_NOTIFICATION_PROFILE_ID")
#endif
#ifndef TM_WRED_CONTROLs
#define TM_WRED_CONTROLs ("TM_WRED_CONTROL")
#endif
#ifndef TM_WRED_DROP_CURVE_SET_PROFILEs
#define TM_WRED_DROP_CURVE_SET_PROFILEs ("TM_WRED_DROP_CURVE_SET_PROFILE")
#endif
#ifndef TM_WRED_DROP_CURVE_SET_PROFILE_IDs
#define TM_WRED_DROP_CURVE_SET_PROFILE_IDs ("TM_WRED_DROP_CURVE_SET_PROFILE_ID")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_0s
#define TM_WRED_DROP_PERCENTAGE_0s ("TM_WRED_DROP_PERCENTAGE_0")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_1s
#define TM_WRED_DROP_PERCENTAGE_1s ("TM_WRED_DROP_PERCENTAGE_1")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_10s
#define TM_WRED_DROP_PERCENTAGE_10s ("TM_WRED_DROP_PERCENTAGE_10")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_100s
#define TM_WRED_DROP_PERCENTAGE_100s ("TM_WRED_DROP_PERCENTAGE_100")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_2s
#define TM_WRED_DROP_PERCENTAGE_2s ("TM_WRED_DROP_PERCENTAGE_2")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_25s
#define TM_WRED_DROP_PERCENTAGE_25s ("TM_WRED_DROP_PERCENTAGE_25")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_3s
#define TM_WRED_DROP_PERCENTAGE_3s ("TM_WRED_DROP_PERCENTAGE_3")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_4s
#define TM_WRED_DROP_PERCENTAGE_4s ("TM_WRED_DROP_PERCENTAGE_4")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_5s
#define TM_WRED_DROP_PERCENTAGE_5s ("TM_WRED_DROP_PERCENTAGE_5")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_50s
#define TM_WRED_DROP_PERCENTAGE_50s ("TM_WRED_DROP_PERCENTAGE_50")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_6s
#define TM_WRED_DROP_PERCENTAGE_6s ("TM_WRED_DROP_PERCENTAGE_6")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_7s
#define TM_WRED_DROP_PERCENTAGE_7s ("TM_WRED_DROP_PERCENTAGE_7")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_75s
#define TM_WRED_DROP_PERCENTAGE_75s ("TM_WRED_DROP_PERCENTAGE_75")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_8s
#define TM_WRED_DROP_PERCENTAGE_8s ("TM_WRED_DROP_PERCENTAGE_8")
#endif
#ifndef TM_WRED_DROP_PERCENTAGE_9s
#define TM_WRED_DROP_PERCENTAGE_9s ("TM_WRED_DROP_PERCENTAGE_9")
#endif
#ifndef TM_WRED_JITTER_RANGE_150NS_0s
#define TM_WRED_JITTER_RANGE_150NS_0s ("TM_WRED_JITTER_RANGE_150NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_1550NS_0s
#define TM_WRED_JITTER_RANGE_1550NS_0s ("TM_WRED_JITTER_RANGE_1550NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_3150NS_0s
#define TM_WRED_JITTER_RANGE_3150NS_0s ("TM_WRED_JITTER_RANGE_3150NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_350NS_0s
#define TM_WRED_JITTER_RANGE_350NS_0s ("TM_WRED_JITTER_RANGE_350NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_50NS_0s
#define TM_WRED_JITTER_RANGE_50NS_0s ("TM_WRED_JITTER_RANGE_50NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_6350NS_0s
#define TM_WRED_JITTER_RANGE_6350NS_0s ("TM_WRED_JITTER_RANGE_6350NS_0")
#endif
#ifndef TM_WRED_JITTER_RANGE_750NS_0s
#define TM_WRED_JITTER_RANGE_750NS_0s ("TM_WRED_JITTER_RANGE_750NS_0")
#endif
#ifndef TM_WRED_PORT_SERVICE_POOLs
#define TM_WRED_PORT_SERVICE_POOLs ("TM_WRED_PORT_SERVICE_POOL")
#endif
#ifndef TM_WRED_PORT_SERVICE_POOL_IDs
#define TM_WRED_PORT_SERVICE_POOL_IDs ("TM_WRED_PORT_SERVICE_POOL_ID")
#endif
#ifndef TM_WRED_SERVICE_POOLs
#define TM_WRED_SERVICE_POOLs ("TM_WRED_SERVICE_POOL")
#endif
#ifndef TM_WRED_SERVICE_POOL_IDs
#define TM_WRED_SERVICE_POOL_IDs ("TM_WRED_SERVICE_POOL_ID")
#endif
#ifndef TM_WRED_TIME_PROFILEs
#define TM_WRED_TIME_PROFILEs ("TM_WRED_TIME_PROFILE")
#endif
#ifndef TM_WRED_TIME_PROFILE_IDs
#define TM_WRED_TIME_PROFILE_IDs ("TM_WRED_TIME_PROFILE_ID")
#endif
#ifndef TM_WRED_UC_Qs
#define TM_WRED_UC_Qs ("TM_WRED_UC_Q")
#endif
#ifndef TNL_CONTROLs
#define TNL_CONTROLs ("TNL_CONTROL")
#endif
#ifndef TNL_DECAP_ECNs
#define TNL_DECAP_ECNs ("TNL_DECAP_ECN")
#endif
#ifndef TNL_DECAP_ECN_DROPs
#define TNL_DECAP_ECN_DROPs ("TNL_DECAP_ECN_DROP")
#endif
#ifndef TNL_DECAP_ECN_TO_CPUs
#define TNL_DECAP_ECN_TO_CPUs ("TNL_DECAP_ECN_TO_CPU")
#endif
#ifndef TNL_DECAP_PORT_PROFILEs
#define TNL_DECAP_PORT_PROFILEs ("TNL_DECAP_PORT_PROFILE")
#endif
#ifndef TNL_DECAP_PORT_PROFILE_IDs
#define TNL_DECAP_PORT_PROFILE_IDs ("TNL_DECAP_PORT_PROFILE_ID")
#endif
#ifndef TNL_ECNs
#define TNL_ECNs ("TNL_ECN")
#endif
#ifndef TNL_ENCAP_FRAGMENTs
#define TNL_ENCAP_FRAGMENTs ("TNL_ENCAP_FRAGMENT")
#endif
#ifndef TNL_ENCAP_FRAGMENT_IDs
#define TNL_ENCAP_FRAGMENT_IDs ("TNL_ENCAP_FRAGMENT_ID")
#endif
#ifndef TNL_ENCAP_INDEXs
#define TNL_ENCAP_INDEXs ("TNL_ENCAP_INDEX")
#endif
#ifndef TNL_ENCAP_NON_RESPONSIVE_DEFAULT_INT_ECN_CNGs
#define TNL_ENCAP_NON_RESPONSIVE_DEFAULT_INT_ECN_CNGs ("TNL_ENCAP_NON_RESPONSIVE_DEFAULT_INT_ECN_CNG")
#endif
#ifndef TNL_ENCAP_RESPONSIVE_DEFAULT_INT_ECN_CNGs
#define TNL_ENCAP_RESPONSIVE_DEFAULT_INT_ECN_CNGs ("TNL_ENCAP_RESPONSIVE_DEFAULT_INT_ECN_CNG")
#endif
#ifndef TNL_ERRs
#define TNL_ERRs ("TNL_ERR")
#endif
#ifndef TNL_ERRORs
#define TNL_ERRORs ("TNL_ERROR")
#endif
#ifndef TNL_ERR_MASKs
#define TNL_ERR_MASKs ("TNL_ERR_MASK")
#endif
#ifndef TNL_ERR_TO_CPUs
#define TNL_ERR_TO_CPUs ("TNL_ERR_TO_CPU")
#endif
#ifndef TNL_EXP_TO_INNER_EXPs
#define TNL_EXP_TO_INNER_EXPs ("TNL_EXP_TO_INNER_EXP")
#endif
#ifndef TNL_HDR_DSCP_FOR_PHBs
#define TNL_HDR_DSCP_FOR_PHBs ("TNL_HDR_DSCP_FOR_PHB")
#endif
#ifndef TNL_HDR_FOR_PHBs
#define TNL_HDR_FOR_PHBs ("TNL_HDR_FOR_PHB")
#endif
#ifndef TNL_IPV4s
#define TNL_IPV4s ("TNL_IPV4")
#endif
#ifndef TNL_IPV4_DECAPs
#define TNL_IPV4_DECAPs ("TNL_IPV4_DECAP")
#endif
#ifndef TNL_IPV4_DECAP_EMs
#define TNL_IPV4_DECAP_EMs ("TNL_IPV4_DECAP_EM")
#endif
#ifndef TNL_IPV4_DECAP_EM_KEY_MASKs
#define TNL_IPV4_DECAP_EM_KEY_MASKs ("TNL_IPV4_DECAP_EM_KEY_MASK")
#endif
#ifndef TNL_IPV4_ENCAPs
#define TNL_IPV4_ENCAPs ("TNL_IPV4_ENCAP")
#endif
#ifndef TNL_IPV4_ENCAP_IDs
#define TNL_IPV4_ENCAP_IDs ("TNL_IPV4_ENCAP_ID")
#endif
#ifndef TNL_IPV4_ENCAP_INDEXs
#define TNL_IPV4_ENCAP_INDEXs ("TNL_IPV4_ENCAP_INDEX")
#endif
#ifndef TNL_IPV6s
#define TNL_IPV6s ("TNL_IPV6")
#endif
#ifndef TNL_IPV6_DECAPs
#define TNL_IPV6_DECAPs ("TNL_IPV6_DECAP")
#endif
#ifndef TNL_IPV6_DECAP_EMs
#define TNL_IPV6_DECAP_EMs ("TNL_IPV6_DECAP_EM")
#endif
#ifndef TNL_IPV6_DECAP_EM_KEY_MASKs
#define TNL_IPV6_DECAP_EM_KEY_MASKs ("TNL_IPV6_DECAP_EM_KEY_MASK")
#endif
#ifndef TNL_IPV6_ENCAPs
#define TNL_IPV6_ENCAPs ("TNL_IPV6_ENCAP")
#endif
#ifndef TNL_IPV6_ENCAP_IDs
#define TNL_IPV6_ENCAP_IDs ("TNL_IPV6_ENCAP_ID")
#endif
#ifndef TNL_IPV6_ENCAP_INDEXs
#define TNL_IPV6_ENCAP_INDEXs ("TNL_IPV6_ENCAP_INDEX")
#endif
#ifndef TNL_L2_PAYLOAD_OUTER_TPID_MATCHs
#define TNL_L2_PAYLOAD_OUTER_TPID_MATCHs ("TNL_L2_PAYLOAD_OUTER_TPID_MATCH")
#endif
#ifndef TNL_L2_VXLAN_ADAPT_VFIs
#define TNL_L2_VXLAN_ADAPT_VFIs ("TNL_L2_VXLAN_ADAPT_VFI")
#endif
#ifndef TNL_L2_VXLAN_ADAPT_VFI_DVP_GRPs
#define TNL_L2_VXLAN_ADAPT_VFI_DVP_GRPs ("TNL_L2_VXLAN_ADAPT_VFI_DVP_GRP")
#endif
#ifndef TNL_L2_VXLAN_ADAPT_VFI_DVP_GRP_KEY_MASKs
#define TNL_L2_VXLAN_ADAPT_VFI_DVP_GRP_KEY_MASKs ("TNL_L2_VXLAN_ADAPT_VFI_DVP_GRP_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_ADAPT_VFI_KEY_MASKs
#define TNL_L2_VXLAN_ADAPT_VFI_KEY_MASKs ("TNL_L2_VXLAN_ADAPT_VFI_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_CONTROLs
#define TNL_L2_VXLAN_CONTROLs ("TNL_L2_VXLAN_CONTROL")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_DST_IPV4s
#define TNL_L2_VXLAN_DECAP_OVID_DST_IPV4s ("TNL_L2_VXLAN_DECAP_OVID_DST_IPV4")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_DST_IPV4_EMs
#define TNL_L2_VXLAN_DECAP_OVID_DST_IPV4_EMs ("TNL_L2_VXLAN_DECAP_OVID_DST_IPV4_EM")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_DST_IPV4_EM_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_OVID_DST_IPV4_EM_KEY_MASKs ("TNL_L2_VXLAN_DECAP_OVID_DST_IPV4_EM_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_DST_IPV6s
#define TNL_L2_VXLAN_DECAP_OVID_DST_IPV6s ("TNL_L2_VXLAN_DECAP_OVID_DST_IPV6")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_DST_IPV6_EMs
#define TNL_L2_VXLAN_DECAP_OVID_DST_IPV6_EMs ("TNL_L2_VXLAN_DECAP_OVID_DST_IPV6_EM")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_DST_IPV6_EM_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_OVID_DST_IPV6_EM_KEY_MASKs ("TNL_L2_VXLAN_DECAP_OVID_DST_IPV6_EM_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_IPV4s
#define TNL_L2_VXLAN_DECAP_OVID_IPV4s ("TNL_L2_VXLAN_DECAP_OVID_IPV4")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_IPV4_EMs
#define TNL_L2_VXLAN_DECAP_OVID_IPV4_EMs ("TNL_L2_VXLAN_DECAP_OVID_IPV4_EM")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_IPV4_EM_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_OVID_IPV4_EM_KEY_MASKs ("TNL_L2_VXLAN_DECAP_OVID_IPV4_EM_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_IPV6s
#define TNL_L2_VXLAN_DECAP_OVID_IPV6s ("TNL_L2_VXLAN_DECAP_OVID_IPV6")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_IPV6_EMs
#define TNL_L2_VXLAN_DECAP_OVID_IPV6_EMs ("TNL_L2_VXLAN_DECAP_OVID_IPV6_EM")
#endif
#ifndef TNL_L2_VXLAN_DECAP_OVID_IPV6_EM_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_OVID_IPV6_EM_KEY_MASKs ("TNL_L2_VXLAN_DECAP_OVID_IPV6_EM_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV4s
#define TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV4s ("TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV4")
#endif
#ifndef TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV4_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV4_KEY_MASKs ("TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV4_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV6s
#define TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV6s ("TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV6")
#endif
#ifndef TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV6_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV6_KEY_MASKs ("TNL_L2_VXLAN_DECAP_SVP_ASSIGNMENT_OVID_SRC_IPV6_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNIDs
#define TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNIDs ("TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID")
#endif
#ifndef TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_KEY_MASKs ("TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV4s
#define TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV4s ("TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV4")
#endif
#ifndef TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV4_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV4_KEY_MASKs ("TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV4_KEY_MASK")
#endif
#ifndef TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV6s
#define TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV6s ("TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV6")
#endif
#ifndef TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV6_KEY_MASKs
#define TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV6_KEY_MASKs ("TNL_L2_VXLAN_DECAP_VFI_ASSIGNMENT_OVID_VNID_SRC_IPV6_KEY_MASK")
#endif
#ifndef TNL_MPLSs
#define TNL_MPLSs ("TNL_MPLS")
#endif
#ifndef TNL_MPLS_CTR_ING_EFLEX_ACTION_IDs
#define TNL_MPLS_CTR_ING_EFLEX_ACTION_IDs ("TNL_MPLS_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef TNL_MPLS_DECAPs
#define TNL_MPLS_DECAPs ("TNL_MPLS_DECAP")
#endif
#ifndef TNL_MPLS_DECAP_KEY_MASKs
#define TNL_MPLS_DECAP_KEY_MASKs ("TNL_MPLS_DECAP_KEY_MASK")
#endif
#ifndef TNL_MPLS_DECAP_TRUNKs
#define TNL_MPLS_DECAP_TRUNKs ("TNL_MPLS_DECAP_TRUNK")
#endif
#ifndef TNL_MPLS_DST_MACs
#define TNL_MPLS_DST_MACs ("TNL_MPLS_DST_MAC")
#endif
#ifndef TNL_MPLS_DST_MAC_IDs
#define TNL_MPLS_DST_MAC_IDs ("TNL_MPLS_DST_MAC_ID")
#endif
#ifndef TNL_MPLS_ENCAPs
#define TNL_MPLS_ENCAPs ("TNL_MPLS_ENCAP")
#endif
#ifndef TNL_MPLS_ENCAP_IDs
#define TNL_MPLS_ENCAP_IDs ("TNL_MPLS_ENCAP_ID")
#endif
#ifndef TNL_MPLS_ENCAP_INDEXs
#define TNL_MPLS_ENCAP_INDEXs ("TNL_MPLS_ENCAP_INDEX")
#endif
#ifndef TNL_MPLS_ENCAP_NHOPs
#define TNL_MPLS_ENCAP_NHOPs ("TNL_MPLS_ENCAP_NHOP")
#endif
#ifndef TNL_MPLS_GLOBAL_LABEL_RANGEs
#define TNL_MPLS_GLOBAL_LABEL_RANGEs ("TNL_MPLS_GLOBAL_LABEL_RANGE")
#endif
#ifndef TNL_MPLS_GLOBAL_LABEL_RANGE_IDs
#define TNL_MPLS_GLOBAL_LABEL_RANGE_IDs ("TNL_MPLS_GLOBAL_LABEL_RANGE_ID")
#endif
#ifndef TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTIONs
#define TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTIONs ("TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION")
#endif
#ifndef TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION_IDs
#define TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION_IDs ("TNL_MPLS_NHOP_CTR_EGR_EFLEX_ACTION_ID")
#endif
#ifndef TNL_MPLS_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTIONs
#define TNL_MPLS_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTIONs ("TNL_MPLS_OVERLAY_NHOP_CTR_EGR_EFLEX_ACTION")
#endif
#ifndef TNL_MPLS_PROTECTION_ENABLEs
#define TNL_MPLS_PROTECTION_ENABLEs ("TNL_MPLS_PROTECTION_ENABLE")
#endif
#ifndef TNL_MPLS_TRANSIT_IDs
#define TNL_MPLS_TRANSIT_IDs ("TNL_MPLS_TRANSIT_ID")
#endif
#ifndef TNL_MPLS_TRANSIT_NHOPs
#define TNL_MPLS_TRANSIT_NHOPs ("TNL_MPLS_TRANSIT_NHOP")
#endif
#ifndef TNL_MPLS_VPN_ENCAP_IDs
#define TNL_MPLS_VPN_ENCAP_IDs ("TNL_MPLS_VPN_ENCAP_ID")
#endif
#ifndef TNL_PKTs
#define TNL_PKTs ("TNL_PKT")
#endif
#ifndef TNL_TTLs
#define TNL_TTLs ("TNL_TTL")
#endif
#ifndef TNL_TYPEs
#define TNL_TYPEs ("TNL_TYPE")
#endif
#ifndef TNL_VXLAN_DECAP_SRC_IP_LOOKUP_MISS_DROPs
#define TNL_VXLAN_DECAP_SRC_IP_LOOKUP_MISS_DROPs ("TNL_VXLAN_DECAP_SRC_IP_LOOKUP_MISS_DROP")
#endif
#ifndef TOD_NSECs
#define TOD_NSECs ("TOD_NSEC")
#endif
#ifndef TOD_NSEC_OPERs
#define TOD_NSEC_OPERs ("TOD_NSEC_OPER")
#endif
#ifndef TOD_SECs
#define TOD_SECs ("TOD_SEC")
#endif
#ifndef TOD_SEC_OPERs
#define TOD_SEC_OPERs ("TOD_SEC_OPER")
#endif
#ifndef TOO_MANY_ACTIONSs
#define TOO_MANY_ACTIONSs ("TOO_MANY_ACTIONS")
#endif
#ifndef TOP_AVS_CTRLRs
#define TOP_AVS_CTRLRs ("TOP_AVS_CTRLR")
#endif
#ifndef TOP_AVS_INTR_STATUSRs
#define TOP_AVS_INTR_STATUSRs ("TOP_AVS_INTR_STATUSR")
#endif
#ifndef TOP_BS_PLL0_CTRL_0Rs
#define TOP_BS_PLL0_CTRL_0Rs ("TOP_BS_PLL0_CTRL_0R")
#endif
#ifndef TOP_BS_PLL0_CTRL_1Rs
#define TOP_BS_PLL0_CTRL_1Rs ("TOP_BS_PLL0_CTRL_1R")
#endif
#ifndef TOP_BS_PLL0_CTRL_2Rs
#define TOP_BS_PLL0_CTRL_2Rs ("TOP_BS_PLL0_CTRL_2R")
#endif
#ifndef TOP_BS_PLL0_CTRL_3Rs
#define TOP_BS_PLL0_CTRL_3Rs ("TOP_BS_PLL0_CTRL_3R")
#endif
#ifndef TOP_BS_PLL0_CTRL_4Rs
#define TOP_BS_PLL0_CTRL_4Rs ("TOP_BS_PLL0_CTRL_4R")
#endif
#ifndef TOP_BS_PLL0_STATUSRs
#define TOP_BS_PLL0_STATUSRs ("TOP_BS_PLL0_STATUSR")
#endif
#ifndef TOP_BS_PLL1_CTRL_0Rs
#define TOP_BS_PLL1_CTRL_0Rs ("TOP_BS_PLL1_CTRL_0R")
#endif
#ifndef TOP_BS_PLL1_CTRL_1Rs
#define TOP_BS_PLL1_CTRL_1Rs ("TOP_BS_PLL1_CTRL_1R")
#endif
#ifndef TOP_BS_PLL1_CTRL_2Rs
#define TOP_BS_PLL1_CTRL_2Rs ("TOP_BS_PLL1_CTRL_2R")
#endif
#ifndef TOP_BS_PLL1_CTRL_3Rs
#define TOP_BS_PLL1_CTRL_3Rs ("TOP_BS_PLL1_CTRL_3R")
#endif
#ifndef TOP_BS_PLL1_CTRL_4Rs
#define TOP_BS_PLL1_CTRL_4Rs ("TOP_BS_PLL1_CTRL_4R")
#endif
#ifndef TOP_BS_PLL1_STATUSRs
#define TOP_BS_PLL1_STATUSRs ("TOP_BS_PLL1_STATUSR")
#endif
#ifndef TOP_BS_PLL_CTRL_0Rs
#define TOP_BS_PLL_CTRL_0Rs ("TOP_BS_PLL_CTRL_0R")
#endif
#ifndef TOP_BS_PLL_CTRL_1Rs
#define TOP_BS_PLL_CTRL_1Rs ("TOP_BS_PLL_CTRL_1R")
#endif
#ifndef TOP_BS_PLL_CTRL_2Rs
#define TOP_BS_PLL_CTRL_2Rs ("TOP_BS_PLL_CTRL_2R")
#endif
#ifndef TOP_BS_PLL_CTRL_3Rs
#define TOP_BS_PLL_CTRL_3Rs ("TOP_BS_PLL_CTRL_3R")
#endif
#ifndef TOP_BS_PLL_CTRL_4Rs
#define TOP_BS_PLL_CTRL_4Rs ("TOP_BS_PLL_CTRL_4R")
#endif
#ifndef TOP_BS_PLL_STATUSRs
#define TOP_BS_PLL_STATUSRs ("TOP_BS_PLL_STATUSR")
#endif
#ifndef TOP_CORE_PLL_CTRL_0Rs
#define TOP_CORE_PLL_CTRL_0Rs ("TOP_CORE_PLL_CTRL_0R")
#endif
#ifndef TOP_CORE_PLL_CTRL_1Rs
#define TOP_CORE_PLL_CTRL_1Rs ("TOP_CORE_PLL_CTRL_1R")
#endif
#ifndef TOP_CORE_PLL_CTRL_2Rs
#define TOP_CORE_PLL_CTRL_2Rs ("TOP_CORE_PLL_CTRL_2R")
#endif
#ifndef TOP_CORE_PLL_CTRL_3Rs
#define TOP_CORE_PLL_CTRL_3Rs ("TOP_CORE_PLL_CTRL_3R")
#endif
#ifndef TOP_CORE_PLL_CTRL_4Rs
#define TOP_CORE_PLL_CTRL_4Rs ("TOP_CORE_PLL_CTRL_4R")
#endif
#ifndef TOP_CORE_PLL_STATUSRs
#define TOP_CORE_PLL_STATUSRs ("TOP_CORE_PLL_STATUSR")
#endif
#ifndef TOP_CPU2TAP_DMA_CMD_MEMMs
#define TOP_CPU2TAP_DMA_CMD_MEMMs ("TOP_CPU2TAP_DMA_CMD_MEMM")
#endif
#ifndef TOP_CPU2TAP_DMA_CMD_MEM_CONTROLRs
#define TOP_CPU2TAP_DMA_CMD_MEM_CONTROLRs ("TOP_CPU2TAP_DMA_CMD_MEM_CONTROLR")
#endif
#ifndef TOP_CPU2TAP_DMA_CMD_MEM_STATUSRs
#define TOP_CPU2TAP_DMA_CMD_MEM_STATUSRs ("TOP_CPU2TAP_DMA_CMD_MEM_STATUSR")
#endif
#ifndef TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSRs
#define TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSRs ("TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSR")
#endif
#ifndef TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLRs
#define TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLRs ("TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLR")
#endif
#ifndef TOP_CPU2TAP_DMA_RESULT_ERROR_MEMMs
#define TOP_CPU2TAP_DMA_RESULT_ERROR_MEMMs ("TOP_CPU2TAP_DMA_RESULT_ERROR_MEMM")
#endif
#ifndef TOP_CPU2TAP_MEM_TMRs
#define TOP_CPU2TAP_MEM_TMRs ("TOP_CPU2TAP_MEM_TMR")
#endif
#ifndef TOP_DEV_REV_IDRs
#define TOP_DEV_REV_IDRs ("TOP_DEV_REV_IDR")
#endif
#ifndef TOP_EP_CLOCK_GATING_DISABLE_REGRs
#define TOP_EP_CLOCK_GATING_DISABLE_REGRs ("TOP_EP_CLOCK_GATING_DISABLE_REGR")
#endif
#ifndef TOP_FUNC_DEBUG_STATUS_0Rs
#define TOP_FUNC_DEBUG_STATUS_0Rs ("TOP_FUNC_DEBUG_STATUS_0R")
#endif
#ifndef TOP_FUNC_DEBUG_STATUS_1Rs
#define TOP_FUNC_DEBUG_STATUS_1Rs ("TOP_FUNC_DEBUG_STATUS_1R")
#endif
#ifndef TOP_FUNC_DEBUG_STATUS_SELRs
#define TOP_FUNC_DEBUG_STATUS_SELRs ("TOP_FUNC_DEBUG_STATUS_SELR")
#endif
#ifndef TOP_HALF_MODE_CTRLRs
#define TOP_HALF_MODE_CTRLRs ("TOP_HALF_MODE_CTRLR")
#endif
#ifndef TOP_HW_TAP_CONTROLRs
#define TOP_HW_TAP_CONTROLRs ("TOP_HW_TAP_CONTROLR")
#endif
#ifndef TOP_HW_TAP_MEM_DEBUGRs
#define TOP_HW_TAP_MEM_DEBUGRs ("TOP_HW_TAP_MEM_DEBUGR")
#endif
#ifndef TOP_HW_TAP_MEM_ECC_CTRL_0Rs
#define TOP_HW_TAP_MEM_ECC_CTRL_0Rs ("TOP_HW_TAP_MEM_ECC_CTRL_0R")
#endif
#ifndef TOP_HW_TAP_MEM_ECC_CTRL_1Rs
#define TOP_HW_TAP_MEM_ECC_CTRL_1Rs ("TOP_HW_TAP_MEM_ECC_CTRL_1R")
#endif
#ifndef TOP_HW_TAP_MEM_ECC_STATUSRs
#define TOP_HW_TAP_MEM_ECC_STATUSRs ("TOP_HW_TAP_MEM_ECC_STATUSR")
#endif
#ifndef TOP_HW_TAP_READ_VALID_DEBUG_STATUSRs
#define TOP_HW_TAP_READ_VALID_DEBUG_STATUSRs ("TOP_HW_TAP_READ_VALID_DEBUG_STATUSR")
#endif
#ifndef TOP_INDEXs
#define TOP_INDEXs ("TOP_INDEX")
#endif
#ifndef TOP_INT_REV_ID_REGRs
#define TOP_INT_REV_ID_REGRs ("TOP_INT_REV_ID_REGR")
#endif
#ifndef TOP_IPROC_PLL_CTRL_0Rs
#define TOP_IPROC_PLL_CTRL_0Rs ("TOP_IPROC_PLL_CTRL_0R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_1Rs
#define TOP_IPROC_PLL_CTRL_1Rs ("TOP_IPROC_PLL_CTRL_1R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_2Rs
#define TOP_IPROC_PLL_CTRL_2Rs ("TOP_IPROC_PLL_CTRL_2R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_3Rs
#define TOP_IPROC_PLL_CTRL_3Rs ("TOP_IPROC_PLL_CTRL_3R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_4Rs
#define TOP_IPROC_PLL_CTRL_4Rs ("TOP_IPROC_PLL_CTRL_4R")
#endif
#ifndef TOP_IPROC_PLL_CTRL_5Rs
#define TOP_IPROC_PLL_CTRL_5Rs ("TOP_IPROC_PLL_CTRL_5R")
#endif
#ifndef TOP_IPROC_PLL_STATUSRs
#define TOP_IPROC_PLL_STATUSRs ("TOP_IPROC_PLL_STATUSR")
#endif
#ifndef TOP_IP_CLOCK_GATING_DISABLE_REGRs
#define TOP_IP_CLOCK_GATING_DISABLE_REGRs ("TOP_IP_CLOCK_GATING_DISABLE_REGR")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_0Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_0Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_0R")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_1Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_1Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_1R")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_2Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_2Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_2R")
#endif
#ifndef TOP_L1_RCVD_CLK_VALID_STATUS_3Rs
#define TOP_L1_RCVD_CLK_VALID_STATUS_3Rs ("TOP_L1_RCVD_CLK_VALID_STATUS_3R")
#endif
#ifndef TOP_LINK_STATUS_CTRLRs
#define TOP_LINK_STATUS_CTRLRs ("TOP_LINK_STATUS_CTRLR")
#endif
#ifndef TOP_MISC_CONTROLRs
#define TOP_MISC_CONTROLRs ("TOP_MISC_CONTROLR")
#endif
#ifndef TOP_MISC_CONTROL_1Rs
#define TOP_MISC_CONTROL_1Rs ("TOP_MISC_CONTROL_1R")
#endif
#ifndef TOP_MISC_CONTROL_2Rs
#define TOP_MISC_CONTROL_2Rs ("TOP_MISC_CONTROL_2R")
#endif
#ifndef TOP_MISC_STATUSRs
#define TOP_MISC_STATUSRs ("TOP_MISC_STATUSR")
#endif
#ifndef TOP_OSC_COUNT_STATRs
#define TOP_OSC_COUNT_STATRs ("TOP_OSC_COUNT_STATR")
#endif
#ifndef TOP_PLLS_CMN_CTRL_0Rs
#define TOP_PLLS_CMN_CTRL_0Rs ("TOP_PLLS_CMN_CTRL_0R")
#endif
#ifndef TOP_PLLS_CMN_CTRL_1Rs
#define TOP_PLLS_CMN_CTRL_1Rs ("TOP_PLLS_CMN_CTRL_1R")
#endif
#ifndef TOP_PM_FDR_MEMMs
#define TOP_PM_FDR_MEMMs ("TOP_PM_FDR_MEMM")
#endif
#ifndef TOP_PP_PLL_CTRL_0Rs
#define TOP_PP_PLL_CTRL_0Rs ("TOP_PP_PLL_CTRL_0R")
#endif
#ifndef TOP_PP_PLL_CTRL_1Rs
#define TOP_PP_PLL_CTRL_1Rs ("TOP_PP_PLL_CTRL_1R")
#endif
#ifndef TOP_PP_PLL_CTRL_2Rs
#define TOP_PP_PLL_CTRL_2Rs ("TOP_PP_PLL_CTRL_2R")
#endif
#ifndef TOP_PP_PLL_CTRL_3Rs
#define TOP_PP_PLL_CTRL_3Rs ("TOP_PP_PLL_CTRL_3R")
#endif
#ifndef TOP_PP_PLL_CTRL_4Rs
#define TOP_PP_PLL_CTRL_4Rs ("TOP_PP_PLL_CTRL_4R")
#endif
#ifndef TOP_PP_PLL_STATUSRs
#define TOP_PP_PLL_STATUSRs ("TOP_PP_PLL_STATUSR")
#endif
#ifndef TOP_PP_STRAP_0Rs
#define TOP_PP_STRAP_0Rs ("TOP_PP_STRAP_0R")
#endif
#ifndef TOP_PP_STRAP_10Rs
#define TOP_PP_STRAP_10Rs ("TOP_PP_STRAP_10R")
#endif
#ifndef TOP_PP_STRAP_11Rs
#define TOP_PP_STRAP_11Rs ("TOP_PP_STRAP_11R")
#endif
#ifndef TOP_PP_STRAP_12Rs
#define TOP_PP_STRAP_12Rs ("TOP_PP_STRAP_12R")
#endif
#ifndef TOP_PP_STRAP_13Rs
#define TOP_PP_STRAP_13Rs ("TOP_PP_STRAP_13R")
#endif
#ifndef TOP_PP_STRAP_14Rs
#define TOP_PP_STRAP_14Rs ("TOP_PP_STRAP_14R")
#endif
#ifndef TOP_PP_STRAP_15Rs
#define TOP_PP_STRAP_15Rs ("TOP_PP_STRAP_15R")
#endif
#ifndef TOP_PP_STRAP_16Rs
#define TOP_PP_STRAP_16Rs ("TOP_PP_STRAP_16R")
#endif
#ifndef TOP_PP_STRAP_17Rs
#define TOP_PP_STRAP_17Rs ("TOP_PP_STRAP_17R")
#endif
#ifndef TOP_PP_STRAP_1Rs
#define TOP_PP_STRAP_1Rs ("TOP_PP_STRAP_1R")
#endif
#ifndef TOP_PP_STRAP_2Rs
#define TOP_PP_STRAP_2Rs ("TOP_PP_STRAP_2R")
#endif
#ifndef TOP_PP_STRAP_3Rs
#define TOP_PP_STRAP_3Rs ("TOP_PP_STRAP_3R")
#endif
#ifndef TOP_PP_STRAP_4Rs
#define TOP_PP_STRAP_4Rs ("TOP_PP_STRAP_4R")
#endif
#ifndef TOP_PP_STRAP_5Rs
#define TOP_PP_STRAP_5Rs ("TOP_PP_STRAP_5R")
#endif
#ifndef TOP_PP_STRAP_6Rs
#define TOP_PP_STRAP_6Rs ("TOP_PP_STRAP_6R")
#endif
#ifndef TOP_PP_STRAP_7Rs
#define TOP_PP_STRAP_7Rs ("TOP_PP_STRAP_7R")
#endif
#ifndef TOP_PP_STRAP_8Rs
#define TOP_PP_STRAP_8Rs ("TOP_PP_STRAP_8R")
#endif
#ifndef TOP_PP_STRAP_9Rs
#define TOP_PP_STRAP_9Rs ("TOP_PP_STRAP_9R")
#endif
#ifndef TOP_PVTMON_0_CTRL_0Rs
#define TOP_PVTMON_0_CTRL_0Rs ("TOP_PVTMON_0_CTRL_0R")
#endif
#ifndef TOP_PVTMON_0_CTRL_1Rs
#define TOP_PVTMON_0_CTRL_1Rs ("TOP_PVTMON_0_CTRL_1R")
#endif
#ifndef TOP_PVTMON_0_HW_RST_THRESHOLDRs
#define TOP_PVTMON_0_HW_RST_THRESHOLDRs ("TOP_PVTMON_0_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_0_INTR_THRESHOLDRs
#define TOP_PVTMON_0_INTR_THRESHOLDRs ("TOP_PVTMON_0_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_0_RESULT_0Rs
#define TOP_PVTMON_0_RESULT_0Rs ("TOP_PVTMON_0_RESULT_0R")
#endif
#ifndef TOP_PVTMON_0_RESULT_1Rs
#define TOP_PVTMON_0_RESULT_1Rs ("TOP_PVTMON_0_RESULT_1R")
#endif
#ifndef TOP_PVTMON_10_CTRL_0Rs
#define TOP_PVTMON_10_CTRL_0Rs ("TOP_PVTMON_10_CTRL_0R")
#endif
#ifndef TOP_PVTMON_10_CTRL_1Rs
#define TOP_PVTMON_10_CTRL_1Rs ("TOP_PVTMON_10_CTRL_1R")
#endif
#ifndef TOP_PVTMON_10_HW_RST_THRESHOLDRs
#define TOP_PVTMON_10_HW_RST_THRESHOLDRs ("TOP_PVTMON_10_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_10_INTR_THRESHOLDRs
#define TOP_PVTMON_10_INTR_THRESHOLDRs ("TOP_PVTMON_10_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_10_RESULT_0Rs
#define TOP_PVTMON_10_RESULT_0Rs ("TOP_PVTMON_10_RESULT_0R")
#endif
#ifndef TOP_PVTMON_10_RESULT_1Rs
#define TOP_PVTMON_10_RESULT_1Rs ("TOP_PVTMON_10_RESULT_1R")
#endif
#ifndef TOP_PVTMON_11_CTRL_0Rs
#define TOP_PVTMON_11_CTRL_0Rs ("TOP_PVTMON_11_CTRL_0R")
#endif
#ifndef TOP_PVTMON_11_CTRL_1Rs
#define TOP_PVTMON_11_CTRL_1Rs ("TOP_PVTMON_11_CTRL_1R")
#endif
#ifndef TOP_PVTMON_11_HW_RST_THRESHOLDRs
#define TOP_PVTMON_11_HW_RST_THRESHOLDRs ("TOP_PVTMON_11_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_11_INTR_THRESHOLDRs
#define TOP_PVTMON_11_INTR_THRESHOLDRs ("TOP_PVTMON_11_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_11_RESULT_0Rs
#define TOP_PVTMON_11_RESULT_0Rs ("TOP_PVTMON_11_RESULT_0R")
#endif
#ifndef TOP_PVTMON_11_RESULT_1Rs
#define TOP_PVTMON_11_RESULT_1Rs ("TOP_PVTMON_11_RESULT_1R")
#endif
#ifndef TOP_PVTMON_12_CTRL_0Rs
#define TOP_PVTMON_12_CTRL_0Rs ("TOP_PVTMON_12_CTRL_0R")
#endif
#ifndef TOP_PVTMON_12_CTRL_1Rs
#define TOP_PVTMON_12_CTRL_1Rs ("TOP_PVTMON_12_CTRL_1R")
#endif
#ifndef TOP_PVTMON_12_HW_RST_THRESHOLDRs
#define TOP_PVTMON_12_HW_RST_THRESHOLDRs ("TOP_PVTMON_12_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_12_INTR_THRESHOLDRs
#define TOP_PVTMON_12_INTR_THRESHOLDRs ("TOP_PVTMON_12_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_12_RESULT_0Rs
#define TOP_PVTMON_12_RESULT_0Rs ("TOP_PVTMON_12_RESULT_0R")
#endif
#ifndef TOP_PVTMON_12_RESULT_1Rs
#define TOP_PVTMON_12_RESULT_1Rs ("TOP_PVTMON_12_RESULT_1R")
#endif
#ifndef TOP_PVTMON_13_CTRL_0Rs
#define TOP_PVTMON_13_CTRL_0Rs ("TOP_PVTMON_13_CTRL_0R")
#endif
#ifndef TOP_PVTMON_13_CTRL_1Rs
#define TOP_PVTMON_13_CTRL_1Rs ("TOP_PVTMON_13_CTRL_1R")
#endif
#ifndef TOP_PVTMON_13_HW_RST_THRESHOLDRs
#define TOP_PVTMON_13_HW_RST_THRESHOLDRs ("TOP_PVTMON_13_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_13_INTR_THRESHOLDRs
#define TOP_PVTMON_13_INTR_THRESHOLDRs ("TOP_PVTMON_13_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_13_RESULT_0Rs
#define TOP_PVTMON_13_RESULT_0Rs ("TOP_PVTMON_13_RESULT_0R")
#endif
#ifndef TOP_PVTMON_13_RESULT_1Rs
#define TOP_PVTMON_13_RESULT_1Rs ("TOP_PVTMON_13_RESULT_1R")
#endif
#ifndef TOP_PVTMON_14_CTRL_0Rs
#define TOP_PVTMON_14_CTRL_0Rs ("TOP_PVTMON_14_CTRL_0R")
#endif
#ifndef TOP_PVTMON_14_CTRL_1Rs
#define TOP_PVTMON_14_CTRL_1Rs ("TOP_PVTMON_14_CTRL_1R")
#endif
#ifndef TOP_PVTMON_14_HW_RST_THRESHOLDRs
#define TOP_PVTMON_14_HW_RST_THRESHOLDRs ("TOP_PVTMON_14_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_14_INTR_THRESHOLDRs
#define TOP_PVTMON_14_INTR_THRESHOLDRs ("TOP_PVTMON_14_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_14_RESULT_0Rs
#define TOP_PVTMON_14_RESULT_0Rs ("TOP_PVTMON_14_RESULT_0R")
#endif
#ifndef TOP_PVTMON_14_RESULT_1Rs
#define TOP_PVTMON_14_RESULT_1Rs ("TOP_PVTMON_14_RESULT_1R")
#endif
#ifndef TOP_PVTMON_15_HW_RST_THRESHOLDRs
#define TOP_PVTMON_15_HW_RST_THRESHOLDRs ("TOP_PVTMON_15_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_15_INTR_THRESHOLDRs
#define TOP_PVTMON_15_INTR_THRESHOLDRs ("TOP_PVTMON_15_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_15_RESULT_0Rs
#define TOP_PVTMON_15_RESULT_0Rs ("TOP_PVTMON_15_RESULT_0R")
#endif
#ifndef TOP_PVTMON_15_RESULT_1Rs
#define TOP_PVTMON_15_RESULT_1Rs ("TOP_PVTMON_15_RESULT_1R")
#endif
#ifndef TOP_PVTMON_1_CTRL_0Rs
#define TOP_PVTMON_1_CTRL_0Rs ("TOP_PVTMON_1_CTRL_0R")
#endif
#ifndef TOP_PVTMON_1_CTRL_1Rs
#define TOP_PVTMON_1_CTRL_1Rs ("TOP_PVTMON_1_CTRL_1R")
#endif
#ifndef TOP_PVTMON_1_HW_RST_THRESHOLDRs
#define TOP_PVTMON_1_HW_RST_THRESHOLDRs ("TOP_PVTMON_1_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_1_INTR_THRESHOLDRs
#define TOP_PVTMON_1_INTR_THRESHOLDRs ("TOP_PVTMON_1_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_1_RESULT_0Rs
#define TOP_PVTMON_1_RESULT_0Rs ("TOP_PVTMON_1_RESULT_0R")
#endif
#ifndef TOP_PVTMON_1_RESULT_1Rs
#define TOP_PVTMON_1_RESULT_1Rs ("TOP_PVTMON_1_RESULT_1R")
#endif
#ifndef TOP_PVTMON_2_CTRL_0Rs
#define TOP_PVTMON_2_CTRL_0Rs ("TOP_PVTMON_2_CTRL_0R")
#endif
#ifndef TOP_PVTMON_2_CTRL_1Rs
#define TOP_PVTMON_2_CTRL_1Rs ("TOP_PVTMON_2_CTRL_1R")
#endif
#ifndef TOP_PVTMON_2_HW_RST_THRESHOLDRs
#define TOP_PVTMON_2_HW_RST_THRESHOLDRs ("TOP_PVTMON_2_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_2_INTR_THRESHOLDRs
#define TOP_PVTMON_2_INTR_THRESHOLDRs ("TOP_PVTMON_2_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_2_RESULT_0Rs
#define TOP_PVTMON_2_RESULT_0Rs ("TOP_PVTMON_2_RESULT_0R")
#endif
#ifndef TOP_PVTMON_2_RESULT_1Rs
#define TOP_PVTMON_2_RESULT_1Rs ("TOP_PVTMON_2_RESULT_1R")
#endif
#ifndef TOP_PVTMON_3_CTRL_0Rs
#define TOP_PVTMON_3_CTRL_0Rs ("TOP_PVTMON_3_CTRL_0R")
#endif
#ifndef TOP_PVTMON_3_CTRL_1Rs
#define TOP_PVTMON_3_CTRL_1Rs ("TOP_PVTMON_3_CTRL_1R")
#endif
#ifndef TOP_PVTMON_3_HW_RST_THRESHOLDRs
#define TOP_PVTMON_3_HW_RST_THRESHOLDRs ("TOP_PVTMON_3_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_3_INTR_THRESHOLDRs
#define TOP_PVTMON_3_INTR_THRESHOLDRs ("TOP_PVTMON_3_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_3_RESULT_0Rs
#define TOP_PVTMON_3_RESULT_0Rs ("TOP_PVTMON_3_RESULT_0R")
#endif
#ifndef TOP_PVTMON_3_RESULT_1Rs
#define TOP_PVTMON_3_RESULT_1Rs ("TOP_PVTMON_3_RESULT_1R")
#endif
#ifndef TOP_PVTMON_4_CTRL_0Rs
#define TOP_PVTMON_4_CTRL_0Rs ("TOP_PVTMON_4_CTRL_0R")
#endif
#ifndef TOP_PVTMON_4_CTRL_1Rs
#define TOP_PVTMON_4_CTRL_1Rs ("TOP_PVTMON_4_CTRL_1R")
#endif
#ifndef TOP_PVTMON_4_HW_RST_THRESHOLDRs
#define TOP_PVTMON_4_HW_RST_THRESHOLDRs ("TOP_PVTMON_4_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_4_INTR_THRESHOLDRs
#define TOP_PVTMON_4_INTR_THRESHOLDRs ("TOP_PVTMON_4_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_4_RESULT_0Rs
#define TOP_PVTMON_4_RESULT_0Rs ("TOP_PVTMON_4_RESULT_0R")
#endif
#ifndef TOP_PVTMON_4_RESULT_1Rs
#define TOP_PVTMON_4_RESULT_1Rs ("TOP_PVTMON_4_RESULT_1R")
#endif
#ifndef TOP_PVTMON_5_CTRL_0Rs
#define TOP_PVTMON_5_CTRL_0Rs ("TOP_PVTMON_5_CTRL_0R")
#endif
#ifndef TOP_PVTMON_5_CTRL_1Rs
#define TOP_PVTMON_5_CTRL_1Rs ("TOP_PVTMON_5_CTRL_1R")
#endif
#ifndef TOP_PVTMON_5_HW_RST_THRESHOLDRs
#define TOP_PVTMON_5_HW_RST_THRESHOLDRs ("TOP_PVTMON_5_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_5_INTR_THRESHOLDRs
#define TOP_PVTMON_5_INTR_THRESHOLDRs ("TOP_PVTMON_5_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_5_RESULT_0Rs
#define TOP_PVTMON_5_RESULT_0Rs ("TOP_PVTMON_5_RESULT_0R")
#endif
#ifndef TOP_PVTMON_5_RESULT_1Rs
#define TOP_PVTMON_5_RESULT_1Rs ("TOP_PVTMON_5_RESULT_1R")
#endif
#ifndef TOP_PVTMON_6_CTRL_0Rs
#define TOP_PVTMON_6_CTRL_0Rs ("TOP_PVTMON_6_CTRL_0R")
#endif
#ifndef TOP_PVTMON_6_CTRL_1Rs
#define TOP_PVTMON_6_CTRL_1Rs ("TOP_PVTMON_6_CTRL_1R")
#endif
#ifndef TOP_PVTMON_6_HW_RST_THRESHOLDRs
#define TOP_PVTMON_6_HW_RST_THRESHOLDRs ("TOP_PVTMON_6_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_6_INTR_THRESHOLDRs
#define TOP_PVTMON_6_INTR_THRESHOLDRs ("TOP_PVTMON_6_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_6_RESULT_0Rs
#define TOP_PVTMON_6_RESULT_0Rs ("TOP_PVTMON_6_RESULT_0R")
#endif
#ifndef TOP_PVTMON_6_RESULT_1Rs
#define TOP_PVTMON_6_RESULT_1Rs ("TOP_PVTMON_6_RESULT_1R")
#endif
#ifndef TOP_PVTMON_7_CTRL_0Rs
#define TOP_PVTMON_7_CTRL_0Rs ("TOP_PVTMON_7_CTRL_0R")
#endif
#ifndef TOP_PVTMON_7_CTRL_1Rs
#define TOP_PVTMON_7_CTRL_1Rs ("TOP_PVTMON_7_CTRL_1R")
#endif
#ifndef TOP_PVTMON_7_HW_RST_THRESHOLDRs
#define TOP_PVTMON_7_HW_RST_THRESHOLDRs ("TOP_PVTMON_7_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_7_INTR_THRESHOLDRs
#define TOP_PVTMON_7_INTR_THRESHOLDRs ("TOP_PVTMON_7_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_7_RESULT_0Rs
#define TOP_PVTMON_7_RESULT_0Rs ("TOP_PVTMON_7_RESULT_0R")
#endif
#ifndef TOP_PVTMON_7_RESULT_1Rs
#define TOP_PVTMON_7_RESULT_1Rs ("TOP_PVTMON_7_RESULT_1R")
#endif
#ifndef TOP_PVTMON_8_CTRL_0Rs
#define TOP_PVTMON_8_CTRL_0Rs ("TOP_PVTMON_8_CTRL_0R")
#endif
#ifndef TOP_PVTMON_8_CTRL_1Rs
#define TOP_PVTMON_8_CTRL_1Rs ("TOP_PVTMON_8_CTRL_1R")
#endif
#ifndef TOP_PVTMON_8_HW_RST_THRESHOLDRs
#define TOP_PVTMON_8_HW_RST_THRESHOLDRs ("TOP_PVTMON_8_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_8_INTR_THRESHOLDRs
#define TOP_PVTMON_8_INTR_THRESHOLDRs ("TOP_PVTMON_8_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_8_RESULT_0Rs
#define TOP_PVTMON_8_RESULT_0Rs ("TOP_PVTMON_8_RESULT_0R")
#endif
#ifndef TOP_PVTMON_8_RESULT_1Rs
#define TOP_PVTMON_8_RESULT_1Rs ("TOP_PVTMON_8_RESULT_1R")
#endif
#ifndef TOP_PVTMON_9_CTRL_0Rs
#define TOP_PVTMON_9_CTRL_0Rs ("TOP_PVTMON_9_CTRL_0R")
#endif
#ifndef TOP_PVTMON_9_CTRL_1Rs
#define TOP_PVTMON_9_CTRL_1Rs ("TOP_PVTMON_9_CTRL_1R")
#endif
#ifndef TOP_PVTMON_9_HW_RST_THRESHOLDRs
#define TOP_PVTMON_9_HW_RST_THRESHOLDRs ("TOP_PVTMON_9_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_9_INTR_THRESHOLDRs
#define TOP_PVTMON_9_INTR_THRESHOLDRs ("TOP_PVTMON_9_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_9_RESULT_0Rs
#define TOP_PVTMON_9_RESULT_0Rs ("TOP_PVTMON_9_RESULT_0R")
#endif
#ifndef TOP_PVTMON_9_RESULT_1Rs
#define TOP_PVTMON_9_RESULT_1Rs ("TOP_PVTMON_9_RESULT_1R")
#endif
#ifndef TOP_PVTMON_CTRL_0Rs
#define TOP_PVTMON_CTRL_0Rs ("TOP_PVTMON_CTRL_0R")
#endif
#ifndef TOP_PVTMON_CTRL_1Rs
#define TOP_PVTMON_CTRL_1Rs ("TOP_PVTMON_CTRL_1R")
#endif
#ifndef TOP_PVTMON_HW_RST_STATUSRs
#define TOP_PVTMON_HW_RST_STATUSRs ("TOP_PVTMON_HW_RST_STATUSR")
#endif
#ifndef TOP_PVTMON_HW_RST_THRESHOLDRs
#define TOP_PVTMON_HW_RST_THRESHOLDRs ("TOP_PVTMON_HW_RST_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_INTR_MASK_0Rs
#define TOP_PVTMON_INTR_MASK_0Rs ("TOP_PVTMON_INTR_MASK_0R")
#endif
#ifndef TOP_PVTMON_INTR_STATUS_0Rs
#define TOP_PVTMON_INTR_STATUS_0Rs ("TOP_PVTMON_INTR_STATUS_0R")
#endif
#ifndef TOP_PVTMON_INTR_THRESHOLDRs
#define TOP_PVTMON_INTR_THRESHOLDRs ("TOP_PVTMON_INTR_THRESHOLDR")
#endif
#ifndef TOP_PVTMON_RESULT_0Rs
#define TOP_PVTMON_RESULT_0Rs ("TOP_PVTMON_RESULT_0R")
#endif
#ifndef TOP_PVTMON_RESULT_1Rs
#define TOP_PVTMON_RESULT_1Rs ("TOP_PVTMON_RESULT_1R")
#endif
#ifndef TOP_RESCAL_0_CONTROLRs
#define TOP_RESCAL_0_CONTROLRs ("TOP_RESCAL_0_CONTROLR")
#endif
#ifndef TOP_RESCAL_0_STATUS_0Rs
#define TOP_RESCAL_0_STATUS_0Rs ("TOP_RESCAL_0_STATUS_0R")
#endif
#ifndef TOP_RESCAL_0_STATUS_1Rs
#define TOP_RESCAL_0_STATUS_1Rs ("TOP_RESCAL_0_STATUS_1R")
#endif
#ifndef TOP_RESCAL_1_CONTROLRs
#define TOP_RESCAL_1_CONTROLRs ("TOP_RESCAL_1_CONTROLR")
#endif
#ifndef TOP_RESCAL_1_STATUS_0Rs
#define TOP_RESCAL_1_STATUS_0Rs ("TOP_RESCAL_1_STATUS_0R")
#endif
#ifndef TOP_RESCAL_1_STATUS_1Rs
#define TOP_RESCAL_1_STATUS_1Rs ("TOP_RESCAL_1_STATUS_1R")
#endif
#ifndef TOP_RESCAL_2_CONTROLRs
#define TOP_RESCAL_2_CONTROLRs ("TOP_RESCAL_2_CONTROLR")
#endif
#ifndef TOP_RESCAL_2_STATUS_0Rs
#define TOP_RESCAL_2_STATUS_0Rs ("TOP_RESCAL_2_STATUS_0R")
#endif
#ifndef TOP_RESCAL_2_STATUS_1Rs
#define TOP_RESCAL_2_STATUS_1Rs ("TOP_RESCAL_2_STATUS_1R")
#endif
#ifndef TOP_RESCAL_3_CONTROLRs
#define TOP_RESCAL_3_CONTROLRs ("TOP_RESCAL_3_CONTROLR")
#endif
#ifndef TOP_RESCAL_3_STATUS_0Rs
#define TOP_RESCAL_3_STATUS_0Rs ("TOP_RESCAL_3_STATUS_0R")
#endif
#ifndef TOP_RESCAL_3_STATUS_1Rs
#define TOP_RESCAL_3_STATUS_1Rs ("TOP_RESCAL_3_STATUS_1R")
#endif
#ifndef TOP_RESCAL_4_CONTROLRs
#define TOP_RESCAL_4_CONTROLRs ("TOP_RESCAL_4_CONTROLR")
#endif
#ifndef TOP_RESCAL_4_STATUS_0Rs
#define TOP_RESCAL_4_STATUS_0Rs ("TOP_RESCAL_4_STATUS_0R")
#endif
#ifndef TOP_RESCAL_4_STATUS_1Rs
#define TOP_RESCAL_4_STATUS_1Rs ("TOP_RESCAL_4_STATUS_1R")
#endif
#ifndef TOP_RING_OSC_CTRLRs
#define TOP_RING_OSC_CTRLRs ("TOP_RING_OSC_CTRLR")
#endif
#ifndef TOP_SEQ_RST_0Rs
#define TOP_SEQ_RST_0Rs ("TOP_SEQ_RST_0R")
#endif
#ifndef TOP_SEQ_RST_1Rs
#define TOP_SEQ_RST_1Rs ("TOP_SEQ_RST_1R")
#endif
#ifndef TOP_SEQ_RST_2Rs
#define TOP_SEQ_RST_2Rs ("TOP_SEQ_RST_2R")
#endif
#ifndef TOP_SOFT_RESET_REGRs
#define TOP_SOFT_RESET_REGRs ("TOP_SOFT_RESET_REGR")
#endif
#ifndef TOP_SOFT_RESET_REG_2Rs
#define TOP_SOFT_RESET_REG_2Rs ("TOP_SOFT_RESET_REG_2R")
#endif
#ifndef TOP_SOFT_RESET_REG_3Rs
#define TOP_SOFT_RESET_REG_3Rs ("TOP_SOFT_RESET_REG_3R")
#endif
#ifndef TOP_SOFT_RESET_REG_4Rs
#define TOP_SOFT_RESET_REG_4Rs ("TOP_SOFT_RESET_REG_4R")
#endif
#ifndef TOP_SWITCH_FEATURE_ENABLERs
#define TOP_SWITCH_FEATURE_ENABLERs ("TOP_SWITCH_FEATURE_ENABLER")
#endif
#ifndef TOP_SYNCE_CTRLRs
#define TOP_SYNCE_CTRLRs ("TOP_SYNCE_CTRLR")
#endif
#ifndef TOP_TAP_CONTROLRs
#define TOP_TAP_CONTROLRs ("TOP_TAP_CONTROLR")
#endif
#ifndef TOP_TLB_CONTROLRs
#define TOP_TLB_CONTROLRs ("TOP_TLB_CONTROLR")
#endif
#ifndef TOP_TLB_CONTROL_1Rs
#define TOP_TLB_CONTROL_1Rs ("TOP_TLB_CONTROL_1R")
#endif
#ifndef TOP_TLB_CONTROL_2Rs
#define TOP_TLB_CONTROL_2Rs ("TOP_TLB_CONTROL_2R")
#endif
#ifndef TOP_TLB_CONTROL_3Rs
#define TOP_TLB_CONTROL_3Rs ("TOP_TLB_CONTROL_3R")
#endif
#ifndef TOP_TLB_CONTROL_STATUSRs
#define TOP_TLB_CONTROL_STATUSRs ("TOP_TLB_CONTROL_STATUSR")
#endif
#ifndef TOP_TMON_CHANNELS_CTRL_0Rs
#define TOP_TMON_CHANNELS_CTRL_0Rs ("TOP_TMON_CHANNELS_CTRL_0R")
#endif
#ifndef TOP_TMON_CHANNELS_CTRL_1Rs
#define TOP_TMON_CHANNELS_CTRL_1Rs ("TOP_TMON_CHANNELS_CTRL_1R")
#endif
#ifndef TOP_TSC_DISABLE_STATUSRs
#define TOP_TSC_DISABLE_STATUSRs ("TOP_TSC_DISABLE_STATUSR")
#endif
#ifndef TOP_TSC_DISABLE_STATUS_0Rs
#define TOP_TSC_DISABLE_STATUS_0Rs ("TOP_TSC_DISABLE_STATUS_0R")
#endif
#ifndef TOP_TSC_DISABLE_STATUS_1Rs
#define TOP_TSC_DISABLE_STATUS_1Rs ("TOP_TSC_DISABLE_STATUS_1R")
#endif
#ifndef TOP_TSC_ENABLE_0Rs
#define TOP_TSC_ENABLE_0Rs ("TOP_TSC_ENABLE_0R")
#endif
#ifndef TOP_TSC_ENABLE_1Rs
#define TOP_TSC_ENABLE_1Rs ("TOP_TSC_ENABLE_1R")
#endif
#ifndef TOP_TSC_ENABLE_2Rs
#define TOP_TSC_ENABLE_2Rs ("TOP_TSC_ENABLE_2R")
#endif
#ifndef TOP_TS_PLL_CTRL_0Rs
#define TOP_TS_PLL_CTRL_0Rs ("TOP_TS_PLL_CTRL_0R")
#endif
#ifndef TOP_TS_PLL_CTRL_1Rs
#define TOP_TS_PLL_CTRL_1Rs ("TOP_TS_PLL_CTRL_1R")
#endif
#ifndef TOP_TS_PLL_CTRL_2Rs
#define TOP_TS_PLL_CTRL_2Rs ("TOP_TS_PLL_CTRL_2R")
#endif
#ifndef TOP_TS_PLL_CTRL_3Rs
#define TOP_TS_PLL_CTRL_3Rs ("TOP_TS_PLL_CTRL_3R")
#endif
#ifndef TOP_TS_PLL_CTRL_4Rs
#define TOP_TS_PLL_CTRL_4Rs ("TOP_TS_PLL_CTRL_4R")
#endif
#ifndef TOP_TS_PLL_CTRL_5Rs
#define TOP_TS_PLL_CTRL_5Rs ("TOP_TS_PLL_CTRL_5R")
#endif
#ifndef TOP_TS_PLL_STATUSRs
#define TOP_TS_PLL_STATUSRs ("TOP_TS_PLL_STATUSR")
#endif
#ifndef TOP_UC_TAP_CONTROLRs
#define TOP_UC_TAP_CONTROLRs ("TOP_UC_TAP_CONTROLR")
#endif
#ifndef TOP_UC_TAP_READ_DATARs
#define TOP_UC_TAP_READ_DATARs ("TOP_UC_TAP_READ_DATAR")
#endif
#ifndef TOP_UC_TAP_WRITE_DATARs
#define TOP_UC_TAP_WRITE_DATARs ("TOP_UC_TAP_WRITE_DATAR")
#endif
#ifndef TOP_UPI_CTRL_0Rs
#define TOP_UPI_CTRL_0Rs ("TOP_UPI_CTRL_0R")
#endif
#ifndef TOP_UPI_CTRL_1Rs
#define TOP_UPI_CTRL_1Rs ("TOP_UPI_CTRL_1R")
#endif
#ifndef TOP_UPI_STATUS_0Rs
#define TOP_UPI_STATUS_0Rs ("TOP_UPI_STATUS_0R")
#endif
#ifndef TOP_UPI_STATUS_10Rs
#define TOP_UPI_STATUS_10Rs ("TOP_UPI_STATUS_10R")
#endif
#ifndef TOP_UPI_STATUS_11Rs
#define TOP_UPI_STATUS_11Rs ("TOP_UPI_STATUS_11R")
#endif
#ifndef TOP_UPI_STATUS_12Rs
#define TOP_UPI_STATUS_12Rs ("TOP_UPI_STATUS_12R")
#endif
#ifndef TOP_UPI_STATUS_13Rs
#define TOP_UPI_STATUS_13Rs ("TOP_UPI_STATUS_13R")
#endif
#ifndef TOP_UPI_STATUS_14Rs
#define TOP_UPI_STATUS_14Rs ("TOP_UPI_STATUS_14R")
#endif
#ifndef TOP_UPI_STATUS_15Rs
#define TOP_UPI_STATUS_15Rs ("TOP_UPI_STATUS_15R")
#endif
#ifndef TOP_UPI_STATUS_16Rs
#define TOP_UPI_STATUS_16Rs ("TOP_UPI_STATUS_16R")
#endif
#ifndef TOP_UPI_STATUS_17Rs
#define TOP_UPI_STATUS_17Rs ("TOP_UPI_STATUS_17R")
#endif
#ifndef TOP_UPI_STATUS_18Rs
#define TOP_UPI_STATUS_18Rs ("TOP_UPI_STATUS_18R")
#endif
#ifndef TOP_UPI_STATUS_19Rs
#define TOP_UPI_STATUS_19Rs ("TOP_UPI_STATUS_19R")
#endif
#ifndef TOP_UPI_STATUS_1Rs
#define TOP_UPI_STATUS_1Rs ("TOP_UPI_STATUS_1R")
#endif
#ifndef TOP_UPI_STATUS_20Rs
#define TOP_UPI_STATUS_20Rs ("TOP_UPI_STATUS_20R")
#endif
#ifndef TOP_UPI_STATUS_21Rs
#define TOP_UPI_STATUS_21Rs ("TOP_UPI_STATUS_21R")
#endif
#ifndef TOP_UPI_STATUS_22Rs
#define TOP_UPI_STATUS_22Rs ("TOP_UPI_STATUS_22R")
#endif
#ifndef TOP_UPI_STATUS_23Rs
#define TOP_UPI_STATUS_23Rs ("TOP_UPI_STATUS_23R")
#endif
#ifndef TOP_UPI_STATUS_24Rs
#define TOP_UPI_STATUS_24Rs ("TOP_UPI_STATUS_24R")
#endif
#ifndef TOP_UPI_STATUS_25Rs
#define TOP_UPI_STATUS_25Rs ("TOP_UPI_STATUS_25R")
#endif
#ifndef TOP_UPI_STATUS_26Rs
#define TOP_UPI_STATUS_26Rs ("TOP_UPI_STATUS_26R")
#endif
#ifndef TOP_UPI_STATUS_27Rs
#define TOP_UPI_STATUS_27Rs ("TOP_UPI_STATUS_27R")
#endif
#ifndef TOP_UPI_STATUS_2Rs
#define TOP_UPI_STATUS_2Rs ("TOP_UPI_STATUS_2R")
#endif
#ifndef TOP_UPI_STATUS_3Rs
#define TOP_UPI_STATUS_3Rs ("TOP_UPI_STATUS_3R")
#endif
#ifndef TOP_UPI_STATUS_4Rs
#define TOP_UPI_STATUS_4Rs ("TOP_UPI_STATUS_4R")
#endif
#ifndef TOP_UPI_STATUS_5Rs
#define TOP_UPI_STATUS_5Rs ("TOP_UPI_STATUS_5R")
#endif
#ifndef TOP_UPI_STATUS_6Rs
#define TOP_UPI_STATUS_6Rs ("TOP_UPI_STATUS_6R")
#endif
#ifndef TOP_UPI_STATUS_7Rs
#define TOP_UPI_STATUS_7Rs ("TOP_UPI_STATUS_7R")
#endif
#ifndef TOP_UPI_STATUS_8Rs
#define TOP_UPI_STATUS_8Rs ("TOP_UPI_STATUS_8R")
#endif
#ifndef TOP_UPI_STATUS_9Rs
#define TOP_UPI_STATUS_9Rs ("TOP_UPI_STATUS_9R")
#endif
#ifndef TOSs
#define TOSs ("TOS")
#endif
#ifndef TOS_DSCP_BIT0s
#define TOS_DSCP_BIT0s ("TOS_DSCP_BIT0")
#endif
#ifndef TOS_DSCP_BIT1s
#define TOS_DSCP_BIT1s ("TOS_DSCP_BIT1")
#endif
#ifndef TOS_DSCP_BIT2s
#define TOS_DSCP_BIT2s ("TOS_DSCP_BIT2")
#endif
#ifndef TOS_DSCP_BIT3s
#define TOS_DSCP_BIT3s ("TOS_DSCP_BIT3")
#endif
#ifndef TOS_DSCP_BIT4s
#define TOS_DSCP_BIT4s ("TOS_DSCP_BIT4")
#endif
#ifndef TOS_DSCP_BIT5s
#define TOS_DSCP_BIT5s ("TOS_DSCP_BIT5")
#endif
#ifndef TOS_ECN_BIT0s
#define TOS_ECN_BIT0s ("TOS_ECN_BIT0")
#endif
#ifndef TOS_ECN_BIT1s
#define TOS_ECN_BIT1s ("TOS_ECN_BIT1")
#endif
#ifndef TOS_FNMs
#define TOS_FNMs ("TOS_FNM")
#endif
#ifndef TOTAL_ERR_CNTs
#define TOTAL_ERR_CNTs ("TOTAL_ERR_CNT")
#endif
#ifndef TOTAL_MC_USAGE_CELLSs
#define TOTAL_MC_USAGE_CELLSs ("TOTAL_MC_USAGE_CELLS")
#endif
#ifndef TOTAL_USAGE_CELLSs
#define TOTAL_USAGE_CELLSs ("TOTAL_USAGE_CELLS")
#endif
#ifndef TPCE_64Rs
#define TPCE_64Rs ("TPCE_64R")
#endif
#ifndef TPIDs
#define TPIDs ("TPID")
#endif
#ifndef TPID_8100s
#define TPID_8100s ("TPID_8100")
#endif
#ifndef TPID_88A8s
#define TPID_88A8s ("TPID_88A8")
#endif
#ifndef TPID_9100s
#define TPID_9100s ("TPID_9100")
#endif
#ifndef TPID_OTHERs
#define TPID_OTHERs ("TPID_OTHER")
#endif
#ifndef TRACEs
#define TRACEs ("TRACE")
#endif
#ifndef TRACKING_MODEs
#define TRACKING_MODEs ("TRACKING_MODE")
#endif
#ifndef TRAFFIC_CLASSs
#define TRAFFIC_CLASSs ("TRAFFIC_CLASS")
#endif
#ifndef TRANSFORM_ERROR_CNTs
#define TRANSFORM_ERROR_CNTs ("TRANSFORM_ERROR_CNT")
#endif
#ifndef TRANSIT_DELAY_SECONDSs
#define TRANSIT_DELAY_SECONDSs ("TRANSIT_DELAY_SECONDS")
#endif
#ifndef TRANSIT_DELAY_SUBSECONDSs
#define TRANSIT_DELAY_SUBSECONDSs ("TRANSIT_DELAY_SUBSECONDS")
#endif
#ifndef TRANSMITs
#define TRANSMITs ("TRANSMIT")
#endif
#ifndef TRAVERSE_OPCODEs
#define TRAVERSE_OPCODEs ("TRAVERSE_OPCODE")
#endif
#ifndef TRIGGERs
#define TRIGGERs ("TRIGGER")
#endif
#ifndef TRIGGEREDs
#define TRIGGEREDs ("TRIGGERED")
#endif
#ifndef TRILL_ACCESSs
#define TRILL_ACCESSs ("TRILL_ACCESS")
#endif
#ifndef TRILL_FRAME_ON_ACCESS_PORT_DROPs
#define TRILL_FRAME_ON_ACCESS_PORT_DROPs ("TRILL_FRAME_ON_ACCESS_PORT_DROP")
#endif
#ifndef TRILL_HOPCOUNT_CHECK_FAILs
#define TRILL_HOPCOUNT_CHECK_FAILs ("TRILL_HOPCOUNT_CHECK_FAIL")
#endif
#ifndef TRILL_MASQUERADEs
#define TRILL_MASQUERADEs ("TRILL_MASQUERADE")
#endif
#ifndef TRILL_NETWORKs
#define TRILL_NETWORKs ("TRILL_NETWORK")
#endif
#ifndef TRILL_RBRIDGE_LOOKUP_MISS_DROPs
#define TRILL_RBRIDGE_LOOKUP_MISS_DROPs ("TRILL_RBRIDGE_LOOKUP_MISS_DROP")
#endif
#ifndef TRILL_RPF_CHECK_FAIL_DROPs
#define TRILL_RPF_CHECK_FAIL_DROPs ("TRILL_RPF_CHECK_FAIL_DROP")
#endif
#ifndef TRIPLEs
#define TRIPLEs ("TRIPLE")
#endif
#ifndef TRTCMs
#define TRTCMs ("TRTCM")
#endif
#ifndef TRUNCATEs
#define TRUNCATEs ("TRUNCATE")
#endif
#ifndef TRUNCATE_ACTIONs
#define TRUNCATE_ACTIONs ("TRUNCATE_ACTION")
#endif
#ifndef TRUNCATE_AND_ZEROs
#define TRUNCATE_AND_ZEROs ("TRUNCATE_AND_ZERO")
#endif
#ifndef TRUNCATE_CPU_COPYs
#define TRUNCATE_CPU_COPYs ("TRUNCATE_CPU_COPY")
#endif
#ifndef TRUNKs
#define TRUNKs ("TRUNK")
#endif
#ifndef TRUNK_BITMAPMs
#define TRUNK_BITMAPMs ("TRUNK_BITMAPM")
#endif
#ifndef TRUNK_BIT_MASKs
#define TRUNK_BIT_MASKs ("TRUNK_BIT_MASK")
#endif
#ifndef TRUNK_CONTROLs
#define TRUNK_CONTROLs ("TRUNK_CONTROL")
#endif
#ifndef TRUNK_CTR_ING_EFLEX_ACTIONs
#define TRUNK_CTR_ING_EFLEX_ACTIONs ("TRUNK_CTR_ING_EFLEX_ACTION")
#endif
#ifndef TRUNK_CTR_ING_EFLEX_ACTION_IDs
#define TRUNK_CTR_ING_EFLEX_ACTION_IDs ("TRUNK_CTR_ING_EFLEX_ACTION_ID")
#endif
#ifndef TRUNK_FAILOVERs
#define TRUNK_FAILOVERs ("TRUNK_FAILOVER")
#endif
#ifndef TRUNK_FAILOVER_LOOPBACKs
#define TRUNK_FAILOVER_LOOPBACKs ("TRUNK_FAILOVER_LOOPBACK")
#endif
#ifndef TRUNK_FAILOVER_LOOPBACK_DISCARDs
#define TRUNK_FAILOVER_LOOPBACK_DISCARDs ("TRUNK_FAILOVER_LOOPBACK_DISCARD")
#endif
#ifndef TRUNK_FAIL_LOOPBACKs
#define TRUNK_FAIL_LOOPBACKs ("TRUNK_FAIL_LOOPBACK")
#endif
#ifndef TRUNK_FASTs
#define TRUNK_FASTs ("TRUNK_FAST")
#endif
#ifndef TRUNK_GROUPs
#define TRUNK_GROUPs ("TRUNK_GROUP")
#endif
#ifndef TRUNK_GROUP_FLEX_CTR_CONTROLRs
#define TRUNK_GROUP_FLEX_CTR_CONTROLRs ("TRUNK_GROUP_FLEX_CTR_CONTROLR")
#endif
#ifndef TRUNK_IDs
#define TRUNK_IDs ("TRUNK_ID")
#endif
#ifndef TRUNK_ID_MASKs
#define TRUNK_ID_MASKs ("TRUNK_ID_MASK")
#endif
#ifndef TRUNK_MEMBERs
#define TRUNK_MEMBERs ("TRUNK_MEMBER")
#endif
#ifndef TRUNK_PORTs
#define TRUNK_PORTs ("TRUNK_PORT")
#endif
#ifndef TRUNK_RAND_LB_SEED_INST0Rs
#define TRUNK_RAND_LB_SEED_INST0Rs ("TRUNK_RAND_LB_SEED_INST0R")
#endif
#ifndef TRUNK_RAND_LB_SEED_INST1Rs
#define TRUNK_RAND_LB_SEED_INST1Rs ("TRUNK_RAND_LB_SEED_INST1R")
#endif
#ifndef TRUST_INCOMING_VIDs
#define TRUST_INCOMING_VIDs ("TRUST_INCOMING_VID")
#endif
#ifndef TRUST_IP_DSCPs
#define TRUST_IP_DSCPs ("TRUST_IP_DSCP")
#endif
#ifndef TRUST_PHB_EGR_DSCP_MAPs
#define TRUST_PHB_EGR_DSCP_MAPs ("TRUST_PHB_EGR_DSCP_MAP")
#endif
#ifndef TRUST_PHB_EGR_L2_ITAGs
#define TRUST_PHB_EGR_L2_ITAGs ("TRUST_PHB_EGR_L2_ITAG")
#endif
#ifndef TRUST_PHB_EGR_L2_OTAGs
#define TRUST_PHB_EGR_L2_OTAGs ("TRUST_PHB_EGR_L2_OTAG")
#endif
#ifndef TRUST_PHB_EGR_PORT_L2_OTAGs
#define TRUST_PHB_EGR_PORT_L2_OTAGs ("TRUST_PHB_EGR_PORT_L2_OTAG")
#endif
#ifndef TRUST_PHB_ING_DSCP_V4s
#define TRUST_PHB_ING_DSCP_V4s ("TRUST_PHB_ING_DSCP_V4")
#endif
#ifndef TRUST_PHB_ING_DSCP_V6s
#define TRUST_PHB_ING_DSCP_V6s ("TRUST_PHB_ING_DSCP_V6")
#endif
#ifndef TRUST_PHB_ING_L2_ITAGs
#define TRUST_PHB_ING_L2_ITAGs ("TRUST_PHB_ING_L2_ITAG")
#endif
#ifndef TRUST_SRC_INT_PRIs
#define TRUST_SRC_INT_PRIs ("TRUST_SRC_INT_PRI")
#endif
#ifndef TS_COMP_MODEs
#define TS_COMP_MODEs ("TS_COMP_MODE")
#endif
#ifndef TS_DELAY_REQs
#define TS_DELAY_REQs ("TS_DELAY_REQ")
#endif
#ifndef TS_PDELAY_REQs
#define TS_PDELAY_REQs ("TS_PDELAY_REQ")
#endif
#ifndef TS_PDELAY_RESPs
#define TS_PDELAY_RESPs ("TS_PDELAY_RESP")
#endif
#ifndef TS_PLL_CLK_SELs
#define TS_PLL_CLK_SELs ("TS_PLL_CLK_SEL")
#endif
#ifndef TS_SYNCs
#define TS_SYNCs ("TS_SYNC")
#endif
#ifndef TTLs
#define TTLs ("TTL")
#endif
#ifndef TTL_1s
#define TTL_1s ("TTL_1")
#endif
#ifndef TTL_1_MASKs
#define TTL_1_MASKs ("TTL_1_MASK")
#endif
#ifndef TTL_1_TO_CPUs
#define TTL_1_TO_CPUs ("TTL_1_TO_CPU")
#endif
#ifndef TTL_DROPs
#define TTL_DROPs ("TTL_DROP")
#endif
#ifndef TTL_ERROR_TO_CPUs
#define TTL_ERROR_TO_CPUs ("TTL_ERROR_TO_CPU")
#endif
#ifndef TTL_FNMs
#define TTL_FNMs ("TTL_FNM")
#endif
#ifndef TUNNELs
#define TUNNELs ("TUNNEL")
#endif
#ifndef TURNAROUND_COPY_TO_CPUs
#define TURNAROUND_COPY_TO_CPUs ("TURNAROUND_COPY_TO_CPU")
#endif
#ifndef TVCO_SOURCE_INDEXs
#define TVCO_SOURCE_INDEXs ("TVCO_SOURCE_INDEX")
#endif
#ifndef TXFIR_TAP_MODEs
#define TXFIR_TAP_MODEs ("TXFIR_TAP_MODE")
#endif
#ifndef TXFIR_TAP_MODE_AUTOs
#define TXFIR_TAP_MODE_AUTOs ("TXFIR_TAP_MODE_AUTO")
#endif
#ifndef TX_1023B_PKTs
#define TX_1023B_PKTs ("TX_1023B_PKT")
#endif
#ifndef TX_127B_PKTs
#define TX_127B_PKTs ("TX_127B_PKT")
#endif
#ifndef TX_1518B_PKTs
#define TX_1518B_PKTs ("TX_1518B_PKT")
#endif
#ifndef TX_16383B_PKTs
#define TX_16383B_PKTs ("TX_16383B_PKT")
#endif
#ifndef TX_2047B_PKTs
#define TX_2047B_PKTs ("TX_2047B_PKT")
#endif
#ifndef TX_255B_PKTs
#define TX_255B_PKTs ("TX_255B_PKT")
#endif
#ifndef TX_4095B_PKTs
#define TX_4095B_PKTs ("TX_4095B_PKT")
#endif
#ifndef TX_511B_PKTs
#define TX_511B_PKTs ("TX_511B_PKT")
#endif
#ifndef TX_64B_PKTs
#define TX_64B_PKTs ("TX_64B_PKT")
#endif
#ifndef TX_9216B_PKTs
#define TX_9216B_PKTs ("TX_9216B_PKT")
#endif
#ifndef TX_AMPs
#define TX_AMPs ("TX_AMP")
#endif
#ifndef TX_AMP_AUTOs
#define TX_AMP_AUTOs ("TX_AMP_AUTO")
#endif
#ifndef TX_AMP_SIGNs
#define TX_AMP_SIGNs ("TX_AMP_SIGN")
#endif
#ifndef TX_BC_PKTs
#define TX_BC_PKTs ("TX_BC_PKT")
#endif
#ifndef TX_BYTESs
#define TX_BYTESs ("TX_BYTES")
#endif
#ifndef TX_CTL_PKTs
#define TX_CTL_PKTs ("TX_CTL_PKT")
#endif
#ifndef TX_DCBs
#define TX_DCBs ("TX_DCB")
#endif
#ifndef TX_DOUBLE_VLAN_PKTs
#define TX_DOUBLE_VLAN_PKTs ("TX_DOUBLE_VLAN_PKT")
#endif
#ifndef TX_DRV_MODEs
#define TX_DRV_MODEs ("TX_DRV_MODE")
#endif
#ifndef TX_DRV_MODE_AUTOs
#define TX_DRV_MODE_AUTOs ("TX_DRV_MODE_AUTO")
#endif
#ifndef TX_DRV_MODE_SIGNs
#define TX_DRV_MODE_SIGNs ("TX_DRV_MODE_SIGN")
#endif
#ifndef TX_ECN_PKTs
#define TX_ECN_PKTs ("TX_ECN_PKT")
#endif
#ifndef TX_ENABLEs
#define TX_ENABLEs ("TX_ENABLE")
#endif
#ifndef TX_ENABLE_AUTOs
#define TX_ENABLE_AUTOs ("TX_ENABLE_AUTO")
#endif
#ifndef TX_ENABLE_OPERs
#define TX_ENABLE_OPERs ("TX_ENABLE_OPER")
#endif
#ifndef TX_ERR_PKTs
#define TX_ERR_PKTs ("TX_ERR_PKT")
#endif
#ifndef TX_EXCESS_COLLISION_PKTs
#define TX_EXCESS_COLLISION_PKTs ("TX_EXCESS_COLLISION_PKT")
#endif
#ifndef TX_FCS_ERR_PKTs
#define TX_FCS_ERR_PKTs ("TX_FCS_ERR_PKT")
#endif
#ifndef TX_FIFO_UNDER_RUN_PKTs
#define TX_FIFO_UNDER_RUN_PKTs ("TX_FIFO_UNDER_RUN_PKT")
#endif
#ifndef TX_FRAGMENT_PKTs
#define TX_FRAGMENT_PKTs ("TX_FRAGMENT_PKT")
#endif
#ifndef TX_HCFC_MSGs
#define TX_HCFC_MSGs ("TX_HCFC_MSG")
#endif
#ifndef TX_HOL_BLOCK_PKTs
#define TX_HOL_BLOCK_PKTs ("TX_HOL_BLOCK_PKT")
#endif
#ifndef TX_JABBER_PKTs
#define TX_JABBER_PKTs ("TX_JABBER_PKT")
#endif
#ifndef TX_LANE_MAPs
#define TX_LANE_MAPs ("TX_LANE_MAP")
#endif
#ifndef TX_LANE_MAP_AUTOs
#define TX_LANE_MAP_AUTOs ("TX_LANE_MAP_AUTO")
#endif
#ifndef TX_LANE_MAP_OPERs
#define TX_LANE_MAP_OPERs ("TX_LANE_MAP_OPER")
#endif
#ifndef TX_LATE_COLLISION_PKTs
#define TX_LATE_COLLISION_PKTs ("TX_LATE_COLLISION_PKT")
#endif
#ifndef TX_LKUP_1588_MEMMs
#define TX_LKUP_1588_MEMMs ("TX_LKUP_1588_MEMM")
#endif
#ifndef TX_LLFC_LOGICAL_MSGs
#define TX_LLFC_LOGICAL_MSGs ("TX_LLFC_LOGICAL_MSG")
#endif
#ifndef TX_LLFC_PHYSICAL_MSGs
#define TX_LLFC_PHYSICAL_MSGs ("TX_LLFC_PHYSICAL_MSG")
#endif
#ifndef TX_LO_PWR_IDLE_DURATIONs
#define TX_LO_PWR_IDLE_DURATIONs ("TX_LO_PWR_IDLE_DURATION")
#endif
#ifndef TX_LO_PWR_IDLE_EVENTs
#define TX_LO_PWR_IDLE_EVENTs ("TX_LO_PWR_IDLE_EVENT")
#endif
#ifndef TX_MAINs
#define TX_MAINs ("TX_MAIN")
#endif
#ifndef TX_MAIN_AUTOs
#define TX_MAIN_AUTOs ("TX_MAIN_AUTO")
#endif
#ifndef TX_MAIN_SIGNs
#define TX_MAIN_SIGNs ("TX_MAIN_SIGN")
#endif
#ifndef TX_MC_PKTs
#define TX_MC_PKTs ("TX_MC_PKT")
#endif
#ifndef TX_MULTI_COLLISION_PKTs
#define TX_MULTI_COLLISION_PKTs ("TX_MULTI_COLLISION_PKT")
#endif
#ifndef TX_MULTI_DEFERED_PKTs
#define TX_MULTI_DEFERED_PKTs ("TX_MULTI_DEFERED_PKT")
#endif
#ifndef TX_OK_PKTs
#define TX_OK_PKTs ("TX_OK_PKT")
#endif
#ifndef TX_ONs
#define TX_ONs ("TX_ON")
#endif
#ifndef TX_OVER_SIZE_PKTs
#define TX_OVER_SIZE_PKTs ("TX_OVER_SIZE_PKT")
#endif
#ifndef TX_PAUSE_CTL_PKTs
#define TX_PAUSE_CTL_PKTs ("TX_PAUSE_CTL_PKT")
#endif
#ifndef TX_PER_PRI_PAUSE_CTL_PKTs
#define TX_PER_PRI_PAUSE_CTL_PKTs ("TX_PER_PRI_PAUSE_CTL_PKT")
#endif
#ifndef TX_PFC_OFF_PKT_PRI0s
#define TX_PFC_OFF_PKT_PRI0s ("TX_PFC_OFF_PKT_PRI0")
#endif
#ifndef TX_PFC_OFF_PKT_PRI1s
#define TX_PFC_OFF_PKT_PRI1s ("TX_PFC_OFF_PKT_PRI1")
#endif
#ifndef TX_PFC_OFF_PKT_PRI2s
#define TX_PFC_OFF_PKT_PRI2s ("TX_PFC_OFF_PKT_PRI2")
#endif
#ifndef TX_PFC_OFF_PKT_PRI3s
#define TX_PFC_OFF_PKT_PRI3s ("TX_PFC_OFF_PKT_PRI3")
#endif
#ifndef TX_PFC_OFF_PKT_PRI4s
#define TX_PFC_OFF_PKT_PRI4s ("TX_PFC_OFF_PKT_PRI4")
#endif
#ifndef TX_PFC_OFF_PKT_PRI5s
#define TX_PFC_OFF_PKT_PRI5s ("TX_PFC_OFF_PKT_PRI5")
#endif
#ifndef TX_PFC_OFF_PKT_PRI6s
#define TX_PFC_OFF_PKT_PRI6s ("TX_PFC_OFF_PKT_PRI6")
#endif
#ifndef TX_PFC_OFF_PKT_PRI7s
#define TX_PFC_OFF_PKT_PRI7s ("TX_PFC_OFF_PKT_PRI7")
#endif
#ifndef TX_PFC_PKT_PRI0s
#define TX_PFC_PKT_PRI0s ("TX_PFC_PKT_PRI0")
#endif
#ifndef TX_PFC_PKT_PRI1s
#define TX_PFC_PKT_PRI1s ("TX_PFC_PKT_PRI1")
#endif
#ifndef TX_PFC_PKT_PRI2s
#define TX_PFC_PKT_PRI2s ("TX_PFC_PKT_PRI2")
#endif
#ifndef TX_PFC_PKT_PRI3s
#define TX_PFC_PKT_PRI3s ("TX_PFC_PKT_PRI3")
#endif
#ifndef TX_PFC_PKT_PRI4s
#define TX_PFC_PKT_PRI4s ("TX_PFC_PKT_PRI4")
#endif
#ifndef TX_PFC_PKT_PRI5s
#define TX_PFC_PKT_PRI5s ("TX_PFC_PKT_PRI5")
#endif
#ifndef TX_PFC_PKT_PRI6s
#define TX_PFC_PKT_PRI6s ("TX_PFC_PKT_PRI6")
#endif
#ifndef TX_PFC_PKT_PRI7s
#define TX_PFC_PKT_PRI7s ("TX_PFC_PKT_PRI7")
#endif
#ifndef TX_PI_FREQ_OVERRIDEs
#define TX_PI_FREQ_OVERRIDEs ("TX_PI_FREQ_OVERRIDE")
#endif
#ifndef TX_PI_FREQ_OVERRIDE_AUTOs
#define TX_PI_FREQ_OVERRIDE_AUTOs ("TX_PI_FREQ_OVERRIDE_AUTO")
#endif
#ifndef TX_PI_FREQ_OVERRIDE_SIGNs
#define TX_PI_FREQ_OVERRIDE_SIGNs ("TX_PI_FREQ_OVERRIDE_SIGN")
#endif
#ifndef TX_PKTs
#define TX_PKTs ("TX_PKT")
#endif
#ifndef TX_POLARITY_FLIPs
#define TX_POLARITY_FLIPs ("TX_POLARITY_FLIP")
#endif
#ifndef TX_POLARITY_FLIP_AUTOs
#define TX_POLARITY_FLIP_AUTOs ("TX_POLARITY_FLIP_AUTO")
#endif
#ifndef TX_POLARITY_FLIP_OPERs
#define TX_POLARITY_FLIP_OPERs ("TX_POLARITY_FLIP_OPER")
#endif
#ifndef TX_POSTs
#define TX_POSTs ("TX_POST")
#endif
#ifndef TX_POST2s
#define TX_POST2s ("TX_POST2")
#endif
#ifndef TX_POST2_AUTOs
#define TX_POST2_AUTOs ("TX_POST2_AUTO")
#endif
#ifndef TX_POST2_SIGNs
#define TX_POST2_SIGNs ("TX_POST2_SIGN")
#endif
#ifndef TX_POST3s
#define TX_POST3s ("TX_POST3")
#endif
#ifndef TX_POST3_AUTOs
#define TX_POST3_AUTOs ("TX_POST3_AUTO")
#endif
#ifndef TX_POST3_SIGNs
#define TX_POST3_SIGNs ("TX_POST3_SIGN")
#endif
#ifndef TX_POST_AUTOs
#define TX_POST_AUTOs ("TX_POST_AUTO")
#endif
#ifndef TX_POST_SIGNs
#define TX_POST_SIGNs ("TX_POST_SIGN")
#endif
#ifndef TX_PREs
#define TX_PREs ("TX_PRE")
#endif
#ifndef TX_PRE2s
#define TX_PRE2s ("TX_PRE2")
#endif
#ifndef TX_PRE2_AUTOs
#define TX_PRE2_AUTOs ("TX_PRE2_AUTO")
#endif
#ifndef TX_PRE2_SIGNs
#define TX_PRE2_SIGNs ("TX_PRE2_SIGN")
#endif
#ifndef TX_PRE_AUTOs
#define TX_PRE_AUTOs ("TX_PRE_AUTO")
#endif
#ifndef TX_PRE_SIGNs
#define TX_PRE_SIGNs ("TX_PRE_SIGN")
#endif
#ifndef TX_RPARAs
#define TX_RPARAs ("TX_RPARA")
#endif
#ifndef TX_RPARA_AUTOs
#define TX_RPARA_AUTOs ("TX_RPARA_AUTO")
#endif
#ifndef TX_RPARA_SIGNs
#define TX_RPARA_SIGNs ("TX_RPARA_SIGN")
#endif
#ifndef TX_RUNT_PKTs
#define TX_RUNT_PKTs ("TX_RUNT_PKT")
#endif
#ifndef TX_RX_OFFs
#define TX_RX_OFFs ("TX_RX_OFF")
#endif
#ifndef TX_RX_ONs
#define TX_RX_ONs ("TX_RX_ON")
#endif
#ifndef TX_SIG_MODEs
#define TX_SIG_MODEs ("TX_SIG_MODE")
#endif
#ifndef TX_SIG_MODE_AUTOs
#define TX_SIG_MODE_AUTOs ("TX_SIG_MODE_AUTO")
#endif
#ifndef TX_SINGLE_COLLISION_PKTs
#define TX_SINGLE_COLLISION_PKTs ("TX_SINGLE_COLLISION_PKT")
#endif
#ifndef TX_SINGLE_DEFERED_PKTs
#define TX_SINGLE_DEFERED_PKTs ("TX_SINGLE_DEFERED_PKT")
#endif
#ifndef TX_SQUELCHs
#define TX_SQUELCHs ("TX_SQUELCH")
#endif
#ifndef TX_SQUELCH_AUTOs
#define TX_SQUELCH_AUTOs ("TX_SQUELCH_AUTO")
#endif
#ifndef TX_TIMESTAMPs
#define TX_TIMESTAMPs ("TX_TIMESTAMP")
#endif
#ifndef TX_TOTAL_COLLISIONs
#define TX_TOTAL_COLLISIONs ("TX_TOTAL_COLLISION")
#endif
#ifndef TX_TWOSTEP_1588_TSMs
#define TX_TWOSTEP_1588_TSMs ("TX_TWOSTEP_1588_TSM")
#endif
#ifndef TX_UC_PKTs
#define TX_UC_PKTs ("TX_UC_PKT")
#endif
#ifndef TX_VLAN_PKTs
#define TX_VLAN_PKTs ("TX_VLAN_PKT")
#endif
#ifndef TX_VLAN_TAG_PKTs
#define TX_VLAN_TAG_PKTs ("TX_VLAN_TAG_PKT")
#endif
#ifndef TYPEs
#define TYPEs ("TYPE")
#endif
#ifndef U0_LED_ACCU_CTRLRs
#define U0_LED_ACCU_CTRLRs ("U0_LED_ACCU_CTRLR")
#endif
#ifndef U0_LED_ACCU_STATUSRs
#define U0_LED_ACCU_STATUSRs ("U0_LED_ACCU_STATUSR")
#endif
#ifndef U0_LED_CLK_DIV_CTRLRs
#define U0_LED_CLK_DIV_CTRLRs ("U0_LED_CLK_DIV_CTRLR")
#endif
#ifndef U0_LED_INTR_ENABLERs
#define U0_LED_INTR_ENABLERs ("U0_LED_INTR_ENABLER")
#endif
#ifndef U0_LED_REFRESH_CTRLRs
#define U0_LED_REFRESH_CTRLRs ("U0_LED_REFRESH_CTRLR")
#endif
#ifndef U0_LED_SEND_CTRLRs
#define U0_LED_SEND_CTRLRs ("U0_LED_SEND_CTRLR")
#endif
#ifndef U0_LED_SEND_CTRL_0Rs
#define U0_LED_SEND_CTRL_0Rs ("U0_LED_SEND_CTRL_0R")
#endif
#ifndef U0_LED_SEND_CTRL_1Rs
#define U0_LED_SEND_CTRL_1Rs ("U0_LED_SEND_CTRL_1R")
#endif
#ifndef U0_LED_SEND_CTRL_2Rs
#define U0_LED_SEND_CTRL_2Rs ("U0_LED_SEND_CTRL_2R")
#endif
#ifndef U0_LED_SEND_CTRL_3Rs
#define U0_LED_SEND_CTRL_3Rs ("U0_LED_SEND_CTRL_3R")
#endif
#ifndef U0_LED_SEND_CTRL_4Rs
#define U0_LED_SEND_CTRL_4Rs ("U0_LED_SEND_CTRL_4R")
#endif
#ifndef U0_LED_SEND_STATUSRs
#define U0_LED_SEND_STATUSRs ("U0_LED_SEND_STATUSR")
#endif
#ifndef U0_LED_SRAM_CTRLRs
#define U0_LED_SRAM_CTRLRs ("U0_LED_SRAM_CTRLR")
#endif
#ifndef U0_LED_SRAM_ECC_CTRLRs
#define U0_LED_SRAM_ECC_CTRLRs ("U0_LED_SRAM_ECC_CTRLR")
#endif
#ifndef U0_LED_SRAM_ECC_STATUSRs
#define U0_LED_SRAM_ECC_STATUSRs ("U0_LED_SRAM_ECC_STATUSR")
#endif
#ifndef U0_LED_SW_CNFG_LINKRs
#define U0_LED_SW_CNFG_LINKRs ("U0_LED_SW_CNFG_LINKR")
#endif
#ifndef U0_LED_SW_CNFG_LINK_1023_992Rs
#define U0_LED_SW_CNFG_LINK_1023_992Rs ("U0_LED_SW_CNFG_LINK_1023_992R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_127_96Rs
#define U0_LED_SW_CNFG_LINK_127_96Rs ("U0_LED_SW_CNFG_LINK_127_96R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_159_128Rs
#define U0_LED_SW_CNFG_LINK_159_128Rs ("U0_LED_SW_CNFG_LINK_159_128R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_191_160Rs
#define U0_LED_SW_CNFG_LINK_191_160Rs ("U0_LED_SW_CNFG_LINK_191_160R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_223_192Rs
#define U0_LED_SW_CNFG_LINK_223_192Rs ("U0_LED_SW_CNFG_LINK_223_192R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_255_224Rs
#define U0_LED_SW_CNFG_LINK_255_224Rs ("U0_LED_SW_CNFG_LINK_255_224R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_287_256Rs
#define U0_LED_SW_CNFG_LINK_287_256Rs ("U0_LED_SW_CNFG_LINK_287_256R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_319_288Rs
#define U0_LED_SW_CNFG_LINK_319_288Rs ("U0_LED_SW_CNFG_LINK_319_288R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_31_0Rs
#define U0_LED_SW_CNFG_LINK_31_0Rs ("U0_LED_SW_CNFG_LINK_31_0R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_351_320Rs
#define U0_LED_SW_CNFG_LINK_351_320Rs ("U0_LED_SW_CNFG_LINK_351_320R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_383_352Rs
#define U0_LED_SW_CNFG_LINK_383_352Rs ("U0_LED_SW_CNFG_LINK_383_352R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_415_384Rs
#define U0_LED_SW_CNFG_LINK_415_384Rs ("U0_LED_SW_CNFG_LINK_415_384R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_447_416Rs
#define U0_LED_SW_CNFG_LINK_447_416Rs ("U0_LED_SW_CNFG_LINK_447_416R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_479_448Rs
#define U0_LED_SW_CNFG_LINK_479_448Rs ("U0_LED_SW_CNFG_LINK_479_448R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_511_480Rs
#define U0_LED_SW_CNFG_LINK_511_480Rs ("U0_LED_SW_CNFG_LINK_511_480R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_543_512Rs
#define U0_LED_SW_CNFG_LINK_543_512Rs ("U0_LED_SW_CNFG_LINK_543_512R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_575_544Rs
#define U0_LED_SW_CNFG_LINK_575_544Rs ("U0_LED_SW_CNFG_LINK_575_544R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_607_576Rs
#define U0_LED_SW_CNFG_LINK_607_576Rs ("U0_LED_SW_CNFG_LINK_607_576R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_639_608Rs
#define U0_LED_SW_CNFG_LINK_639_608Rs ("U0_LED_SW_CNFG_LINK_639_608R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_63_32Rs
#define U0_LED_SW_CNFG_LINK_63_32Rs ("U0_LED_SW_CNFG_LINK_63_32R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_671_640Rs
#define U0_LED_SW_CNFG_LINK_671_640Rs ("U0_LED_SW_CNFG_LINK_671_640R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_703_672Rs
#define U0_LED_SW_CNFG_LINK_703_672Rs ("U0_LED_SW_CNFG_LINK_703_672R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_735_704Rs
#define U0_LED_SW_CNFG_LINK_735_704Rs ("U0_LED_SW_CNFG_LINK_735_704R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_767_736Rs
#define U0_LED_SW_CNFG_LINK_767_736Rs ("U0_LED_SW_CNFG_LINK_767_736R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_799_768Rs
#define U0_LED_SW_CNFG_LINK_799_768Rs ("U0_LED_SW_CNFG_LINK_799_768R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_831_800Rs
#define U0_LED_SW_CNFG_LINK_831_800Rs ("U0_LED_SW_CNFG_LINK_831_800R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_863_832Rs
#define U0_LED_SW_CNFG_LINK_863_832Rs ("U0_LED_SW_CNFG_LINK_863_832R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_895_864Rs
#define U0_LED_SW_CNFG_LINK_895_864Rs ("U0_LED_SW_CNFG_LINK_895_864R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_927_896Rs
#define U0_LED_SW_CNFG_LINK_927_896Rs ("U0_LED_SW_CNFG_LINK_927_896R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_959_928Rs
#define U0_LED_SW_CNFG_LINK_959_928Rs ("U0_LED_SW_CNFG_LINK_959_928R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_95_64Rs
#define U0_LED_SW_CNFG_LINK_95_64Rs ("U0_LED_SW_CNFG_LINK_95_64R")
#endif
#ifndef U0_LED_SW_CNFG_LINK_991_960Rs
#define U0_LED_SW_CNFG_LINK_991_960Rs ("U0_LED_SW_CNFG_LINK_991_960R")
#endif
#ifndef U0_M0SSQ_1KB_FLOP_BASED_SRAMRs
#define U0_M0SSQ_1KB_FLOP_BASED_SRAMRs ("U0_M0SSQ_1KB_FLOP_BASED_SRAMR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBR")
#endif
#ifndef U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBRs
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBRs ("U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBR")
#endif
#ifndef U0_M0SSQ_CTRLRs
#define U0_M0SSQ_CTRLRs ("U0_M0SSQ_CTRLR")
#endif
#ifndef U0_M0SSQ_DBGRs
#define U0_M0SSQ_DBGRs ("U0_M0SSQ_DBGR")
#endif
#ifndef U0_M0SSQ_DBG_CTRLRs
#define U0_M0SSQ_DBG_CTRLRs ("U0_M0SSQ_DBG_CTRLR")
#endif
#ifndef U0_M0SSQ_FAS_CTRLRs
#define U0_M0SSQ_FAS_CTRLRs ("U0_M0SSQ_FAS_CTRLR")
#endif
#ifndef U0_M0SSQ_FAS_GENERICRs
#define U0_M0SSQ_FAS_GENERICRs ("U0_M0SSQ_FAS_GENERICR")
#endif
#ifndef U0_M0SSQ_FAS_STATUSRs
#define U0_M0SSQ_FAS_STATUSRs ("U0_M0SSQ_FAS_STATUSR")
#endif
#ifndef U0_M0SS_CONTROLRs
#define U0_M0SS_CONTROLRs ("U0_M0SS_CONTROLR")
#endif
#ifndef U0_M0SS_DEBUG_CONTROLRs
#define U0_M0SS_DEBUG_CONTROLRs ("U0_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U0_M0SS_ECC_CTRLRs
#define U0_M0SS_ECC_CTRLRs ("U0_M0SS_ECC_CTRLR")
#endif
#ifndef U0_M0SS_ECC_STATUSRs
#define U0_M0SS_ECC_STATUSRs ("U0_M0SS_ECC_STATUSR")
#endif
#ifndef U0_M0SS_ECORs
#define U0_M0SS_ECORs ("U0_M0SS_ECOR")
#endif
#ifndef U0_M0SS_INTRRs
#define U0_M0SS_INTRRs ("U0_M0SS_INTRR")
#endif
#ifndef U0_M0SS_INTR_127_96Rs
#define U0_M0SS_INTR_127_96Rs ("U0_M0SS_INTR_127_96R")
#endif
#ifndef U0_M0SS_INTR_159_128Rs
#define U0_M0SS_INTR_159_128Rs ("U0_M0SS_INTR_159_128R")
#endif
#ifndef U0_M0SS_INTR_191_160Rs
#define U0_M0SS_INTR_191_160Rs ("U0_M0SS_INTR_191_160R")
#endif
#ifndef U0_M0SS_INTR_223_192Rs
#define U0_M0SS_INTR_223_192Rs ("U0_M0SS_INTR_223_192R")
#endif
#ifndef U0_M0SS_INTR_255_224Rs
#define U0_M0SS_INTR_255_224Rs ("U0_M0SS_INTR_255_224R")
#endif
#ifndef U0_M0SS_INTR_31_0Rs
#define U0_M0SS_INTR_31_0Rs ("U0_M0SS_INTR_31_0R")
#endif
#ifndef U0_M0SS_INTR_63_32Rs
#define U0_M0SS_INTR_63_32Rs ("U0_M0SS_INTR_63_32R")
#endif
#ifndef U0_M0SS_INTR_95_64Rs
#define U0_M0SS_INTR_95_64Rs ("U0_M0SS_INTR_95_64R")
#endif
#ifndef U0_M0SS_INTR_CONTROLRs
#define U0_M0SS_INTR_CONTROLRs ("U0_M0SS_INTR_CONTROLR")
#endif
#ifndef U0_M0SS_INTR_ENABLERs
#define U0_M0SS_INTR_ENABLERs ("U0_M0SS_INTR_ENABLER")
#endif
#ifndef U0_M0SS_INTR_MASKRs
#define U0_M0SS_INTR_MASKRs ("U0_M0SS_INTR_MASKR")
#endif
#ifndef U0_M0SS_INTR_MASK_127_96Rs
#define U0_M0SS_INTR_MASK_127_96Rs ("U0_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U0_M0SS_INTR_MASK_159_128Rs
#define U0_M0SS_INTR_MASK_159_128Rs ("U0_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U0_M0SS_INTR_MASK_191_160Rs
#define U0_M0SS_INTR_MASK_191_160Rs ("U0_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U0_M0SS_INTR_MASK_223_192Rs
#define U0_M0SS_INTR_MASK_223_192Rs ("U0_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U0_M0SS_INTR_MASK_255_224Rs
#define U0_M0SS_INTR_MASK_255_224Rs ("U0_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U0_M0SS_INTR_MASK_31_0Rs
#define U0_M0SS_INTR_MASK_31_0Rs ("U0_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U0_M0SS_INTR_MASK_63_32Rs
#define U0_M0SS_INTR_MASK_63_32Rs ("U0_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U0_M0SS_INTR_MASK_95_64Rs
#define U0_M0SS_INTR_MASK_95_64Rs ("U0_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U0_M0SS_RAW_INTRRs
#define U0_M0SS_RAW_INTRRs ("U0_M0SS_RAW_INTRR")
#endif
#ifndef U0_M0SS_RAW_INTR_127_96Rs
#define U0_M0SS_RAW_INTR_127_96Rs ("U0_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U0_M0SS_RAW_INTR_159_128Rs
#define U0_M0SS_RAW_INTR_159_128Rs ("U0_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U0_M0SS_RAW_INTR_191_160Rs
#define U0_M0SS_RAW_INTR_191_160Rs ("U0_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U0_M0SS_RAW_INTR_223_192Rs
#define U0_M0SS_RAW_INTR_223_192Rs ("U0_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U0_M0SS_RAW_INTR_255_224Rs
#define U0_M0SS_RAW_INTR_255_224Rs ("U0_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U0_M0SS_RAW_INTR_31_0Rs
#define U0_M0SS_RAW_INTR_31_0Rs ("U0_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U0_M0SS_RAW_INTR_63_32Rs
#define U0_M0SS_RAW_INTR_63_32Rs ("U0_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U0_M0SS_RAW_INTR_95_64Rs
#define U0_M0SS_RAW_INTR_95_64Rs ("U0_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U0_M0SS_STATUSRs
#define U0_M0SS_STATUSRs ("U0_M0SS_STATUSR")
#endif
#ifndef U0_M0SS_TCM_CTRLRs
#define U0_M0SS_TCM_CTRLRs ("U0_M0SS_TCM_CTRLR")
#endif
#ifndef U1_M0SS_CONTROLRs
#define U1_M0SS_CONTROLRs ("U1_M0SS_CONTROLR")
#endif
#ifndef U1_M0SS_DEBUG_CONTROLRs
#define U1_M0SS_DEBUG_CONTROLRs ("U1_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U1_M0SS_ECC_CTRLRs
#define U1_M0SS_ECC_CTRLRs ("U1_M0SS_ECC_CTRLR")
#endif
#ifndef U1_M0SS_ECC_STATUSRs
#define U1_M0SS_ECC_STATUSRs ("U1_M0SS_ECC_STATUSR")
#endif
#ifndef U1_M0SS_ECORs
#define U1_M0SS_ECORs ("U1_M0SS_ECOR")
#endif
#ifndef U1_M0SS_INTRRs
#define U1_M0SS_INTRRs ("U1_M0SS_INTRR")
#endif
#ifndef U1_M0SS_INTR_127_96Rs
#define U1_M0SS_INTR_127_96Rs ("U1_M0SS_INTR_127_96R")
#endif
#ifndef U1_M0SS_INTR_159_128Rs
#define U1_M0SS_INTR_159_128Rs ("U1_M0SS_INTR_159_128R")
#endif
#ifndef U1_M0SS_INTR_191_160Rs
#define U1_M0SS_INTR_191_160Rs ("U1_M0SS_INTR_191_160R")
#endif
#ifndef U1_M0SS_INTR_223_192Rs
#define U1_M0SS_INTR_223_192Rs ("U1_M0SS_INTR_223_192R")
#endif
#ifndef U1_M0SS_INTR_255_224Rs
#define U1_M0SS_INTR_255_224Rs ("U1_M0SS_INTR_255_224R")
#endif
#ifndef U1_M0SS_INTR_31_0Rs
#define U1_M0SS_INTR_31_0Rs ("U1_M0SS_INTR_31_0R")
#endif
#ifndef U1_M0SS_INTR_63_32Rs
#define U1_M0SS_INTR_63_32Rs ("U1_M0SS_INTR_63_32R")
#endif
#ifndef U1_M0SS_INTR_95_64Rs
#define U1_M0SS_INTR_95_64Rs ("U1_M0SS_INTR_95_64R")
#endif
#ifndef U1_M0SS_INTR_CONTROLRs
#define U1_M0SS_INTR_CONTROLRs ("U1_M0SS_INTR_CONTROLR")
#endif
#ifndef U1_M0SS_INTR_ENABLERs
#define U1_M0SS_INTR_ENABLERs ("U1_M0SS_INTR_ENABLER")
#endif
#ifndef U1_M0SS_INTR_MASKRs
#define U1_M0SS_INTR_MASKRs ("U1_M0SS_INTR_MASKR")
#endif
#ifndef U1_M0SS_INTR_MASK_127_96Rs
#define U1_M0SS_INTR_MASK_127_96Rs ("U1_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U1_M0SS_INTR_MASK_159_128Rs
#define U1_M0SS_INTR_MASK_159_128Rs ("U1_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U1_M0SS_INTR_MASK_191_160Rs
#define U1_M0SS_INTR_MASK_191_160Rs ("U1_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U1_M0SS_INTR_MASK_223_192Rs
#define U1_M0SS_INTR_MASK_223_192Rs ("U1_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U1_M0SS_INTR_MASK_255_224Rs
#define U1_M0SS_INTR_MASK_255_224Rs ("U1_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U1_M0SS_INTR_MASK_31_0Rs
#define U1_M0SS_INTR_MASK_31_0Rs ("U1_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U1_M0SS_INTR_MASK_63_32Rs
#define U1_M0SS_INTR_MASK_63_32Rs ("U1_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U1_M0SS_INTR_MASK_95_64Rs
#define U1_M0SS_INTR_MASK_95_64Rs ("U1_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U1_M0SS_RAW_INTRRs
#define U1_M0SS_RAW_INTRRs ("U1_M0SS_RAW_INTRR")
#endif
#ifndef U1_M0SS_RAW_INTR_127_96Rs
#define U1_M0SS_RAW_INTR_127_96Rs ("U1_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U1_M0SS_RAW_INTR_159_128Rs
#define U1_M0SS_RAW_INTR_159_128Rs ("U1_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U1_M0SS_RAW_INTR_191_160Rs
#define U1_M0SS_RAW_INTR_191_160Rs ("U1_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U1_M0SS_RAW_INTR_223_192Rs
#define U1_M0SS_RAW_INTR_223_192Rs ("U1_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U1_M0SS_RAW_INTR_255_224Rs
#define U1_M0SS_RAW_INTR_255_224Rs ("U1_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U1_M0SS_RAW_INTR_31_0Rs
#define U1_M0SS_RAW_INTR_31_0Rs ("U1_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U1_M0SS_RAW_INTR_63_32Rs
#define U1_M0SS_RAW_INTR_63_32Rs ("U1_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U1_M0SS_RAW_INTR_95_64Rs
#define U1_M0SS_RAW_INTR_95_64Rs ("U1_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U1_M0SS_STATUSRs
#define U1_M0SS_STATUSRs ("U1_M0SS_STATUSR")
#endif
#ifndef U1_M0SS_TCM_CTRLRs
#define U1_M0SS_TCM_CTRLRs ("U1_M0SS_TCM_CTRLR")
#endif
#ifndef U2_M0SS_CONTROLRs
#define U2_M0SS_CONTROLRs ("U2_M0SS_CONTROLR")
#endif
#ifndef U2_M0SS_DEBUG_CONTROLRs
#define U2_M0SS_DEBUG_CONTROLRs ("U2_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U2_M0SS_ECC_CTRLRs
#define U2_M0SS_ECC_CTRLRs ("U2_M0SS_ECC_CTRLR")
#endif
#ifndef U2_M0SS_ECC_STATUSRs
#define U2_M0SS_ECC_STATUSRs ("U2_M0SS_ECC_STATUSR")
#endif
#ifndef U2_M0SS_ECORs
#define U2_M0SS_ECORs ("U2_M0SS_ECOR")
#endif
#ifndef U2_M0SS_INTRRs
#define U2_M0SS_INTRRs ("U2_M0SS_INTRR")
#endif
#ifndef U2_M0SS_INTR_127_96Rs
#define U2_M0SS_INTR_127_96Rs ("U2_M0SS_INTR_127_96R")
#endif
#ifndef U2_M0SS_INTR_159_128Rs
#define U2_M0SS_INTR_159_128Rs ("U2_M0SS_INTR_159_128R")
#endif
#ifndef U2_M0SS_INTR_191_160Rs
#define U2_M0SS_INTR_191_160Rs ("U2_M0SS_INTR_191_160R")
#endif
#ifndef U2_M0SS_INTR_223_192Rs
#define U2_M0SS_INTR_223_192Rs ("U2_M0SS_INTR_223_192R")
#endif
#ifndef U2_M0SS_INTR_255_224Rs
#define U2_M0SS_INTR_255_224Rs ("U2_M0SS_INTR_255_224R")
#endif
#ifndef U2_M0SS_INTR_31_0Rs
#define U2_M0SS_INTR_31_0Rs ("U2_M0SS_INTR_31_0R")
#endif
#ifndef U2_M0SS_INTR_63_32Rs
#define U2_M0SS_INTR_63_32Rs ("U2_M0SS_INTR_63_32R")
#endif
#ifndef U2_M0SS_INTR_95_64Rs
#define U2_M0SS_INTR_95_64Rs ("U2_M0SS_INTR_95_64R")
#endif
#ifndef U2_M0SS_INTR_CONTROLRs
#define U2_M0SS_INTR_CONTROLRs ("U2_M0SS_INTR_CONTROLR")
#endif
#ifndef U2_M0SS_INTR_ENABLERs
#define U2_M0SS_INTR_ENABLERs ("U2_M0SS_INTR_ENABLER")
#endif
#ifndef U2_M0SS_INTR_MASKRs
#define U2_M0SS_INTR_MASKRs ("U2_M0SS_INTR_MASKR")
#endif
#ifndef U2_M0SS_INTR_MASK_127_96Rs
#define U2_M0SS_INTR_MASK_127_96Rs ("U2_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U2_M0SS_INTR_MASK_159_128Rs
#define U2_M0SS_INTR_MASK_159_128Rs ("U2_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U2_M0SS_INTR_MASK_191_160Rs
#define U2_M0SS_INTR_MASK_191_160Rs ("U2_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U2_M0SS_INTR_MASK_223_192Rs
#define U2_M0SS_INTR_MASK_223_192Rs ("U2_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U2_M0SS_INTR_MASK_255_224Rs
#define U2_M0SS_INTR_MASK_255_224Rs ("U2_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U2_M0SS_INTR_MASK_31_0Rs
#define U2_M0SS_INTR_MASK_31_0Rs ("U2_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U2_M0SS_INTR_MASK_63_32Rs
#define U2_M0SS_INTR_MASK_63_32Rs ("U2_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U2_M0SS_INTR_MASK_95_64Rs
#define U2_M0SS_INTR_MASK_95_64Rs ("U2_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U2_M0SS_RAW_INTRRs
#define U2_M0SS_RAW_INTRRs ("U2_M0SS_RAW_INTRR")
#endif
#ifndef U2_M0SS_RAW_INTR_127_96Rs
#define U2_M0SS_RAW_INTR_127_96Rs ("U2_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U2_M0SS_RAW_INTR_159_128Rs
#define U2_M0SS_RAW_INTR_159_128Rs ("U2_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U2_M0SS_RAW_INTR_191_160Rs
#define U2_M0SS_RAW_INTR_191_160Rs ("U2_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U2_M0SS_RAW_INTR_223_192Rs
#define U2_M0SS_RAW_INTR_223_192Rs ("U2_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U2_M0SS_RAW_INTR_255_224Rs
#define U2_M0SS_RAW_INTR_255_224Rs ("U2_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U2_M0SS_RAW_INTR_31_0Rs
#define U2_M0SS_RAW_INTR_31_0Rs ("U2_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U2_M0SS_RAW_INTR_63_32Rs
#define U2_M0SS_RAW_INTR_63_32Rs ("U2_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U2_M0SS_RAW_INTR_95_64Rs
#define U2_M0SS_RAW_INTR_95_64Rs ("U2_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U2_M0SS_STATUSRs
#define U2_M0SS_STATUSRs ("U2_M0SS_STATUSR")
#endif
#ifndef U2_M0SS_TCM_CTRLRs
#define U2_M0SS_TCM_CTRLRs ("U2_M0SS_TCM_CTRLR")
#endif
#ifndef U3_M0SS_CONTROLRs
#define U3_M0SS_CONTROLRs ("U3_M0SS_CONTROLR")
#endif
#ifndef U3_M0SS_DEBUG_CONTROLRs
#define U3_M0SS_DEBUG_CONTROLRs ("U3_M0SS_DEBUG_CONTROLR")
#endif
#ifndef U3_M0SS_ECC_CTRLRs
#define U3_M0SS_ECC_CTRLRs ("U3_M0SS_ECC_CTRLR")
#endif
#ifndef U3_M0SS_ECC_STATUSRs
#define U3_M0SS_ECC_STATUSRs ("U3_M0SS_ECC_STATUSR")
#endif
#ifndef U3_M0SS_ECORs
#define U3_M0SS_ECORs ("U3_M0SS_ECOR")
#endif
#ifndef U3_M0SS_INTRRs
#define U3_M0SS_INTRRs ("U3_M0SS_INTRR")
#endif
#ifndef U3_M0SS_INTR_127_96Rs
#define U3_M0SS_INTR_127_96Rs ("U3_M0SS_INTR_127_96R")
#endif
#ifndef U3_M0SS_INTR_159_128Rs
#define U3_M0SS_INTR_159_128Rs ("U3_M0SS_INTR_159_128R")
#endif
#ifndef U3_M0SS_INTR_191_160Rs
#define U3_M0SS_INTR_191_160Rs ("U3_M0SS_INTR_191_160R")
#endif
#ifndef U3_M0SS_INTR_223_192Rs
#define U3_M0SS_INTR_223_192Rs ("U3_M0SS_INTR_223_192R")
#endif
#ifndef U3_M0SS_INTR_255_224Rs
#define U3_M0SS_INTR_255_224Rs ("U3_M0SS_INTR_255_224R")
#endif
#ifndef U3_M0SS_INTR_31_0Rs
#define U3_M0SS_INTR_31_0Rs ("U3_M0SS_INTR_31_0R")
#endif
#ifndef U3_M0SS_INTR_63_32Rs
#define U3_M0SS_INTR_63_32Rs ("U3_M0SS_INTR_63_32R")
#endif
#ifndef U3_M0SS_INTR_95_64Rs
#define U3_M0SS_INTR_95_64Rs ("U3_M0SS_INTR_95_64R")
#endif
#ifndef U3_M0SS_INTR_CONTROLRs
#define U3_M0SS_INTR_CONTROLRs ("U3_M0SS_INTR_CONTROLR")
#endif
#ifndef U3_M0SS_INTR_ENABLERs
#define U3_M0SS_INTR_ENABLERs ("U3_M0SS_INTR_ENABLER")
#endif
#ifndef U3_M0SS_INTR_MASKRs
#define U3_M0SS_INTR_MASKRs ("U3_M0SS_INTR_MASKR")
#endif
#ifndef U3_M0SS_INTR_MASK_127_96Rs
#define U3_M0SS_INTR_MASK_127_96Rs ("U3_M0SS_INTR_MASK_127_96R")
#endif
#ifndef U3_M0SS_INTR_MASK_159_128Rs
#define U3_M0SS_INTR_MASK_159_128Rs ("U3_M0SS_INTR_MASK_159_128R")
#endif
#ifndef U3_M0SS_INTR_MASK_191_160Rs
#define U3_M0SS_INTR_MASK_191_160Rs ("U3_M0SS_INTR_MASK_191_160R")
#endif
#ifndef U3_M0SS_INTR_MASK_223_192Rs
#define U3_M0SS_INTR_MASK_223_192Rs ("U3_M0SS_INTR_MASK_223_192R")
#endif
#ifndef U3_M0SS_INTR_MASK_255_224Rs
#define U3_M0SS_INTR_MASK_255_224Rs ("U3_M0SS_INTR_MASK_255_224R")
#endif
#ifndef U3_M0SS_INTR_MASK_31_0Rs
#define U3_M0SS_INTR_MASK_31_0Rs ("U3_M0SS_INTR_MASK_31_0R")
#endif
#ifndef U3_M0SS_INTR_MASK_63_32Rs
#define U3_M0SS_INTR_MASK_63_32Rs ("U3_M0SS_INTR_MASK_63_32R")
#endif
#ifndef U3_M0SS_INTR_MASK_95_64Rs
#define U3_M0SS_INTR_MASK_95_64Rs ("U3_M0SS_INTR_MASK_95_64R")
#endif
#ifndef U3_M0SS_RAW_INTRRs
#define U3_M0SS_RAW_INTRRs ("U3_M0SS_RAW_INTRR")
#endif
#ifndef U3_M0SS_RAW_INTR_127_96Rs
#define U3_M0SS_RAW_INTR_127_96Rs ("U3_M0SS_RAW_INTR_127_96R")
#endif
#ifndef U3_M0SS_RAW_INTR_159_128Rs
#define U3_M0SS_RAW_INTR_159_128Rs ("U3_M0SS_RAW_INTR_159_128R")
#endif
#ifndef U3_M0SS_RAW_INTR_191_160Rs
#define U3_M0SS_RAW_INTR_191_160Rs ("U3_M0SS_RAW_INTR_191_160R")
#endif
#ifndef U3_M0SS_RAW_INTR_223_192Rs
#define U3_M0SS_RAW_INTR_223_192Rs ("U3_M0SS_RAW_INTR_223_192R")
#endif
#ifndef U3_M0SS_RAW_INTR_255_224Rs
#define U3_M0SS_RAW_INTR_255_224Rs ("U3_M0SS_RAW_INTR_255_224R")
#endif
#ifndef U3_M0SS_RAW_INTR_31_0Rs
#define U3_M0SS_RAW_INTR_31_0Rs ("U3_M0SS_RAW_INTR_31_0R")
#endif
#ifndef U3_M0SS_RAW_INTR_63_32Rs
#define U3_M0SS_RAW_INTR_63_32Rs ("U3_M0SS_RAW_INTR_63_32R")
#endif
#ifndef U3_M0SS_RAW_INTR_95_64Rs
#define U3_M0SS_RAW_INTR_95_64Rs ("U3_M0SS_RAW_INTR_95_64R")
#endif
#ifndef U3_M0SS_STATUSRs
#define U3_M0SS_STATUSRs ("U3_M0SS_STATUSR")
#endif
#ifndef U3_M0SS_TCM_CTRLRs
#define U3_M0SS_TCM_CTRLRs ("U3_M0SS_TCM_CTRLR")
#endif
#ifndef UC_BASE_INDEXs
#define UC_BASE_INDEXs ("UC_BASE_INDEX")
#endif
#ifndef UC_CELLSs
#define UC_CELLSs ("UC_CELLS")
#endif
#ifndef UC_CONCATs
#define UC_CONCATs ("UC_CONCAT")
#endif
#ifndef UC_COSs
#define UC_COSs ("UC_COS")
#endif
#ifndef UC_ELEPHANT_COSs
#define UC_ELEPHANT_COSs ("UC_ELEPHANT_COS")
#endif
#ifndef UC_GREEN_PKTs
#define UC_GREEN_PKTs ("UC_GREEN_PKT")
#endif
#ifndef UC_HASH_USE_SRC_PORTs
#define UC_HASH_USE_SRC_PORTs ("UC_HASH_USE_SRC_PORT")
#endif
#ifndef UC_MEMBER_CNTs
#define UC_MEMBER_CNTs ("UC_MEMBER_CNT")
#endif
#ifndef UC_MEMBER_MODIDs
#define UC_MEMBER_MODIDs ("UC_MEMBER_MODID")
#endif
#ifndef UC_MEMBER_MODPORTs
#define UC_MEMBER_MODPORTs ("UC_MEMBER_MODPORT")
#endif
#ifndef UC_MIN_USAGE_CELLSs
#define UC_MIN_USAGE_CELLSs ("UC_MIN_USAGE_CELLS")
#endif
#ifndef UC_MPLSs
#define UC_MPLSs ("UC_MPLS")
#endif
#ifndef UC_NUM_ENTRIESs
#define UC_NUM_ENTRIESs ("UC_NUM_ENTRIES")
#endif
#ifndef UC_OFFSETs
#define UC_OFFSETs ("UC_OFFSET")
#endif
#ifndef UC_PKTs
#define UC_PKTs ("UC_PKT")
#endif
#ifndef UC_PKT_MC_COSs
#define UC_PKT_MC_COSs ("UC_PKT_MC_COS")
#endif
#ifndef UC_PKT_MC_COS_OVERRIDEs
#define UC_PKT_MC_COS_OVERRIDEs ("UC_PKT_MC_COS_OVERRIDE")
#endif
#ifndef UC_PORT_SERVICE_POOLs
#define UC_PORT_SERVICE_POOLs ("UC_PORT_SERVICE_POOL")
#endif
#ifndef UC_Qs
#define UC_Qs ("UC_Q")
#endif
#ifndef UC_QUEUE_LIMIT_EXCEEDSs
#define UC_QUEUE_LIMIT_EXCEEDSs ("UC_QUEUE_LIMIT_EXCEEDS")
#endif
#ifndef UC_Q_CELLSs
#define UC_Q_CELLSs ("UC_Q_CELLS")
#endif
#ifndef UC_Q_GRP_MIN_GUARANTEE_CELLSs
#define UC_Q_GRP_MIN_GUARANTEE_CELLSs ("UC_Q_GRP_MIN_GUARANTEE_CELLS")
#endif
#ifndef UC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs
#define UC_Q_GRP_MIN_GUARANTEE_CELLS_OPERs ("UC_Q_GRP_MIN_GUARANTEE_CELLS_OPER")
#endif
#ifndef UC_Q_INVALIDs
#define UC_Q_INVALIDs ("UC_Q_INVALID")
#endif
#ifndef UC_Q_LIMIT_EXCEEDSs
#define UC_Q_LIMIT_EXCEEDSs ("UC_Q_LIMIT_EXCEEDS")
#endif
#ifndef UC_Q_PORTs
#define UC_Q_PORTs ("UC_Q_PORT")
#endif
#ifndef UC_RED_PKTs
#define UC_RED_PKTs ("UC_RED_PKT")
#endif
#ifndef UC_RTAGs
#define UC_RTAGs ("UC_RTAG")
#endif
#ifndef UC_SHARED_USAGE_CELLSs
#define UC_SHARED_USAGE_CELLSs ("UC_SHARED_USAGE_CELLS")
#endif
#ifndef UC_SUBSET_SELECTs
#define UC_SUBSET_SELECTs ("UC_SUBSET_SELECT")
#endif
#ifndef UC_TM_EBST_DATA_IDs
#define UC_TM_EBST_DATA_IDs ("UC_TM_EBST_DATA_ID")
#endif
#ifndef UC_TOTAL_USAGE_CELLSs
#define UC_TOTAL_USAGE_CELLSs ("UC_TOTAL_USAGE_CELLS")
#endif
#ifndef UC_YELLOW_PKTs
#define UC_YELLOW_PKTs ("UC_YELLOW_PKT")
#endif
#ifndef UDFs
#define UDFs ("UDF")
#endif
#ifndef UDF0_DATAs
#define UDF0_DATAs ("UDF0_DATA")
#endif
#ifndef UDF0_DATA_MASKs
#define UDF0_DATA_MASKs ("UDF0_DATA_MASK")
#endif
#ifndef UDF1_CHUNK2_MASKs
#define UDF1_CHUNK2_MASKs ("UDF1_CHUNK2_MASK")
#endif
#ifndef UDF1_DATAs
#define UDF1_DATAs ("UDF1_DATA")
#endif
#ifndef UDF1_DATA_MASKs
#define UDF1_DATA_MASKs ("UDF1_DATA_MASK")
#endif
#ifndef UDF1_OBJ0s
#define UDF1_OBJ0s ("UDF1_OBJ0")
#endif
#ifndef UDF1_OBJ1s
#define UDF1_OBJ1s ("UDF1_OBJ1")
#endif
#ifndef UDF1_OBJ2s
#define UDF1_OBJ2s ("UDF1_OBJ2")
#endif
#ifndef UDF1_OBJ3s
#define UDF1_OBJ3s ("UDF1_OBJ3")
#endif
#ifndef UDF1_OBJ4s
#define UDF1_OBJ4s ("UDF1_OBJ4")
#endif
#ifndef UDF1_OBJ5s
#define UDF1_OBJ5s ("UDF1_OBJ5")
#endif
#ifndef UDF1_OBJ6s
#define UDF1_OBJ6s ("UDF1_OBJ6")
#endif
#ifndef UDF1_OBJ7s
#define UDF1_OBJ7s ("UDF1_OBJ7")
#endif
#ifndef UDF2_DATAs
#define UDF2_DATAs ("UDF2_DATA")
#endif
#ifndef UDF2_DATA_MASKs
#define UDF2_DATA_MASKs ("UDF2_DATA_MASK")
#endif
#ifndef UDF2_OBJ0s
#define UDF2_OBJ0s ("UDF2_OBJ0")
#endif
#ifndef UDF2_OBJ1s
#define UDF2_OBJ1s ("UDF2_OBJ1")
#endif
#ifndef UDF2_OBJ2s
#define UDF2_OBJ2s ("UDF2_OBJ2")
#endif
#ifndef UDF2_OBJ3s
#define UDF2_OBJ3s ("UDF2_OBJ3")
#endif
#ifndef UDF2_OBJ4s
#define UDF2_OBJ4s ("UDF2_OBJ4")
#endif
#ifndef UDF2_OBJ5s
#define UDF2_OBJ5s ("UDF2_OBJ5")
#endif
#ifndef UDF2_OBJ6s
#define UDF2_OBJ6s ("UDF2_OBJ6")
#endif
#ifndef UDF2_OBJ7s
#define UDF2_OBJ7s ("UDF2_OBJ7")
#endif
#ifndef UDF3_DATAs
#define UDF3_DATAs ("UDF3_DATA")
#endif
#ifndef UDF3_DATA_MASKs
#define UDF3_DATA_MASKs ("UDF3_DATA_MASK")
#endif
#ifndef UDF6_DATA_MASKs
#define UDF6_DATA_MASKs ("UDF6_DATA_MASK")
#endif
#ifndef UDF7_DATA_MASKs
#define UDF7_DATA_MASKs ("UDF7_DATA_MASK")
#endif
#ifndef UDF_CAM_BIST_CONFIG_1_64Rs
#define UDF_CAM_BIST_CONFIG_1_64Rs ("UDF_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef UDF_CAM_BIST_CONFIG_64Rs
#define UDF_CAM_BIST_CONFIG_64Rs ("UDF_CAM_BIST_CONFIG_64R")
#endif
#ifndef UDF_CAM_BIST_STATUSRs
#define UDF_CAM_BIST_STATUSRs ("UDF_CAM_BIST_STATUSR")
#endif
#ifndef UDF_CAM_CONTROLRs
#define UDF_CAM_CONTROLRs ("UDF_CAM_CONTROLR")
#endif
#ifndef UDF_CONDITIONAL_CHECK_TABLE_CAMMs
#define UDF_CONDITIONAL_CHECK_TABLE_CAMMs ("UDF_CONDITIONAL_CHECK_TABLE_CAMM")
#endif
#ifndef UDF_CONDITIONAL_CHECK_TABLE_RAMMs
#define UDF_CONDITIONAL_CHECK_TABLE_RAMMs ("UDF_CONDITIONAL_CHECK_TABLE_RAMM")
#endif
#ifndef UDF_CONDITIONAL_CHECK_TABLE_RAM_1Ms
#define UDF_CONDITIONAL_CHECK_TABLE_RAM_1Ms ("UDF_CONDITIONAL_CHECK_TABLE_RAM_1M")
#endif
#ifndef UDF_CONFIGs
#define UDF_CONFIGs ("UDF_CONFIG")
#endif
#ifndef UDF_OPERMODE_PIPEUNIQUEs
#define UDF_OPERMODE_PIPEUNIQUEs ("UDF_OPERMODE_PIPEUNIQUE")
#endif
#ifndef UDF_POLICY_ID_NOT_EXISTSs
#define UDF_POLICY_ID_NOT_EXISTSs ("UDF_POLICY_ID_NOT_EXISTS")
#endif
#ifndef UDPs
#define UDPs ("UDP")
#endif
#ifndef UDP_DST_PORT_EQUAL_TO_SRC_PORTs
#define UDP_DST_PORT_EQUAL_TO_SRC_PORTs ("UDP_DST_PORT_EQUAL_TO_SRC_PORT")
#endif
#ifndef UDP_IPV4_DOUBLE_TAGs
#define UDP_IPV4_DOUBLE_TAGs ("UDP_IPV4_DOUBLE_TAG")
#endif
#ifndef UDP_IPV4_SINGLE_TAGs
#define UDP_IPV4_SINGLE_TAGs ("UDP_IPV4_SINGLE_TAG")
#endif
#ifndef UDP_IPV4_UNTAGs
#define UDP_IPV4_UNTAGs ("UDP_IPV4_UNTAG")
#endif
#ifndef UDP_IPV6_DOUBLE_TAGs
#define UDP_IPV6_DOUBLE_TAGs ("UDP_IPV6_DOUBLE_TAG")
#endif
#ifndef UDP_IPV6_SINGLE_TAGs
#define UDP_IPV6_SINGLE_TAGs ("UDP_IPV6_SINGLE_TAG")
#endif
#ifndef UDP_IPV6_UNTAGs
#define UDP_IPV6_UNTAGs ("UDP_IPV6_UNTAG")
#endif
#ifndef UDP_TYPEs
#define UDP_TYPEs ("UDP_TYPE")
#endif
#ifndef UFT_BANK0s
#define UFT_BANK0s ("UFT_BANK0")
#endif
#ifndef UFT_BANK1s
#define UFT_BANK1s ("UFT_BANK1")
#endif
#ifndef UFT_BANK2s
#define UFT_BANK2s ("UFT_BANK2")
#endif
#ifndef UFT_BANK3s
#define UFT_BANK3s ("UFT_BANK3")
#endif
#ifndef UFT_BANK4s
#define UFT_BANK4s ("UFT_BANK4")
#endif
#ifndef UFT_BANK5s
#define UFT_BANK5s ("UFT_BANK5")
#endif
#ifndef UFT_BANK6s
#define UFT_BANK6s ("UFT_BANK6")
#endif
#ifndef UFT_BANK7s
#define UFT_BANK7s ("UFT_BANK7")
#endif
#ifndef UFT_MINI_BANK0s
#define UFT_MINI_BANK0s ("UFT_MINI_BANK0")
#endif
#ifndef UFT_MINI_BANK1s
#define UFT_MINI_BANK1s ("UFT_MINI_BANK1")
#endif
#ifndef UFT_MINI_BANK2s
#define UFT_MINI_BANK2s ("UFT_MINI_BANK2")
#endif
#ifndef UFT_MINI_BANK3s
#define UFT_MINI_BANK3s ("UFT_MINI_BANK3")
#endif
#ifndef UFT_MINI_BANK4s
#define UFT_MINI_BANK4s ("UFT_MINI_BANK4")
#endif
#ifndef UFT_MINI_BANK5s
#define UFT_MINI_BANK5s ("UFT_MINI_BANK5")
#endif
#ifndef UFT_SHARED_BANKS_CONTROLMs
#define UFT_SHARED_BANKS_CONTROLMs ("UFT_SHARED_BANKS_CONTROLM")
#endif
#ifndef UM_TABLEMs
#define UM_TABLEMs ("UM_TABLEM")
#endif
#ifndef UNCORRECTABLE_CODE_WORDSs
#define UNCORRECTABLE_CODE_WORDSs ("UNCORRECTABLE_CODE_WORDS")
#endif
#ifndef UNDERLAY_L3_EIF_IDs
#define UNDERLAY_L3_EIF_IDs ("UNDERLAY_L3_EIF_ID")
#endif
#ifndef UNDERLAY_L3_EIF_VALIDs
#define UNDERLAY_L3_EIF_VALIDs ("UNDERLAY_L3_EIF_VALID")
#endif
#ifndef UNDERLAY_NHOP_IDs
#define UNDERLAY_NHOP_IDs ("UNDERLAY_NHOP_ID")
#endif
#ifndef UNDERLAY_RANDOM_SEEDs
#define UNDERLAY_RANDOM_SEEDs ("UNDERLAY_RANDOM_SEED")
#endif
#ifndef UNEXPECTED_MEG_DEFECTs
#define UNEXPECTED_MEG_DEFECTs ("UNEXPECTED_MEG_DEFECT")
#endif
#ifndef UNEXPECTED_MEG_DEFECT_CLEARs
#define UNEXPECTED_MEG_DEFECT_CLEARs ("UNEXPECTED_MEG_DEFECT_CLEAR")
#endif
#ifndef UNICAST_DROP_CONFIGRs
#define UNICAST_DROP_CONFIGRs ("UNICAST_DROP_CONFIGR")
#endif
#ifndef UNICAST_QUEUEINGs
#define UNICAST_QUEUEINGs ("UNICAST_QUEUEING")
#endif
#ifndef UNICAST_SWITCHEDs
#define UNICAST_SWITCHEDs ("UNICAST_SWITCHED")
#endif
#ifndef UNKNOWNs
#define UNKNOWNs ("UNKNOWN")
#endif
#ifndef UNKNOWN_HIGIGs
#define UNKNOWN_HIGIGs ("UNKNOWN_HIGIG")
#endif
#ifndef UNKNOWN_MCs
#define UNKNOWN_MCs ("UNKNOWN_MC")
#endif
#ifndef UNKNOWN_MCAST_BLOCK_MASKMs
#define UNKNOWN_MCAST_BLOCK_MASKMs ("UNKNOWN_MCAST_BLOCK_MASKM")
#endif
#ifndef UNKNOWN_MC_DROPs
#define UNKNOWN_MC_DROPs ("UNKNOWN_MC_DROP")
#endif
#ifndef UNKNOWN_MC_MASK_MODEs
#define UNKNOWN_MC_MASK_MODEs ("UNKNOWN_MC_MASK_MODE")
#endif
#ifndef UNKNOWN_MC_TO_CPUs
#define UNKNOWN_MC_TO_CPUs ("UNKNOWN_MC_TO_CPU")
#endif
#ifndef UNKNOWN_UCs
#define UNKNOWN_UCs ("UNKNOWN_UC")
#endif
#ifndef UNKNOWN_UCAST_BLOCK_MASKMs
#define UNKNOWN_UCAST_BLOCK_MASKMs ("UNKNOWN_UCAST_BLOCK_MASKM")
#endif
#ifndef UNKNOWN_UC_DROPs
#define UNKNOWN_UC_DROPs ("UNKNOWN_UC_DROP")
#endif
#ifndef UNKNOWN_UC_MASK_MODEs
#define UNKNOWN_UC_MASK_MODEs ("UNKNOWN_UC_MASK_MODE")
#endif
#ifndef UNKNOWN_UC_TO_CPUs
#define UNKNOWN_UC_TO_CPUs ("UNKNOWN_UC_TO_CPU")
#endif
#ifndef UNKNOWN_VLANs
#define UNKNOWN_VLANs ("UNKNOWN_VLAN")
#endif
#ifndef UNKNOWN_VLAN_MASKs
#define UNKNOWN_VLAN_MASKs ("UNKNOWN_VLAN_MASK")
#endif
#ifndef UNKNOWN_VLAN_TO_CPUs
#define UNKNOWN_VLAN_TO_CPUs ("UNKNOWN_VLAN_TO_CPU")
#endif
#ifndef UNMARKEDs
#define UNMARKEDs ("UNMARKED")
#endif
#ifndef UNRELIABLE_LOSs
#define UNRELIABLE_LOSs ("UNRELIABLE_LOS")
#endif
#ifndef UNRELIABLE_LOS_AUTOs
#define UNRELIABLE_LOS_AUTOs ("UNRELIABLE_LOS_AUTO")
#endif
#ifndef UNRESOLVED_SIP_TO_CPUs
#define UNRESOLVED_SIP_TO_CPUs ("UNRESOLVED_SIP_TO_CPU")
#endif
#ifndef UNSECURED_DATA_PKTs
#define UNSECURED_DATA_PKTs ("UNSECURED_DATA_PKT")
#endif
#ifndef UNSUPPORTED_WIRE_FORMATs
#define UNSUPPORTED_WIRE_FORMATs ("UNSUPPORTED_WIRE_FORMAT")
#endif
#ifndef UNTAGs
#define UNTAGs ("UNTAG")
#endif
#ifndef UNTAGGEDs
#define UNTAGGEDs ("UNTAGGED")
#endif
#ifndef UPs
#define UPs ("UP")
#endif
#ifndef UPDATE_DEST_PORTs
#define UPDATE_DEST_PORTs ("UPDATE_DEST_PORT")
#endif
#ifndef UPDATE_IP_LENGTHs
#define UPDATE_IP_LENGTHs ("UPDATE_IP_LENGTH")
#endif
#ifndef UPDATE_L3_L4s
#define UPDATE_L3_L4s ("UPDATE_L3_L4")
#endif
#ifndef UPDATE_LENGTHs
#define UPDATE_LENGTHs ("UPDATE_LENGTH")
#endif
#ifndef UPDATE_MODE_As
#define UPDATE_MODE_As ("UPDATE_MODE_A")
#endif
#ifndef UPDATE_MODE_Bs
#define UPDATE_MODE_Bs ("UPDATE_MODE_B")
#endif
#ifndef UPDATE_NONEs
#define UPDATE_NONEs ("UPDATE_NONE")
#endif
#ifndef UPDATE_OPCODEs
#define UPDATE_OPCODEs ("UPDATE_OPCODE")
#endif
#ifndef UPDATE_UDP_LENGTHs
#define UPDATE_UDP_LENGTHs ("UPDATE_UDP_LENGTH")
#endif
#ifndef URPFs
#define URPFs ("URPF")
#endif
#ifndef URPF_DEFAULT_ROUTE_CHECKs
#define URPF_DEFAULT_ROUTE_CHECKs ("URPF_DEFAULT_ROUTE_CHECK")
#endif
#ifndef URPF_DROPs
#define URPF_DROPs ("URPF_DROP")
#endif
#ifndef URPF_FAILs
#define URPF_FAILs ("URPF_FAIL")
#endif
#ifndef URPF_FAIL_MASKs
#define URPF_FAIL_MASKs ("URPF_FAIL_MASK")
#endif
#ifndef URPF_MODEs
#define URPF_MODEs ("URPF_MODE")
#endif
#ifndef USAGE_CELLSs
#define USAGE_CELLSs ("USAGE_CELLS")
#endif
#ifndef USER_DEFINED_PROTOCOL_DST_MACs
#define USER_DEFINED_PROTOCOL_DST_MACs ("USER_DEFINED_PROTOCOL_DST_MAC")
#endif
#ifndef USER_DEFINED_PROTOCOL_DST_MAC_MASKs
#define USER_DEFINED_PROTOCOL_DST_MAC_MASKs ("USER_DEFINED_PROTOCOL_DST_MAC_MASK")
#endif
#ifndef USER_DEFINED_PROTOCOL_ETHERTYPEs
#define USER_DEFINED_PROTOCOL_ETHERTYPEs ("USER_DEFINED_PROTOCOL_ETHERTYPE")
#endif
#ifndef USER_DEFINED_PROTOCOL_ETHERTYPE_MASKs
#define USER_DEFINED_PROTOCOL_ETHERTYPE_MASKs ("USER_DEFINED_PROTOCOL_ETHERTYPE_MASK")
#endif
#ifndef USER_DEFINED_PROTOCOL_MATCHs
#define USER_DEFINED_PROTOCOL_MATCHs ("USER_DEFINED_PROTOCOL_MATCH")
#endif
#ifndef USER_DEFINED_PROTOCOL_TRAFFIC_CLASSs
#define USER_DEFINED_PROTOCOL_TRAFFIC_CLASSs ("USER_DEFINED_PROTOCOL_TRAFFIC_CLASS")
#endif
#ifndef USER_DEFINED_VALUEs
#define USER_DEFINED_VALUEs ("USER_DEFINED_VALUE")
#endif
#ifndef USE_0s
#define USE_0s ("USE_0")
#endif
#ifndef USE_0_0s
#define USE_0_0s ("USE_0_0")
#endif
#ifndef USE_0_1s
#define USE_0_1s ("USE_0_1")
#endif
#ifndef USE_1s
#define USE_1s ("USE_1")
#endif
#ifndef USE_1_0s
#define USE_1_0s ("USE_1_0")
#endif
#ifndef USE_1_1s
#define USE_1_1s ("USE_1_1")
#endif
#ifndef USE_BLOCK_MASK_As
#define USE_BLOCK_MASK_As ("USE_BLOCK_MASK_A")
#endif
#ifndef USE_BLOCK_MASK_A_Bs
#define USE_BLOCK_MASK_A_Bs ("USE_BLOCK_MASK_A_B")
#endif
#ifndef USE_BLOCK_MASK_Bs
#define USE_BLOCK_MASK_Bs ("USE_BLOCK_MASK_B")
#endif
#ifndef USE_DEST_PORTs
#define USE_DEST_PORTs ("USE_DEST_PORT")
#endif
#ifndef USE_DIP_IN_HASH_CALCs
#define USE_DIP_IN_HASH_CALCs ("USE_DIP_IN_HASH_CALC")
#endif
#ifndef USE_GTP_TEIDs
#define USE_GTP_TEIDs ("USE_GTP_TEID")
#endif
#ifndef USE_INNER_DFs
#define USE_INNER_DFs ("USE_INNER_DF")
#endif
#ifndef USE_INNER_LABELs
#define USE_INNER_LABELs ("USE_INNER_LABEL")
#endif
#ifndef USE_IVID_AS_OVIDs
#define USE_IVID_AS_OVIDs ("USE_IVID_AS_OVID")
#endif
#ifndef USE_L4_DST_PORTs
#define USE_L4_DST_PORTs ("USE_L4_DST_PORT")
#endif
#ifndef USE_L4_PORTs
#define USE_L4_PORTs ("USE_L4_PORT")
#endif
#ifndef USE_LSBs
#define USE_LSBs ("USE_LSB")
#endif
#ifndef USE_MAX_USAGE_CELLSs
#define USE_MAX_USAGE_CELLSs ("USE_MAX_USAGE_CELLS")
#endif
#ifndef USE_METADATA_PROFILEs
#define USE_METADATA_PROFILEs ("USE_METADATA_PROFILE")
#endif
#ifndef USE_MOST_SIGNIFICANT_BYTE_AS_FLOW_IDs
#define USE_MOST_SIGNIFICANT_BYTE_AS_FLOW_IDs ("USE_MOST_SIGNIFICANT_BYTE_AS_FLOW_ID")
#endif
#ifndef USE_MPLS_STACK_HASH0_CNTAG_RPIDs
#define USE_MPLS_STACK_HASH0_CNTAG_RPIDs ("USE_MPLS_STACK_HASH0_CNTAG_RPID")
#endif
#ifndef USE_MPLS_STACK_HASH0_DST_MODIDs
#define USE_MPLS_STACK_HASH0_DST_MODIDs ("USE_MPLS_STACK_HASH0_DST_MODID")
#endif
#ifndef USE_MPLS_STACK_HASH0_DST_PORTs
#define USE_MPLS_STACK_HASH0_DST_PORTs ("USE_MPLS_STACK_HASH0_DST_PORT")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_EGR_PORT_ID_LOWERs
#define USE_MPLS_STACK_HASH0_EXT_EGR_PORT_ID_LOWERs ("USE_MPLS_STACK_HASH0_EXT_EGR_PORT_ID_LOWER")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs
#define USE_MPLS_STACK_HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs ("USE_MPLS_STACK_HASH0_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_2ND_LABEL_15_0s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_2ND_LABEL_15_0s ("USE_MPLS_STACK_HASH0_EXT_MPLS_2ND_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_3RD_LABEL_15_0s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_3RD_LABEL_15_0s ("USE_MPLS_STACK_HASH0_EXT_MPLS_3RD_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_15_0s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_15_0s ("USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_19_16s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_19_16s ("USE_MPLS_STACK_HASH0_EXT_MPLS_4TH_LABEL_19_16")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_15_0s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_15_0s ("USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_19_16s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_19_16s ("USE_MPLS_STACK_HASH0_EXT_MPLS_5TH_LABEL_19_16")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_LABELS_19_16s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_LABELS_19_16s ("USE_MPLS_STACK_HASH0_EXT_MPLS_LABELS_19_16")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_MPLS_TOP_LABEL_15_0s
#define USE_MPLS_STACK_HASH0_EXT_MPLS_TOP_LABEL_15_0s ("USE_MPLS_STACK_HASH0_EXT_MPLS_TOP_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_1s
#define USE_MPLS_STACK_HASH0_EXT_UDF_1s ("USE_MPLS_STACK_HASH0_EXT_UDF_1")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_2s
#define USE_MPLS_STACK_HASH0_EXT_UDF_2s ("USE_MPLS_STACK_HASH0_EXT_UDF_2")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_3s
#define USE_MPLS_STACK_HASH0_EXT_UDF_3s ("USE_MPLS_STACK_HASH0_EXT_UDF_3")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_4s
#define USE_MPLS_STACK_HASH0_EXT_UDF_4s ("USE_MPLS_STACK_HASH0_EXT_UDF_4")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_5s
#define USE_MPLS_STACK_HASH0_EXT_UDF_5s ("USE_MPLS_STACK_HASH0_EXT_UDF_5")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_6s
#define USE_MPLS_STACK_HASH0_EXT_UDF_6s ("USE_MPLS_STACK_HASH0_EXT_UDF_6")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_7s
#define USE_MPLS_STACK_HASH0_EXT_UDF_7s ("USE_MPLS_STACK_HASH0_EXT_UDF_7")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_UDF_8s
#define USE_MPLS_STACK_HASH0_EXT_UDF_8s ("USE_MPLS_STACK_HASH0_EXT_UDF_8")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_VLAN_IDs
#define USE_MPLS_STACK_HASH0_EXT_VLAN_IDs ("USE_MPLS_STACK_HASH0_EXT_VLAN_ID")
#endif
#ifndef USE_MPLS_STACK_HASH0_EXT_VRF_IDs
#define USE_MPLS_STACK_HASH0_EXT_VRF_IDs ("USE_MPLS_STACK_HASH0_EXT_VRF_ID")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_2ND_LABELs
#define USE_MPLS_STACK_HASH0_MPLS_2ND_LABELs ("USE_MPLS_STACK_HASH0_MPLS_2ND_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_3RD_LABELs
#define USE_MPLS_STACK_HASH0_MPLS_3RD_LABELs ("USE_MPLS_STACK_HASH0_MPLS_3RD_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_4MSB_4TH_LABELs
#define USE_MPLS_STACK_HASH0_MPLS_4MSB_4TH_LABELs ("USE_MPLS_STACK_HASH0_MPLS_4MSB_4TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_4MSB_5TH_LABELs
#define USE_MPLS_STACK_HASH0_MPLS_4MSB_5TH_LABELs ("USE_MPLS_STACK_HASH0_MPLS_4MSB_5TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_4TH_LABELs
#define USE_MPLS_STACK_HASH0_MPLS_4TH_LABELs ("USE_MPLS_STACK_HASH0_MPLS_4TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_5TH_LABELs
#define USE_MPLS_STACK_HASH0_MPLS_5TH_LABELs ("USE_MPLS_STACK_HASH0_MPLS_5TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_LABELS_4MSBs
#define USE_MPLS_STACK_HASH0_MPLS_LABELS_4MSBs ("USE_MPLS_STACK_HASH0_MPLS_LABELS_4MSB")
#endif
#ifndef USE_MPLS_STACK_HASH0_MPLS_TOP_LABELs
#define USE_MPLS_STACK_HASH0_MPLS_TOP_LABELs ("USE_MPLS_STACK_HASH0_MPLS_TOP_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH0_SRC_MODIDs
#define USE_MPLS_STACK_HASH0_SRC_MODIDs ("USE_MPLS_STACK_HASH0_SRC_MODID")
#endif
#ifndef USE_MPLS_STACK_HASH0_SRC_PORTs
#define USE_MPLS_STACK_HASH0_SRC_PORTs ("USE_MPLS_STACK_HASH0_SRC_PORT")
#endif
#ifndef USE_MPLS_STACK_HASH1_CNTAG_RPIDs
#define USE_MPLS_STACK_HASH1_CNTAG_RPIDs ("USE_MPLS_STACK_HASH1_CNTAG_RPID")
#endif
#ifndef USE_MPLS_STACK_HASH1_DST_MODIDs
#define USE_MPLS_STACK_HASH1_DST_MODIDs ("USE_MPLS_STACK_HASH1_DST_MODID")
#endif
#ifndef USE_MPLS_STACK_HASH1_DST_PORTs
#define USE_MPLS_STACK_HASH1_DST_PORTs ("USE_MPLS_STACK_HASH1_DST_PORT")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_EGR_PORT_ID_LOWERs
#define USE_MPLS_STACK_HASH1_EXT_EGR_PORT_ID_LOWERs ("USE_MPLS_STACK_HASH1_EXT_EGR_PORT_ID_LOWER")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs
#define USE_MPLS_STACK_HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPERs ("USE_MPLS_STACK_HASH1_EXT_ING_PORT_ID_EGR_PORT_ID_UPPER")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_2ND_LABEL_15_0s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_2ND_LABEL_15_0s ("USE_MPLS_STACK_HASH1_EXT_MPLS_2ND_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_3RD_LABEL_15_0s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_3RD_LABEL_15_0s ("USE_MPLS_STACK_HASH1_EXT_MPLS_3RD_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_15_0s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_15_0s ("USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_19_16s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_19_16s ("USE_MPLS_STACK_HASH1_EXT_MPLS_4TH_LABEL_19_16")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_15_0s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_15_0s ("USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_19_16s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_19_16s ("USE_MPLS_STACK_HASH1_EXT_MPLS_5TH_LABEL_19_16")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_LABELS_19_16s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_LABELS_19_16s ("USE_MPLS_STACK_HASH1_EXT_MPLS_LABELS_19_16")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_MPLS_TOP_LABEL_15_0s
#define USE_MPLS_STACK_HASH1_EXT_MPLS_TOP_LABEL_15_0s ("USE_MPLS_STACK_HASH1_EXT_MPLS_TOP_LABEL_15_0")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_1s
#define USE_MPLS_STACK_HASH1_EXT_UDF_1s ("USE_MPLS_STACK_HASH1_EXT_UDF_1")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_2s
#define USE_MPLS_STACK_HASH1_EXT_UDF_2s ("USE_MPLS_STACK_HASH1_EXT_UDF_2")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_3s
#define USE_MPLS_STACK_HASH1_EXT_UDF_3s ("USE_MPLS_STACK_HASH1_EXT_UDF_3")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_4s
#define USE_MPLS_STACK_HASH1_EXT_UDF_4s ("USE_MPLS_STACK_HASH1_EXT_UDF_4")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_5s
#define USE_MPLS_STACK_HASH1_EXT_UDF_5s ("USE_MPLS_STACK_HASH1_EXT_UDF_5")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_6s
#define USE_MPLS_STACK_HASH1_EXT_UDF_6s ("USE_MPLS_STACK_HASH1_EXT_UDF_6")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_7s
#define USE_MPLS_STACK_HASH1_EXT_UDF_7s ("USE_MPLS_STACK_HASH1_EXT_UDF_7")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_UDF_8s
#define USE_MPLS_STACK_HASH1_EXT_UDF_8s ("USE_MPLS_STACK_HASH1_EXT_UDF_8")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_VLAN_IDs
#define USE_MPLS_STACK_HASH1_EXT_VLAN_IDs ("USE_MPLS_STACK_HASH1_EXT_VLAN_ID")
#endif
#ifndef USE_MPLS_STACK_HASH1_EXT_VRF_IDs
#define USE_MPLS_STACK_HASH1_EXT_VRF_IDs ("USE_MPLS_STACK_HASH1_EXT_VRF_ID")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_2ND_LABELs
#define USE_MPLS_STACK_HASH1_MPLS_2ND_LABELs ("USE_MPLS_STACK_HASH1_MPLS_2ND_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_3RD_LABELs
#define USE_MPLS_STACK_HASH1_MPLS_3RD_LABELs ("USE_MPLS_STACK_HASH1_MPLS_3RD_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_4MSB_4TH_LABELs
#define USE_MPLS_STACK_HASH1_MPLS_4MSB_4TH_LABELs ("USE_MPLS_STACK_HASH1_MPLS_4MSB_4TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_4MSB_5TH_LABELs
#define USE_MPLS_STACK_HASH1_MPLS_4MSB_5TH_LABELs ("USE_MPLS_STACK_HASH1_MPLS_4MSB_5TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_4TH_LABELs
#define USE_MPLS_STACK_HASH1_MPLS_4TH_LABELs ("USE_MPLS_STACK_HASH1_MPLS_4TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_5TH_LABELs
#define USE_MPLS_STACK_HASH1_MPLS_5TH_LABELs ("USE_MPLS_STACK_HASH1_MPLS_5TH_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_LABELS_4MSBs
#define USE_MPLS_STACK_HASH1_MPLS_LABELS_4MSBs ("USE_MPLS_STACK_HASH1_MPLS_LABELS_4MSB")
#endif
#ifndef USE_MPLS_STACK_HASH1_MPLS_TOP_LABELs
#define USE_MPLS_STACK_HASH1_MPLS_TOP_LABELs ("USE_MPLS_STACK_HASH1_MPLS_TOP_LABEL")
#endif
#ifndef USE_MPLS_STACK_HASH1_SRC_MODIDs
#define USE_MPLS_STACK_HASH1_SRC_MODIDs ("USE_MPLS_STACK_HASH1_SRC_MODID")
#endif
#ifndef USE_MPLS_STACK_HASH1_SRC_PORTs
#define USE_MPLS_STACK_HASH1_SRC_PORTs ("USE_MPLS_STACK_HASH1_SRC_PORT")
#endif
#ifndef USE_NONEs
#define USE_NONEs ("USE_NONE")
#endif
#ifndef USE_OBJ_1s
#define USE_OBJ_1s ("USE_OBJ_1")
#endif
#ifndef USE_OBJ_2s
#define USE_OBJ_2s ("USE_OBJ_2")
#endif
#ifndef USE_OBJ_3s
#define USE_OBJ_3s ("USE_OBJ_3")
#endif
#ifndef USE_OBJ_4s
#define USE_OBJ_4s ("USE_OBJ_4")
#endif
#ifndef USE_PAIRED_COUNTERs
#define USE_PAIRED_COUNTERs ("USE_PAIRED_COUNTER")
#endif
#ifndef USE_PAYLOAD_IP_PROTO_FOR_RESPONSIVEs
#define USE_PAYLOAD_IP_PROTO_FOR_RESPONSIVEs ("USE_PAYLOAD_IP_PROTO_FOR_RESPONSIVE")
#endif
#ifndef USE_PKTLENs
#define USE_PKTLENs ("USE_PKTLEN")
#endif
#ifndef USE_PORTs
#define USE_PORTs ("USE_PORT")
#endif
#ifndef USE_PORT_LBNs
#define USE_PORT_LBNs ("USE_PORT_LBN")
#endif
#ifndef USE_PORT_SERVICE_POOL_MINs
#define USE_PORT_SERVICE_POOL_MINs ("USE_PORT_SERVICE_POOL_MIN")
#endif
#ifndef USE_PORT_TRUNK_IDs
#define USE_PORT_TRUNK_IDs ("USE_PORT_TRUNK_ID")
#endif
#ifndef USE_PRI_GRP_MINs
#define USE_PRI_GRP_MINs ("USE_PRI_GRP_MIN")
#endif
#ifndef USE_PROBE_MARKER_1s
#define USE_PROBE_MARKER_1s ("USE_PROBE_MARKER_1")
#endif
#ifndef USE_PROBE_MARKER_2s
#define USE_PROBE_MARKER_2s ("USE_PROBE_MARKER_2")
#endif
#ifndef USE_QGROUP_MINs
#define USE_QGROUP_MINs ("USE_QGROUP_MIN")
#endif
#ifndef USE_RANGE_CHK_1s
#define USE_RANGE_CHK_1s ("USE_RANGE_CHK_1")
#endif
#ifndef USE_RANGE_CHK_2s
#define USE_RANGE_CHK_2s ("USE_RANGE_CHK_2")
#endif
#ifndef USE_RANGE_CHK_3s
#define USE_RANGE_CHK_3s ("USE_RANGE_CHK_3")
#endif
#ifndef USE_RANGE_CHK_4s
#define USE_RANGE_CHK_4s ("USE_RANGE_CHK_4")
#endif
#ifndef USE_SCTP_SRC_AND_DST_L4_PORTs
#define USE_SCTP_SRC_AND_DST_L4_PORTs ("USE_SCTP_SRC_AND_DST_L4_PORT")
#endif
#ifndef USE_SPIs
#define USE_SPIs ("USE_SPI")
#endif
#ifndef USE_SWAP_LABELs
#define USE_SWAP_LABELs ("USE_SWAP_LABEL")
#endif
#ifndef USE_TABLE_FP_VLAN_PORT_GRPs
#define USE_TABLE_FP_VLAN_PORT_GRPs ("USE_TABLE_FP_VLAN_PORT_GRP")
#endif
#ifndef USE_TABLE_VLAN_OUTER_TPID_IDs
#define USE_TABLE_VLAN_OUTER_TPID_IDs ("USE_TABLE_VLAN_OUTER_TPID_ID")
#endif
#ifndef USE_TCP_UDP_PORTs
#define USE_TCP_UDP_PORTs ("USE_TCP_UDP_PORT")
#endif
#ifndef USE_TNL_HDR_HOP_LIMITs
#define USE_TNL_HDR_HOP_LIMITs ("USE_TNL_HDR_HOP_LIMIT")
#endif
#ifndef USE_TNL_HDR_TTLs
#define USE_TNL_HDR_TTLs ("USE_TNL_HDR_TTL")
#endif
#ifndef USE_TNL_L2_DOT1P_CFI_FOR_PHBs
#define USE_TNL_L2_DOT1P_CFI_FOR_PHBs ("USE_TNL_L2_DOT1P_CFI_FOR_PHB")
#endif
#ifndef USE_TNL_L3_DSCP_FOR_PHBs
#define USE_TNL_L3_DSCP_FOR_PHBs ("USE_TNL_L3_DSCP_FOR_PHB")
#endif
#ifndef USE_TRIG_INTERVALs
#define USE_TRIG_INTERVALs ("USE_TRIG_INTERVAL")
#endif
#ifndef USE_TTL_FROM_DECAP_HDRs
#define USE_TTL_FROM_DECAP_HDRs ("USE_TTL_FROM_DECAP_HDR")
#endif
#ifndef USING_HW_SCANs
#define USING_HW_SCANs ("USING_HW_SCAN")
#endif
#ifndef USING_SW_SCANs
#define USING_SW_SCANs ("USING_SW_SCAN")
#endif
#ifndef UT_ICFIs
#define UT_ICFIs ("UT_ICFI")
#endif
#ifndef UT_IPRIs
#define UT_IPRIs ("UT_IPRI")
#endif
#ifndef UT_ITAGs
#define UT_ITAGs ("UT_ITAG")
#endif
#ifndef UT_OCFIs
#define UT_OCFIs ("UT_OCFI")
#endif
#ifndef UT_OPRIs
#define UT_OPRIs ("UT_OPRI")
#endif
#ifndef UT_OTAGs
#define UT_OTAGs ("UT_OTAG")
#endif
#ifndef V4IPMCs
#define V4IPMCs ("V4IPMC")
#endif
#ifndef V4L3s
#define V4L3s ("V4L3")
#endif
#ifndef V6IPMCs
#define V6IPMCs ("V6IPMC")
#endif
#ifndef V6L3s
#define V6L3s ("V6L3")
#endif
#ifndef VALIDs
#define VALIDs ("VALID")
#endif
#ifndef VALIDATE_ERROR_CNTs
#define VALIDATE_ERROR_CNTs ("VALIDATE_ERROR_CNT")
#endif
#ifndef VALID_AND_HARD_EXPIREDs
#define VALID_AND_HARD_EXPIREDs ("VALID_AND_HARD_EXPIRED")
#endif
#ifndef VALID_AND_REPLAY_THDs
#define VALID_AND_REPLAY_THDs ("VALID_AND_REPLAY_THD")
#endif
#ifndef VALID_AND_SOFT_EXPIREDs
#define VALID_AND_SOFT_EXPIREDs ("VALID_AND_SOFT_EXPIRED")
#endif
#ifndef VAL_A_CTR_EGR_EFLEX_OPERAND_PROFILE_IDs
#define VAL_A_CTR_EGR_EFLEX_OPERAND_PROFILE_IDs ("VAL_A_CTR_EGR_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef VAL_A_CTR_ING_EFLEX_OPERAND_PROFILE_IDs
#define VAL_A_CTR_ING_EFLEX_OPERAND_PROFILE_IDs ("VAL_A_CTR_ING_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef VAL_B_CTR_EGR_EFLEX_OPERAND_PROFILE_IDs
#define VAL_B_CTR_EGR_EFLEX_OPERAND_PROFILE_IDs ("VAL_B_CTR_EGR_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef VAL_B_CTR_ING_EFLEX_OPERAND_PROFILE_IDs
#define VAL_B_CTR_ING_EFLEX_OPERAND_PROFILE_IDs ("VAL_B_CTR_ING_EFLEX_OPERAND_PROFILE_ID")
#endif
#ifndef VARIABLE_FLAGs
#define VARIABLE_FLAGs ("VARIABLE_FLAG")
#endif
#ifndef VARIANTs
#define VARIANTs ("VARIANT")
#endif
#ifndef VCO_RATEs
#define VCO_RATEs ("VCO_RATE")
#endif
#ifndef VECTOR_TYPEs
#define VECTOR_TYPEs ("VECTOR_TYPE")
#endif
#ifndef VENDOR_IDs
#define VENDOR_IDs ("VENDOR_ID")
#endif
#ifndef VERSATILE_HASH_0s
#define VERSATILE_HASH_0s ("VERSATILE_HASH_0")
#endif
#ifndef VERSATILE_HASH_1s
#define VERSATILE_HASH_1s ("VERSATILE_HASH_1")
#endif
#ifndef VERSIONs
#define VERSIONs ("VERSION")
#endif
#ifndef VER_EQ_2s
#define VER_EQ_2s ("VER_EQ_2")
#endif
#ifndef VER_GT_OR_EQ_2s
#define VER_GT_OR_EQ_2s ("VER_GT_OR_EQ_2")
#endif
#ifndef VFIs
#define VFIs ("VFI")
#endif
#ifndef VFI_2Ms
#define VFI_2Ms ("VFI_2M")
#endif
#ifndef VFI_AND_DVP_GRP_IDs
#define VFI_AND_DVP_GRP_IDs ("VFI_AND_DVP_GRP_ID")
#endif
#ifndef VFI_AND_PORT_GRP_IDs
#define VFI_AND_PORT_GRP_IDs ("VFI_AND_PORT_GRP_ID")
#endif
#ifndef VFI_CONTROLs
#define VFI_CONTROLs ("VFI_CONTROL")
#endif
#ifndef VFI_CTRLRs
#define VFI_CTRLRs ("VFI_CTRLR")
#endif
#ifndef VFI_EGR_ADAPT_PORT_GRPs
#define VFI_EGR_ADAPT_PORT_GRPs ("VFI_EGR_ADAPT_PORT_GRP")
#endif
#ifndef VFI_EGR_ADAPT_PORT_GRP_KEY_MASKs
#define VFI_EGR_ADAPT_PORT_GRP_KEY_MASKs ("VFI_EGR_ADAPT_PORT_GRP_KEY_MASK")
#endif
#ifndef VFI_EGR_ADAPT_PORT_GRP_LOOKUPs
#define VFI_EGR_ADAPT_PORT_GRP_LOOKUPs ("VFI_EGR_ADAPT_PORT_GRP_LOOKUP")
#endif
#ifndef VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs
#define VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs ("VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP")
#endif
#ifndef VFI_EGR_MEMBER_PORTS_PROFILEs
#define VFI_EGR_MEMBER_PORTS_PROFILEs ("VFI_EGR_MEMBER_PORTS_PROFILE")
#endif
#ifndef VFI_EGR_MEMBER_PORTS_PROFILE_IDs
#define VFI_EGR_MEMBER_PORTS_PROFILE_IDs ("VFI_EGR_MEMBER_PORTS_PROFILE_ID")
#endif
#ifndef VFI_EGR_UNTAGGED_MEMBER_PORTS_PROFILEs
#define VFI_EGR_UNTAGGED_MEMBER_PORTS_PROFILEs ("VFI_EGR_UNTAGGED_MEMBER_PORTS_PROFILE")
#endif
#ifndef VFI_IDs
#define VFI_IDs ("VFI_ID")
#endif
#ifndef VFI_ID_MASKs
#define VFI_ID_MASKs ("VFI_ID_MASK")
#endif
#ifndef VFI_ING_ADAPT_FIRST_LOOKUPs
#define VFI_ING_ADAPT_FIRST_LOOKUPs ("VFI_ING_ADAPT_FIRST_LOOKUP")
#endif
#ifndef VFI_ING_ADAPT_FIRST_LOOKUP_MISS_DROPs
#define VFI_ING_ADAPT_FIRST_LOOKUP_MISS_DROPs ("VFI_ING_ADAPT_FIRST_LOOKUP_MISS_DROP")
#endif
#ifndef VFI_ING_ADAPT_FIRST_LOOKUP_PORT_GRP_MODEs
#define VFI_ING_ADAPT_FIRST_LOOKUP_PORT_GRP_MODEs ("VFI_ING_ADAPT_FIRST_LOOKUP_PORT_GRP_MODE")
#endif
#ifndef VFI_ING_ADAPT_LOOKUP_MISSs
#define VFI_ING_ADAPT_LOOKUP_MISSs ("VFI_ING_ADAPT_LOOKUP_MISS")
#endif
#ifndef VFI_ING_ADAPT_LOOKUP_MISS_DROPs
#define VFI_ING_ADAPT_LOOKUP_MISS_DROPs ("VFI_ING_ADAPT_LOOKUP_MISS_DROP")
#endif
#ifndef VFI_ING_ADAPT_LOOKUP_MISS_TO_CPUs
#define VFI_ING_ADAPT_LOOKUP_MISS_TO_CPUs ("VFI_ING_ADAPT_LOOKUP_MISS_TO_CPU")
#endif
#ifndef VFI_ING_ADAPT_OVID_PORT_GRPs
#define VFI_ING_ADAPT_OVID_PORT_GRPs ("VFI_ING_ADAPT_OVID_PORT_GRP")
#endif
#ifndef VFI_ING_ADAPT_PORT_GRPs
#define VFI_ING_ADAPT_PORT_GRPs ("VFI_ING_ADAPT_PORT_GRP")
#endif
#ifndef VFI_ING_ADAPT_SECOND_LOOKUPs
#define VFI_ING_ADAPT_SECOND_LOOKUPs ("VFI_ING_ADAPT_SECOND_LOOKUP")
#endif
#ifndef VFI_ING_ADAPT_SECOND_LOOKUP_PORT_GRP_MODEs
#define VFI_ING_ADAPT_SECOND_LOOKUP_PORT_GRP_MODEs ("VFI_ING_ADAPT_SECOND_LOOKUP_PORT_GRP_MODE")
#endif
#ifndef VFI_ING_EGR_MEMBER_PORTS_PROFILEs
#define VFI_ING_EGR_MEMBER_PORTS_PROFILEs ("VFI_ING_EGR_MEMBER_PORTS_PROFILE")
#endif
#ifndef VFI_ING_EGR_MEMBER_PORTS_PROFILE_IDs
#define VFI_ING_EGR_MEMBER_PORTS_PROFILE_IDs ("VFI_ING_EGR_MEMBER_PORTS_PROFILE_ID")
#endif
#ifndef VFI_ING_MEMBERSHIP_CHECKs
#define VFI_ING_MEMBERSHIP_CHECKs ("VFI_ING_MEMBERSHIP_CHECK")
#endif
#ifndef VFI_ING_MEMBER_PORTS_PROFILEs
#define VFI_ING_MEMBER_PORTS_PROFILEs ("VFI_ING_MEMBER_PORTS_PROFILE")
#endif
#ifndef VFI_ING_MEMBER_PORTS_PROFILE_IDs
#define VFI_ING_MEMBER_PORTS_PROFILE_IDs ("VFI_ING_MEMBER_PORTS_PROFILE_ID")
#endif
#ifndef VFI_MEMBERSHIP_PROFILE_TABMs
#define VFI_MEMBERSHIP_PROFILE_TABMs ("VFI_MEMBERSHIP_PROFILE_TABM")
#endif
#ifndef VFI_PROFILEs
#define VFI_PROFILEs ("VFI_PROFILE")
#endif
#ifndef VFI_PROFILE_2Ms
#define VFI_PROFILE_2Ms ("VFI_PROFILE_2M")
#endif
#ifndef VFI_PROFILE_IDs
#define VFI_PROFILE_IDs ("VFI_PROFILE_ID")
#endif
#ifndef VFI_PROFILE_TABMs
#define VFI_PROFILE_TABMs ("VFI_PROFILE_TABM")
#endif
#ifndef VFI_STGs
#define VFI_STGs ("VFI_STG")
#endif
#ifndef VFI_STG_IDs
#define VFI_STG_IDs ("VFI_STG_ID")
#endif
#ifndef VFI_TABMs
#define VFI_TABMs ("VFI_TABM")
#endif
#ifndef VFPs
#define VFPs ("VFP")
#endif
#ifndef VFP_CAM_BIST_CONFIG_1_64Rs
#define VFP_CAM_BIST_CONFIG_1_64Rs ("VFP_CAM_BIST_CONFIG_1_64R")
#endif
#ifndef VFP_CAM_BIST_CONFIG_64Rs
#define VFP_CAM_BIST_CONFIG_64Rs ("VFP_CAM_BIST_CONFIG_64R")
#endif
#ifndef VFP_CAM_BIST_STATUSRs
#define VFP_CAM_BIST_STATUSRs ("VFP_CAM_BIST_STATUSR")
#endif
#ifndef VFP_CAM_CONTROLRs
#define VFP_CAM_CONTROLRs ("VFP_CAM_CONTROLR")
#endif
#ifndef VFP_HASH_FIELD_BMAP_TABLE_AMs
#define VFP_HASH_FIELD_BMAP_TABLE_AMs ("VFP_HASH_FIELD_BMAP_TABLE_AM")
#endif
#ifndef VFP_HASH_FIELD_BMAP_TABLE_BMs
#define VFP_HASH_FIELD_BMAP_TABLE_BMs ("VFP_HASH_FIELD_BMAP_TABLE_BM")
#endif
#ifndef VFP_HIs
#define VFP_HIs ("VFP_HI")
#endif
#ifndef VFP_KEY_CONTROL_1Rs
#define VFP_KEY_CONTROL_1Rs ("VFP_KEY_CONTROL_1R")
#endif
#ifndef VFP_KEY_CONTROL_2Rs
#define VFP_KEY_CONTROL_2Rs ("VFP_KEY_CONTROL_2R")
#endif
#ifndef VFP_LOs
#define VFP_LOs ("VFP_LO")
#endif
#ifndef VFP_MASKs
#define VFP_MASKs ("VFP_MASK")
#endif
#ifndef VFP_POLICY_OBJs
#define VFP_POLICY_OBJs ("VFP_POLICY_OBJ")
#endif
#ifndef VFP_POLICY_TABLEMs
#define VFP_POLICY_TABLEMs ("VFP_POLICY_TABLEM")
#endif
#ifndef VFP_POLICY_TABLE_RAM_CONTROLRs
#define VFP_POLICY_TABLE_RAM_CONTROLRs ("VFP_POLICY_TABLE_RAM_CONTROLR")
#endif
#ifndef VFP_SLICE_CONTROLRs
#define VFP_SLICE_CONTROLRs ("VFP_SLICE_CONTROLR")
#endif
#ifndef VFP_SLICE_MAPRs
#define VFP_SLICE_MAPRs ("VFP_SLICE_MAPR")
#endif
#ifndef VFP_TCAMMs
#define VFP_TCAMMs ("VFP_TCAMM")
#endif
#ifndef VFP_TMRs
#define VFP_TMRs ("VFP_TMR")
#endif
#ifndef VIRTUAL_SLICE_GRPs
#define VIRTUAL_SLICE_GRPs ("VIRTUAL_SLICE_GRP")
#endif
#ifndef VIRTUAL_SLICE_IDs
#define VIRTUAL_SLICE_IDs ("VIRTUAL_SLICE_ID")
#endif
#ifndef VLANs
#define VLANs ("VLAN")
#endif
#ifndef VLAN_ASSIGNMENT_BASED_IPV4s
#define VLAN_ASSIGNMENT_BASED_IPV4s ("VLAN_ASSIGNMENT_BASED_IPV4")
#endif
#ifndef VLAN_ASSIGNMENT_BASED_MACs
#define VLAN_ASSIGNMENT_BASED_MACs ("VLAN_ASSIGNMENT_BASED_MAC")
#endif
#ifndef VLAN_ASSIGNMENT_PROTOCOL_IDs
#define VLAN_ASSIGNMENT_PROTOCOL_IDs ("VLAN_ASSIGNMENT_PROTOCOL_ID")
#endif
#ifndef VLAN_BLOCKED_DROPs
#define VLAN_BLOCKED_DROPs ("VLAN_BLOCKED_DROP")
#endif
#ifndef VLAN_CC_OR_PBTs
#define VLAN_CC_OR_PBTs ("VLAN_CC_OR_PBT")
#endif
#ifndef VLAN_EGR_TAG_ACTION_PROFILEs
#define VLAN_EGR_TAG_ACTION_PROFILEs ("VLAN_EGR_TAG_ACTION_PROFILE")
#endif
#ifndef VLAN_EGR_TAG_ACTION_PROFILE_IDs
#define VLAN_EGR_TAG_ACTION_PROFILE_IDs ("VLAN_EGR_TAG_ACTION_PROFILE_ID")
#endif
#ifndef VLAN_FPs
#define VLAN_FPs ("VLAN_FP")
#endif
#ifndef VLAN_IDs
#define VLAN_IDs ("VLAN_ID")
#endif
#ifndef VLAN_ING_TAG_ACTION_PROFILEs
#define VLAN_ING_TAG_ACTION_PROFILEs ("VLAN_ING_TAG_ACTION_PROFILE")
#endif
#ifndef VLAN_ING_TAG_ACTION_PROFILE_IDs
#define VLAN_ING_TAG_ACTION_PROFILE_IDs ("VLAN_ING_TAG_ACTION_PROFILE_ID")
#endif
#ifndef VLAN_MEMBERSHIP_DROPs
#define VLAN_MEMBERSHIP_DROPs ("VLAN_MEMBERSHIP_DROP")
#endif
#ifndef VLAN_NONEs
#define VLAN_NONEs ("VLAN_NONE")
#endif
#ifndef VLAN_OUTER_TPIDs
#define VLAN_OUTER_TPIDs ("VLAN_OUTER_TPID")
#endif
#ifndef VLAN_OUTER_TPID_IDs
#define VLAN_OUTER_TPID_IDs ("VLAN_OUTER_TPID_ID")
#endif
#ifndef VLAN_PAYLOAD_OUTER_TPIDs
#define VLAN_PAYLOAD_OUTER_TPIDs ("VLAN_PAYLOAD_OUTER_TPID")
#endif
#ifndef VLAN_PAYLOAD_OUTER_TPID_IDs
#define VLAN_PAYLOAD_OUTER_TPID_IDs ("VLAN_PAYLOAD_OUTER_TPID_ID")
#endif
#ifndef VLAN_PRECEDENCEs
#define VLAN_PRECEDENCEs ("VLAN_PRECEDENCE")
#endif
#ifndef VLAN_SOTs
#define VLAN_SOTs ("VLAN_SOT")
#endif
#ifndef VLAN_STG_DROPs
#define VLAN_STG_DROPs ("VLAN_STG_DROP")
#endif
#ifndef VLAN_TAGs
#define VLAN_TAGs ("VLAN_TAG")
#endif
#ifndef VLAN_TAGGEDs
#define VLAN_TAGGEDs ("VLAN_TAGGED")
#endif
#ifndef VLAN_TAG_MASKs
#define VLAN_TAG_MASKs ("VLAN_TAG_MASK")
#endif
#ifndef VLAN_TAG_NOT_PRESENT_ACTIONs
#define VLAN_TAG_NOT_PRESENT_ACTIONs ("VLAN_TAG_NOT_PRESENT_ACTION")
#endif
#ifndef VLAN_TAG_PRESENT_ACTIONs
#define VLAN_TAG_PRESENT_ACTIONs ("VLAN_TAG_PRESENT_ACTION")
#endif
#ifndef VLAN_XLATE_MISSs
#define VLAN_XLATE_MISSs ("VLAN_XLATE_MISS")
#endif
#ifndef VLAN_XLATE_MISS_MASKs
#define VLAN_XLATE_MISS_MASKs ("VLAN_XLATE_MISS_MASK")
#endif
#ifndef VLAN_XLATE_PORT_GRPs
#define VLAN_XLATE_PORT_GRPs ("VLAN_XLATE_PORT_GRP")
#endif
#ifndef VNIDs
#define VNIDs ("VNID")
#endif
#ifndef VNID_MASKs
#define VNID_MASKs ("VNID_MASK")
#endif
#ifndef VNTAGs
#define VNTAGs ("VNTAG")
#endif
#ifndef VNTAG_ERRORs
#define VNTAG_ERRORs ("VNTAG_ERROR")
#endif
#ifndef VNTAG_ETHERTYPEs
#define VNTAG_ETHERTYPEs ("VNTAG_ETHERTYPE")
#endif
#ifndef VNTAG_MASKs
#define VNTAG_MASKs ("VNTAG_MASK")
#endif
#ifndef VNTAG_PARSEs
#define VNTAG_PARSEs ("VNTAG_PARSE")
#endif
#ifndef VPN_LABELs
#define VPN_LABELs ("VPN_LABEL")
#endif
#ifndef VP_REPLICATIONs
#define VP_REPLICATIONs ("VP_REPLICATION")
#endif
#ifndef VRFs
#define VRFs ("VRF")
#endif
#ifndef VRF_IDs
#define VRF_IDs ("VRF_ID")
#endif
#ifndef VRF_ID_MASKs
#define VRF_ID_MASKs ("VRF_ID_MASK")
#endif
#ifndef VRF_MASKs
#define VRF_MASKs ("VRF_MASK")
#endif
#ifndef VRF_MASKRs
#define VRF_MASKRs ("VRF_MASKR")
#endif
#ifndef VXLANs
#define VXLANs ("VXLAN")
#endif
#ifndef VXLAN_CONTROLRs
#define VXLAN_CONTROLRs ("VXLAN_CONTROLR")
#endif
#ifndef VXLAN_DECAPs
#define VXLAN_DECAPs ("VXLAN_DECAP")
#endif
#ifndef VXLAN_DECAP_KEY_MODEs
#define VXLAN_DECAP_KEY_MODEs ("VXLAN_DECAP_KEY_MODE")
#endif
#ifndef VXLAN_DECAP_MASKs
#define VXLAN_DECAP_MASKs ("VXLAN_DECAP_MASK")
#endif
#ifndef VXLAN_DECAP_USE_PKT_OVIDs
#define VXLAN_DECAP_USE_PKT_OVIDs ("VXLAN_DECAP_USE_PKT_OVID")
#endif
#ifndef VXLAN_DEFAULT_NETWORK_SVPRs
#define VXLAN_DEFAULT_NETWORK_SVPRs ("VXLAN_DEFAULT_NETWORK_SVPR")
#endif
#ifndef VXLAN_SVP_ASSIGN_FAIL_COPY_TO_CPUs
#define VXLAN_SVP_ASSIGN_FAIL_COPY_TO_CPUs ("VXLAN_SVP_ASSIGN_FAIL_COPY_TO_CPU")
#endif
#ifndef VXLAN_SVP_ASSIGN_FAIL_DROPs
#define VXLAN_SVP_ASSIGN_FAIL_DROPs ("VXLAN_SVP_ASSIGN_FAIL_DROP")
#endif
#ifndef VXLAN_SVP_ASSIGN_FAIL_TO_CPUs
#define VXLAN_SVP_ASSIGN_FAIL_TO_CPUs ("VXLAN_SVP_ASSIGN_FAIL_TO_CPU")
#endif
#ifndef VXLAN_SVP_ASSIGN_USE_PKT_OVIDs
#define VXLAN_SVP_ASSIGN_USE_PKT_OVIDs ("VXLAN_SVP_ASSIGN_USE_PKT_OVID")
#endif
#ifndef VXLAN_TNL_ERR_DROPs
#define VXLAN_TNL_ERR_DROPs ("VXLAN_TNL_ERR_DROP")
#endif
#ifndef VXLAN_VFI_ASSIGN_FAIL_COPY_TO_CPUs
#define VXLAN_VFI_ASSIGN_FAIL_COPY_TO_CPUs ("VXLAN_VFI_ASSIGN_FAIL_COPY_TO_CPU")
#endif
#ifndef VXLAN_VFI_ASSIGN_FAIL_DROPs
#define VXLAN_VFI_ASSIGN_FAIL_DROPs ("VXLAN_VFI_ASSIGN_FAIL_DROP")
#endif
#ifndef VXLAN_VFI_ASSIGN_FAIL_TO_CPUs
#define VXLAN_VFI_ASSIGN_FAIL_TO_CPUs ("VXLAN_VFI_ASSIGN_FAIL_TO_CPU")
#endif
#ifndef VXLAN_VFI_ASSIGN_KEY_MODEs
#define VXLAN_VFI_ASSIGN_KEY_MODEs ("VXLAN_VFI_ASSIGN_KEY_MODE")
#endif
#ifndef VXLAN_VFI_ASSIGN_USE_PKT_OVIDs
#define VXLAN_VFI_ASSIGN_USE_PKT_OVIDs ("VXLAN_VFI_ASSIGN_USE_PKT_OVID")
#endif
#ifndef VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUPs
#define VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUPs ("VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP")
#endif
#ifndef VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs
#define VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROPs ("VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP")
#endif
#ifndef WAL_DEPTH_MULTIPLIERs
#define WAL_DEPTH_MULTIPLIERs ("WAL_DEPTH_MULTIPLIER")
#endif
#ifndef WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLDs
#define WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLDs ("WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLD")
#endif
#ifndef WATER_MARKs
#define WATER_MARKs ("WATER_MARK")
#endif
#ifndef WDRR_CREDITSs
#define WDRR_CREDITSs ("WDRR_CREDITS")
#endif
#ifndef WDRR_MODE_16K_BYTESs
#define WDRR_MODE_16K_BYTESs ("WDRR_MODE_16K_BYTES")
#endif
#ifndef WDRR_MODE_32K_BYTESs
#define WDRR_MODE_32K_BYTESs ("WDRR_MODE_32K_BYTES")
#endif
#ifndef WDRR_MODE_4K_BYTESs
#define WDRR_MODE_4K_BYTESs ("WDRR_MODE_4K_BYTES")
#endif
#ifndef WDRR_MODE_8K_BYTESs
#define WDRR_MODE_8K_BYTESs ("WDRR_MODE_8K_BYTES")
#endif
#ifndef WEIGHTs
#define WEIGHTs ("WEIGHT")
#endif
#ifndef WEIGHTED_MODEs
#define WEIGHTED_MODEs ("WEIGHTED_MODE")
#endif
#ifndef WEIGHTED_SIZEs
#define WEIGHTED_SIZEs ("WEIGHTED_SIZE")
#endif
#ifndef WEIGHTED_SIZE_0_511s
#define WEIGHTED_SIZE_0_511s ("WEIGHTED_SIZE_0_511")
#endif
#ifndef WEIGHTED_SIZE_1Ks
#define WEIGHTED_SIZE_1Ks ("WEIGHTED_SIZE_1K")
#endif
#ifndef WEIGHTED_SIZE_2Ks
#define WEIGHTED_SIZE_2Ks ("WEIGHTED_SIZE_2K")
#endif
#ifndef WEIGHTED_SIZE_4Ks
#define WEIGHTED_SIZE_4Ks ("WEIGHTED_SIZE_4K")
#endif
#ifndef WIDEs
#define WIDEs ("WIDE")
#endif
#ifndef WIDE_INDEXs
#define WIDE_INDEXs ("WIDE_INDEX")
#endif
#ifndef WIDE_SIZEs
#define WIDE_SIZEs ("WIDE_SIZE")
#endif
#ifndef WIDE_STARTs
#define WIDE_STARTs ("WIDE_START")
#endif
#ifndef WREDs
#define WREDs ("WRED")
#endif
#ifndef WRED_GREEN_PKTs
#define WRED_GREEN_PKTs ("WRED_GREEN_PKT")
#endif
#ifndef WRED_PKTs
#define WRED_PKTs ("WRED_PKT")
#endif
#ifndef WRED_RED_PKTs
#define WRED_RED_PKTs ("WRED_RED_PKT")
#endif
#ifndef WRED_YELLOW_PKTs
#define WRED_YELLOW_PKTs ("WRED_YELLOW_PKT")
#endif
#ifndef WRRs
#define WRRs ("WRR")
#endif
#ifndef WRR_CREDITSs
#define WRR_CREDITSs ("WRR_CREDITS")
#endif
#ifndef WRR_MODE_16_PKTs
#define WRR_MODE_16_PKTs ("WRR_MODE_16_PKT")
#endif
#ifndef WRR_MODE_2_PKTs
#define WRR_MODE_2_PKTs ("WRR_MODE_2_PKT")
#endif
#ifndef WRR_MODE_4_PKTs
#define WRR_MODE_4_PKTs ("WRR_MODE_4_PKT")
#endif
#ifndef WRR_MODE_8_PKTs
#define WRR_MODE_8_PKTs ("WRR_MODE_8_PKT")
#endif
#ifndef XLMAC_CLEAR_ECC_STATUSRs
#define XLMAC_CLEAR_ECC_STATUSRs ("XLMAC_CLEAR_ECC_STATUSR")
#endif
#ifndef XLMAC_CLEAR_FIFO_STATUSRs
#define XLMAC_CLEAR_FIFO_STATUSRs ("XLMAC_CLEAR_FIFO_STATUSR")
#endif
#ifndef XLMAC_CLEAR_RX_LSS_STATUSRs
#define XLMAC_CLEAR_RX_LSS_STATUSRs ("XLMAC_CLEAR_RX_LSS_STATUSR")
#endif
#ifndef XLMAC_CTRLRs
#define XLMAC_CTRLRs ("XLMAC_CTRLR")
#endif
#ifndef XLMAC_E2ECC_DATA_HDR_0Rs
#define XLMAC_E2ECC_DATA_HDR_0Rs ("XLMAC_E2ECC_DATA_HDR_0R")
#endif
#ifndef XLMAC_E2ECC_DATA_HDR_1Rs
#define XLMAC_E2ECC_DATA_HDR_1Rs ("XLMAC_E2ECC_DATA_HDR_1R")
#endif
#ifndef XLMAC_E2ECC_MODULE_HDR_0Rs
#define XLMAC_E2ECC_MODULE_HDR_0Rs ("XLMAC_E2ECC_MODULE_HDR_0R")
#endif
#ifndef XLMAC_E2ECC_MODULE_HDR_1Rs
#define XLMAC_E2ECC_MODULE_HDR_1Rs ("XLMAC_E2ECC_MODULE_HDR_1R")
#endif
#ifndef XLMAC_E2EFC_DATA_HDR_0Rs
#define XLMAC_E2EFC_DATA_HDR_0Rs ("XLMAC_E2EFC_DATA_HDR_0R")
#endif
#ifndef XLMAC_E2EFC_DATA_HDR_1Rs
#define XLMAC_E2EFC_DATA_HDR_1Rs ("XLMAC_E2EFC_DATA_HDR_1R")
#endif
#ifndef XLMAC_E2EFC_MODULE_HDR_0Rs
#define XLMAC_E2EFC_MODULE_HDR_0Rs ("XLMAC_E2EFC_MODULE_HDR_0R")
#endif
#ifndef XLMAC_E2EFC_MODULE_HDR_1Rs
#define XLMAC_E2EFC_MODULE_HDR_1Rs ("XLMAC_E2EFC_MODULE_HDR_1R")
#endif
#ifndef XLMAC_E2E_CTRLRs
#define XLMAC_E2E_CTRLRs ("XLMAC_E2E_CTRLR")
#endif
#ifndef XLMAC_ECC_CTRLRs
#define XLMAC_ECC_CTRLRs ("XLMAC_ECC_CTRLR")
#endif
#ifndef XLMAC_ECC_FORCE_DOUBLE_BIT_ERRRs
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRRs ("XLMAC_ECC_FORCE_DOUBLE_BIT_ERRR")
#endif
#ifndef XLMAC_ECC_FORCE_SINGLE_BIT_ERRRs
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRRs ("XLMAC_ECC_FORCE_SINGLE_BIT_ERRR")
#endif
#ifndef XLMAC_EEE_1_SEC_LINK_STATUS_TIMERRs
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERRs ("XLMAC_EEE_1_SEC_LINK_STATUS_TIMERR")
#endif
#ifndef XLMAC_EEE_CTRLRs
#define XLMAC_EEE_CTRLRs ("XLMAC_EEE_CTRLR")
#endif
#ifndef XLMAC_EEE_TIMERSRs
#define XLMAC_EEE_TIMERSRs ("XLMAC_EEE_TIMERSR")
#endif
#ifndef XLMAC_FIFO_STATUSRs
#define XLMAC_FIFO_STATUSRs ("XLMAC_FIFO_STATUSR")
#endif
#ifndef XLMAC_GMII_EEE_CTRLRs
#define XLMAC_GMII_EEE_CTRLRs ("XLMAC_GMII_EEE_CTRLR")
#endif
#ifndef XLMAC_HIGIG_HDR_0Rs
#define XLMAC_HIGIG_HDR_0Rs ("XLMAC_HIGIG_HDR_0R")
#endif
#ifndef XLMAC_HIGIG_HDR_1Rs
#define XLMAC_HIGIG_HDR_1Rs ("XLMAC_HIGIG_HDR_1R")
#endif
#ifndef XLMAC_INTR_ENABLERs
#define XLMAC_INTR_ENABLERs ("XLMAC_INTR_ENABLER")
#endif
#ifndef XLMAC_INTR_STATUSRs
#define XLMAC_INTR_STATUSRs ("XLMAC_INTR_STATUSR")
#endif
#ifndef XLMAC_LAG_FAILOVER_STATUSRs
#define XLMAC_LAG_FAILOVER_STATUSRs ("XLMAC_LAG_FAILOVER_STATUSR")
#endif
#ifndef XLMAC_LLFC_CTRLRs
#define XLMAC_LLFC_CTRLRs ("XLMAC_LLFC_CTRLR")
#endif
#ifndef XLMAC_MEM_CTRLRs
#define XLMAC_MEM_CTRLRs ("XLMAC_MEM_CTRLR")
#endif
#ifndef XLMAC_MODERs
#define XLMAC_MODERs ("XLMAC_MODER")
#endif
#ifndef XLMAC_PAUSE_CTRLRs
#define XLMAC_PAUSE_CTRLRs ("XLMAC_PAUSE_CTRLR")
#endif
#ifndef XLMAC_PFC_CTRLRs
#define XLMAC_PFC_CTRLRs ("XLMAC_PFC_CTRLR")
#endif
#ifndef XLMAC_PFC_DARs
#define XLMAC_PFC_DARs ("XLMAC_PFC_DAR")
#endif
#ifndef XLMAC_PFC_OPCODERs
#define XLMAC_PFC_OPCODERs ("XLMAC_PFC_OPCODER")
#endif
#ifndef XLMAC_PFC_TYPERs
#define XLMAC_PFC_TYPERs ("XLMAC_PFC_TYPER")
#endif
#ifndef XLMAC_RX_CDC_ECC_STATUSRs
#define XLMAC_RX_CDC_ECC_STATUSRs ("XLMAC_RX_CDC_ECC_STATUSR")
#endif
#ifndef XLMAC_RX_CTRLRs
#define XLMAC_RX_CTRLRs ("XLMAC_RX_CTRLR")
#endif
#ifndef XLMAC_RX_LLFC_MSG_FIELDSRs
#define XLMAC_RX_LLFC_MSG_FIELDSRs ("XLMAC_RX_LLFC_MSG_FIELDSR")
#endif
#ifndef XLMAC_RX_LSS_CTRLRs
#define XLMAC_RX_LSS_CTRLRs ("XLMAC_RX_LSS_CTRLR")
#endif
#ifndef XLMAC_RX_LSS_STATUSRs
#define XLMAC_RX_LSS_STATUSRs ("XLMAC_RX_LSS_STATUSR")
#endif
#ifndef XLMAC_RX_MAC_SARs
#define XLMAC_RX_MAC_SARs ("XLMAC_RX_MAC_SAR")
#endif
#ifndef XLMAC_RX_MAX_SIZERs
#define XLMAC_RX_MAX_SIZERs ("XLMAC_RX_MAX_SIZER")
#endif
#ifndef XLMAC_RX_VLAN_TAGRs
#define XLMAC_RX_VLAN_TAGRs ("XLMAC_RX_VLAN_TAGR")
#endif
#ifndef XLMAC_SPARE0Rs
#define XLMAC_SPARE0Rs ("XLMAC_SPARE0R")
#endif
#ifndef XLMAC_SPARE1Rs
#define XLMAC_SPARE1Rs ("XLMAC_SPARE1R")
#endif
#ifndef XLMAC_TIMESTAMP_ADJUSTRs
#define XLMAC_TIMESTAMP_ADJUSTRs ("XLMAC_TIMESTAMP_ADJUSTR")
#endif
#ifndef XLMAC_TIMESTAMP_BYTE_ADJUSTRs
#define XLMAC_TIMESTAMP_BYTE_ADJUSTRs ("XLMAC_TIMESTAMP_BYTE_ADJUSTR")
#endif
#ifndef XLMAC_TXFIFO_CELL_CNTRs
#define XLMAC_TXFIFO_CELL_CNTRs ("XLMAC_TXFIFO_CELL_CNTR")
#endif
#ifndef XLMAC_TXFIFO_CELL_REQ_CNTRs
#define XLMAC_TXFIFO_CELL_REQ_CNTRs ("XLMAC_TXFIFO_CELL_REQ_CNTR")
#endif
#ifndef XLMAC_TX_CDC_ECC_STATUSRs
#define XLMAC_TX_CDC_ECC_STATUSRs ("XLMAC_TX_CDC_ECC_STATUSR")
#endif
#ifndef XLMAC_TX_CRC_CORRUPT_CTRLRs
#define XLMAC_TX_CRC_CORRUPT_CTRLRs ("XLMAC_TX_CRC_CORRUPT_CTRLR")
#endif
#ifndef XLMAC_TX_CTRLRs
#define XLMAC_TX_CTRLRs ("XLMAC_TX_CTRLR")
#endif
#ifndef XLMAC_TX_LLFC_MSG_FIELDSRs
#define XLMAC_TX_LLFC_MSG_FIELDSRs ("XLMAC_TX_LLFC_MSG_FIELDSR")
#endif
#ifndef XLMAC_TX_MAC_SARs
#define XLMAC_TX_MAC_SARs ("XLMAC_TX_MAC_SAR")
#endif
#ifndef XLMAC_TX_TIMESTAMP_FIFO_DATARs
#define XLMAC_TX_TIMESTAMP_FIFO_DATARs ("XLMAC_TX_TIMESTAMP_FIFO_DATAR")
#endif
#ifndef XLMAC_TX_TIMESTAMP_FIFO_STATUSRs
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSRs ("XLMAC_TX_TIMESTAMP_FIFO_STATUSR")
#endif
#ifndef XLMAC_VERSION_IDRs
#define XLMAC_VERSION_IDRs ("XLMAC_VERSION_IDR")
#endif
#ifndef XLMIB_R1023Rs
#define XLMIB_R1023Rs ("XLMIB_R1023R")
#endif
#ifndef XLMIB_R127Rs
#define XLMIB_R127Rs ("XLMIB_R127R")
#endif
#ifndef XLMIB_R1518Rs
#define XLMIB_R1518Rs ("XLMIB_R1518R")
#endif
#ifndef XLMIB_R16383Rs
#define XLMIB_R16383Rs ("XLMIB_R16383R")
#endif
#ifndef XLMIB_R2047Rs
#define XLMIB_R2047Rs ("XLMIB_R2047R")
#endif
#ifndef XLMIB_R255Rs
#define XLMIB_R255Rs ("XLMIB_R255R")
#endif
#ifndef XLMIB_R4095Rs
#define XLMIB_R4095Rs ("XLMIB_R4095R")
#endif
#ifndef XLMIB_R511Rs
#define XLMIB_R511Rs ("XLMIB_R511R")
#endif
#ifndef XLMIB_R64Rs
#define XLMIB_R64Rs ("XLMIB_R64R")
#endif
#ifndef XLMIB_R9216Rs
#define XLMIB_R9216Rs ("XLMIB_R9216R")
#endif
#ifndef XLMIB_RALNRs
#define XLMIB_RALNRs ("XLMIB_RALNR")
#endif
#ifndef XLMIB_RBCARs
#define XLMIB_RBCARs ("XLMIB_RBCAR")
#endif
#ifndef XLMIB_RBYTRs
#define XLMIB_RBYTRs ("XLMIB_RBYTR")
#endif
#ifndef XLMIB_RDVLNRs
#define XLMIB_RDVLNRs ("XLMIB_RDVLNR")
#endif
#ifndef XLMIB_RERPKTRs
#define XLMIB_RERPKTRs ("XLMIB_RERPKTR")
#endif
#ifndef XLMIB_RFCRRs
#define XLMIB_RFCRRs ("XLMIB_RFCRR")
#endif
#ifndef XLMIB_RFCSRs
#define XLMIB_RFCSRs ("XLMIB_RFCSR")
#endif
#ifndef XLMIB_RFLRRs
#define XLMIB_RFLRRs ("XLMIB_RFLRR")
#endif
#ifndef XLMIB_RFRGRs
#define XLMIB_RFRGRs ("XLMIB_RFRGR")
#endif
#ifndef XLMIB_RJBRRs
#define XLMIB_RJBRRs ("XLMIB_RJBRR")
#endif
#ifndef XLMIB_RMCARs
#define XLMIB_RMCARs ("XLMIB_RMCAR")
#endif
#ifndef XLMIB_RMCRCRs
#define XLMIB_RMCRCRs ("XLMIB_RMCRCR")
#endif
#ifndef XLMIB_RMGVRs
#define XLMIB_RMGVRs ("XLMIB_RMGVR")
#endif
#ifndef XLMIB_RMTUERs
#define XLMIB_RMTUERs ("XLMIB_RMTUER")
#endif
#ifndef XLMIB_ROVRRs
#define XLMIB_ROVRRs ("XLMIB_ROVRR")
#endif
#ifndef XLMIB_RPFC0Rs
#define XLMIB_RPFC0Rs ("XLMIB_RPFC0R")
#endif
#ifndef XLMIB_RPFC1Rs
#define XLMIB_RPFC1Rs ("XLMIB_RPFC1R")
#endif
#ifndef XLMIB_RPFC2Rs
#define XLMIB_RPFC2Rs ("XLMIB_RPFC2R")
#endif
#ifndef XLMIB_RPFC3Rs
#define XLMIB_RPFC3Rs ("XLMIB_RPFC3R")
#endif
#ifndef XLMIB_RPFC4Rs
#define XLMIB_RPFC4Rs ("XLMIB_RPFC4R")
#endif
#ifndef XLMIB_RPFC5Rs
#define XLMIB_RPFC5Rs ("XLMIB_RPFC5R")
#endif
#ifndef XLMIB_RPFC6Rs
#define XLMIB_RPFC6Rs ("XLMIB_RPFC6R")
#endif
#ifndef XLMIB_RPFC7Rs
#define XLMIB_RPFC7Rs ("XLMIB_RPFC7R")
#endif
#ifndef XLMIB_RPFCOFF0Rs
#define XLMIB_RPFCOFF0Rs ("XLMIB_RPFCOFF0R")
#endif
#ifndef XLMIB_RPFCOFF1Rs
#define XLMIB_RPFCOFF1Rs ("XLMIB_RPFCOFF1R")
#endif
#ifndef XLMIB_RPFCOFF2Rs
#define XLMIB_RPFCOFF2Rs ("XLMIB_RPFCOFF2R")
#endif
#ifndef XLMIB_RPFCOFF3Rs
#define XLMIB_RPFCOFF3Rs ("XLMIB_RPFCOFF3R")
#endif
#ifndef XLMIB_RPFCOFF4Rs
#define XLMIB_RPFCOFF4Rs ("XLMIB_RPFCOFF4R")
#endif
#ifndef XLMIB_RPFCOFF5Rs
#define XLMIB_RPFCOFF5Rs ("XLMIB_RPFCOFF5R")
#endif
#ifndef XLMIB_RPFCOFF6Rs
#define XLMIB_RPFCOFF6Rs ("XLMIB_RPFCOFF6R")
#endif
#ifndef XLMIB_RPFCOFF7Rs
#define XLMIB_RPFCOFF7Rs ("XLMIB_RPFCOFF7R")
#endif
#ifndef XLMIB_RPKTRs
#define XLMIB_RPKTRs ("XLMIB_RPKTR")
#endif
#ifndef XLMIB_RPOKRs
#define XLMIB_RPOKRs ("XLMIB_RPOKR")
#endif
#ifndef XLMIB_RPRMRs
#define XLMIB_RPRMRs ("XLMIB_RPRMR")
#endif
#ifndef XLMIB_RPROG0Rs
#define XLMIB_RPROG0Rs ("XLMIB_RPROG0R")
#endif
#ifndef XLMIB_RPROG1Rs
#define XLMIB_RPROG1Rs ("XLMIB_RPROG1R")
#endif
#ifndef XLMIB_RPROG2Rs
#define XLMIB_RPROG2Rs ("XLMIB_RPROG2R")
#endif
#ifndef XLMIB_RPROG3Rs
#define XLMIB_RPROG3Rs ("XLMIB_RPROG3R")
#endif
#ifndef XLMIB_RRBYTRs
#define XLMIB_RRBYTRs ("XLMIB_RRBYTR")
#endif
#ifndef XLMIB_RRPKTRs
#define XLMIB_RRPKTRs ("XLMIB_RRPKTR")
#endif
#ifndef XLMIB_RSCHCRCRs
#define XLMIB_RSCHCRCRs ("XLMIB_RSCHCRCR")
#endif
#ifndef XLMIB_RTRFURs
#define XLMIB_RTRFURs ("XLMIB_RTRFUR")
#endif
#ifndef XLMIB_RUCARs
#define XLMIB_RUCARs ("XLMIB_RUCAR")
#endif
#ifndef XLMIB_RUNDRs
#define XLMIB_RUNDRs ("XLMIB_RUNDR")
#endif
#ifndef XLMIB_RVLNRs
#define XLMIB_RVLNRs ("XLMIB_RVLNR")
#endif
#ifndef XLMIB_RXCFRs
#define XLMIB_RXCFRs ("XLMIB_RXCFR")
#endif
#ifndef XLMIB_RXPFRs
#define XLMIB_RXPFRs ("XLMIB_RXPFR")
#endif
#ifndef XLMIB_RXPPRs
#define XLMIB_RXPPRs ("XLMIB_RXPPR")
#endif
#ifndef XLMIB_RXUDARs
#define XLMIB_RXUDARs ("XLMIB_RXUDAR")
#endif
#ifndef XLMIB_RXUORs
#define XLMIB_RXUORs ("XLMIB_RXUOR")
#endif
#ifndef XLMIB_RXWSARs
#define XLMIB_RXWSARs ("XLMIB_RXWSAR")
#endif
#ifndef XLMIB_RX_EEE_LPI_DURATION_COUNTERRs
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERRs ("XLMIB_RX_EEE_LPI_DURATION_COUNTERR")
#endif
#ifndef XLMIB_RX_EEE_LPI_EVENT_COUNTERRs
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERRs ("XLMIB_RX_EEE_LPI_EVENT_COUNTERR")
#endif
#ifndef XLMIB_RX_HCFC_COUNTERRs
#define XLMIB_RX_HCFC_COUNTERRs ("XLMIB_RX_HCFC_COUNTERR")
#endif
#ifndef XLMIB_RX_HCFC_CRC_COUNTERRs
#define XLMIB_RX_HCFC_CRC_COUNTERRs ("XLMIB_RX_HCFC_CRC_COUNTERR")
#endif
#ifndef XLMIB_RX_LLFC_CRC_COUNTERRs
#define XLMIB_RX_LLFC_CRC_COUNTERRs ("XLMIB_RX_LLFC_CRC_COUNTERR")
#endif
#ifndef XLMIB_RX_LLFC_LOG_COUNTERRs
#define XLMIB_RX_LLFC_LOG_COUNTERRs ("XLMIB_RX_LLFC_LOG_COUNTERR")
#endif
#ifndef XLMIB_RX_LLFC_PHY_COUNTERRs
#define XLMIB_RX_LLFC_PHY_COUNTERRs ("XLMIB_RX_LLFC_PHY_COUNTERR")
#endif
#ifndef XLMIB_T1023Rs
#define XLMIB_T1023Rs ("XLMIB_T1023R")
#endif
#ifndef XLMIB_T127Rs
#define XLMIB_T127Rs ("XLMIB_T127R")
#endif
#ifndef XLMIB_T1518Rs
#define XLMIB_T1518Rs ("XLMIB_T1518R")
#endif
#ifndef XLMIB_T16383Rs
#define XLMIB_T16383Rs ("XLMIB_T16383R")
#endif
#ifndef XLMIB_T2047Rs
#define XLMIB_T2047Rs ("XLMIB_T2047R")
#endif
#ifndef XLMIB_T255Rs
#define XLMIB_T255Rs ("XLMIB_T255R")
#endif
#ifndef XLMIB_T4095Rs
#define XLMIB_T4095Rs ("XLMIB_T4095R")
#endif
#ifndef XLMIB_T511Rs
#define XLMIB_T511Rs ("XLMIB_T511R")
#endif
#ifndef XLMIB_T64Rs
#define XLMIB_T64Rs ("XLMIB_T64R")
#endif
#ifndef XLMIB_T9216Rs
#define XLMIB_T9216Rs ("XLMIB_T9216R")
#endif
#ifndef XLMIB_TBCARs
#define XLMIB_TBCARs ("XLMIB_TBCAR")
#endif
#ifndef XLMIB_TBYTRs
#define XLMIB_TBYTRs ("XLMIB_TBYTR")
#endif
#ifndef XLMIB_TDFRRs
#define XLMIB_TDFRRs ("XLMIB_TDFRR")
#endif
#ifndef XLMIB_TDVLNRs
#define XLMIB_TDVLNRs ("XLMIB_TDVLNR")
#endif
#ifndef XLMIB_TEDFRs
#define XLMIB_TEDFRs ("XLMIB_TEDFR")
#endif
#ifndef XLMIB_TERRRs
#define XLMIB_TERRRs ("XLMIB_TERRR")
#endif
#ifndef XLMIB_TFCSRs
#define XLMIB_TFCSRs ("XLMIB_TFCSR")
#endif
#ifndef XLMIB_TFRGRs
#define XLMIB_TFRGRs ("XLMIB_TFRGR")
#endif
#ifndef XLMIB_TJBRRs
#define XLMIB_TJBRRs ("XLMIB_TJBRR")
#endif
#ifndef XLMIB_TLCLRs
#define XLMIB_TLCLRs ("XLMIB_TLCLR")
#endif
#ifndef XLMIB_TMCARs
#define XLMIB_TMCARs ("XLMIB_TMCAR")
#endif
#ifndef XLMIB_TMCLRs
#define XLMIB_TMCLRs ("XLMIB_TMCLR")
#endif
#ifndef XLMIB_TMGVRs
#define XLMIB_TMGVRs ("XLMIB_TMGVR")
#endif
#ifndef XLMIB_TNCLRs
#define XLMIB_TNCLRs ("XLMIB_TNCLR")
#endif
#ifndef XLMIB_TOVRRs
#define XLMIB_TOVRRs ("XLMIB_TOVRR")
#endif
#ifndef XLMIB_TPFC0Rs
#define XLMIB_TPFC0Rs ("XLMIB_TPFC0R")
#endif
#ifndef XLMIB_TPFC1Rs
#define XLMIB_TPFC1Rs ("XLMIB_TPFC1R")
#endif
#ifndef XLMIB_TPFC2Rs
#define XLMIB_TPFC2Rs ("XLMIB_TPFC2R")
#endif
#ifndef XLMIB_TPFC3Rs
#define XLMIB_TPFC3Rs ("XLMIB_TPFC3R")
#endif
#ifndef XLMIB_TPFC4Rs
#define XLMIB_TPFC4Rs ("XLMIB_TPFC4R")
#endif
#ifndef XLMIB_TPFC5Rs
#define XLMIB_TPFC5Rs ("XLMIB_TPFC5R")
#endif
#ifndef XLMIB_TPFC6Rs
#define XLMIB_TPFC6Rs ("XLMIB_TPFC6R")
#endif
#ifndef XLMIB_TPFC7Rs
#define XLMIB_TPFC7Rs ("XLMIB_TPFC7R")
#endif
#ifndef XLMIB_TPFCOFF0Rs
#define XLMIB_TPFCOFF0Rs ("XLMIB_TPFCOFF0R")
#endif
#ifndef XLMIB_TPFCOFF1Rs
#define XLMIB_TPFCOFF1Rs ("XLMIB_TPFCOFF1R")
#endif
#ifndef XLMIB_TPFCOFF2Rs
#define XLMIB_TPFCOFF2Rs ("XLMIB_TPFCOFF2R")
#endif
#ifndef XLMIB_TPFCOFF3Rs
#define XLMIB_TPFCOFF3Rs ("XLMIB_TPFCOFF3R")
#endif
#ifndef XLMIB_TPFCOFF4Rs
#define XLMIB_TPFCOFF4Rs ("XLMIB_TPFCOFF4R")
#endif
#ifndef XLMIB_TPFCOFF5Rs
#define XLMIB_TPFCOFF5Rs ("XLMIB_TPFCOFF5R")
#endif
#ifndef XLMIB_TPFCOFF6Rs
#define XLMIB_TPFCOFF6Rs ("XLMIB_TPFCOFF6R")
#endif
#ifndef XLMIB_TPFCOFF7Rs
#define XLMIB_TPFCOFF7Rs ("XLMIB_TPFCOFF7R")
#endif
#ifndef XLMIB_TPKTRs
#define XLMIB_TPKTRs ("XLMIB_TPKTR")
#endif
#ifndef XLMIB_TPOKRs
#define XLMIB_TPOKRs ("XLMIB_TPOKR")
#endif
#ifndef XLMIB_TRPKTRs
#define XLMIB_TRPKTRs ("XLMIB_TRPKTR")
#endif
#ifndef XLMIB_TSCLRs
#define XLMIB_TSCLRs ("XLMIB_TSCLR")
#endif
#ifndef XLMIB_TSPARE0Rs
#define XLMIB_TSPARE0Rs ("XLMIB_TSPARE0R")
#endif
#ifndef XLMIB_TSPARE1Rs
#define XLMIB_TSPARE1Rs ("XLMIB_TSPARE1R")
#endif
#ifndef XLMIB_TSPARE2Rs
#define XLMIB_TSPARE2Rs ("XLMIB_TSPARE2R")
#endif
#ifndef XLMIB_TSPARE3Rs
#define XLMIB_TSPARE3Rs ("XLMIB_TSPARE3R")
#endif
#ifndef XLMIB_TUCARs
#define XLMIB_TUCARs ("XLMIB_TUCAR")
#endif
#ifndef XLMIB_TUFLRs
#define XLMIB_TUFLRs ("XLMIB_TUFLR")
#endif
#ifndef XLMIB_TVLNRs
#define XLMIB_TVLNRs ("XLMIB_TVLNR")
#endif
#ifndef XLMIB_TXCFRs
#define XLMIB_TXCFRs ("XLMIB_TXCFR")
#endif
#ifndef XLMIB_TXCLRs
#define XLMIB_TXCLRs ("XLMIB_TXCLR")
#endif
#ifndef XLMIB_TXPFRs
#define XLMIB_TXPFRs ("XLMIB_TXPFR")
#endif
#ifndef XLMIB_TXPPRs
#define XLMIB_TXPPRs ("XLMIB_TXPPR")
#endif
#ifndef XLMIB_TX_EEE_LPI_DURATION_COUNTERRs
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERRs ("XLMIB_TX_EEE_LPI_DURATION_COUNTERR")
#endif
#ifndef XLMIB_TX_EEE_LPI_EVENT_COUNTERRs
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERRs ("XLMIB_TX_EEE_LPI_EVENT_COUNTERR")
#endif
#ifndef XLMIB_TX_HCFC_COUNTERRs
#define XLMIB_TX_HCFC_COUNTERRs ("XLMIB_TX_HCFC_COUNTERR")
#endif
#ifndef XLMIB_TX_LLFC_LOG_COUNTERRs
#define XLMIB_TX_LLFC_LOG_COUNTERRs ("XLMIB_TX_LLFC_LOG_COUNTERR")
#endif
#ifndef XLMIB_XTHOLRs
#define XLMIB_XTHOLRs ("XLMIB_XTHOLR")
#endif
#ifndef XLPORT_CNTMAXSIZERs
#define XLPORT_CNTMAXSIZERs ("XLPORT_CNTMAXSIZER")
#endif
#ifndef XLPORT_CONFIGRs
#define XLPORT_CONFIGRs ("XLPORT_CONFIGR")
#endif
#ifndef XLPORT_ECC_CONTROLRs
#define XLPORT_ECC_CONTROLRs ("XLPORT_ECC_CONTROLR")
#endif
#ifndef XLPORT_EEE_CLOCK_GATERs
#define XLPORT_EEE_CLOCK_GATERs ("XLPORT_EEE_CLOCK_GATER")
#endif
#ifndef XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERRs
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERRs ("XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERR")
#endif
#ifndef XLPORT_EEE_COUNTER_MODERs
#define XLPORT_EEE_COUNTER_MODERs ("XLPORT_EEE_COUNTER_MODER")
#endif
#ifndef XLPORT_EEE_DURATION_TIMER_PULSERs
#define XLPORT_EEE_DURATION_TIMER_PULSERs ("XLPORT_EEE_DURATION_TIMER_PULSER")
#endif
#ifndef XLPORT_ENABLE_REGRs
#define XLPORT_ENABLE_REGRs ("XLPORT_ENABLE_REGR")
#endif
#ifndef XLPORT_FAULT_LINK_STATUSRs
#define XLPORT_FAULT_LINK_STATUSRs ("XLPORT_FAULT_LINK_STATUSR")
#endif
#ifndef XLPORT_FLOW_CONTROL_CONFIGRs
#define XLPORT_FLOW_CONTROL_CONFIGRs ("XLPORT_FLOW_CONTROL_CONFIGR")
#endif
#ifndef XLPORT_FORCE_DOUBLE_BIT_ERRORRs
#define XLPORT_FORCE_DOUBLE_BIT_ERRORRs ("XLPORT_FORCE_DOUBLE_BIT_ERRORR")
#endif
#ifndef XLPORT_FORCE_SINGLE_BIT_ERRORRs
#define XLPORT_FORCE_SINGLE_BIT_ERRORRs ("XLPORT_FORCE_SINGLE_BIT_ERRORR")
#endif
#ifndef XLPORT_GENERAL_SPARE1_REGRs
#define XLPORT_GENERAL_SPARE1_REGRs ("XLPORT_GENERAL_SPARE1_REGR")
#endif
#ifndef XLPORT_GENERAL_SPARE2_REGRs
#define XLPORT_GENERAL_SPARE2_REGRs ("XLPORT_GENERAL_SPARE2_REGR")
#endif
#ifndef XLPORT_GENERAL_SPARE3_REGRs
#define XLPORT_GENERAL_SPARE3_REGRs ("XLPORT_GENERAL_SPARE3_REGR")
#endif
#ifndef XLPORT_INTR_ENABLERs
#define XLPORT_INTR_ENABLERs ("XLPORT_INTR_ENABLER")
#endif
#ifndef XLPORT_INTR_STATUSRs
#define XLPORT_INTR_STATUSRs ("XLPORT_INTR_STATUSR")
#endif
#ifndef XLPORT_LAG_FAILOVER_CONFIGRs
#define XLPORT_LAG_FAILOVER_CONFIGRs ("XLPORT_LAG_FAILOVER_CONFIGR")
#endif
#ifndef XLPORT_LED_CHAIN_CONFIGRs
#define XLPORT_LED_CHAIN_CONFIGRs ("XLPORT_LED_CHAIN_CONFIGR")
#endif
#ifndef XLPORT_LINKSTATUS_DOWNRs
#define XLPORT_LINKSTATUS_DOWNRs ("XLPORT_LINKSTATUS_DOWNR")
#endif
#ifndef XLPORT_LINKSTATUS_DOWN_CLEARRs
#define XLPORT_LINKSTATUS_DOWN_CLEARRs ("XLPORT_LINKSTATUS_DOWN_CLEARR")
#endif
#ifndef XLPORT_MAC_CONTROLRs
#define XLPORT_MAC_CONTROLRs ("XLPORT_MAC_CONTROLR")
#endif
#ifndef XLPORT_MAC_RSV_MASKRs
#define XLPORT_MAC_RSV_MASKRs ("XLPORT_MAC_RSV_MASKR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGR")
#endif
#ifndef XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGRs
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGRs ("XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGR")
#endif
#ifndef XLPORT_MIB_RESETRs
#define XLPORT_MIB_RESETRs ("XLPORT_MIB_RESETR")
#endif
#ifndef XLPORT_MIB_RSC0_ECC_STATUSRs
#define XLPORT_MIB_RSC0_ECC_STATUSRs ("XLPORT_MIB_RSC0_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_RSC1_ECC_STATUSRs
#define XLPORT_MIB_RSC1_ECC_STATUSRs ("XLPORT_MIB_RSC1_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_RSC_ECC_STATUSRs
#define XLPORT_MIB_RSC_ECC_STATUSRs ("XLPORT_MIB_RSC_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_RSC_RAM_CONTROLRs
#define XLPORT_MIB_RSC_RAM_CONTROLRs ("XLPORT_MIB_RSC_RAM_CONTROLR")
#endif
#ifndef XLPORT_MIB_TSC0_ECC_STATUSRs
#define XLPORT_MIB_TSC0_ECC_STATUSRs ("XLPORT_MIB_TSC0_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_TSC1_ECC_STATUSRs
#define XLPORT_MIB_TSC1_ECC_STATUSRs ("XLPORT_MIB_TSC1_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_TSC_ECC_STATUSRs
#define XLPORT_MIB_TSC_ECC_STATUSRs ("XLPORT_MIB_TSC_ECC_STATUSR")
#endif
#ifndef XLPORT_MIB_TSC_RAM_CONTROLRs
#define XLPORT_MIB_TSC_RAM_CONTROLRs ("XLPORT_MIB_TSC_RAM_CONTROLR")
#endif
#ifndef XLPORT_MODE_REGRs
#define XLPORT_MODE_REGRs ("XLPORT_MODE_REGR")
#endif
#ifndef XLPORT_PMD_PLL_CTRL_CONFIGRs
#define XLPORT_PMD_PLL_CTRL_CONFIGRs ("XLPORT_PMD_PLL_CTRL_CONFIGR")
#endif
#ifndef XLPORT_PM_VERSION_IDRs
#define XLPORT_PM_VERSION_IDRs ("XLPORT_PM_VERSION_IDR")
#endif
#ifndef XLPORT_POWER_SAVERs
#define XLPORT_POWER_SAVERs ("XLPORT_POWER_SAVER")
#endif
#ifndef XLPORT_SBUS_CONTROLRs
#define XLPORT_SBUS_CONTROLRs ("XLPORT_SBUS_CONTROLR")
#endif
#ifndef XLPORT_SGNDET_EARLYCRSRs
#define XLPORT_SGNDET_EARLYCRSRs ("XLPORT_SGNDET_EARLYCRSR")
#endif
#ifndef XLPORT_SOFT_RESETRs
#define XLPORT_SOFT_RESETRs ("XLPORT_SOFT_RESETR")
#endif
#ifndef XLPORT_SPARE0_REGRs
#define XLPORT_SPARE0_REGRs ("XLPORT_SPARE0_REGR")
#endif
#ifndef XLPORT_SW_FLOW_CONTROLRs
#define XLPORT_SW_FLOW_CONTROLRs ("XLPORT_SW_FLOW_CONTROLR")
#endif
#ifndef XLPORT_TSC_PLL_LOCK_STATUSRs
#define XLPORT_TSC_PLL_LOCK_STATUSRs ("XLPORT_TSC_PLL_LOCK_STATUSR")
#endif
#ifndef XLPORT_TS_TIMER_31_0_REGRs
#define XLPORT_TS_TIMER_31_0_REGRs ("XLPORT_TS_TIMER_31_0_REGR")
#endif
#ifndef XLPORT_TS_TIMER_47_32_REGRs
#define XLPORT_TS_TIMER_47_32_REGRs ("XLPORT_TS_TIMER_47_32_REGR")
#endif
#ifndef XLPORT_WC_UCMEM_CTRLRs
#define XLPORT_WC_UCMEM_CTRLRs ("XLPORT_WC_UCMEM_CTRLR")
#endif
#ifndef XLPORT_WC_UCMEM_DATAMs
#define XLPORT_WC_UCMEM_DATAMs ("XLPORT_WC_UCMEM_DATAM")
#endif
#ifndef XLPORT_XGXS0_CTRL_REGRs
#define XLPORT_XGXS0_CTRL_REGRs ("XLPORT_XGXS0_CTRL_REGR")
#endif
#ifndef XLPORT_XGXS0_LN0_STATUS0_REGRs
#define XLPORT_XGXS0_LN0_STATUS0_REGRs ("XLPORT_XGXS0_LN0_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_LN1_STATUS0_REGRs
#define XLPORT_XGXS0_LN1_STATUS0_REGRs ("XLPORT_XGXS0_LN1_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_LN2_STATUS0_REGRs
#define XLPORT_XGXS0_LN2_STATUS0_REGRs ("XLPORT_XGXS0_LN2_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_LN3_STATUS0_REGRs
#define XLPORT_XGXS0_LN3_STATUS0_REGRs ("XLPORT_XGXS0_LN3_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS0_STATUS0_REGRs
#define XLPORT_XGXS0_STATUS0_REGRs ("XLPORT_XGXS0_STATUS0_REGR")
#endif
#ifndef XLPORT_XGXS_COUNTER_MODERs
#define XLPORT_XGXS_COUNTER_MODERs ("XLPORT_XGXS_COUNTER_MODER")
#endif
#ifndef XOFF_TIMERs
#define XOFF_TIMERs ("XOFF_TIMER")
#endif
#ifndef XORs
#define XORs ("XOR")
#endif
#ifndef XOR16s
#define XOR16s ("XOR16")
#endif
#ifndef XOR_BANKs
#define XOR_BANKs ("XOR_BANK")
#endif
#ifndef YELLOWs
#define YELLOWs ("YELLOW")
#endif
#ifndef YELLOW_DROPs
#define YELLOW_DROPs ("YELLOW_DROP")
#endif
#ifndef YELLOW_LIMIT_CELLS_STATICs
#define YELLOW_LIMIT_CELLS_STATICs ("YELLOW_LIMIT_CELLS_STATIC")
#endif
#ifndef YELLOW_LIMIT_CELLS_STATIC_OPERs
#define YELLOW_LIMIT_CELLS_STATIC_OPERs ("YELLOW_LIMIT_CELLS_STATIC_OPER")
#endif
#ifndef YELLOW_LIMIT_DYNAMICs
#define YELLOW_LIMIT_DYNAMICs ("YELLOW_LIMIT_DYNAMIC")
#endif
#ifndef YELLOW_OFFSET_CELLSs
#define YELLOW_OFFSET_CELLSs ("YELLOW_OFFSET_CELLS")
#endif
#ifndef YELLOW_PKTs
#define YELLOW_PKTs ("YELLOW_PKT")
#endif
#ifndef YELLOW_SHARED_LIMIT_CELLSs
#define YELLOW_SHARED_LIMIT_CELLSs ("YELLOW_SHARED_LIMIT_CELLS")
#endif
#ifndef YELLOW_SHARED_LIMIT_CELLS_OPERs
#define YELLOW_SHARED_LIMIT_CELLS_OPERs ("YELLOW_SHARED_LIMIT_CELLS_OPER")
#endif
#ifndef YELLOW_SHARED_RESUME_LIMIT_CELLSs
#define YELLOW_SHARED_RESUME_LIMIT_CELLSs ("YELLOW_SHARED_RESUME_LIMIT_CELLS")
#endif
#ifndef YELLOW_SHARED_RESUME_LIMIT_CELLS_OPERs
#define YELLOW_SHARED_RESUME_LIMIT_CELLS_OPERs ("YELLOW_SHARED_RESUME_LIMIT_CELLS_OPER")
#endif
#ifndef ZEROs
#define ZEROs ("ZERO")
#endif
#ifndef ZEROESs
#define ZEROESs ("ZEROES")
#endif
#ifndef ZONEs
#define ZONEs ("ZONE")
#endif
#endif /* DOXYGEN_IGNORE_AUTOGEN */
#endif /* BCM56990_B0_LTD_STR_H */
