--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/shw/cqb/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ALUExperiment.twx ALUExperiment.ncd -o ALUExperiment.twr
ALUExperiment.pcf -ucf ALUExperiment.ucf

Design file:              ALUExperiment.ncd
Physical constraint file: ALUExperiment.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
inputSW<0>  |    2.252(R)|    0.657(R)|clk_BUFGP         |   0.000|
inputSW<1>  |    1.941(R)|    0.719(R)|clk_BUFGP         |   0.000|
inputSW<2>  |    3.319(R)|    0.822(R)|clk_BUFGP         |   0.000|
inputSW<3>  |    2.025(R)|    0.976(R)|clk_BUFGP         |   0.000|
inputSW<4>  |    2.020(R)|    0.806(R)|clk_BUFGP         |   0.000|
inputSW<5>  |    2.242(R)|    0.801(R)|clk_BUFGP         |   0.000|
inputSW<6>  |    2.650(R)|    1.272(R)|clk_BUFGP         |   0.000|
inputSW<7>  |    2.489(R)|    0.477(R)|clk_BUFGP         |   0.000|
inputSW<8>  |    1.701(R)|    0.987(R)|clk_BUFGP         |   0.000|
inputSW<9>  |    2.544(R)|    1.181(R)|clk_BUFGP         |   0.000|
inputSW<10> |    4.544(R)|    0.753(R)|clk_BUFGP         |   0.000|
inputSW<11> |    1.173(R)|    0.798(R)|clk_BUFGP         |   0.000|
inputSW<12> |    2.274(R)|    0.738(R)|clk_BUFGP         |   0.000|
inputSW<13> |    2.073(R)|    1.274(R)|clk_BUFGP         |   0.000|
inputSW<14> |    2.496(R)|    0.718(R)|clk_BUFGP         |   0.000|
inputSW<15> |    1.718(R)|    0.217(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
led<0>        |    7.887(R)|clk_BUFGP         |   0.000|
led<1>        |    8.268(R)|clk_BUFGP         |   0.000|
led<2>        |    7.805(R)|clk_BUFGP         |   0.000|
led<3>        |    8.108(R)|clk_BUFGP         |   0.000|
led<4>        |    8.267(R)|clk_BUFGP         |   0.000|
led<5>        |    8.139(R)|clk_BUFGP         |   0.000|
led<6>        |    7.881(R)|clk_BUFGP         |   0.000|
led<7>        |    7.272(R)|clk_BUFGP         |   0.000|
led<8>        |    8.318(R)|clk_BUFGP         |   0.000|
led<9>        |    8.136(R)|clk_BUFGP         |   0.000|
led<10>       |    8.256(R)|clk_BUFGP         |   0.000|
led<11>       |    7.278(R)|clk_BUFGP         |   0.000|
led<12>       |    7.272(R)|clk_BUFGP         |   0.000|
led<13>       |    8.634(R)|clk_BUFGP         |   0.000|
led<14>       |    8.755(R)|clk_BUFGP         |   0.000|
led<15>       |    8.825(R)|clk_BUFGP         |   0.000|
sevenLight1<0>|   10.525(R)|clk_BUFGP         |   0.000|
sevenLight1<1>|   10.338(R)|clk_BUFGP         |   0.000|
sevenLight1<2>|   12.087(R)|clk_BUFGP         |   0.000|
sevenLight1<3>|   11.785(R)|clk_BUFGP         |   0.000|
sevenLight1<4>|    8.392(R)|clk_BUFGP         |   0.000|
sevenLight1<6>|   12.045(R)|clk_BUFGP         |   0.000|
sevenLight2<0>|    9.536(R)|clk_BUFGP         |   0.000|
sevenLight2<1>|    9.946(R)|clk_BUFGP         |   0.000|
sevenLight2<2>|   11.769(R)|clk_BUFGP         |   0.000|
sevenLight2<3>|   11.522(R)|clk_BUFGP         |   0.000|
sevenLight2<4>|   11.441(R)|clk_BUFGP         |   0.000|
sevenLight2<5>|   11.385(R)|clk_BUFGP         |   0.000|
sevenLight2<6>|   11.522(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.559|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov  7 19:53:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



