Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2136d9fad2ae4d2b9bc91525084c772f --incr --debug typical --relax --mt 2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dac_toplevel_behav xil_defaultlib.dac_toplevel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <fifo_generator_v13_2_5> not found while processing module instance <inst> [C:/Users/Projet/Desktop/Recherche/gallay_DACGenesys2/workspace/zc706_dac/zc706_dac.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
