  **** HLS Build v2024.2.2 6049644
INFO: [HLS 200-2005] Using work_dir /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/test 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.cpp' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.h' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=test' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7a100tcsg324-1I' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-1I'
INFO: [HLS 200-1465] Applying ini 'clock=100Mhz' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=rtl' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.37 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.59 seconds; current allocated memory: 329.883 MB.
INFO: [HLS 200-10] Analyzing design file '../test.cpp' ... 
ERROR: [HLS 207-812] 'systemc.h' file not found (../test.h:25:10)
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 4.55 seconds. Total CPU system time: 0.56 seconds. Total elapsed time: 4.87 seconds; peak allocated memory: 331.406 MB.
