===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.0995 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2382 ( 16.6%)    0.2382 ( 21.7%)  FIR Parser
    0.9742 ( 67.9%)    0.6400 ( 58.2%)  'firrtl.circuit' Pipeline
    0.1674 ( 11.7%)    0.1018 (  9.3%)    'firrtl.module' Pipeline
    0.1538 ( 10.7%)    0.0958 (  8.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0135 (  0.9%)    0.0075 (  0.7%)      LowerCHIRRTL
    0.0131 (  0.9%)    0.0131 (  1.2%)    InferWidths
    0.0447 (  3.1%)    0.0447 (  4.1%)    InferResets
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0886 (  6.2%)    0.0886 (  8.1%)    LowerFIRRTLTypes
    0.4907 ( 34.2%)    0.2582 ( 23.5%)    'firrtl.module' Pipeline
    0.0792 (  5.5%)    0.0435 (  4.0%)      ExpandWhens
    0.4115 ( 28.7%)    0.2147 ( 19.5%)      Canonicalizer
    0.0193 (  1.3%)    0.0193 (  1.8%)    Inliner
    0.0252 (  1.8%)    0.0252 (  2.3%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0887 (  6.2%)    0.0887 (  8.1%)    'firrtl.module' Pipeline
    0.0887 (  6.2%)    0.0887 (  8.1%)      Canonicalizer
    0.0739 (  5.2%)    0.0739 (  6.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0810 (  5.6%)    0.0810 (  7.4%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0242 (  1.7%)    0.0242 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0549 (  3.8%)    0.0549 (  5.0%)    Canonicalizer
    0.0008 (  0.1%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0050 (  0.4%)    0.0050 (  0.5%)  HWLegalizeNames
    0.0136 (  1.0%)    0.0136 (  1.2%)  'hw.module' Pipeline
    0.0136 (  1.0%)    0.0136 (  1.2%)    PrettifyVerilog
    0.0469 (  3.3%)    0.0469 (  4.3%)  ExportVerilog emission
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    1.4338 (100.0%)    1.0995 (100.0%)  Total

{
  totalTime: 1.108,
  maxMemory: 68632576
}
