statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4046
gpu_ipc_2 =     206.0194
gpu_ipc_3 =     280.1128
gpu_tot_sim_cycle_stream_1 = 698940
gpu_tot_sim_cycle_stream_2 = 698940
gpu_tot_sim_cycle_stream_3 = 698939
gpu_sim_insn_1 = 981760
gpu_sim_insn_2 = 143995200
gpu_sim_insn_3 = 195781760
gpu_sim_cycle = 698941
gpu_sim_insn = 340758720
gpu_ipc =     487.5357
gpu_tot_sim_cycle = 698941
gpu_tot_sim_insn = 340758720
gpu_tot_ipc =     487.5357
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2712960
gpu_stall_icnt2sh    = 28026
gpu_total_sim_rate=245326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5389410
	L1I_total_cache_misses = 7657
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 10437, Miss = 10437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660268
	L1D_cache_core[11]: Access = 13174, Miss = 13174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 650512
	L1D_cache_core[12]: Access = 11791, Miss = 11791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662679
	L1D_cache_core[13]: Access = 10380, Miss = 10380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 672454
	L1D_cache_core[14]: Access = 11486, Miss = 11486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656654
	L1D_cache_core[15]: Access = 12548, Miss = 12548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651200
	L1D_cache_core[16]: Access = 11110, Miss = 11110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 665743
	L1D_cache_core[17]: Access = 10548, Miss = 10548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662609
	L1D_cache_core[18]: Access = 12152, Miss = 12152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648707
	L1D_cache_core[19]: Access = 12051, Miss = 12051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 657058
	L1D_cache_core[20]: Access = 12450, Miss = 12450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 657196
	L1D_cache_core[21]: Access = 13233, Miss = 13233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651356
	L1D_cache_core[22]: Access = 10295, Miss = 10295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671100
	L1D_cache_core[23]: Access = 10968, Miss = 10968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 664547
	L1D_cache_core[24]: Access = 11791, Miss = 11791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662784
	L1D_cache_core[25]: Access = 13023, Miss = 13023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648333
	L1D_cache_core[26]: Access = 10563, Miss = 10563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660954
	L1D_cache_core[27]: Access = 10375, Miss = 10375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669781
	L1D_cache_core[28]: Access = 10761, Miss = 10761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 667416
	L1D_cache_core[29]: Access = 10994, Miss = 10994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 659987
	L1D_cache_core[30]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 637959
	L1D_cache_core[31]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621088
	L1D_cache_core[32]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640280
	L1D_cache_core[33]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620531
	L1D_cache_core[34]: Access = 11040, Miss = 11040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 592250
	L1D_cache_core[35]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 609251
	L1D_cache_core[36]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 622665
	L1D_cache_core[37]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601618
	L1D_cache_core[38]: Access = 12340, Miss = 12340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602985
	L1D_cache_core[39]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 596634
	L1D_cache_core[40]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642190
	L1D_cache_core[41]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618915
	L1D_cache_core[42]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 605678
	L1D_cache_core[43]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639218
	L1D_cache_core[44]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624014
	L1D_cache_core[45]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584435
	L1D_cache_core[46]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 606278
	L1D_cache_core[47]: Access = 13000, Miss = 13000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 570170
	L1D_cache_core[48]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618812
	L1D_cache_core[49]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601781
	L1D_cache_core[50]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638446
	L1D_cache_core[51]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 636555
	L1D_cache_core[52]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608308
	L1D_cache_core[53]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624233
	L1D_cache_core[54]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618743
	L1D_cache_core[55]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600343
	L1D_cache_core[56]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 596256
	L1D_cache_core[57]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608191
	L1D_cache_core[58]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600620
	L1D_cache_core[59]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 614202
	L1D_total_cache_accesses = 543270
	L1D_total_cache_misses = 543270
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 31609016
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 28549
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0392
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25464472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27429
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6144544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5381753
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7657
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
170, 37, 299, 32, 318, 32, 299, 32, 304, 32, 266, 32, 57, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 260, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 340980384
gpgpu_n_tot_w_icount = 10655637
gpgpu_n_stall_shd_mem = 38580233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402015
gpgpu_n_mem_write_global = 216714
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10514432
gpgpu_n_store_insn = 6936864
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 913568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38580233
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62351647	W0_Idle:2068400	W0_Scoreboard:8796576	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10656297
Warp Occupancy Distribution:
Stall:24041087	W0_Idle:50082	W0_Scoreboard:1571222	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2295249
Warp Occupancy Distribution:
Stall:19573417	W0_Idle:712535	W0_Scoreboard:3404656	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4267032
warp_utilization0: 0.127053
warp_utilization1: 0.082097
warp_utilization2: 0.152625
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2611608 {8:326451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29473104 {136:216714,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 3071168 {40:74839,72:328,136:397,}
traffic_breakdown_coretomem[INST_ACC_R] = 3920 {8:490,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44350824 {136:326109,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1731864 {8:216483,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 3060608 {40:74587,72:327,136:394,}
traffic_breakdown_memtocore[INST_ACC_R] = 66640 {136:490,}
maxmrqlatency = 1189 
maxdqlatency = 0 
maxmflatency = 6832 
averagemflatency = 1398 
averagemflatency_1 = 1343 
averagemflatency_2= 1416 
averagemflatency_3 = 1428 
averagemrqlatency_1 = 60 
averagemrqlatency_2 = 70 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6668 
max_icnt2sh_latency = 698940 
mrq_lat_table:246871 	7322 	11795 	27244 	84687 	141797 	190057 	140932 	32095 	516 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1331 	20139 	159974 	348945 	86970 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3379 	3736 	15621 	37813 	32199 	79144 	223813 	201506 	21587 	262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	336928 	63546 	963 	40 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	54482 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	74 	1317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        18        28        30        13        14        20        32        11        14         6         8 
dram[1]:        28        32        32        22        20        16        28        24        17        12        16        28        10        10         8         6 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        12         6         6 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30         8        10        13         6         8 
dram[4]:        32        32        22        40        20        12        24        20        21        16        18        32        19         8         6         8 
dram[5]:        32        32        22        22        20        24        22        18        11        23        22        28        22         8         7         8 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:       921      1063      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:       953      1152       998      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:       979      1162      1015      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.360755  1.390838  1.385775  1.404777  1.362313  1.378395  1.384328  1.394053  1.352378  1.387742  1.381556  1.382362  1.366020  1.385047  1.372117  1.380886 
dram[1]:  1.384103  1.395657  1.393481  1.400258  1.385924  1.377896  1.396027  1.391581  1.375019  1.373267  1.390565  1.398460  1.393182  1.384899  1.379363  1.377219 
dram[2]:  1.393575  1.371874  1.404519  1.375903  1.379597  1.347117  1.397019  1.386745  1.378714  1.364588  1.388795  1.368242  1.386551  1.356347  1.379390  1.366743 
dram[3]:  1.399336  1.399748  1.390183  1.387948  1.377710  1.372148  1.408176  1.383521  1.389271  1.382666  1.387239  1.382611  1.383869  1.390922  1.386488  1.372879 
dram[4]:  1.362098  1.402884  1.358630  1.408128  1.365082  1.382587  1.371843  1.422629  1.362154  1.394822  1.342843  1.393020  1.374764  1.401711  1.353226  1.387072 
dram[5]:  1.396867  1.401359  1.389172  1.397513  1.386442  1.382477  1.394154  1.395497  1.383491  1.386297  1.374329  1.396141  1.380210  1.391520  1.381175  1.380679 
average row locality = 883320/638780 = 1.382823
average row locality_1 = 288258/231402 = 1.245702
average row locality_2 = 305402/209059 = 1.460841
average row locality_3 = 289660/198319 = 1.460576
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6874      6328      6308      6099      6513      6291      6523      6377      6713      6135      6440      6327      6606      6280      6362      6178 
dram[1]:      6298      6100      6174      6048      6174      6219      6273      6312      6298      6258      6240      6153      6221      6224      6175      6158 
dram[2]:      6306      6606      6126      6371      6258      7024      6307      6542      6248      6449      6226      6532      6347      6698      6154      6451 
dram[3]:      6150      6163      6190      6176      6182      6331      6154      6381      6135      6165      6258      6261      6280      6136      6136      6184 
dram[4]:      6565      6294      6578      6122      6429      6386      6687      6170      6417      6214      6983      6287      6445      6214      6447      6205 
dram[5]:      6233      6152      6210      6143      6141      6293      6246      6293      6239      6190      6317      6144      6319      6186      6126      6136 
total reads: 605417
bank skew: 7024/6048 = 1.16
chip skew: 102645/99282 = 1.03
number of total write accesses:
dram[0]:      3432      2871      2889      2664      3124      2896      3109      2952      3325      2741      3045      2922      3189      2856      2978      2795 
dram[1]:      2850      2642      2761      2621      2786      2820      2864      2880      2916      2855      2840      2745      2811      2803      2795      2765 
dram[2]:      2847      3161      2701      2961      2857      3629      2881      3125      2847      3070      2822      3138      2911      3283      2762      3068 
dram[3]:      2698      2717      2761      2762      2780      2931      2735      2960      2748      2785      2852      2869      2849      2722      2750      2798 
dram[4]:      3098      2850      3143      2714      3019      2999      3257      2759      3020      2837      3561      2893      3015      2799      3054      2829 
dram[5]:      2774      2716      2773      2734      2735      2907      2821      2882      2845      2814      2903      2755      2887      2777      2737      2768 
total reads: 277997
bank skew: 3629/2621 = 1.38
chip skew: 48063/44717 = 1.07
average mf latency per bank:
dram[0]:       1144       911      1118       928      1136       933      1125       945      1114       919      1118       918      1123       928      1150       944
dram[1]:        841       874       850       885       867       873       868       885       849       867       854       873       857       871       871       888
dram[2]:        955      1271       965      1271       981      1727       973      1305       963      1269       966      1286       963      1284       995      1309
dram[3]:        834       898       838       902       847       931       847       908       839       906       840       893       839       906       860       914
dram[4]:        994      1073       990      1086      1004      1095      1012      1098      1000      1089      1034      1076      1002      1095      1031      1112
dram[5]:        849       855       854       869       867       873       870       873       849       858       851       860       854       875       880       880
maximum mf latency per bank:
dram[0]:       4369      4721      4435      4203      4385      4360      5998      4536      6287      4091      4692      5337      6229      4794      5812      4138
dram[1]:       5333      3609      5592      4265      4121      4350      4243      4101      5801      3951      4240      4119      3739      4267      5780      4412
dram[2]:       4160      5478      3997      6141      4438      6832      5349      5910      4056      6197      4577      5622      4584      5681      4547      5368
dram[3]:       5363      4394      3787      5019      4944      4032      5176      3578      3663      4114      4509      4599      5319      4278      4276      4266
dram[4]:       4926      5219      4177      4604      5167      5357      4462      4527      5428      4208      4425      4539      5136      5334      5345      4801
dram[5]:       3899      5055      4962      4783      4480      3840      5644      5720      4007      3892      4514      3787      3718      4797      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=404614 n_act=108885 n_pre=108870 n_req=138443 n_req_1=12018 n_req_2=53507 n_req_3=72918 n_rd=204666 n_write=95566 bw_util=0.6001 bw_util_1=0.05208 bw_util_2=0.2319 bw_util_3=0.3161 blp=10.018030 blp_1= 1.661349 blp_2= 3.799729 blp_3= 4.994071
 n_activity=920335 dram_eff=0.6016 dram_eff_1=0.05221 dram_eff_2=0.2325 dram_eff_3=0.3169
bk0: 13744a 340881i bk1: 12656a 391021i bk2: 12614a 378761i bk3: 12198a 395397i bk4: 13024a 329735i bk5: 12582a 340208i bk6: 13040a 298400i bk7: 12752a 302690i bk8: 13420a 347756i bk9: 12270a 409001i bk10: 12876a 360913i bk11: 12652a 360593i bk12: 13208a 309563i bk13: 12552a 344890i bk14: 12724a 313203i bk15: 12354a 323148i 
bw_dist = 0.052	0.232	0.316	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5313
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=426799 n_act=103851 n_pre=103838 n_req=135418 n_req_1=8973 n_req_2=53527 n_req_3=72918 n_rd=198619 n_write=89494 bw_util=0.587 bw_util_1=0.03889 bw_util_2=0.232 bw_util_3=0.3161 blp=9.349196 blp_1= 1.599318 blp_2= 3.825847 blp_3= 4.985902
 n_activity=914942 dram_eff=0.5919 dram_eff_1=0.03921 dram_eff_2=0.2339 dram_eff_3=0.3188
bk0: 12585a 426494i bk1: 12196a 437261i bk2: 12348a 415088i bk3: 12096a 416075i bk4: 12348a 387296i bk5: 12438a 372751i bk6: 12544a 353464i bk7: 12618a 335933i bk8: 12596a 412579i bk9: 12516a 405041i bk10: 12478a 405311i bk11: 12304a 400046i bk12: 12442a 387465i bk13: 12444a 374010i bk14: 12350a 359170i bk15: 12316a 346529i 
bw_dist = 0.039	0.232	0.316	0.405	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.632
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=402411 n_act=109422 n_pre=109409 n_req=138688 n_req_1=12353 n_req_2=53417 n_req_3=72918 n_rd=205244 n_write=96115 bw_util=0.6012 bw_util_1=0.05352 bw_util_2=0.2315 bw_util_3=0.3161 blp=10.070861 blp_1= 1.702299 blp_2= 3.824847 blp_3= 5.003263
 n_activity=920934 dram_eff=0.6023 dram_eff_1=0.05362 dram_eff_2=0.2319 dram_eff_3=0.3167
bk0: 12612a 410136i bk1: 13206a 356035i bk2: 12248a 401022i bk3: 12738a 353659i bk4: 12516a 356864i bk5: 14046a 240498i bk6: 12608a 334921i bk7: 13082a 272645i bk8: 12492a 409974i bk9: 12894a 365617i bk10: 12450a 386837i bk11: 13060a 335701i bk12: 12694a 354629i bk13: 13392a 287835i bk14: 12306a 338895i bk15: 12900a 284580i 
bw_dist = 0.054	0.232	0.316	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7619
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=427059 n_act=103803 n_pre=103791 n_req=135328 n_req_1=8984 n_req_2=53426 n_req_3=72918 n_rd=198524 n_write=89424 bw_util=0.5866 bw_util_1=0.03888 bw_util_2=0.2316 bw_util_3=0.3161 blp=9.371717 blp_1= 1.593516 blp_2= 3.837883 blp_3= 4.996061
 n_activity=913810 dram_eff=0.5923 dram_eff_1=0.03926 dram_eff_2=0.2338 dram_eff_3=0.3192
bk0: 12300a 442414i bk1: 12324a 429243i bk2: 12379a 412225i bk3: 12350a 398258i bk4: 12362a 387446i bk5: 12662a 355049i bk6: 12304a 369431i bk7: 12753a 324436i bk8: 12270a 431264i bk9: 12330a 417722i bk10: 12516a 400996i bk11: 12516a 390888i bk12: 12556a 378757i bk13: 12266a 381754i bk14: 12272a 364175i bk15: 12364a 342088i 
bw_dist = 0.039	0.232	0.316	0.404	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7035
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=404151 n_act=108966 n_pre=108951 n_req=138562 n_req_1=12064 n_req_2=53584 n_req_3=72914 n_rd=204852 n_write=95681 bw_util=0.6007 bw_util_1=0.05229 bw_util_2=0.2322 bw_util_3=0.3161 blp=10.016503 blp_1= 1.660907 blp_2= 3.793823 blp_3= 5.006877
 n_activity=920259 dram_eff=0.6022 dram_eff_1=0.05242 dram_eff_2=0.2328 dram_eff_3=0.3169
bk0: 13126a 375548i bk1: 12588a 398973i bk2: 13154a 351570i bk3: 12244a 392531i bk4: 12852a 341318i bk5: 12772a 322362i bk6: 13364a 281212i bk7: 12336a 334414i bk8: 12832a 391719i bk9: 12428a 397333i bk10: 13966a 289695i bk11: 12574a 363181i bk12: 12884a 333860i bk13: 12428a 354531i bk14: 12894a 299115i bk15: 12410a 321104i 
bw_dist = 0.052	0.232	0.316	0.397	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5114
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=426601 n_act=103837 n_pre=103823 n_req=135490 n_req_1=8992 n_req_2=53584 n_req_3=72914 n_rd=198698 n_write=89642 bw_util=0.5873 bw_util_1=0.03896 bw_util_2=0.2322 bw_util_3=0.3161 blp=9.422331 blp_1= 1.583408 blp_2= 3.857443 blp_3= 5.020403
 n_activity=913909 dram_eff=0.5929 dram_eff_1=0.03933 dram_eff_2=0.2345 dram_eff_3=0.3191
bk0: 12466a 427544i bk1: 12298a 422820i bk2: 12416a 407117i bk3: 12286a 400594i bk4: 12280a 393997i bk5: 12582a 360699i bk6: 12486a 352575i bk7: 12582a 333400i bk8: 12478a 423923i bk9: 12380a 413751i bk10: 12632a 384923i bk11: 12288a 402111i bk12: 12636a 373333i bk13: 12366a 371180i bk14: 12252a 358060i bk15: 12270a 351846i 
bw_dist = 0.039	0.232	0.316	0.403	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54106, Miss = 52353, Miss_rate = 0.968, Pending_hits = 242, Reservation_fails = 86001
L2_cache_bank[1]: Access = 50760, Miss = 50029, Miss_rate = 0.986, Pending_hits = 56, Reservation_fails = 64291
L2_cache_bank[2]: Access = 50611, Miss = 49875, Miss_rate = 0.985, Pending_hits = 71, Reservation_fails = 61353
L2_cache_bank[3]: Access = 50126, Miss = 49487, Miss_rate = 0.987, Pending_hits = 46, Reservation_fails = 61783
L2_cache_bank[4]: Access = 50635, Miss = 49991, Miss_rate = 0.987, Pending_hits = 68, Reservation_fails = 29045
L2_cache_bank[5]: Access = 56231, Miss = 52689, Miss_rate = 0.937, Pending_hits = 142, Reservation_fails = 90113
L2_cache_bank[6]: Access = 50088, Miss = 49498, Miss_rate = 0.988, Pending_hits = 45, Reservation_fails = 53182
L2_cache_bank[7]: Access = 50666, Miss = 49811, Miss_rate = 0.983, Pending_hits = 67, Reservation_fails = 63653
L2_cache_bank[8]: Access = 54199, Miss = 52557, Miss_rate = 0.970, Pending_hits = 225, Reservation_fails = 98238
L2_cache_bank[9]: Access = 50676, Miss = 49906, Miss_rate = 0.985, Pending_hits = 70, Reservation_fails = 61716
L2_cache_bank[10]: Access = 50480, Miss = 49846, Miss_rate = 0.987, Pending_hits = 68, Reservation_fails = 53347
L2_cache_bank[11]: Access = 50186, Miss = 49555, Miss_rate = 0.987, Pending_hits = 57, Reservation_fails = 56040
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54106, Miss = 52353 (0.968), PendingHit = 242 (0.00447)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50760, Miss = 50029 (0.986), PendingHit = 56 (0.0011)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50611, Miss = 49875 (0.985), PendingHit = 71 (0.0014)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50126, Miss = 49487 (0.987), PendingHit = 46 (0.000918)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50635, Miss = 49991 (0.987), PendingHit = 68 (0.00134)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56231, Miss = 52689 (0.937), PendingHit = 142 (0.00253)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50088, Miss = 49498 (0.988), PendingHit = 45 (0.000898)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50666, Miss = 49811 (0.983), PendingHit = 67 (0.00132)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54199, Miss = 52557 (0.97), PendingHit = 225 (0.00415)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50676, Miss = 49906 (0.985), PendingHit = 70 (0.00138)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50480, Miss = 49846 (0.987), PendingHit = 68 (0.00135)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50186, Miss = 49555 (0.987), PendingHit = 57 (0.00114)
L2 Cache Total Miss Rate = 0.979
Stream 1: L2 Cache Miss Rate = 0.933
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.968
Stream 1: Accesses  = 191682
Stream 1: Misses  = 178912
Stream 2: Accesses  = 217902
Stream 2: Misses  = 217705
Stream 3: Accesses  = 400862
Stream 3: Misses  = 387892
Stream 1+2: Accesses  = 409584
Stream 1+2: Misses  = 396617
Stream 1+2+3: Accesses  = 810446
Stream 1+2+3: Misses  = 784509
Total Accesses  = 618764
MPKI-CORES
CORE_L2MPKI_0	53.147
CORE_L2MPKI_1	64.066
CORE_L2MPKI_2	72.942
CORE_L2MPKI_3	59.171
CORE_L2MPKI_4	70.163
CORE_L2MPKI_5	71.072
CORE_L2MPKI_6	59.365
CORE_L2MPKI_7	70.738
CORE_L2MPKI_8	61.733
CORE_L2MPKI_9	58.029
CORE_L2MPKI_10	1.595
CORE_L2MPKI_11	1.595
CORE_L2MPKI_12	1.595
CORE_L2MPKI_13	1.597
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.595
CORE_L2MPKI_17	1.593
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.594
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.595
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.593
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.593
CORE_L2MPKI_28	1.597
CORE_L2MPKI_29	1.594
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 32.819
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	4449
CORE_MISSES_1	6503
CORE_MISSES_2	7691
CORE_MISSES_3	5457
CORE_MISSES_4	7389
CORE_MISSES_5	7976
CORE_MISSES_6	5359
CORE_MISSES_7	7694
CORE_MISSES_8	5634
CORE_MISSES_9	5283
CORE_MISSES_10	10424
CORE_MISSES_11	13149
CORE_MISSES_12	11765
CORE_MISSES_13	10363
CORE_MISSES_14	11468
CORE_MISSES_15	12525
CORE_MISSES_16	11088
CORE_MISSES_17	10528
CORE_MISSES_18	12138
CORE_MISSES_19	12029
CORE_MISSES_20	12422
CORE_MISSES_21	13203
CORE_MISSES_22	10277
CORE_MISSES_23	10939
CORE_MISSES_24	11756
CORE_MISSES_25	13016
CORE_MISSES_26	10532
CORE_MISSES_27	10339
CORE_MISSES_28	10743
CORE_MISSES_29	10958
CORE_MISSES_30	9760
CORE_MISSES_31	9780
CORE_MISSES_32	9780
CORE_MISSES_33	9780
CORE_MISSES_34	11040
CORE_MISSES_35	9760
CORE_MISSES_36	10440
CORE_MISSES_37	9780
CORE_MISSES_38	12340
CORE_MISSES_39	11060
CORE_MISSES_40	9760
CORE_MISSES_41	10420
CORE_MISSES_42	10420
CORE_MISSES_43	9760
CORE_MISSES_44	10420
CORE_MISSES_45	9780
CORE_MISSES_46	10420
CORE_MISSES_47	13000
CORE_MISSES_48	10420
CORE_MISSES_49	10400
CORE_MISSES_50	10420
CORE_MISSES_51	11060
CORE_MISSES_52	10420
CORE_MISSES_53	10420
CORE_MISSES_54	10420
CORE_MISSES_55	10420
CORE_MISSES_56	11060
CORE_MISSES_57	9760
CORE_MISSES_58	10420
CORE_MISSES_59	9780
L2_MISSES = 605597
L2_total_cache_accesses = 618764
L2_total_cache_misses = 605597
L2_total_cache_miss_rate = 0.9787
L2_total_cache_pending_hits = 1157
L2_total_cache_reservation_fails = 778762
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 509641
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 267814
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1207
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2001783
icnt_total_pkts_simt_to_mem=1563218
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4046
gpu_ipc_2 =     206.0194
gpu_ipc_3 =     280.1128
gpu_tot_sim_cycle_stream_1 = 698940
gpu_tot_sim_cycle_stream_2 = 698940
gpu_tot_sim_cycle_stream_3 = 698939
gpu_sim_insn_1 = 981760
gpu_sim_insn_2 = 143995200
gpu_sim_insn_3 = 195781760
gpu_sim_cycle = 698941
gpu_sim_insn = 340758720
gpu_ipc =     487.5357
gpu_tot_sim_cycle = 698941
gpu_tot_sim_insn = 340758720
gpu_tot_ipc =     487.5357
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2712960
gpu_stall_icnt2sh    = 28026
gpu_total_sim_rate=245326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5389410
	L1I_total_cache_misses = 7657
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 10437, Miss = 10437, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660268
	L1D_cache_core[11]: Access = 13174, Miss = 13174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 650512
	L1D_cache_core[12]: Access = 11791, Miss = 11791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662679
	L1D_cache_core[13]: Access = 10380, Miss = 10380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 672454
	L1D_cache_core[14]: Access = 11486, Miss = 11486, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656654
	L1D_cache_core[15]: Access = 12548, Miss = 12548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651200
	L1D_cache_core[16]: Access = 11110, Miss = 11110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 665743
	L1D_cache_core[17]: Access = 10548, Miss = 10548, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662609
	L1D_cache_core[18]: Access = 12152, Miss = 12152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648707
	L1D_cache_core[19]: Access = 12051, Miss = 12051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 657058
	L1D_cache_core[20]: Access = 12450, Miss = 12450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 657196
	L1D_cache_core[21]: Access = 13233, Miss = 13233, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651356
	L1D_cache_core[22]: Access = 10295, Miss = 10295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671100
	L1D_cache_core[23]: Access = 10968, Miss = 10968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 664547
	L1D_cache_core[24]: Access = 11791, Miss = 11791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662784
	L1D_cache_core[25]: Access = 13023, Miss = 13023, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648333
	L1D_cache_core[26]: Access = 10563, Miss = 10563, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660954
	L1D_cache_core[27]: Access = 10375, Miss = 10375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669781
	L1D_cache_core[28]: Access = 10761, Miss = 10761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 667416
	L1D_cache_core[29]: Access = 10994, Miss = 10994, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 659987
	L1D_cache_core[30]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 637959
	L1D_cache_core[31]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 621088
	L1D_cache_core[32]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640280
	L1D_cache_core[33]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620531
	L1D_cache_core[34]: Access = 11040, Miss = 11040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 592250
	L1D_cache_core[35]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 609251
	L1D_cache_core[36]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 622665
	L1D_cache_core[37]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601618
	L1D_cache_core[38]: Access = 12340, Miss = 12340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602985
	L1D_cache_core[39]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 596634
	L1D_cache_core[40]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642190
	L1D_cache_core[41]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618915
	L1D_cache_core[42]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 605678
	L1D_cache_core[43]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 639218
	L1D_cache_core[44]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624014
	L1D_cache_core[45]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584435
	L1D_cache_core[46]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 606278
	L1D_cache_core[47]: Access = 13000, Miss = 13000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 570170
	L1D_cache_core[48]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618812
	L1D_cache_core[49]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601781
	L1D_cache_core[50]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638446
	L1D_cache_core[51]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 636555
	L1D_cache_core[52]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608308
	L1D_cache_core[53]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 624233
	L1D_cache_core[54]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618743
	L1D_cache_core[55]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600343
	L1D_cache_core[56]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 596256
	L1D_cache_core[57]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608191
	L1D_cache_core[58]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600620
	L1D_cache_core[59]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 614202
	L1D_total_cache_accesses = 543270
	L1D_total_cache_misses = 543270
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 31609016
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 28549
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0392
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25464472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27429
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6144544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5381753
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7657
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
170, 37, 299, 32, 318, 32, 299, 32, 304, 32, 266, 32, 57, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 32, 260, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 340980384
gpgpu_n_tot_w_icount = 10655637
gpgpu_n_stall_shd_mem = 38580233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 402015
gpgpu_n_mem_write_global = 216714
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10514432
gpgpu_n_store_insn = 6936864
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 913568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38580233
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62351647	W0_Idle:2068400	W0_Scoreboard:8796576	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10656297
Warp Occupancy Distribution:
Stall:24041087	W0_Idle:50082	W0_Scoreboard:1571222	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2295249
Warp Occupancy Distribution:
Stall:19573417	W0_Idle:712535	W0_Scoreboard:3404656	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4267032
warp_utilization0: 0.127053
warp_utilization1: 0.082097
warp_utilization2: 0.152625
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2611608 {8:326451,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29473104 {136:216714,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 3071168 {40:74839,72:328,136:397,}
traffic_breakdown_coretomem[INST_ACC_R] = 3920 {8:490,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44350824 {136:326109,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1731864 {8:216483,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 3060608 {40:74587,72:327,136:394,}
traffic_breakdown_memtocore[INST_ACC_R] = 66640 {136:490,}
maxmrqlatency = 1189 
maxdqlatency = 0 
maxmflatency = 6832 
averagemflatency = 1398 
averagemflatency_1 = 1343 
averagemflatency_2= 1416 
averagemflatency_3 = 1428 
averagemrqlatency_1 = 60 
averagemrqlatency_2 = 70 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6668 
max_icnt2sh_latency = 698940 
mrq_lat_table:246871 	7322 	11795 	27244 	84687 	141797 	190057 	140932 	32095 	516 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1331 	20139 	159974 	348945 	86970 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3379 	3736 	15621 	37813 	32199 	79144 	223813 	201506 	21587 	262 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	336928 	63546 	963 	40 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	54482 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	74 	1317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        18        28        30        13        14        20        32        11        14         6         8 
dram[1]:        28        32        32        22        20        16        28        24        17        12        16        28        10        10         8         6 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        12         6         6 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30         8        10        13         6         8 
dram[4]:        32        32        22        40        20        12        24        20        21        16        18        32        19         8         6         8 
dram[5]:        32        32        22        22        20        24        22        18        11        23        22        28        22         8         7         8 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:       921      1063      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:       953      1152       998      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:       979      1162      1015      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.360755  1.390838  1.385775  1.404777  1.362313  1.378395  1.384328  1.394053  1.352378  1.387742  1.381556  1.382362  1.366020  1.385047  1.372117  1.380886 
dram[1]:  1.384103  1.395657  1.393481  1.400258  1.385924  1.377896  1.396027  1.391581  1.375019  1.373267  1.390565  1.398460  1.393182  1.384899  1.379363  1.377219 
dram[2]:  1.393575  1.371874  1.404519  1.375903  1.379597  1.347117  1.397019  1.386745  1.378714  1.364588  1.388795  1.368242  1.386551  1.356347  1.379390  1.366743 
dram[3]:  1.399336  1.399748  1.390183  1.387948  1.377710  1.372148  1.408176  1.383521  1.389271  1.382666  1.387239  1.382611  1.383869  1.390922  1.386488  1.372879 
dram[4]:  1.362098  1.402884  1.358630  1.408128  1.365082  1.382587  1.371843  1.422629  1.362154  1.394822  1.342843  1.393020  1.374764  1.401711  1.353226  1.387072 
dram[5]:  1.396867  1.401359  1.389172  1.397513  1.386442  1.382477  1.394154  1.395497  1.383491  1.386297  1.374329  1.396141  1.380210  1.391520  1.381175  1.380679 
average row locality = 883320/638780 = 1.382823
average row locality_1 = 288258/231402 = 1.245702
average row locality_2 = 305402/209059 = 1.460841
average row locality_3 = 289660/198319 = 1.460576
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6874      6328      6308      6099      6513      6291      6523      6377      6713      6135      6440      6327      6606      6280      6362      6178 
dram[1]:      6298      6100      6174      6048      6174      6219      6273      6312      6298      6258      6240      6153      6221      6224      6175      6158 
dram[2]:      6306      6606      6126      6371      6258      7024      6307      6542      6248      6449      6226      6532      6347      6698      6154      6451 
dram[3]:      6150      6163      6190      6176      6182      6331      6154      6381      6135      6165      6258      6261      6280      6136      6136      6184 
dram[4]:      6565      6294      6578      6122      6429      6386      6687      6170      6417      6214      6983      6287      6445      6214      6447      6205 
dram[5]:      6233      6152      6210      6143      6141      6293      6246      6293      6239      6190      6317      6144      6319      6186      6126      6136 
total reads: 605417
bank skew: 7024/6048 = 1.16
chip skew: 102645/99282 = 1.03
number of total write accesses:
dram[0]:      3432      2871      2889      2664      3124      2896      3109      2952      3325      2741      3045      2922      3189      2856      2978      2795 
dram[1]:      2850      2642      2761      2621      2786      2820      2864      2880      2916      2855      2840      2745      2811      2803      2795      2765 
dram[2]:      2847      3161      2701      2961      2857      3629      2881      3125      2847      3070      2822      3138      2911      3283      2762      3068 
dram[3]:      2698      2717      2761      2762      2780      2931      2735      2960      2748      2785      2852      2869      2849      2722      2750      2798 
dram[4]:      3098      2850      3143      2714      3019      2999      3257      2759      3020      2837      3561      2893      3015      2799      3054      2829 
dram[5]:      2774      2716      2773      2734      2735      2907      2821      2882      2845      2814      2903      2755      2887      2777      2737      2768 
total reads: 277997
bank skew: 3629/2621 = 1.38
chip skew: 48063/44717 = 1.07
average mf latency per bank:
dram[0]:       1144       911      1118       928      1136       933      1125       945      1114       919      1118       918      1123       928      1150       944
dram[1]:        841       874       850       885       867       873       868       885       849       867       854       873       857       871       871       888
dram[2]:        955      1271       965      1271       981      1727       973      1305       963      1269       966      1286       963      1284       995      1309
dram[3]:        834       898       838       902       847       931       847       908       839       906       840       893       839       906       860       914
dram[4]:        994      1073       990      1086      1004      1095      1012      1098      1000      1089      1034      1076      1002      1095      1031      1112
dram[5]:        849       855       854       869       867       873       870       873       849       858       851       860       854       875       880       880
maximum mf latency per bank:
dram[0]:       4369      4721      4435      4203      4385      4360      5998      4536      6287      4091      4692      5337      6229      4794      5812      4138
dram[1]:       5333      3609      5592      4265      4121      4350      4243      4101      5801      3951      4240      4119      3739      4267      5780      4412
dram[2]:       4160      5478      3997      6141      4438      6832      5349      5910      4056      6197      4577      5622      4584      5681      4547      5368
dram[3]:       5363      4394      3787      5019      4944      4032      5176      3578      3663      4114      4509      4599      5319      4278      4276      4266
dram[4]:       4926      5219      4177      4604      5167      5357      4462      4527      5428      4208      4425      4539      5136      5334      5345      4801
dram[5]:       3899      5055      4962      4783      4480      3840      5644      5720      4007      3892      4514      3787      3718      4797      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=404614 n_act=108885 n_pre=108870 n_req=138443 n_req_1=12018 n_req_2=53507 n_req_3=72918 n_rd=204666 n_write=95566 bw_util=0.6001 bw_util_1=0.05208 bw_util_2=0.2319 bw_util_3=0.3161 blp=10.018030 blp_1= 1.661349 blp_2= 3.799729 blp_3= 4.994071
 n_activity=920335 dram_eff=0.6016 dram_eff_1=0.05221 dram_eff_2=0.2325 dram_eff_3=0.3169
bk0: 13744a 340881i bk1: 12656a 391021i bk2: 12614a 378761i bk3: 12198a 395397i bk4: 13024a 329735i bk5: 12582a 340208i bk6: 13040a 298400i bk7: 12752a 302690i bk8: 13420a 347756i bk9: 12270a 409001i bk10: 12876a 360913i bk11: 12652a 360593i bk12: 13208a 309563i bk13: 12552a 344890i bk14: 12724a 313203i bk15: 12354a 323148i 
bw_dist = 0.052	0.232	0.316	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5313
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=426799 n_act=103851 n_pre=103838 n_req=135418 n_req_1=8973 n_req_2=53527 n_req_3=72918 n_rd=198619 n_write=89494 bw_util=0.587 bw_util_1=0.03889 bw_util_2=0.232 bw_util_3=0.3161 blp=9.349196 blp_1= 1.599318 blp_2= 3.825847 blp_3= 4.985902
 n_activity=914942 dram_eff=0.5919 dram_eff_1=0.03921 dram_eff_2=0.2339 dram_eff_3=0.3188
bk0: 12585a 426494i bk1: 12196a 437261i bk2: 12348a 415088i bk3: 12096a 416075i bk4: 12348a 387296i bk5: 12438a 372751i bk6: 12544a 353464i bk7: 12618a 335933i bk8: 12596a 412579i bk9: 12516a 405041i bk10: 12478a 405311i bk11: 12304a 400046i bk12: 12442a 387465i bk13: 12444a 374010i bk14: 12350a 359170i bk15: 12316a 346529i 
bw_dist = 0.039	0.232	0.316	0.405	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.632
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=402411 n_act=109422 n_pre=109409 n_req=138688 n_req_1=12353 n_req_2=53417 n_req_3=72918 n_rd=205244 n_write=96115 bw_util=0.6012 bw_util_1=0.05352 bw_util_2=0.2315 bw_util_3=0.3161 blp=10.070861 blp_1= 1.702299 blp_2= 3.824847 blp_3= 5.003263
 n_activity=920934 dram_eff=0.6023 dram_eff_1=0.05362 dram_eff_2=0.2319 dram_eff_3=0.3167
bk0: 12612a 410136i bk1: 13206a 356035i bk2: 12248a 401022i bk3: 12738a 353659i bk4: 12516a 356864i bk5: 14046a 240498i bk6: 12608a 334921i bk7: 13082a 272645i bk8: 12492a 409974i bk9: 12894a 365617i bk10: 12450a 386837i bk11: 13060a 335701i bk12: 12694a 354629i bk13: 13392a 287835i bk14: 12306a 338895i bk15: 12900a 284580i 
bw_dist = 0.054	0.232	0.316	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7619
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=427059 n_act=103803 n_pre=103791 n_req=135328 n_req_1=8984 n_req_2=53426 n_req_3=72918 n_rd=198524 n_write=89424 bw_util=0.5866 bw_util_1=0.03888 bw_util_2=0.2316 bw_util_3=0.3161 blp=9.371717 blp_1= 1.593516 blp_2= 3.837883 blp_3= 4.996061
 n_activity=913810 dram_eff=0.5923 dram_eff_1=0.03926 dram_eff_2=0.2338 dram_eff_3=0.3192
bk0: 12300a 442414i bk1: 12324a 429243i bk2: 12379a 412225i bk3: 12350a 398258i bk4: 12362a 387446i bk5: 12662a 355049i bk6: 12304a 369431i bk7: 12753a 324436i bk8: 12270a 431264i bk9: 12330a 417722i bk10: 12516a 400996i bk11: 12516a 390888i bk12: 12556a 378757i bk13: 12266a 381754i bk14: 12272a 364175i bk15: 12364a 342088i 
bw_dist = 0.039	0.232	0.316	0.404	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7035
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=404151 n_act=108966 n_pre=108951 n_req=138562 n_req_1=12064 n_req_2=53584 n_req_3=72914 n_rd=204852 n_write=95681 bw_util=0.6007 bw_util_1=0.05229 bw_util_2=0.2322 bw_util_3=0.3161 blp=10.016503 blp_1= 1.660907 blp_2= 3.793823 blp_3= 5.006877
 n_activity=920259 dram_eff=0.6022 dram_eff_1=0.05242 dram_eff_2=0.2328 dram_eff_3=0.3169
bk0: 13126a 375548i bk1: 12588a 398973i bk2: 13154a 351570i bk3: 12244a 392531i bk4: 12852a 341318i bk5: 12772a 322362i bk6: 13364a 281212i bk7: 12336a 334414i bk8: 12832a 391719i bk9: 12428a 397333i bk10: 13966a 289695i bk11: 12574a 363181i bk12: 12884a 333860i bk13: 12428a 354531i bk14: 12894a 299115i bk15: 12410a 321104i 
bw_dist = 0.052	0.232	0.316	0.397	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5114
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922601 n_nop=426601 n_act=103837 n_pre=103823 n_req=135490 n_req_1=8992 n_req_2=53584 n_req_3=72914 n_rd=198698 n_write=89642 bw_util=0.5873 bw_util_1=0.03896 bw_util_2=0.2322 bw_util_3=0.3161 blp=9.422331 blp_1= 1.583408 blp_2= 3.857443 blp_3= 5.020403
 n_activity=913909 dram_eff=0.5929 dram_eff_1=0.03933 dram_eff_2=0.2345 dram_eff_3=0.3191
bk0: 12466a 427544i bk1: 12298a 422820i bk2: 12416a 407117i bk3: 12286a 400594i bk4: 12280a 393997i bk5: 12582a 360699i bk6: 12486a 352575i bk7: 12582a 333400i bk8: 12478a 423923i bk9: 12380a 413751i bk10: 12632a 384923i bk11: 12288a 402111i bk12: 12636a 373333i bk13: 12366a 371180i bk14: 12252a 358060i bk15: 12270a 351846i 
bw_dist = 0.039	0.232	0.316	0.403	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54106, Miss = 52353, Miss_rate = 0.968, Pending_hits = 242, Reservation_fails = 86001
L2_cache_bank[1]: Access = 50760, Miss = 50029, Miss_rate = 0.986, Pending_hits = 56, Reservation_fails = 64291
L2_cache_bank[2]: Access = 50611, Miss = 49875, Miss_rate = 0.985, Pending_hits = 71, Reservation_fails = 61353
L2_cache_bank[3]: Access = 50126, Miss = 49487, Miss_rate = 0.987, Pending_hits = 46, Reservation_fails = 61783
L2_cache_bank[4]: Access = 50635, Miss = 49991, Miss_rate = 0.987, Pending_hits = 68, Reservation_fails = 29045
L2_cache_bank[5]: Access = 56231, Miss = 52689, Miss_rate = 0.937, Pending_hits = 142, Reservation_fails = 90113
L2_cache_bank[6]: Access = 50088, Miss = 49498, Miss_rate = 0.988, Pending_hits = 45, Reservation_fails = 53182
L2_cache_bank[7]: Access = 50666, Miss = 49811, Miss_rate = 0.983, Pending_hits = 67, Reservation_fails = 63653
L2_cache_bank[8]: Access = 54199, Miss = 52557, Miss_rate = 0.970, Pending_hits = 225, Reservation_fails = 98238
L2_cache_bank[9]: Access = 50676, Miss = 49906, Miss_rate = 0.985, Pending_hits = 70, Reservation_fails = 61716
L2_cache_bank[10]: Access = 50480, Miss = 49846, Miss_rate = 0.987, Pending_hits = 68, Reservation_fails = 53347
L2_cache_bank[11]: Access = 50186, Miss = 49555, Miss_rate = 0.987, Pending_hits = 57, Reservation_fails = 56040
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54106, Miss = 52353 (0.968), PendingHit = 242 (0.00447)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50760, Miss = 50029 (0.986), PendingHit = 56 (0.0011)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50611, Miss = 49875 (0.985), PendingHit = 71 (0.0014)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50126, Miss = 49487 (0.987), PendingHit = 46 (0.000918)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50635, Miss = 49991 (0.987), PendingHit = 68 (0.00134)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 56231, Miss = 52689 (0.937), PendingHit = 142 (0.00253)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50088, Miss = 49498 (0.988), PendingHit = 45 (0.000898)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50666, Miss = 49811 (0.983), PendingHit = 67 (0.00132)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54199, Miss = 52557 (0.97), PendingHit = 225 (0.00415)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50676, Miss = 49906 (0.985), PendingHit = 70 (0.00138)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50480, Miss = 49846 (0.987), PendingHit = 68 (0.00135)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50186, Miss = 49555 (0.987), PendingHit = 57 (0.00114)
L2 Cache Total Miss Rate = 0.979
Stream 1: L2 Cache Miss Rate = 0.933
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.968
Stream 1: Accesses  = 191682
Stream 1: Misses  = 178912
Stream 2: Accesses  = 217902
Stream 2: Misses  = 217705
Stream 3: Accesses  = 400862
Stream 3: Misses  = 387892
Stream 1+2: Accesses  = 409584
Stream 1+2: Misses  = 396617
Stream 1+2+3: Accesses  = 810446
Stream 1+2+3: Misses  = 784509
Total Accesses  = 618764
MPKI-CORES
CORE_L2MPKI_0	53.147
CORE_L2MPKI_1	64.066
CORE_L2MPKI_2	72.942
CORE_L2MPKI_3	59.171
CORE_L2MPKI_4	70.163
CORE_L2MPKI_5	71.072
CORE_L2MPKI_6	59.365
CORE_L2MPKI_7	70.738
CORE_L2MPKI_8	61.733
CORE_L2MPKI_9	58.029
CORE_L2MPKI_10	1.595
CORE_L2MPKI_11	1.595
CORE_L2MPKI_12	1.595
CORE_L2MPKI_13	1.597
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.595
CORE_L2MPKI_17	1.593
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.594
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.595
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.593
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.593
CORE_L2MPKI_28	1.597
CORE_L2MPKI_29	1.594
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 32.819
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	4449
CORE_MISSES_1	6503
CORE_MISSES_2	7691
CORE_MISSES_3	5457
CORE_MISSES_4	7389
CORE_MISSES_5	7976
CORE_MISSES_6	5359
CORE_MISSES_7	7694
CORE_MISSES_8	5634
CORE_MISSES_9	5283
CORE_MISSES_10	10424
CORE_MISSES_11	13149
CORE_MISSES_12	11765
CORE_MISSES_13	10363
CORE_MISSES_14	11468
CORE_MISSES_15	12525
CORE_MISSES_16	11088
CORE_MISSES_17	10528
CORE_MISSES_18	12138
CORE_MISSES_19	12029
CORE_MISSES_20	12422
CORE_MISSES_21	13203
CORE_MISSES_22	10277
CORE_MISSES_23	10939
CORE_MISSES_24	11756
CORE_MISSES_25	13016
CORE_MISSES_26	10532
CORE_MISSES_27	10339
CORE_MISSES_28	10743
CORE_MISSES_29	10958
CORE_MISSES_30	9760
CORE_MISSES_31	9780
CORE_MISSES_32	9780
CORE_MISSES_33	9780
CORE_MISSES_34	11040
CORE_MISSES_35	9760
CORE_MISSES_36	10440
CORE_MISSES_37	9780
CORE_MISSES_38	12340
CORE_MISSES_39	11060
CORE_MISSES_40	9760
CORE_MISSES_41	10420
CORE_MISSES_42	10420
CORE_MISSES_43	9760
CORE_MISSES_44	10420
CORE_MISSES_45	9780
CORE_MISSES_46	10420
CORE_MISSES_47	13000
CORE_MISSES_48	10420
CORE_MISSES_49	10400
CORE_MISSES_50	10420
CORE_MISSES_51	11060
CORE_MISSES_52	10420
CORE_MISSES_53	10420
CORE_MISSES_54	10420
CORE_MISSES_55	10420
CORE_MISSES_56	11060
CORE_MISSES_57	9760
CORE_MISSES_58	10420
CORE_MISSES_59	9780
L2_MISSES = 605597
L2_total_cache_accesses = 618764
L2_total_cache_misses = 605597
L2_total_cache_miss_rate = 0.9787
L2_total_cache_pending_hits = 1157
L2_total_cache_reservation_fails = 778762
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 389018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 509641
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 267814
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1207
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2001783
icnt_total_pkts_simt_to_mem=1563218
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3328
gpu_ipc_2 =     199.8295
gpu_ipc_3 =     282.0427
gpu_tot_sim_cycle_stream_1 = 1388316
gpu_tot_sim_cycle_stream_2 = 1388316
gpu_tot_sim_cycle_stream_3 = 1388313
gpu_sim_insn_1 = 1850400
gpu_sim_insn_2 = 277426496
gpu_sim_insn_3 = 391563520
gpu_sim_cycle = 1388317
gpu_sim_insn = 670840416
gpu_ipc =     483.2041
gpu_tot_sim_cycle = 1388317
gpu_tot_sim_insn = 670840416
gpu_tot_ipc =     483.2041
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5940367
gpu_stall_icnt2sh    = 41590
gpu_total_sim_rate=240530

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10606317
	L1I_total_cache_misses = 12201
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13215
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 19913, Miss = 19913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1256281
	L1D_cache_core[11]: Access = 23478, Miss = 23478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1244046
	L1D_cache_core[12]: Access = 22280, Miss = 22280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1261900
	L1D_cache_core[13]: Access = 21164, Miss = 21164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1268761
	L1D_cache_core[14]: Access = 21820, Miss = 21820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1275859
	L1D_cache_core[15]: Access = 23488, Miss = 23488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1252701
	L1D_cache_core[16]: Access = 21762, Miss = 21762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1266748
	L1D_cache_core[17]: Access = 22152, Miss = 22152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1253183
	L1D_cache_core[18]: Access = 23407, Miss = 23407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1254229
	L1D_cache_core[19]: Access = 22927, Miss = 22927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1258991
	L1D_cache_core[20]: Access = 23513, Miss = 23513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1247320
	L1D_cache_core[21]: Access = 23682, Miss = 23682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1244285
	L1D_cache_core[22]: Access = 20326, Miss = 20326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1275072
	L1D_cache_core[23]: Access = 22792, Miss = 22792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1281531
	L1D_cache_core[24]: Access = 21854, Miss = 21854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1250837
	L1D_cache_core[25]: Access = 24165, Miss = 24165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1228243
	L1D_cache_core[26]: Access = 21163, Miss = 21163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1287247
	L1D_cache_core[27]: Access = 20734, Miss = 20734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1256411
	L1D_cache_core[28]: Access = 21240, Miss = 21240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1240668
	L1D_cache_core[29]: Access = 21209, Miss = 21209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1234789
	L1D_cache_core[30]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1251292
	L1D_cache_core[31]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223913
	L1D_cache_core[32]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1240652
	L1D_cache_core[33]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1229207
	L1D_cache_core[34]: Access = 21460, Miss = 21460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1184159
	L1D_cache_core[35]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1236905
	L1D_cache_core[36]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1240416
	L1D_cache_core[37]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1218284
	L1D_cache_core[38]: Access = 21460, Miss = 21460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1178827
	L1D_cache_core[39]: Access = 22140, Miss = 22140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1168586
	L1D_cache_core[40]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1235799
	L1D_cache_core[41]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1235944
	L1D_cache_core[42]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1207786
	L1D_cache_core[43]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1227518
	L1D_cache_core[44]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1234364
	L1D_cache_core[45]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1184073
	L1D_cache_core[46]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1201056
	L1D_cache_core[47]: Access = 24060, Miss = 24060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1158148
	L1D_cache_core[48]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1216534
	L1D_cache_core[49]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1204279
	L1D_cache_core[50]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1230042
	L1D_cache_core[51]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1264424
	L1D_cache_core[52]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1216443
	L1D_cache_core[53]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1231274
	L1D_cache_core[54]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181775
	L1D_cache_core[55]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181543
	L1D_cache_core[56]: Access = 22140, Miss = 22140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1214634
	L1D_cache_core[57]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1211909
	L1D_cache_core[58]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1206787
	L1D_cache_core[59]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1239531
	L1D_total_cache_accesses = 1068709
	L1D_total_cache_misses = 1068709
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 61600235
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 54377
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49686495
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11913740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10594116
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13215
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
494, 37, 631, 32, 631, 32, 546, 32, 631, 32, 494, 32, 380, 32, 51, 32, 33, 32, 33, 32, 32, 32, 32, 32, 260, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 671270688
gpgpu_n_tot_w_icount = 20977209
gpgpu_n_stall_shd_mem = 75462301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 808033
gpgpu_n_mem_write_global = 426877
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 20695936
gpgpu_n_store_insn = 13662016
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1740064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75462301
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:121190902	W0_Idle:5569057	W0_Scoreboard:18860218	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20977863
Warp Occupancy Distribution:
Stall:46831686	W0_Idle:705738	W0_Scoreboard:3581967	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4413289
Warp Occupancy Distribution:
Stall:37600926	W0_Idle:2148307	W0_Scoreboard:7368897	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8414550
warp_utilization0: 0.125919
warp_utilization1: 0.079472
warp_utilization2: 0.151524
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5133512 {8:641689,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58055272 {136:426877,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6799776 {40:164145,72:1017,136:1182,}
traffic_breakdown_coretomem[INST_ACC_R] = 6800 {8:850,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87230400 {136:641400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3413408 {8:426676,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6790424 {40:163913,72:1016,136:1182,}
traffic_breakdown_memtocore[INST_ACC_R] = 115600 {136:850,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 6832 
averagemflatency = 1396 
averagemflatency_1 = 1322 
averagemflatency_2= 1421 
averagemflatency_3 = 1441 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6668 
max_icnt2sh_latency = 1388316 
mrq_lat_table:490087 	14536 	23547 	54706 	167342 	282521 	379925 	284246 	67393 	1081 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2900 	34803 	308945 	726064 	160568 	966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6274 	7276 	27578 	61590 	66146 	172936 	463891 	394474 	34989 	423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	686069 	120244 	1217 	40 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	102521 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	137 	2633 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        18        28        30        13        16        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        16        28        24        17        12        16        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16         8 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30         8        14        14        16         8 
dram[4]:        32        32        22        40        20        12        24        20        21        16        18        32        20        16         6        28 
dram[5]:        32        32        22        22        20        24        22        18        12        26        22        28        22        14         7        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1025      1139      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:       969      1152       998      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1095      1162      1160      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.352921  1.371807  1.381771  1.396665  1.355930  1.369603  1.366678  1.384928  1.354300  1.383999  1.363493  1.366689  1.362591  1.381021  1.368873  1.382819 
dram[1]:  1.371718  1.384822  1.381622  1.391041  1.369342  1.369071  1.379748  1.379955  1.364444  1.369328  1.373947  1.384645  1.379625  1.380934  1.374048  1.378052 
dram[2]:  1.380516  1.361593  1.398832  1.381383  1.367324  1.342391  1.381554  1.371370  1.381011  1.366022  1.371596  1.362704  1.377039  1.356302  1.383084  1.365843 
dram[3]:  1.386770  1.384328  1.383704  1.380587  1.367324  1.360278  1.392177  1.370736  1.376886  1.371331  1.369577  1.374383  1.375550  1.386906  1.376364  1.369153 
dram[4]:  1.357234  1.378183  1.364650  1.394465  1.368340  1.368543  1.372070  1.390901  1.364962  1.384362  1.339680  1.372727  1.372753  1.386451  1.364071  1.378848 
dram[5]:  1.384959  1.384471  1.380787  1.386837  1.372282  1.367651  1.384113  1.376256  1.371159  1.373564  1.366323  1.377203  1.374682  1.380403  1.381235  1.375396 
average row locality = 1765391/1284805 = 1.374054
average row locality_1 = 585243/475215 = 1.231533
average row locality_2 = 602239/413619 = 1.456024
average row locality_3 = 577909/395971 = 1.459473
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13378     12642     12466     12147     12891     12540     12954     12726     13038     12230     12853     12676     12939     12465     12672     12380 
dram[1]:     12439     12142     12294     12076     12464     12499     12486     12506     12557     12510     12405     12259     12330     12372     12454     12344 
dram[2]:     12494     12980     12091     12445     12665     13806     12536     13038     12359     12734     12494     12794     12591     13081     12303     12857 
dram[3]:     12208     12265     12276     12239     12431     12756     12228     12797     12275     12403     12464     12402     12414     12141     12420     12546 
dram[4]:     12962     12556     12834     12195     12736     12775     13066     12423     12692     12380     13661     12573     12658     12380     12754     12557 
dram[5]:     12371     12262     12291     12212     12399     12697     12344     12604     12541     12425     12501     12227     12535     12323     12304     12453 
total reads: 1204358
bank skew: 13806/12076 = 1.14
chip skew: 203268/198137 = 1.03
number of total write accesses:
dram[0]:      6630      5887      5774      5444      6191      5825      6241      6009      6361      5554      6150      5967      6251      5771      5984      5681 
dram[1]:      5691      5394      5602      5376      5778      5803      5786      5806      5881      5839      5705      5560      5643      5692      5772      5664 
dram[2]:      5746      6229      5400      5735      5973      7096      5830      6324      5677      6057      5790      6074      5894      6388      5619      6161 
dram[3]:      5465      5525      5589      5554      5738      6058      5532      6093      5609      5726      5756      5702      5725      5464      5737      5866 
dram[4]:      6213      5789      6142      5492      6039      6063      6368      5706      6024      5699      6956      5849      5975      5691      6064      5852 
dram[5]:      5639      5499      5608      5509      5711      6007      5655      5889      5886      5750      5807      5510      5862      5625      5642      5764 
total reads: 561129
bank skew: 7096/5376 = 1.32
chip skew: 95993/90992 = 1.05
average mf latency per bank:
dram[0]:       1107       928      1082       944      1101       950      1091       951      1079       934      1080       931      1083       938      1108       960
dram[1]:        848       855       854       866       877       859       870       869       851       852       856       860       856       858       874       875
dram[2]:        952      1192       961      1206       969      1824       962      1218       957      1195       953      1206       957      1209       980      1224
dram[3]:        855       913       853       918       869       959       867       920       858       920       860       908       861       921       880       932
dram[4]:       1048      1031      1043      1047      1062      1070      1064      1048      1050      1050      1102      1032      1048      1047      1072      1070
dram[5]:        870       886       878       895       884       905       890       892       868       887       874       891       871       889       896       909
maximum mf latency per bank:
dram[0]:       5552      4721      4435      4365      4682      4360      5998      4536      6287      4091      5291      5337      6229      4794      5812      5008
dram[1]:       5333      3685      5592      4784      4121      4560      4243      4101      5801      4534      4240      4119      5587      4506      5780      4428
dram[2]:       4160      5478      3997      6141      4438      6832      5349      5910      5571      6197      4577      5622      4584      5681      5182      5854
dram[3]:       5363      4394      5089      5019      4944      4032      5176      3955      4469      4592      4509      4599      5319      4337      4276      4875
dram[4]:       4926      5219      4989      4604      5167      5357      4518      4527      5428      4616      5891      4539      5136      5334      5345      4801
dram[5]:       4417      5509      4962      4783      4480      4947      5644      5720      4094      5065      4556      3787      5337      4797      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=799490 n_act=217861 n_pre=217847 n_req=274118 n_req_1=25013 n_req_2=103264 n_req_3=145841 n_rd=405960 n_write=191420 bw_util=0.5983 bw_util_1=0.05458 bw_util_2=0.2254 bw_util_3=0.3183 blp=10.092250 blp_1= 1.678404 blp_2= 3.735242 blp_3= 5.046254
 n_activity=1830229 dram_eff=0.599 dram_eff_1=0.05465 dram_eff_2=0.2257 dram_eff_3=0.3187
bk0: 26754a 689637i bk1: 25282a 750585i bk2: 24930a 747263i bk3: 24294a 768365i bk4: 25782a 643556i bk5: 25080a 657975i bk6: 25908a 576478i bk7: 25442a 580018i bk8: 26074a 721022i bk9: 24456a 796267i bk10: 25704a 697492i bk11: 25352a 689079i bk12: 25876a 633561i bk13: 24926a 669547i bk14: 25342a 613065i bk15: 24758a 621499i 
bw_dist = 0.055	0.225	0.318	0.400	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=834444 n_act=209972 n_pre=209958 n_req=269192 n_req_1=20333 n_req_2=103019 n_req_3=145840 n_rd=396230 n_write=181974 bw_util=0.5875 bw_util_1=0.04437 bw_util_2=0.2248 bw_util_3=0.3183 blp=9.511013 blp_1= 1.621663 blp_2= 3.722689 blp_3= 4.994220
 n_activity=1822444 dram_eff=0.5908 dram_eff_1=0.04461 dram_eff_2=0.2261 dram_eff_3=0.3201
bk0: 24878a 835489i bk1: 24282a 845888i bk2: 24581a 801572i bk3: 24152a 802272i bk4: 24924a 727809i bk5: 24992a 707494i bk6: 24970a 678052i bk7: 25010a 648013i bk8: 25109a 808822i bk9: 25018a 786142i bk10: 24810a 783321i bk11: 24518a 779528i bk12: 24656a 755901i bk13: 24742a 725426i bk14: 24902a 679453i bk15: 24686a 662486i 
bw_dist = 0.044	0.225	0.318	0.407	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0586
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=797651 n_act=218234 n_pre=218224 n_req=274418 n_req_1=25242 n_req_2=103340 n_req_3=145836 n_rd=406501 n_write=191968 bw_util=0.5989 bw_util_1=0.05508 bw_util_2=0.2255 bw_util_3=0.3183 blp=10.097225 blp_1= 1.695027 blp_2= 3.769619 blp_3= 5.047516
 n_activity=1830560 dram_eff=0.5996 dram_eff_1=0.05514 dram_eff_2=0.2258 dram_eff_3=0.3187
bk0: 24984a 799701i bk1: 25958a 712893i bk2: 24182a 800063i bk3: 24888a 730124i bk4: 25329a 671544i bk5: 27605a 490448i bk6: 25070a 642830i bk7: 26074a 527708i bk8: 24718a 811394i bk9: 25468a 734165i bk10: 24982a 743380i bk11: 25586a 681714i bk12: 25179a 689119i bk13: 26158a 589772i bk14: 24606a 660249i bk15: 25714a 556384i 
bw_dist = 0.055	0.226	0.318	0.400	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7507
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=833350 n_act=210242 n_pre=210228 n_req=269299 n_req_1=20498 n_req_2=102965 n_req_3=145836 n_rd=396498 n_write=182260 bw_util=0.5878 bw_util_1=0.04473 bw_util_2=0.2247 bw_util_3=0.3183 blp=9.539152 blp_1= 1.622028 blp_2= 3.732270 blp_3= 5.003335
 n_activity=1821673 dram_eff=0.5913 dram_eff_1=0.045 dram_eff_2=0.2261 dram_eff_3=0.3202
bk0: 24416a 860329i bk1: 24528a 827368i bk2: 24552a 804391i bk3: 24478a 783952i bk4: 24860a 734163i bk5: 25512a 666896i bk6: 24454a 713629i bk7: 25588a 608364i bk8: 24546a 835425i bk9: 24806a 804361i bk10: 24918a 775831i bk11: 24802a 763449i bk12: 24828a 741020i bk13: 24280a 749493i bk14: 24840a 680523i bk15: 25090a 633128i 
bw_dist = 0.045	0.225	0.318	0.406	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2596
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=798335 n_act=218029 n_pre=218019 n_req=274418 n_req_1=25119 n_req_2=103467 n_req_3=145832 n_rd=406371 n_write=191824 bw_util=0.5989 bw_util_1=0.05482 bw_util_2=0.2258 bw_util_3=0.3183 blp=10.093363 blp_1= 1.678043 blp_2= 3.751691 blp_3= 5.051765
 n_activity=1829994 dram_eff=0.5998 dram_eff_1=0.05489 dram_eff_2=0.2261 dram_eff_3=0.3188
bk0: 25924a 740142i bk1: 25112a 769362i bk2: 25656a 706600i bk3: 24388a 763470i bk4: 25472a 665728i bk5: 25550a 628206i bk6: 26132a 564047i bk7: 24846a 625510i bk8: 25382a 771136i bk9: 24756a 781105i bk10: 27320a 588956i bk11: 25145a 705012i bk12: 25312a 670797i bk13: 24758a 684664i bk14: 25504a 597016i bk15: 25114a 594165i 
bw_dist = 0.055	0.226	0.318	0.400	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6461
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=832049 n_act=210446 n_pre=210430 n_req=269623 n_req_1=20617 n_req_2=103171 n_req_3=145835 n_rd=396946 n_write=182707 bw_util=0.5885 bw_util_1=0.045 bw_util_2=0.2251 bw_util_3=0.3183 blp=9.588385 blp_1= 1.627728 blp_2= 3.740445 blp_3= 5.033360
 n_activity=1821773 dram_eff=0.5919 dram_eff_1=0.04526 dram_eff_2=0.2265 dram_eff_3=0.3202
bk0: 24742a 833243i bk1: 24520a 820847i bk2: 24576a 796533i bk3: 24424a 780050i bk4: 24798a 739270i bk5: 25392a 670146i bk6: 24686a 688414i bk7: 25204a 632575i bk8: 25080a 807136i bk9: 24848a 796434i bk10: 24998a 758471i bk11: 24454a 781907i bk12: 25068a 720382i bk13: 24646a 719617i bk14: 24608a 691917i bk15: 24902a 652277i 
bw_dist = 0.045	0.225	0.318	0.406	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106502, Miss = 103216, Miss_rate = 0.969, Pending_hits = 382, Reservation_fails = 150505
L2_cache_bank[1]: Access = 101388, Miss = 99827, Miss_rate = 0.985, Pending_hits = 124, Reservation_fails = 127361
L2_cache_bank[2]: Access = 101092, Miss = 99439, Miss_rate = 0.984, Pending_hits = 149, Reservation_fails = 109639
L2_cache_bank[3]: Access = 100116, Miss = 98729, Miss_rate = 0.986, Pending_hits = 113, Reservation_fails = 114184
L2_cache_bank[4]: Access = 100969, Miss = 99553, Miss_rate = 0.986, Pending_hits = 128, Reservation_fails = 61812
L2_cache_bank[5]: Access = 113715, Miss = 103755, Miss_rate = 0.912, Pending_hits = 237, Reservation_fails = 153222
L2_cache_bank[6]: Access = 100052, Miss = 98733, Miss_rate = 0.987, Pending_hits = 103, Reservation_fails = 95928
L2_cache_bank[7]: Access = 101666, Miss = 99563, Miss_rate = 0.979, Pending_hits = 141, Reservation_fails = 121924
L2_cache_bank[8]: Access = 106733, Miss = 103381, Miss_rate = 0.969, Pending_hits = 346, Reservation_fails = 141777
L2_cache_bank[9]: Access = 101659, Miss = 99859, Miss_rate = 0.982, Pending_hits = 151, Reservation_fails = 97387
L2_cache_bank[10]: Access = 100666, Miss = 99299, Miss_rate = 0.986, Pending_hits = 139, Reservation_fails = 97292
L2_cache_bank[11]: Access = 100858, Miss = 99219, Miss_rate = 0.984, Pending_hits = 138, Reservation_fails = 108809
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106502, Miss = 103216 (0.969), PendingHit = 382 (0.00359)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101388, Miss = 99827 (0.985), PendingHit = 124 (0.00122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101092, Miss = 99439 (0.984), PendingHit = 149 (0.00147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100116, Miss = 98729 (0.986), PendingHit = 113 (0.00113)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100969, Miss = 99553 (0.986), PendingHit = 128 (0.00127)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 113715, Miss = 103755 (0.912), PendingHit = 237 (0.00208)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100052, Miss = 98733 (0.987), PendingHit = 103 (0.00103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101666, Miss = 99563 (0.979), PendingHit = 141 (0.00139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106733, Miss = 103381 (0.969), PendingHit = 346 (0.00324)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101659, Miss = 99859 (0.982), PendingHit = 151 (0.00149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100666, Miss = 99299 (0.986), PendingHit = 139 (0.00138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100858, Miss = 99219 (0.984), PendingHit = 138 (0.00137)
L2 Cache Total Miss Rate = 0.975
Stream 1: L2 Cache Miss Rate = 0.923
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.962
Stream 1: Accesses  = 389193
Stream 1: Misses  = 359085
Stream 2: Accesses  = 429823
Stream 2: Misses  = 429459
Stream 3: Accesses  = 805593
Stream 3: Misses  = 775114
Stream 1+2: Accesses  = 819016
Stream 1+2: Misses  = 788544
Stream 1+2+3: Accesses  = 1624609
Stream 1+2+3: Misses  = 1563658
Total Accesses  = 1235416
MPKI-CORES
CORE_L2MPKI_0	55.963
CORE_L2MPKI_1	75.971
CORE_L2MPKI_2	81.878
CORE_L2MPKI_3	67.792
CORE_L2MPKI_4	80.684
CORE_L2MPKI_5	80.866
CORE_L2MPKI_6	65.988
CORE_L2MPKI_7	81.203
CORE_L2MPKI_8	73.031
CORE_L2MPKI_9	69.116
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.595
CORE_L2MPKI_18	1.595
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.595
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.597
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 37.422
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	8467
CORE_MISSES_1	14370
CORE_MISSES_2	16352
CORE_MISSES_3	11862
CORE_MISSES_4	16018
CORE_MISSES_5	16947
CORE_MISSES_6	11371
CORE_MISSES_7	16425
CORE_MISSES_8	12933
CORE_MISSES_9	12129
CORE_MISSES_10	19901
CORE_MISSES_11	23461
CORE_MISSES_12	22260
CORE_MISSES_13	21152
CORE_MISSES_14	21803
CORE_MISSES_15	23463
CORE_MISSES_16	21747
CORE_MISSES_17	22126
CORE_MISSES_18	23386
CORE_MISSES_19	22912
CORE_MISSES_20	23495
CORE_MISSES_21	23656
CORE_MISSES_22	20308
CORE_MISSES_23	22773
CORE_MISSES_24	21822
CORE_MISSES_25	24148
CORE_MISSES_26	21142
CORE_MISSES_27	20717
CORE_MISSES_28	21221
CORE_MISSES_29	21186
CORE_MISSES_30	20163
CORE_MISSES_31	20862
CORE_MISSES_32	20841
CORE_MISSES_33	20204
CORE_MISSES_34	21460
CORE_MISSES_35	20160
CORE_MISSES_36	20841
CORE_MISSES_37	20860
CORE_MISSES_38	21460
CORE_MISSES_39	22140
CORE_MISSES_40	20840
CORE_MISSES_41	20820
CORE_MISSES_42	20842
CORE_MISSES_43	20181
CORE_MISSES_44	20842
CORE_MISSES_45	19540
CORE_MISSES_46	20200
CORE_MISSES_47	24061
CORE_MISSES_48	21480
CORE_MISSES_49	19520
CORE_MISSES_50	20180
CORE_MISSES_51	21480
CORE_MISSES_52	20183
CORE_MISSES_53	20180
CORE_MISSES_54	21480
CORE_MISSES_55	20840
CORE_MISSES_56	22140
CORE_MISSES_57	20180
CORE_MISSES_58	20840
CORE_MISSES_59	20200
L2_MISSES = 1204573
L2_total_cache_accesses = 1235416
L2_total_cache_misses = 1204573
L2_total_cache_miss_rate = 0.9750
L2_total_cache_pending_hits = 2151
L2_total_cache_reservation_fails = 1379840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 777759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 900039
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 475991
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 741
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3710
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3974890
icnt_total_pkts_simt_to_mem=3114235
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3328
gpu_ipc_2 =     199.8295
gpu_ipc_3 =     282.0427
gpu_tot_sim_cycle_stream_1 = 1388316
gpu_tot_sim_cycle_stream_2 = 1388316
gpu_tot_sim_cycle_stream_3 = 1388313
gpu_sim_insn_1 = 1850400
gpu_sim_insn_2 = 277426496
gpu_sim_insn_3 = 391563520
gpu_sim_cycle = 1388317
gpu_sim_insn = 670840416
gpu_ipc =     483.2041
gpu_tot_sim_cycle = 1388317
gpu_tot_sim_insn = 670840416
gpu_tot_ipc =     483.2041
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5940367
gpu_stall_icnt2sh    = 41590
gpu_total_sim_rate=240530

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10606317
	L1I_total_cache_misses = 12201
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13215
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 19913, Miss = 19913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1256281
	L1D_cache_core[11]: Access = 23478, Miss = 23478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1244046
	L1D_cache_core[12]: Access = 22280, Miss = 22280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1261900
	L1D_cache_core[13]: Access = 21164, Miss = 21164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1268761
	L1D_cache_core[14]: Access = 21820, Miss = 21820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1275859
	L1D_cache_core[15]: Access = 23488, Miss = 23488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1252701
	L1D_cache_core[16]: Access = 21762, Miss = 21762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1266748
	L1D_cache_core[17]: Access = 22152, Miss = 22152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1253183
	L1D_cache_core[18]: Access = 23407, Miss = 23407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1254229
	L1D_cache_core[19]: Access = 22927, Miss = 22927, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1258991
	L1D_cache_core[20]: Access = 23513, Miss = 23513, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1247320
	L1D_cache_core[21]: Access = 23682, Miss = 23682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1244285
	L1D_cache_core[22]: Access = 20326, Miss = 20326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1275072
	L1D_cache_core[23]: Access = 22792, Miss = 22792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1281531
	L1D_cache_core[24]: Access = 21854, Miss = 21854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1250837
	L1D_cache_core[25]: Access = 24165, Miss = 24165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1228243
	L1D_cache_core[26]: Access = 21163, Miss = 21163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1287247
	L1D_cache_core[27]: Access = 20734, Miss = 20734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1256411
	L1D_cache_core[28]: Access = 21240, Miss = 21240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1240668
	L1D_cache_core[29]: Access = 21209, Miss = 21209, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1234789
	L1D_cache_core[30]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1251292
	L1D_cache_core[31]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223913
	L1D_cache_core[32]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1240652
	L1D_cache_core[33]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1229207
	L1D_cache_core[34]: Access = 21460, Miss = 21460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1184159
	L1D_cache_core[35]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1236905
	L1D_cache_core[36]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1240416
	L1D_cache_core[37]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1218284
	L1D_cache_core[38]: Access = 21460, Miss = 21460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1178827
	L1D_cache_core[39]: Access = 22140, Miss = 22140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1168586
	L1D_cache_core[40]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1235799
	L1D_cache_core[41]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1235944
	L1D_cache_core[42]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1207786
	L1D_cache_core[43]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1227518
	L1D_cache_core[44]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1234364
	L1D_cache_core[45]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1184073
	L1D_cache_core[46]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1201056
	L1D_cache_core[47]: Access = 24060, Miss = 24060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1158148
	L1D_cache_core[48]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1216534
	L1D_cache_core[49]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1204279
	L1D_cache_core[50]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1230042
	L1D_cache_core[51]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1264424
	L1D_cache_core[52]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1216443
	L1D_cache_core[53]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1231274
	L1D_cache_core[54]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181775
	L1D_cache_core[55]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1181543
	L1D_cache_core[56]: Access = 22140, Miss = 22140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1214634
	L1D_cache_core[57]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1211909
	L1D_cache_core[58]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1206787
	L1D_cache_core[59]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1239531
	L1D_total_cache_accesses = 1068709
	L1D_total_cache_misses = 1068709
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 61600235
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 54377
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49686495
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11913740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10594116
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13215
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
494, 37, 631, 32, 631, 32, 546, 32, 631, 32, 494, 32, 380, 32, 51, 32, 33, 32, 33, 32, 32, 32, 32, 32, 260, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 671270688
gpgpu_n_tot_w_icount = 20977209
gpgpu_n_stall_shd_mem = 75462301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 808033
gpgpu_n_mem_write_global = 426877
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 20695936
gpgpu_n_store_insn = 13662016
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1740064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75462301
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:121190902	W0_Idle:5569057	W0_Scoreboard:18860218	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20977863
Warp Occupancy Distribution:
Stall:46831686	W0_Idle:705738	W0_Scoreboard:3581967	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4413289
Warp Occupancy Distribution:
Stall:37600926	W0_Idle:2148307	W0_Scoreboard:7368897	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8414550
warp_utilization0: 0.125919
warp_utilization1: 0.079472
warp_utilization2: 0.151524
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5133512 {8:641689,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58055272 {136:426877,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 6799776 {40:164145,72:1017,136:1182,}
traffic_breakdown_coretomem[INST_ACC_R] = 6800 {8:850,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87230400 {136:641400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3413408 {8:426676,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 6790424 {40:163913,72:1016,136:1182,}
traffic_breakdown_memtocore[INST_ACC_R] = 115600 {136:850,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 6832 
averagemflatency = 1396 
averagemflatency_1 = 1322 
averagemflatency_2= 1421 
averagemflatency_3 = 1441 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6668 
max_icnt2sh_latency = 1388316 
mrq_lat_table:490087 	14536 	23547 	54706 	167342 	282521 	379925 	284246 	67393 	1081 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2900 	34803 	308945 	726064 	160568 	966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6274 	7276 	27578 	61590 	66146 	172936 	463891 	394474 	34989 	423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	686069 	120244 	1217 	40 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	102521 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	137 	2633 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        18        28        30        13        16        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        16        28        24        17        12        16        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16         8 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30         8        14        14        16         8 
dram[4]:        32        32        22        40        20        12        24        20        21        16        18        32        20        16         6        28 
dram[5]:        32        32        22        22        20        24        22        18        12        26        22        28        22        14         7        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1025      1139      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:       969      1152       998      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1095      1162      1160      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.352921  1.371807  1.381771  1.396665  1.355930  1.369603  1.366678  1.384928  1.354300  1.383999  1.363493  1.366689  1.362591  1.381021  1.368873  1.382819 
dram[1]:  1.371718  1.384822  1.381622  1.391041  1.369342  1.369071  1.379748  1.379955  1.364444  1.369328  1.373947  1.384645  1.379625  1.380934  1.374048  1.378052 
dram[2]:  1.380516  1.361593  1.398832  1.381383  1.367324  1.342391  1.381554  1.371370  1.381011  1.366022  1.371596  1.362704  1.377039  1.356302  1.383084  1.365843 
dram[3]:  1.386770  1.384328  1.383704  1.380587  1.367324  1.360278  1.392177  1.370736  1.376886  1.371331  1.369577  1.374383  1.375550  1.386906  1.376364  1.369153 
dram[4]:  1.357234  1.378183  1.364650  1.394465  1.368340  1.368543  1.372070  1.390901  1.364962  1.384362  1.339680  1.372727  1.372753  1.386451  1.364071  1.378848 
dram[5]:  1.384959  1.384471  1.380787  1.386837  1.372282  1.367651  1.384113  1.376256  1.371159  1.373564  1.366323  1.377203  1.374682  1.380403  1.381235  1.375396 
average row locality = 1765391/1284805 = 1.374054
average row locality_1 = 585243/475215 = 1.231533
average row locality_2 = 602239/413619 = 1.456024
average row locality_3 = 577909/395971 = 1.459473
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13378     12642     12466     12147     12891     12540     12954     12726     13038     12230     12853     12676     12939     12465     12672     12380 
dram[1]:     12439     12142     12294     12076     12464     12499     12486     12506     12557     12510     12405     12259     12330     12372     12454     12344 
dram[2]:     12494     12980     12091     12445     12665     13806     12536     13038     12359     12734     12494     12794     12591     13081     12303     12857 
dram[3]:     12208     12265     12276     12239     12431     12756     12228     12797     12275     12403     12464     12402     12414     12141     12420     12546 
dram[4]:     12962     12556     12834     12195     12736     12775     13066     12423     12692     12380     13661     12573     12658     12380     12754     12557 
dram[5]:     12371     12262     12291     12212     12399     12697     12344     12604     12541     12425     12501     12227     12535     12323     12304     12453 
total reads: 1204358
bank skew: 13806/12076 = 1.14
chip skew: 203268/198137 = 1.03
number of total write accesses:
dram[0]:      6630      5887      5774      5444      6191      5825      6241      6009      6361      5554      6150      5967      6251      5771      5984      5681 
dram[1]:      5691      5394      5602      5376      5778      5803      5786      5806      5881      5839      5705      5560      5643      5692      5772      5664 
dram[2]:      5746      6229      5400      5735      5973      7096      5830      6324      5677      6057      5790      6074      5894      6388      5619      6161 
dram[3]:      5465      5525      5589      5554      5738      6058      5532      6093      5609      5726      5756      5702      5725      5464      5737      5866 
dram[4]:      6213      5789      6142      5492      6039      6063      6368      5706      6024      5699      6956      5849      5975      5691      6064      5852 
dram[5]:      5639      5499      5608      5509      5711      6007      5655      5889      5886      5750      5807      5510      5862      5625      5642      5764 
total reads: 561129
bank skew: 7096/5376 = 1.32
chip skew: 95993/90992 = 1.05
average mf latency per bank:
dram[0]:       1107       928      1082       944      1101       950      1091       951      1079       934      1080       931      1083       938      1108       960
dram[1]:        848       855       854       866       877       859       870       869       851       852       856       860       856       858       874       875
dram[2]:        952      1192       961      1206       969      1824       962      1218       957      1195       953      1206       957      1209       980      1224
dram[3]:        855       913       853       918       869       959       867       920       858       920       860       908       861       921       880       932
dram[4]:       1048      1031      1043      1047      1062      1070      1064      1048      1050      1050      1102      1032      1048      1047      1072      1070
dram[5]:        870       886       878       895       884       905       890       892       868       887       874       891       871       889       896       909
maximum mf latency per bank:
dram[0]:       5552      4721      4435      4365      4682      4360      5998      4536      6287      4091      5291      5337      6229      4794      5812      5008
dram[1]:       5333      3685      5592      4784      4121      4560      4243      4101      5801      4534      4240      4119      5587      4506      5780      4428
dram[2]:       4160      5478      3997      6141      4438      6832      5349      5910      5571      6197      4577      5622      4584      5681      5182      5854
dram[3]:       5363      4394      5089      5019      4944      4032      5176      3955      4469      4592      4509      4599      5319      4337      4276      4875
dram[4]:       4926      5219      4989      4604      5167      5357      4518      4527      5428      4616      5891      4539      5136      5334      5345      4801
dram[5]:       4417      5509      4962      4783      4480      4947      5644      5720      4094      5065      4556      3787      5337      4797      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=799490 n_act=217861 n_pre=217847 n_req=274118 n_req_1=25013 n_req_2=103264 n_req_3=145841 n_rd=405960 n_write=191420 bw_util=0.5983 bw_util_1=0.05458 bw_util_2=0.2254 bw_util_3=0.3183 blp=10.092250 blp_1= 1.678404 blp_2= 3.735242 blp_3= 5.046254
 n_activity=1830229 dram_eff=0.599 dram_eff_1=0.05465 dram_eff_2=0.2257 dram_eff_3=0.3187
bk0: 26754a 689637i bk1: 25282a 750585i bk2: 24930a 747263i bk3: 24294a 768365i bk4: 25782a 643556i bk5: 25080a 657975i bk6: 25908a 576478i bk7: 25442a 580018i bk8: 26074a 721022i bk9: 24456a 796267i bk10: 25704a 697492i bk11: 25352a 689079i bk12: 25876a 633561i bk13: 24926a 669547i bk14: 25342a 613065i bk15: 24758a 621499i 
bw_dist = 0.055	0.225	0.318	0.400	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=834444 n_act=209972 n_pre=209958 n_req=269192 n_req_1=20333 n_req_2=103019 n_req_3=145840 n_rd=396230 n_write=181974 bw_util=0.5875 bw_util_1=0.04437 bw_util_2=0.2248 bw_util_3=0.3183 blp=9.511013 blp_1= 1.621663 blp_2= 3.722689 blp_3= 4.994220
 n_activity=1822444 dram_eff=0.5908 dram_eff_1=0.04461 dram_eff_2=0.2261 dram_eff_3=0.3201
bk0: 24878a 835489i bk1: 24282a 845888i bk2: 24581a 801572i bk3: 24152a 802272i bk4: 24924a 727809i bk5: 24992a 707494i bk6: 24970a 678052i bk7: 25010a 648013i bk8: 25109a 808822i bk9: 25018a 786142i bk10: 24810a 783321i bk11: 24518a 779528i bk12: 24656a 755901i bk13: 24742a 725426i bk14: 24902a 679453i bk15: 24686a 662486i 
bw_dist = 0.044	0.225	0.318	0.407	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0586
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=797651 n_act=218234 n_pre=218224 n_req=274418 n_req_1=25242 n_req_2=103340 n_req_3=145836 n_rd=406501 n_write=191968 bw_util=0.5989 bw_util_1=0.05508 bw_util_2=0.2255 bw_util_3=0.3183 blp=10.097225 blp_1= 1.695027 blp_2= 3.769619 blp_3= 5.047516
 n_activity=1830560 dram_eff=0.5996 dram_eff_1=0.05514 dram_eff_2=0.2258 dram_eff_3=0.3187
bk0: 24984a 799701i bk1: 25958a 712893i bk2: 24182a 800063i bk3: 24888a 730124i bk4: 25329a 671544i bk5: 27605a 490448i bk6: 25070a 642830i bk7: 26074a 527708i bk8: 24718a 811394i bk9: 25468a 734165i bk10: 24982a 743380i bk11: 25586a 681714i bk12: 25179a 689119i bk13: 26158a 589772i bk14: 24606a 660249i bk15: 25714a 556384i 
bw_dist = 0.055	0.226	0.318	0.400	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7507
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=833350 n_act=210242 n_pre=210228 n_req=269299 n_req_1=20498 n_req_2=102965 n_req_3=145836 n_rd=396498 n_write=182260 bw_util=0.5878 bw_util_1=0.04473 bw_util_2=0.2247 bw_util_3=0.3183 blp=9.539152 blp_1= 1.622028 blp_2= 3.732270 blp_3= 5.003335
 n_activity=1821673 dram_eff=0.5913 dram_eff_1=0.045 dram_eff_2=0.2261 dram_eff_3=0.3202
bk0: 24416a 860329i bk1: 24528a 827368i bk2: 24552a 804391i bk3: 24478a 783952i bk4: 24860a 734163i bk5: 25512a 666896i bk6: 24454a 713629i bk7: 25588a 608364i bk8: 24546a 835425i bk9: 24806a 804361i bk10: 24918a 775831i bk11: 24802a 763449i bk12: 24828a 741020i bk13: 24280a 749493i bk14: 24840a 680523i bk15: 25090a 633128i 
bw_dist = 0.045	0.225	0.318	0.406	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2596
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=798335 n_act=218029 n_pre=218019 n_req=274418 n_req_1=25119 n_req_2=103467 n_req_3=145832 n_rd=406371 n_write=191824 bw_util=0.5989 bw_util_1=0.05482 bw_util_2=0.2258 bw_util_3=0.3183 blp=10.093363 blp_1= 1.678043 blp_2= 3.751691 blp_3= 5.051765
 n_activity=1829994 dram_eff=0.5998 dram_eff_1=0.05489 dram_eff_2=0.2261 dram_eff_3=0.3188
bk0: 25924a 740142i bk1: 25112a 769362i bk2: 25656a 706600i bk3: 24388a 763470i bk4: 25472a 665728i bk5: 25550a 628206i bk6: 26132a 564047i bk7: 24846a 625510i bk8: 25382a 771136i bk9: 24756a 781105i bk10: 27320a 588956i bk11: 25145a 705012i bk12: 25312a 670797i bk13: 24758a 684664i bk14: 25504a 597016i bk15: 25114a 594165i 
bw_dist = 0.055	0.226	0.318	0.400	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6461
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1832578 n_nop=832049 n_act=210446 n_pre=210430 n_req=269623 n_req_1=20617 n_req_2=103171 n_req_3=145835 n_rd=396946 n_write=182707 bw_util=0.5885 bw_util_1=0.045 bw_util_2=0.2251 bw_util_3=0.3183 blp=9.588385 blp_1= 1.627728 blp_2= 3.740445 blp_3= 5.033360
 n_activity=1821773 dram_eff=0.5919 dram_eff_1=0.04526 dram_eff_2=0.2265 dram_eff_3=0.3202
bk0: 24742a 833243i bk1: 24520a 820847i bk2: 24576a 796533i bk3: 24424a 780050i bk4: 24798a 739270i bk5: 25392a 670146i bk6: 24686a 688414i bk7: 25204a 632575i bk8: 25080a 807136i bk9: 24848a 796434i bk10: 24998a 758471i bk11: 24454a 781907i bk12: 25068a 720382i bk13: 24646a 719617i bk14: 24608a 691917i bk15: 24902a 652277i 
bw_dist = 0.045	0.225	0.318	0.406	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106502, Miss = 103216, Miss_rate = 0.969, Pending_hits = 382, Reservation_fails = 150505
L2_cache_bank[1]: Access = 101388, Miss = 99827, Miss_rate = 0.985, Pending_hits = 124, Reservation_fails = 127361
L2_cache_bank[2]: Access = 101092, Miss = 99439, Miss_rate = 0.984, Pending_hits = 149, Reservation_fails = 109639
L2_cache_bank[3]: Access = 100116, Miss = 98729, Miss_rate = 0.986, Pending_hits = 113, Reservation_fails = 114184
L2_cache_bank[4]: Access = 100969, Miss = 99553, Miss_rate = 0.986, Pending_hits = 128, Reservation_fails = 61812
L2_cache_bank[5]: Access = 113715, Miss = 103755, Miss_rate = 0.912, Pending_hits = 237, Reservation_fails = 153222
L2_cache_bank[6]: Access = 100052, Miss = 98733, Miss_rate = 0.987, Pending_hits = 103, Reservation_fails = 95928
L2_cache_bank[7]: Access = 101666, Miss = 99563, Miss_rate = 0.979, Pending_hits = 141, Reservation_fails = 121924
L2_cache_bank[8]: Access = 106733, Miss = 103381, Miss_rate = 0.969, Pending_hits = 346, Reservation_fails = 141777
L2_cache_bank[9]: Access = 101659, Miss = 99859, Miss_rate = 0.982, Pending_hits = 151, Reservation_fails = 97387
L2_cache_bank[10]: Access = 100666, Miss = 99299, Miss_rate = 0.986, Pending_hits = 139, Reservation_fails = 97292
L2_cache_bank[11]: Access = 100858, Miss = 99219, Miss_rate = 0.984, Pending_hits = 138, Reservation_fails = 108809
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106502, Miss = 103216 (0.969), PendingHit = 382 (0.00359)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101388, Miss = 99827 (0.985), PendingHit = 124 (0.00122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101092, Miss = 99439 (0.984), PendingHit = 149 (0.00147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100116, Miss = 98729 (0.986), PendingHit = 113 (0.00113)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100969, Miss = 99553 (0.986), PendingHit = 128 (0.00127)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 113715, Miss = 103755 (0.912), PendingHit = 237 (0.00208)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100052, Miss = 98733 (0.987), PendingHit = 103 (0.00103)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101666, Miss = 99563 (0.979), PendingHit = 141 (0.00139)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 106733, Miss = 103381 (0.969), PendingHit = 346 (0.00324)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 101659, Miss = 99859 (0.982), PendingHit = 151 (0.00149)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100666, Miss = 99299 (0.986), PendingHit = 139 (0.00138)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 100858, Miss = 99219 (0.984), PendingHit = 138 (0.00137)
L2 Cache Total Miss Rate = 0.975
Stream 1: L2 Cache Miss Rate = 0.923
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.962
Stream 1: Accesses  = 389193
Stream 1: Misses  = 359085
Stream 2: Accesses  = 429823
Stream 2: Misses  = 429459
Stream 3: Accesses  = 805593
Stream 3: Misses  = 775114
Stream 1+2: Accesses  = 819016
Stream 1+2: Misses  = 788544
Stream 1+2+3: Accesses  = 1624609
Stream 1+2+3: Misses  = 1563658
Total Accesses  = 1235416
MPKI-CORES
CORE_L2MPKI_0	55.963
CORE_L2MPKI_1	75.971
CORE_L2MPKI_2	81.878
CORE_L2MPKI_3	67.792
CORE_L2MPKI_4	80.684
CORE_L2MPKI_5	80.866
CORE_L2MPKI_6	65.988
CORE_L2MPKI_7	81.203
CORE_L2MPKI_8	73.031
CORE_L2MPKI_9	69.116
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.595
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.595
CORE_L2MPKI_18	1.595
CORE_L2MPKI_19	1.595
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.595
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.597
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 37.422
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	8467
CORE_MISSES_1	14370
CORE_MISSES_2	16352
CORE_MISSES_3	11862
CORE_MISSES_4	16018
CORE_MISSES_5	16947
CORE_MISSES_6	11371
CORE_MISSES_7	16425
CORE_MISSES_8	12933
CORE_MISSES_9	12129
CORE_MISSES_10	19901
CORE_MISSES_11	23461
CORE_MISSES_12	22260
CORE_MISSES_13	21152
CORE_MISSES_14	21803
CORE_MISSES_15	23463
CORE_MISSES_16	21747
CORE_MISSES_17	22126
CORE_MISSES_18	23386
CORE_MISSES_19	22912
CORE_MISSES_20	23495
CORE_MISSES_21	23656
CORE_MISSES_22	20308
CORE_MISSES_23	22773
CORE_MISSES_24	21822
CORE_MISSES_25	24148
CORE_MISSES_26	21142
CORE_MISSES_27	20717
CORE_MISSES_28	21221
CORE_MISSES_29	21186
CORE_MISSES_30	20163
CORE_MISSES_31	20862
CORE_MISSES_32	20841
CORE_MISSES_33	20204
CORE_MISSES_34	21460
CORE_MISSES_35	20160
CORE_MISSES_36	20841
CORE_MISSES_37	20860
CORE_MISSES_38	21460
CORE_MISSES_39	22140
CORE_MISSES_40	20840
CORE_MISSES_41	20820
CORE_MISSES_42	20842
CORE_MISSES_43	20181
CORE_MISSES_44	20842
CORE_MISSES_45	19540
CORE_MISSES_46	20200
CORE_MISSES_47	24061
CORE_MISSES_48	21480
CORE_MISSES_49	19520
CORE_MISSES_50	20180
CORE_MISSES_51	21480
CORE_MISSES_52	20183
CORE_MISSES_53	20180
CORE_MISSES_54	21480
CORE_MISSES_55	20840
CORE_MISSES_56	22140
CORE_MISSES_57	20180
CORE_MISSES_58	20840
CORE_MISSES_59	20200
L2_MISSES = 1204573
L2_total_cache_accesses = 1235416
L2_total_cache_misses = 1204573
L2_total_cache_miss_rate = 0.9750
L2_total_cache_pending_hits = 2151
L2_total_cache_reservation_fails = 1379840
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 777759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 900039
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 426778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 475991
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 741
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3710
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3974890
icnt_total_pkts_simt_to_mem=3114235
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2883
gpu_ipc_2 =     196.6548
gpu_ipc_3 =     281.1498
gpu_tot_sim_cycle_stream_1 = 2089088
gpu_tot_sim_cycle_stream_2 = 2089088
gpu_tot_sim_cycle_stream_3 = 2089083
gpu_sim_insn_1 = 2691392
gpu_sim_insn_2 = 410829088
gpu_sim_insn_3 = 587345280
gpu_sim_cycle = 2089089
gpu_sim_insn = 1000865760
gpu_ipc =     479.0920
gpu_tot_sim_cycle = 2089089
gpu_tot_sim_insn = 1000865760
gpu_tot_ipc =     479.0920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8971078
gpu_stall_icnt2sh    = 53065
gpu_total_sim_rate=243697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15822221
	L1I_total_cache_misses = 16576
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20588
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 31010, Miss = 31010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1848332
	L1D_cache_core[11]: Access = 33891, Miss = 33891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1874903
	L1D_cache_core[12]: Access = 34219, Miss = 34219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1859903
	L1D_cache_core[13]: Access = 32598, Miss = 32598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1868145
	L1D_cache_core[14]: Access = 33361, Miss = 33361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1863880
	L1D_cache_core[15]: Access = 34560, Miss = 34560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1890402
	L1D_cache_core[16]: Access = 32030, Miss = 32030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1895409
	L1D_cache_core[17]: Access = 31948, Miss = 31948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1865207
	L1D_cache_core[18]: Access = 33258, Miss = 33258, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1878159
	L1D_cache_core[19]: Access = 32818, Miss = 32818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1890168
	L1D_cache_core[20]: Access = 33348, Miss = 33348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1863230
	L1D_cache_core[21]: Access = 34028, Miss = 34028, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1870113
	L1D_cache_core[22]: Access = 31586, Miss = 31586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1881639
	L1D_cache_core[23]: Access = 32472, Miss = 32472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1918794
	L1D_cache_core[24]: Access = 32568, Miss = 32568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1889704
	L1D_cache_core[25]: Access = 33836, Miss = 33836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1842481
	L1D_cache_core[26]: Access = 31881, Miss = 31881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1924598
	L1D_cache_core[27]: Access = 32758, Miss = 32758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877363
	L1D_cache_core[28]: Access = 32657, Miss = 32657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1871842
	L1D_cache_core[29]: Access = 31201, Miss = 31201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1831979
	L1D_cache_core[30]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1837566
	L1D_cache_core[31]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1872467
	L1D_cache_core[32]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1875261
	L1D_cache_core[33]: Access = 29980, Miss = 29980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1845569
	L1D_cache_core[34]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1809294
	L1D_cache_core[35]: Access = 29920, Miss = 29920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1838481
	L1D_cache_core[36]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1864933
	L1D_cache_core[37]: Access = 30640, Miss = 30640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1826572
	L1D_cache_core[38]: Access = 31860, Miss = 31860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1777804
	L1D_cache_core[39]: Access = 32580, Miss = 32580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1791941
	L1D_cache_core[40]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1851286
	L1D_cache_core[41]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1864167
	L1D_cache_core[42]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1835877
	L1D_cache_core[43]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1860708
	L1D_cache_core[44]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1868019
	L1D_cache_core[45]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1757433
	L1D_cache_core[46]: Access = 29980, Miss = 29980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1837521
	L1D_cache_core[47]: Access = 34480, Miss = 34480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1768097
	L1D_cache_core[48]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1809042
	L1D_cache_core[49]: Access = 28640, Miss = 28640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1811137
	L1D_cache_core[50]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1836409
	L1D_cache_core[51]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1879636
	L1D_cache_core[52]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1835717
	L1D_cache_core[53]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1845561
	L1D_cache_core[54]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1813809
	L1D_cache_core[55]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1783113
	L1D_cache_core[56]: Access = 33840, Miss = 33840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1833994
	L1D_cache_core[57]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1801135
	L1D_cache_core[58]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1839092
	L1D_cache_core[59]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1839113
	L1D_total_cache_accesses = 1594168
	L1D_total_cache_misses = 1594168
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 92422034
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 80224
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 957064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74545033
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 637104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17877001
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15805645
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16576
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20588
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 51, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 356, 32, 323, 32, 299, 32, 171, 32, 222, 32, 380, 32, 38, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 1001502176
gpgpu_n_tot_w_icount = 31296943
gpgpu_n_stall_shd_mem = 113289030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1211202
gpgpu_n_mem_write_global = 637049
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 30873664
gpgpu_n_store_insn = 20387456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2567168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 113289030
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:182318059	W0_Idle:8583037	W0_Scoreboard:28491965	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31297619
Warp Occupancy Distribution:
Stall:70116174	W0_Idle:1453185	W0_Scoreboard:5453650	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6540551
Warp Occupancy Distribution:
Stall:56656401	W0_Idle:3249876	W0_Scoreboard:11143867	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12513416
warp_utilization0: 0.124846
warp_utilization1: 0.078270
warp_utilization2: 0.149747
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7655904 {8:956988,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 86638664 {136:637049,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10356432 {40:251387,72:1305,136:1522,}
traffic_breakdown_coretomem[INST_ACC_R] = 9520 {8:1190,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 130110792 {136:956697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5094776 {8:636847,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10346672 {40:251143,72:1305,136:1522,}
traffic_breakdown_memtocore[INST_ACC_R] = 161840 {136:1190,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1402 
averagemflatency_1 = 1323 
averagemflatency_2= 1432 
averagemflatency_3 = 1446 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 2089088 
mrq_lat_table:737503 	21844 	35864 	82481 	250590 	425616 	572371 	429339 	102924 	1715 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3707 	52032 	470116 	1065196 	254705 	1815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9845 	11771 	45522 	99715 	101772 	255443 	677064 	589481 	57795 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1032916 	176242 	1523 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	312692 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	187 	3985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30        16        14        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        22        14        14        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1025      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.351450  1.365809  1.377582  1.385786  1.360162  1.369471  1.363606  1.376202  1.353010  1.374816  1.365924  1.364434  1.362475  1.374411  1.364487  1.374830 
dram[1]:  1.367473  1.377779  1.373945  1.381461  1.371414  1.367279  1.375069  1.371441  1.360315  1.363440  1.374754  1.377270  1.372526  1.372048  1.371842  1.372803 
dram[2]:  1.372007  1.359556  1.386959  1.375953  1.364210  1.342760  1.375772  1.365403  1.371754  1.363119  1.367669  1.359728  1.369501  1.353782  1.377270  1.360922 
dram[3]:  1.380370  1.377429  1.374828  1.373195  1.365538  1.359409  1.381101  1.362875  1.370956  1.364702  1.368616  1.371114  1.367009  1.377085  1.372132  1.366540 
dram[4]:  1.355265  1.378255  1.357921  1.387821  1.365693  1.366436  1.364667  1.383295  1.358615  1.377567  1.335757  1.371894  1.364485  1.382735  1.360585  1.374690 
dram[5]:  1.377988  1.377945  1.372629  1.378535  1.371407  1.368009  1.374218  1.370900  1.362505  1.367133  1.365973  1.376791  1.364476  1.374443  1.376569  1.374073 
average row locality = 2660254/1942882 = 1.369231
average row locality_1 = 896157/732574 = 1.223299
average row locality_2 = 895731/615438 = 1.455437
average row locality_3 = 868366/594870 = 1.459758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19876     18904     18693     18264     19256     18775     19396     19016     19526     18563     19178     19015     19367     18702     19133     18689 
dram[1]:     18654     18245     18578     18213     18650     18772     18761     18836     18975     18879     18620     18573     18630     18669     18775     18632 
dram[2]:     18765     19291     18293     18708     19057     20547     18805     19496     18674     19124     18780     19198     19010     19566     18537     19350 
dram[3]:     18324     18397     18436     18407     18800     19197     18479     19138     18546     18659     18706     18574     18746     18347     18660     18813 
dram[4]:     19269     18691     19214     18345     19071     19215     19493     18676     19101     18664     20438     18883     19026     18605     19154     18846 
dram[5]:     18526     18331     18491     18443     18645     19040     18602     18877     18954     18716     18714     18387     18942     18550     18538     18697 
total reads: 1809389
bank skew: 20547/18213 = 1.13
chip skew: 305201/298229 = 1.02
number of total write accesses:
dram[0]:      9865      8867      8717      8238      9287      8750      9447      9033      9563      8569      9210      8991      9421      8723      9161      8667 
dram[1]:      8667      8218      8611      8196      8696      8765      8827      8863      9023      8897      8653      8573      8699      8691      8811      8625 
dram[2]:      8741      9276      8295      8715      9058     10554      8826      9527      8690      9159      8787      9207      9036      9608      8539      9360 
dram[3]:      8313      8394      8457      8417      8819      9219      8517      9173      8577      8706      8709      8596      8779      8398      8669      8828 
dram[4]:      9239      8682      9210      8366      9065      9226      9516      8716      9115      8701     10430      8893      9052      8657      9138      8865 
dram[5]:      8506      8337      8499      8466      8648      9063      8635      8918      8977      8762      8712      8415      8984      8609      8546      8730 
total reads: 850951
bank skew: 10554/8196 = 1.29
chip skew: 145378/138571 = 1.05
average mf latency per bank:
dram[0]:       1074       904      1058       922      1069       929      1061       927      1047       907      1052       908      1058       917      1074       935
dram[1]:        857       872       863       881       884       876       877       885       856       862       864       873       862       874       877       885
dram[2]:        955      1235       967      1247       970      1795       969      1260       961      1239       955      1249       963      1252       981      1267
dram[3]:        855       917       854       923       870       949       870       925       857       920       862       919       860       925       877       933
dram[4]:       1027      1050      1021      1055      1036      1068      1044      1065      1025      1056      1070      1043      1026      1059      1045      1076
dram[5]:        866       883       871       887       878       895       883       887       858       877       871       885       869       886       888       899
maximum mf latency per bank:
dram[0]:       5552      4721      4745      4365      5253      5550      6080      4980      6287      4522      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      4784      5420      5044      4243      5026      5801      4534      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      4554      6141      5387      7248      5459      6253      5571      6846      4889      7368      4584      7154      5220      6572
dram[3]:       5363      5446      5089      5019      4944      4502      5703      5051      5049      5114      5286      6150      6077      4337      4508      5563
dram[4]:       6237      5378      4989      4604      5167      5357      4568      4658      5428      5608      5891      4539      5136      5334      5779      5254
dram[5]:       4417      5509      4962      4783      4484      4947      5644      5720      4094      5385      4556      4941      5337      4970      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1203492 n_act=328225 n_pre=328212 n_req=410661 n_req_1=38598 n_req_2=153301 n_req_3=218762 n_rd=608674 n_write=288994 bw_util=0.5956 bw_util_1=0.05598 bw_util_2=0.2223 bw_util_3=0.3173 blp=10.071054 blp_1= 1.700570 blp_2= 3.715450 blp_3= 5.023196
 n_activity=2754348 dram_eff=0.5963 dram_eff_1=0.05605 dram_eff_2=0.2226 dram_eff_3=0.3177
bk0: 39748a 1064223i bk1: 37808a 1141721i bk2: 37382a 1130021i bk3: 36524a 1150536i bk4: 38510a 978688i bk5: 37550a 1002482i bk6: 38792a 872092i bk7: 38028a 876558i bk8: 39050a 1091057i bk9: 37126a 1172538i bk10: 38356a 1062365i bk11: 38028a 1046408i bk12: 38728a 958008i bk13: 37402a 1009414i bk14: 38266a 907261i bk15: 37376a 927696i 
bw_dist = 0.056	0.222	0.317	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.526
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1245612 n_act=318740 n_pre=318727 n_req=404665 n_req_1=32972 n_req_2=152931 n_req_3=218762 n_rd=596900 n_write=277618 bw_util=0.587 bw_util_1=0.04782 bw_util_2=0.2218 bw_util_3=0.3173 blp=9.617996 blp_1= 1.653323 blp_2= 3.708369 blp_3= 4.998768
 n_activity=2745354 dram_eff=0.5896 dram_eff_1=0.04803 dram_eff_2=0.2228 dram_eff_3=0.3187
bk0: 37302a 1242643i bk1: 36490a 1255722i bk2: 37156a 1179072i bk3: 36424a 1190145i bk4: 37300a 1093534i bk5: 37542a 1049422i bk6: 37522a 999828i bk7: 37672a 953719i bk8: 37948a 1194531i bk9: 37758a 1157637i bk10: 37236a 1165218i bk11: 37146a 1141642i bk12: 37254a 1102142i bk13: 37338a 1063594i bk14: 37548a 1000280i bk15: 37264a 978489i 
bw_dist = 0.048	0.222	0.317	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3149
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1196940 n_act=329783 n_pre=329768 n_req=411307 n_req_1=39660 n_req_2=152889 n_req_3=218758 n_rd=610366 n_write=290740 bw_util=0.5966 bw_util_1=0.05753 bw_util_2=0.2217 bw_util_3=0.3173 blp=10.149427 blp_1= 1.745078 blp_2= 3.764472 blp_3= 5.056509
 n_activity=2755579 dram_eff=0.597 dram_eff_1=0.05757 dram_eff_2=0.2219 dram_eff_3=0.3175
bk0: 37528a 1194860i bk1: 38582a 1085312i bk2: 36584a 1174314i bk3: 37410a 1085899i bk4: 38114a 1005171i bk5: 41092a 754791i bk6: 37608a 955695i bk7: 38992a 798332i bk8: 37344a 1194516i bk9: 38246a 1094092i bk10: 37554a 1109324i bk11: 38390a 1015981i bk12: 38020a 1009940i bk13: 39130a 880524i bk14: 37072a 980741i bk15: 38700a 818348i 
bw_dist = 0.058	0.222	0.317	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7771
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1246747 n_act=318659 n_pre=318645 n_req=404239 n_req_1=32947 n_req_2=152534 n_req_3=218758 n_rd=596430 n_write=277116 bw_util=0.5863 bw_util_1=0.04779 bw_util_2=0.2212 bw_util_3=0.3173 blp=9.616214 blp_1= 1.657166 blp_2= 3.710725 blp_3= 5.008547
 n_activity=2743534 dram_eff=0.5893 dram_eff_1=0.04804 dram_eff_2=0.2224 dram_eff_3=0.3189
bk0: 36648a 1276720i bk1: 36794a 1234679i bk2: 36872a 1196914i bk3: 36814a 1167906i bk4: 37598a 1073197i bk5: 38390a 986083i bk6: 36956a 1046617i bk7: 38274a 914096i bk8: 37092a 1238078i bk9: 37318a 1195655i bk10: 37406a 1162155i bk11: 37146a 1145604i bk12: 37488a 1087470i bk13: 36690a 1099994i bk14: 37318a 1017775i bk15: 37626a 947685i 
bw_dist = 0.048	0.221	0.317	0.409	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3683
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1201004 n_act=328769 n_pre=328756 n_req=410872 n_req_1=39074 n_req_2=153052 n_req_3=218746 n_rd=609336 n_write=289732 bw_util=0.5959 bw_util_1=0.05668 bw_util_2=0.222 bw_util_3=0.3173 blp=10.080701 blp_1= 1.708355 blp_2= 3.715778 blp_3= 5.028018
 n_activity=2754705 dram_eff=0.5966 dram_eff_1=0.05674 dram_eff_2=0.2222 dram_eff_3=0.3176
bk0: 38536a 1138179i bk1: 37374a 1170440i bk2: 38428a 1065876i bk3: 36688a 1140097i bk4: 38142a 1010104i bk5: 38430a 942011i bk6: 38980a 867581i bk7: 37350a 927270i bk8: 38194a 1153652i bk9: 37324a 1160941i bk10: 40874a 899380i bk11: 37762a 1056555i bk12: 38048a 1000924i bk13: 37210a 1022310i bk14: 38306a 904696i bk15: 37690a 899408i 
bw_dist = 0.057	0.222	0.317	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.636
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1245764 n_act=318686 n_pre=318672 n_req=404530 n_req_1=33093 n_req_2=152687 n_req_3=218750 n_rd=596872 n_write=277603 bw_util=0.5868 bw_util_1=0.04799 bw_util_2=0.2215 bw_util_3=0.3173 blp=9.637399 blp_1= 1.658982 blp_2= 3.717818 blp_3= 5.020819
 n_activity=2744018 dram_eff=0.5897 dram_eff_1=0.04823 dram_eff_2=0.2226 dram_eff_3=0.3189
bk0: 37050a 1251163i bk1: 36656a 1235869i bk2: 36980a 1182419i bk3: 36886a 1155501i bk4: 37286a 1098341i bk5: 38078a 1010435i bk6: 37204a 1018120i bk7: 37752a 948970i bk8: 37906a 1197411i bk9: 37432a 1188411i bk10: 37428a 1144611i bk11: 36772a 1165724i bk12: 37880a 1055571i bk13: 37100a 1065461i bk14: 37076a 1036291i bk15: 37386a 970690i 
bw_dist = 0.048	0.221	0.317	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158541, Miss = 154445, Miss_rate = 0.974, Pending_hits = 522, Reservation_fails = 224382
L2_cache_bank[1]: Access = 152037, Miss = 149941, Miss_rate = 0.986, Pending_hits = 205, Reservation_fails = 185728
L2_cache_bank[2]: Access = 151834, Miss = 149648, Miss_rate = 0.986, Pending_hits = 223, Reservation_fails = 174499
L2_cache_bank[3]: Access = 150692, Miss = 148829, Miss_rate = 0.988, Pending_hits = 155, Reservation_fails = 183944
L2_cache_bank[4]: Access = 151867, Miss = 149940, Miss_rate = 0.987, Pending_hits = 203, Reservation_fails = 100510
L2_cache_bank[5]: Access = 167356, Miss = 155295, Miss_rate = 0.928, Pending_hits = 277, Reservation_fails = 230657
L2_cache_bank[6]: Access = 150543, Miss = 148713, Miss_rate = 0.988, Pending_hits = 169, Reservation_fails = 165514
L2_cache_bank[7]: Access = 152285, Miss = 149549, Miss_rate = 0.982, Pending_hits = 224, Reservation_fails = 205528
L2_cache_bank[8]: Access = 158930, Miss = 154782, Miss_rate = 0.974, Pending_hits = 452, Reservation_fails = 203655
L2_cache_bank[9]: Access = 152274, Miss = 149945, Miss_rate = 0.985, Pending_hits = 221, Reservation_fails = 155897
L2_cache_bank[10]: Access = 151324, Miss = 149417, Miss_rate = 0.987, Pending_hits = 220, Reservation_fails = 164068
L2_cache_bank[11]: Access = 151355, Miss = 149046, Miss_rate = 0.985, Pending_hits = 246, Reservation_fails = 177415
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158541, Miss = 154445 (0.974), PendingHit = 522 (0.00329)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152037, Miss = 149941 (0.986), PendingHit = 205 (0.00135)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151834, Miss = 149648 (0.986), PendingHit = 223 (0.00147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150692, Miss = 148829 (0.988), PendingHit = 155 (0.00103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151867, Miss = 149940 (0.987), PendingHit = 203 (0.00134)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167356, Miss = 155295 (0.928), PendingHit = 277 (0.00166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150543, Miss = 148713 (0.988), PendingHit = 169 (0.00112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152285, Miss = 149549 (0.982), PendingHit = 224 (0.00147)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158930, Miss = 154782 (0.974), PendingHit = 452 (0.00284)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152274, Miss = 149945 (0.985), PendingHit = 221 (0.00145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151324, Miss = 149417 (0.987), PendingHit = 220 (0.00145)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151355, Miss = 149046 (0.985), PendingHit = 246 (0.00163)
L2 Cache Total Miss Rate = 0.979
Stream 1: L2 Cache Miss Rate = 0.934
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.968
Stream 1: Accesses  = 584301
Stream 1: Misses  = 545870
Stream 2: Accesses  = 639197
Stream 2: Misses  = 638682
Stream 3: Accesses  = 1209841
Stream 3: Misses  = 1170868
Stream 1+2: Accesses  = 1223498
Stream 1+2: Misses  = 1184552
Stream 1+2+3: Accesses  = 2433339
Stream 1+2+3: Misses  = 2355420
Total Accesses  = 1849038
MPKI-CORES
CORE_L2MPKI_0	66.979
CORE_L2MPKI_1	83.868
CORE_L2MPKI_2	85.191
CORE_L2MPKI_3	78.103
CORE_L2MPKI_4	85.185
CORE_L2MPKI_5	85.317
CORE_L2MPKI_6	73.324
CORE_L2MPKI_7	83.777
CORE_L2MPKI_8	77.829
CORE_L2MPKI_9	79.065
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.595
CORE_L2MPKI_13	1.595
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.597
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.597
CORE_L2MPKI_18	1.595
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.597
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 40.730
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	14311
CORE_MISSES_1	23985
CORE_MISSES_2	22635
CORE_MISSES_3	21324
CORE_MISSES_4	24833
CORE_MISSES_5	26073
CORE_MISSES_6	17539
CORE_MISSES_7	25278
CORE_MISSES_8	18801
CORE_MISSES_9	21617
CORE_MISSES_10	30995
CORE_MISSES_11	33869
CORE_MISSES_12	34195
CORE_MISSES_13	32573
CORE_MISSES_14	33341
CORE_MISSES_15	34538
CORE_MISSES_16	31998
CORE_MISSES_17	31939
CORE_MISSES_18	33236
CORE_MISSES_19	32790
CORE_MISSES_20	33338
CORE_MISSES_21	34004
CORE_MISSES_22	31565
CORE_MISSES_23	32458
CORE_MISSES_24	32548
CORE_MISSES_25	33819
CORE_MISSES_26	31864
CORE_MISSES_27	32736
CORE_MISSES_28	32634
CORE_MISSES_29	31178
CORE_MISSES_30	32544
CORE_MISSES_31	31283
CORE_MISSES_32	30601
CORE_MISSES_33	29984
CORE_MISSES_34	31881
CORE_MISSES_35	29921
CORE_MISSES_36	31241
CORE_MISSES_37	30641
CORE_MISSES_38	31861
CORE_MISSES_39	32581
CORE_MISSES_40	31881
CORE_MISSES_41	31260
CORE_MISSES_42	30603
CORE_MISSES_43	30621
CORE_MISSES_44	31244
CORE_MISSES_45	31220
CORE_MISSES_46	29982
CORE_MISSES_47	34482
CORE_MISSES_48	31260
CORE_MISSES_49	28640
CORE_MISSES_50	31900
CORE_MISSES_51	31880
CORE_MISSES_52	29965
CORE_MISSES_53	31240
CORE_MISSES_54	31240
CORE_MISSES_55	30600
CORE_MISSES_56	33840
CORE_MISSES_57	31260
CORE_MISSES_58	31260
CORE_MISSES_59	30620
L2_MISSES = 1809550
L2_total_cache_accesses = 1849038
L2_total_cache_misses = 1809550
L2_total_cache_miss_rate = 0.9786
L2_total_cache_pending_hits = 3117
L2_total_cache_reservation_fails = 2171797
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1172566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1415918
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 636930
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 749762
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1027
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6017
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5940273
icnt_total_pkts_simt_to_mem=4657782
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2883
gpu_ipc_2 =     196.6548
gpu_ipc_3 =     281.1498
gpu_tot_sim_cycle_stream_1 = 2089088
gpu_tot_sim_cycle_stream_2 = 2089088
gpu_tot_sim_cycle_stream_3 = 2089083
gpu_sim_insn_1 = 2691392
gpu_sim_insn_2 = 410829088
gpu_sim_insn_3 = 587345280
gpu_sim_cycle = 2089089
gpu_sim_insn = 1000865760
gpu_ipc =     479.0920
gpu_tot_sim_cycle = 2089089
gpu_tot_sim_insn = 1000865760
gpu_tot_ipc =     479.0920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8971078
gpu_stall_icnt2sh    = 53065
gpu_total_sim_rate=243697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15822221
	L1I_total_cache_misses = 16576
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20588
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 31010, Miss = 31010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1848332
	L1D_cache_core[11]: Access = 33891, Miss = 33891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1874903
	L1D_cache_core[12]: Access = 34219, Miss = 34219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1859903
	L1D_cache_core[13]: Access = 32598, Miss = 32598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1868145
	L1D_cache_core[14]: Access = 33361, Miss = 33361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1863880
	L1D_cache_core[15]: Access = 34560, Miss = 34560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1890402
	L1D_cache_core[16]: Access = 32030, Miss = 32030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1895409
	L1D_cache_core[17]: Access = 31948, Miss = 31948, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1865207
	L1D_cache_core[18]: Access = 33258, Miss = 33258, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1878159
	L1D_cache_core[19]: Access = 32818, Miss = 32818, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1890168
	L1D_cache_core[20]: Access = 33348, Miss = 33348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1863230
	L1D_cache_core[21]: Access = 34028, Miss = 34028, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1870113
	L1D_cache_core[22]: Access = 31586, Miss = 31586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1881639
	L1D_cache_core[23]: Access = 32472, Miss = 32472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1918794
	L1D_cache_core[24]: Access = 32568, Miss = 32568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1889704
	L1D_cache_core[25]: Access = 33836, Miss = 33836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1842481
	L1D_cache_core[26]: Access = 31881, Miss = 31881, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1924598
	L1D_cache_core[27]: Access = 32758, Miss = 32758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877363
	L1D_cache_core[28]: Access = 32657, Miss = 32657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1871842
	L1D_cache_core[29]: Access = 31201, Miss = 31201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1831979
	L1D_cache_core[30]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1837566
	L1D_cache_core[31]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1872467
	L1D_cache_core[32]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1875261
	L1D_cache_core[33]: Access = 29980, Miss = 29980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1845569
	L1D_cache_core[34]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1809294
	L1D_cache_core[35]: Access = 29920, Miss = 29920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1838481
	L1D_cache_core[36]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1864933
	L1D_cache_core[37]: Access = 30640, Miss = 30640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1826572
	L1D_cache_core[38]: Access = 31860, Miss = 31860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1777804
	L1D_cache_core[39]: Access = 32580, Miss = 32580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1791941
	L1D_cache_core[40]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1851286
	L1D_cache_core[41]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1864167
	L1D_cache_core[42]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1835877
	L1D_cache_core[43]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1860708
	L1D_cache_core[44]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1868019
	L1D_cache_core[45]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1757433
	L1D_cache_core[46]: Access = 29980, Miss = 29980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1837521
	L1D_cache_core[47]: Access = 34480, Miss = 34480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1768097
	L1D_cache_core[48]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1809042
	L1D_cache_core[49]: Access = 28640, Miss = 28640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1811137
	L1D_cache_core[50]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1836409
	L1D_cache_core[51]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1879636
	L1D_cache_core[52]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1835717
	L1D_cache_core[53]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1845561
	L1D_cache_core[54]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1813809
	L1D_cache_core[55]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1783113
	L1D_cache_core[56]: Access = 33840, Miss = 33840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1833994
	L1D_cache_core[57]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1801135
	L1D_cache_core[58]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1839092
	L1D_cache_core[59]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1839113
	L1D_total_cache_accesses = 1594168
	L1D_total_cache_misses = 1594168
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 92422034
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 80224
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 957064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74545033
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 637104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17877001
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15805645
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16576
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20588
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 51, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 356, 32, 323, 32, 299, 32, 171, 32, 222, 32, 380, 32, 38, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 1001502176
gpgpu_n_tot_w_icount = 31296943
gpgpu_n_stall_shd_mem = 113289030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1211202
gpgpu_n_mem_write_global = 637049
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 30873664
gpgpu_n_store_insn = 20387456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2567168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 113289030
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:182318059	W0_Idle:8583037	W0_Scoreboard:28491965	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31297619
Warp Occupancy Distribution:
Stall:70116174	W0_Idle:1453185	W0_Scoreboard:5453650	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6540551
Warp Occupancy Distribution:
Stall:56656401	W0_Idle:3249876	W0_Scoreboard:11143867	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12513416
warp_utilization0: 0.124846
warp_utilization1: 0.078270
warp_utilization2: 0.149747
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7655904 {8:956988,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 86638664 {136:637049,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10356432 {40:251387,72:1305,136:1522,}
traffic_breakdown_coretomem[INST_ACC_R] = 9520 {8:1190,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 130110792 {136:956697,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5094776 {8:636847,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10346672 {40:251143,72:1305,136:1522,}
traffic_breakdown_memtocore[INST_ACC_R] = 161840 {136:1190,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1402 
averagemflatency_1 = 1323 
averagemflatency_2= 1432 
averagemflatency_3 = 1446 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 2089088 
mrq_lat_table:737503 	21844 	35864 	82481 	250590 	425616 	572371 	429339 	102924 	1715 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3707 	52032 	470116 	1065196 	254705 	1815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9845 	11771 	45522 	99715 	101772 	255443 	677064 	589481 	57795 	886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1032916 	176242 	1523 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	312692 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	187 	3985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30        16        14        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        22        14        14        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1025      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.351450  1.365809  1.377582  1.385786  1.360162  1.369471  1.363606  1.376202  1.353010  1.374816  1.365924  1.364434  1.362475  1.374411  1.364487  1.374830 
dram[1]:  1.367473  1.377779  1.373945  1.381461  1.371414  1.367279  1.375069  1.371441  1.360315  1.363440  1.374754  1.377270  1.372526  1.372048  1.371842  1.372803 
dram[2]:  1.372007  1.359556  1.386959  1.375953  1.364210  1.342760  1.375772  1.365403  1.371754  1.363119  1.367669  1.359728  1.369501  1.353782  1.377270  1.360922 
dram[3]:  1.380370  1.377429  1.374828  1.373195  1.365538  1.359409  1.381101  1.362875  1.370956  1.364702  1.368616  1.371114  1.367009  1.377085  1.372132  1.366540 
dram[4]:  1.355265  1.378255  1.357921  1.387821  1.365693  1.366436  1.364667  1.383295  1.358615  1.377567  1.335757  1.371894  1.364485  1.382735  1.360585  1.374690 
dram[5]:  1.377988  1.377945  1.372629  1.378535  1.371407  1.368009  1.374218  1.370900  1.362505  1.367133  1.365973  1.376791  1.364476  1.374443  1.376569  1.374073 
average row locality = 2660254/1942882 = 1.369231
average row locality_1 = 896157/732574 = 1.223299
average row locality_2 = 895731/615438 = 1.455437
average row locality_3 = 868366/594870 = 1.459758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19876     18904     18693     18264     19256     18775     19396     19016     19526     18563     19178     19015     19367     18702     19133     18689 
dram[1]:     18654     18245     18578     18213     18650     18772     18761     18836     18975     18879     18620     18573     18630     18669     18775     18632 
dram[2]:     18765     19291     18293     18708     19057     20547     18805     19496     18674     19124     18780     19198     19010     19566     18537     19350 
dram[3]:     18324     18397     18436     18407     18800     19197     18479     19138     18546     18659     18706     18574     18746     18347     18660     18813 
dram[4]:     19269     18691     19214     18345     19071     19215     19493     18676     19101     18664     20438     18883     19026     18605     19154     18846 
dram[5]:     18526     18331     18491     18443     18645     19040     18602     18877     18954     18716     18714     18387     18942     18550     18538     18697 
total reads: 1809389
bank skew: 20547/18213 = 1.13
chip skew: 305201/298229 = 1.02
number of total write accesses:
dram[0]:      9865      8867      8717      8238      9287      8750      9447      9033      9563      8569      9210      8991      9421      8723      9161      8667 
dram[1]:      8667      8218      8611      8196      8696      8765      8827      8863      9023      8897      8653      8573      8699      8691      8811      8625 
dram[2]:      8741      9276      8295      8715      9058     10554      8826      9527      8690      9159      8787      9207      9036      9608      8539      9360 
dram[3]:      8313      8394      8457      8417      8819      9219      8517      9173      8577      8706      8709      8596      8779      8398      8669      8828 
dram[4]:      9239      8682      9210      8366      9065      9226      9516      8716      9115      8701     10430      8893      9052      8657      9138      8865 
dram[5]:      8506      8337      8499      8466      8648      9063      8635      8918      8977      8762      8712      8415      8984      8609      8546      8730 
total reads: 850951
bank skew: 10554/8196 = 1.29
chip skew: 145378/138571 = 1.05
average mf latency per bank:
dram[0]:       1074       904      1058       922      1069       929      1061       927      1047       907      1052       908      1058       917      1074       935
dram[1]:        857       872       863       881       884       876       877       885       856       862       864       873       862       874       877       885
dram[2]:        955      1235       967      1247       970      1795       969      1260       961      1239       955      1249       963      1252       981      1267
dram[3]:        855       917       854       923       870       949       870       925       857       920       862       919       860       925       877       933
dram[4]:       1027      1050      1021      1055      1036      1068      1044      1065      1025      1056      1070      1043      1026      1059      1045      1076
dram[5]:        866       883       871       887       878       895       883       887       858       877       871       885       869       886       888       899
maximum mf latency per bank:
dram[0]:       5552      4721      4745      4365      5253      5550      6080      4980      6287      4522      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      4784      5420      5044      4243      5026      5801      4534      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      4554      6141      5387      7248      5459      6253      5571      6846      4889      7368      4584      7154      5220      6572
dram[3]:       5363      5446      5089      5019      4944      4502      5703      5051      5049      5114      5286      6150      6077      4337      4508      5563
dram[4]:       6237      5378      4989      4604      5167      5357      4568      4658      5428      5608      5891      4539      5136      5334      5779      5254
dram[5]:       4417      5509      4962      4783      4484      4947      5644      5720      4094      5385      4556      4941      5337      4970      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1203492 n_act=328225 n_pre=328212 n_req=410661 n_req_1=38598 n_req_2=153301 n_req_3=218762 n_rd=608674 n_write=288994 bw_util=0.5956 bw_util_1=0.05598 bw_util_2=0.2223 bw_util_3=0.3173 blp=10.071054 blp_1= 1.700570 blp_2= 3.715450 blp_3= 5.023196
 n_activity=2754348 dram_eff=0.5963 dram_eff_1=0.05605 dram_eff_2=0.2226 dram_eff_3=0.3177
bk0: 39748a 1064223i bk1: 37808a 1141721i bk2: 37382a 1130021i bk3: 36524a 1150536i bk4: 38510a 978688i bk5: 37550a 1002482i bk6: 38792a 872092i bk7: 38028a 876558i bk8: 39050a 1091057i bk9: 37126a 1172538i bk10: 38356a 1062365i bk11: 38028a 1046408i bk12: 38728a 958008i bk13: 37402a 1009414i bk14: 38266a 907261i bk15: 37376a 927696i 
bw_dist = 0.056	0.222	0.317	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.526
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1245612 n_act=318740 n_pre=318727 n_req=404665 n_req_1=32972 n_req_2=152931 n_req_3=218762 n_rd=596900 n_write=277618 bw_util=0.587 bw_util_1=0.04782 bw_util_2=0.2218 bw_util_3=0.3173 blp=9.617996 blp_1= 1.653323 blp_2= 3.708369 blp_3= 4.998768
 n_activity=2745354 dram_eff=0.5896 dram_eff_1=0.04803 dram_eff_2=0.2228 dram_eff_3=0.3187
bk0: 37302a 1242643i bk1: 36490a 1255722i bk2: 37156a 1179072i bk3: 36424a 1190145i bk4: 37300a 1093534i bk5: 37542a 1049422i bk6: 37522a 999828i bk7: 37672a 953719i bk8: 37948a 1194531i bk9: 37758a 1157637i bk10: 37236a 1165218i bk11: 37146a 1141642i bk12: 37254a 1102142i bk13: 37338a 1063594i bk14: 37548a 1000280i bk15: 37264a 978489i 
bw_dist = 0.048	0.222	0.317	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3149
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1196940 n_act=329783 n_pre=329768 n_req=411307 n_req_1=39660 n_req_2=152889 n_req_3=218758 n_rd=610366 n_write=290740 bw_util=0.5966 bw_util_1=0.05753 bw_util_2=0.2217 bw_util_3=0.3173 blp=10.149427 blp_1= 1.745078 blp_2= 3.764472 blp_3= 5.056509
 n_activity=2755579 dram_eff=0.597 dram_eff_1=0.05757 dram_eff_2=0.2219 dram_eff_3=0.3175
bk0: 37528a 1194860i bk1: 38582a 1085312i bk2: 36584a 1174314i bk3: 37410a 1085899i bk4: 38114a 1005171i bk5: 41092a 754791i bk6: 37608a 955695i bk7: 38992a 798332i bk8: 37344a 1194516i bk9: 38246a 1094092i bk10: 37554a 1109324i bk11: 38390a 1015981i bk12: 38020a 1009940i bk13: 39130a 880524i bk14: 37072a 980741i bk15: 38700a 818348i 
bw_dist = 0.058	0.222	0.317	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7771
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1246747 n_act=318659 n_pre=318645 n_req=404239 n_req_1=32947 n_req_2=152534 n_req_3=218758 n_rd=596430 n_write=277116 bw_util=0.5863 bw_util_1=0.04779 bw_util_2=0.2212 bw_util_3=0.3173 blp=9.616214 blp_1= 1.657166 blp_2= 3.710725 blp_3= 5.008547
 n_activity=2743534 dram_eff=0.5893 dram_eff_1=0.04804 dram_eff_2=0.2224 dram_eff_3=0.3189
bk0: 36648a 1276720i bk1: 36794a 1234679i bk2: 36872a 1196914i bk3: 36814a 1167906i bk4: 37598a 1073197i bk5: 38390a 986083i bk6: 36956a 1046617i bk7: 38274a 914096i bk8: 37092a 1238078i bk9: 37318a 1195655i bk10: 37406a 1162155i bk11: 37146a 1145604i bk12: 37488a 1087470i bk13: 36690a 1099994i bk14: 37318a 1017775i bk15: 37626a 947685i 
bw_dist = 0.048	0.221	0.317	0.409	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3683
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1201004 n_act=328769 n_pre=328756 n_req=410872 n_req_1=39074 n_req_2=153052 n_req_3=218746 n_rd=609336 n_write=289732 bw_util=0.5959 bw_util_1=0.05668 bw_util_2=0.222 bw_util_3=0.3173 blp=10.080701 blp_1= 1.708355 blp_2= 3.715778 blp_3= 5.028018
 n_activity=2754705 dram_eff=0.5966 dram_eff_1=0.05674 dram_eff_2=0.2222 dram_eff_3=0.3176
bk0: 38536a 1138179i bk1: 37374a 1170440i bk2: 38428a 1065876i bk3: 36688a 1140097i bk4: 38142a 1010104i bk5: 38430a 942011i bk6: 38980a 867581i bk7: 37350a 927270i bk8: 38194a 1153652i bk9: 37324a 1160941i bk10: 40874a 899380i bk11: 37762a 1056555i bk12: 38048a 1000924i bk13: 37210a 1022310i bk14: 38306a 904696i bk15: 37690a 899408i 
bw_dist = 0.057	0.222	0.317	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.636
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2757597 n_nop=1245764 n_act=318686 n_pre=318672 n_req=404530 n_req_1=33093 n_req_2=152687 n_req_3=218750 n_rd=596872 n_write=277603 bw_util=0.5868 bw_util_1=0.04799 bw_util_2=0.2215 bw_util_3=0.3173 blp=9.637399 blp_1= 1.658982 blp_2= 3.717818 blp_3= 5.020819
 n_activity=2744018 dram_eff=0.5897 dram_eff_1=0.04823 dram_eff_2=0.2226 dram_eff_3=0.3189
bk0: 37050a 1251163i bk1: 36656a 1235869i bk2: 36980a 1182419i bk3: 36886a 1155501i bk4: 37286a 1098341i bk5: 38078a 1010435i bk6: 37204a 1018120i bk7: 37752a 948970i bk8: 37906a 1197411i bk9: 37432a 1188411i bk10: 37428a 1144611i bk11: 36772a 1165724i bk12: 37880a 1055571i bk13: 37100a 1065461i bk14: 37076a 1036291i bk15: 37386a 970690i 
bw_dist = 0.048	0.221	0.317	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158541, Miss = 154445, Miss_rate = 0.974, Pending_hits = 522, Reservation_fails = 224382
L2_cache_bank[1]: Access = 152037, Miss = 149941, Miss_rate = 0.986, Pending_hits = 205, Reservation_fails = 185728
L2_cache_bank[2]: Access = 151834, Miss = 149648, Miss_rate = 0.986, Pending_hits = 223, Reservation_fails = 174499
L2_cache_bank[3]: Access = 150692, Miss = 148829, Miss_rate = 0.988, Pending_hits = 155, Reservation_fails = 183944
L2_cache_bank[4]: Access = 151867, Miss = 149940, Miss_rate = 0.987, Pending_hits = 203, Reservation_fails = 100510
L2_cache_bank[5]: Access = 167356, Miss = 155295, Miss_rate = 0.928, Pending_hits = 277, Reservation_fails = 230657
L2_cache_bank[6]: Access = 150543, Miss = 148713, Miss_rate = 0.988, Pending_hits = 169, Reservation_fails = 165514
L2_cache_bank[7]: Access = 152285, Miss = 149549, Miss_rate = 0.982, Pending_hits = 224, Reservation_fails = 205528
L2_cache_bank[8]: Access = 158930, Miss = 154782, Miss_rate = 0.974, Pending_hits = 452, Reservation_fails = 203655
L2_cache_bank[9]: Access = 152274, Miss = 149945, Miss_rate = 0.985, Pending_hits = 221, Reservation_fails = 155897
L2_cache_bank[10]: Access = 151324, Miss = 149417, Miss_rate = 0.987, Pending_hits = 220, Reservation_fails = 164068
L2_cache_bank[11]: Access = 151355, Miss = 149046, Miss_rate = 0.985, Pending_hits = 246, Reservation_fails = 177415
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158541, Miss = 154445 (0.974), PendingHit = 522 (0.00329)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152037, Miss = 149941 (0.986), PendingHit = 205 (0.00135)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151834, Miss = 149648 (0.986), PendingHit = 223 (0.00147)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150692, Miss = 148829 (0.988), PendingHit = 155 (0.00103)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151867, Miss = 149940 (0.987), PendingHit = 203 (0.00134)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167356, Miss = 155295 (0.928), PendingHit = 277 (0.00166)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 150543, Miss = 148713 (0.988), PendingHit = 169 (0.00112)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152285, Miss = 149549 (0.982), PendingHit = 224 (0.00147)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158930, Miss = 154782 (0.974), PendingHit = 452 (0.00284)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 152274, Miss = 149945 (0.985), PendingHit = 221 (0.00145)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151324, Miss = 149417 (0.987), PendingHit = 220 (0.00145)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 151355, Miss = 149046 (0.985), PendingHit = 246 (0.00163)
L2 Cache Total Miss Rate = 0.979
Stream 1: L2 Cache Miss Rate = 0.934
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.968
Stream 1: Accesses  = 584301
Stream 1: Misses  = 545870
Stream 2: Accesses  = 639197
Stream 2: Misses  = 638682
Stream 3: Accesses  = 1209841
Stream 3: Misses  = 1170868
Stream 1+2: Accesses  = 1223498
Stream 1+2: Misses  = 1184552
Stream 1+2+3: Accesses  = 2433339
Stream 1+2+3: Misses  = 2355420
Total Accesses  = 1849038
MPKI-CORES
CORE_L2MPKI_0	66.979
CORE_L2MPKI_1	83.868
CORE_L2MPKI_2	85.191
CORE_L2MPKI_3	78.103
CORE_L2MPKI_4	85.185
CORE_L2MPKI_5	85.317
CORE_L2MPKI_6	73.324
CORE_L2MPKI_7	83.777
CORE_L2MPKI_8	77.829
CORE_L2MPKI_9	79.065
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.595
CORE_L2MPKI_13	1.595
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.597
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.597
CORE_L2MPKI_18	1.595
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.597
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 40.730
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	14311
CORE_MISSES_1	23985
CORE_MISSES_2	22635
CORE_MISSES_3	21324
CORE_MISSES_4	24833
CORE_MISSES_5	26073
CORE_MISSES_6	17539
CORE_MISSES_7	25278
CORE_MISSES_8	18801
CORE_MISSES_9	21617
CORE_MISSES_10	30995
CORE_MISSES_11	33869
CORE_MISSES_12	34195
CORE_MISSES_13	32573
CORE_MISSES_14	33341
CORE_MISSES_15	34538
CORE_MISSES_16	31998
CORE_MISSES_17	31939
CORE_MISSES_18	33236
CORE_MISSES_19	32790
CORE_MISSES_20	33338
CORE_MISSES_21	34004
CORE_MISSES_22	31565
CORE_MISSES_23	32458
CORE_MISSES_24	32548
CORE_MISSES_25	33819
CORE_MISSES_26	31864
CORE_MISSES_27	32736
CORE_MISSES_28	32634
CORE_MISSES_29	31178
CORE_MISSES_30	32544
CORE_MISSES_31	31283
CORE_MISSES_32	30601
CORE_MISSES_33	29984
CORE_MISSES_34	31881
CORE_MISSES_35	29921
CORE_MISSES_36	31241
CORE_MISSES_37	30641
CORE_MISSES_38	31861
CORE_MISSES_39	32581
CORE_MISSES_40	31881
CORE_MISSES_41	31260
CORE_MISSES_42	30603
CORE_MISSES_43	30621
CORE_MISSES_44	31244
CORE_MISSES_45	31220
CORE_MISSES_46	29982
CORE_MISSES_47	34482
CORE_MISSES_48	31260
CORE_MISSES_49	28640
CORE_MISSES_50	31900
CORE_MISSES_51	31880
CORE_MISSES_52	29965
CORE_MISSES_53	31240
CORE_MISSES_54	31240
CORE_MISSES_55	30600
CORE_MISSES_56	33840
CORE_MISSES_57	31260
CORE_MISSES_58	31260
CORE_MISSES_59	30620
L2_MISSES = 1809550
L2_total_cache_accesses = 1849038
L2_total_cache_misses = 1809550
L2_total_cache_miss_rate = 0.9786
L2_total_cache_pending_hits = 3117
L2_total_cache_reservation_fails = 2171797
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1172566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1415918
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 636930
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 749762
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1027
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 110
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 53
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6017
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5940273
icnt_total_pkts_simt_to_mem=4657782
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2605
gpu_ipc_2 =     197.8944
gpu_ipc_3 =     278.5084
gpu_tot_sim_cycle_stream_1 = 2811869
gpu_tot_sim_cycle_stream_2 = 2811869
gpu_tot_sim_cycle_stream_3 = 2811862
gpu_sim_insn_1 = 3544384
gpu_sim_insn_2 = 556453152
gpu_sim_insn_3 = 783127040
gpu_sim_cycle = 2811870
gpu_sim_insn = 1343124576
gpu_ipc =     477.6624
gpu_tot_sim_cycle = 2811870
gpu_tot_sim_insn = 1343124576
gpu_tot_ipc =     477.6624
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12191472
gpu_stall_icnt2sh    = 63884
gpu_total_sim_rate=249837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21229887
	L1I_total_cache_misses = 19674
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20588
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 42191, Miss = 42191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543531
	L1D_cache_core[11]: Access = 46062, Miss = 46062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2560656
	L1D_cache_core[12]: Access = 46065, Miss = 46065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2548096
	L1D_cache_core[13]: Access = 43217, Miss = 43217, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2565174
	L1D_cache_core[14]: Access = 46804, Miss = 46804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2536491
	L1D_cache_core[15]: Access = 46854, Miss = 46854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2573714
	L1D_cache_core[16]: Access = 43615, Miss = 43615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2584011
	L1D_cache_core[17]: Access = 44854, Miss = 44854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2545798
	L1D_cache_core[18]: Access = 44236, Miss = 44236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2570061
	L1D_cache_core[19]: Access = 44961, Miss = 44961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569702
	L1D_cache_core[20]: Access = 44436, Miss = 44436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2552088
	L1D_cache_core[21]: Access = 44478, Miss = 44478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2562439
	L1D_cache_core[22]: Access = 43171, Miss = 43171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2554472
	L1D_cache_core[23]: Access = 43820, Miss = 43820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2603833
	L1D_cache_core[24]: Access = 43380, Miss = 43380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2583208
	L1D_cache_core[25]: Access = 44037, Miss = 44037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543939
	L1D_cache_core[26]: Access = 44226, Miss = 44226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2612894
	L1D_cache_core[27]: Access = 44725, Miss = 44725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2552311
	L1D_cache_core[28]: Access = 44242, Miss = 44242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2561286
	L1D_cache_core[29]: Access = 43079, Miss = 43079, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2515969
	L1D_cache_core[30]: Access = 42960, Miss = 42960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2455642
	L1D_cache_core[31]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2508739
	L1D_cache_core[32]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2481802
	L1D_cache_core[33]: Access = 41060, Miss = 41060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2447845
	L1D_cache_core[34]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2452951
	L1D_cache_core[35]: Access = 40360, Miss = 40360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2479187
	L1D_cache_core[36]: Access = 42320, Miss = 42320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2470259
	L1D_cache_core[37]: Access = 41080, Miss = 41080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2447851
	L1D_cache_core[38]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2398242
	L1D_cache_core[39]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2442649
	L1D_cache_core[40]: Access = 41660, Miss = 41660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2469566
	L1D_cache_core[41]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2491961
	L1D_cache_core[42]: Access = 40360, Miss = 40360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2479469
	L1D_cache_core[43]: Access = 41040, Miss = 41040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2504654
	L1D_cache_core[44]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2520174
	L1D_cache_core[45]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2395862
	L1D_cache_core[46]: Access = 39100, Miss = 39100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2481479
	L1D_cache_core[47]: Access = 44920, Miss = 44920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2392779
	L1D_cache_core[48]: Access = 42320, Miss = 42320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2429997
	L1D_cache_core[49]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2468940
	L1D_cache_core[50]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2480501
	L1D_cache_core[51]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2511467
	L1D_cache_core[52]: Access = 39740, Miss = 39740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2465789
	L1D_cache_core[53]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2501322
	L1D_cache_core[54]: Access = 41000, Miss = 41000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2457313
	L1D_cache_core[55]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2420811
	L1D_cache_core[56]: Access = 43600, Miss = 43600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2489334
	L1D_cache_core[57]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2416276
	L1D_cache_core[58]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2456809
	L1D_cache_core[59]: Access = 42320, Miss = 42320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2492580
	L1D_total_cache_accesses = 2139093
	L1D_total_cache_misses = 2139093
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 125156952
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 107038
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0105
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1283987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 100930566
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 105918
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 855106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24226386
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21210213
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19674
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20588
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 128, 631, 94, 631, 71, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 627, 32, 631, 32, 631, 32, 474, 19, 242, 11, 128, 19, 
gpgpu_n_tot_thrd_icount = 1343979008
gpgpu_n_tot_w_icount = 41999344
gpgpu_n_stall_shd_mem = 153248903
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1628399
gpgpu_n_mem_write_global = 855043
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 41426272
gpgpu_n_store_insn = 27363520
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3425216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 153248903
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:243189324	W0_Idle:14285067	W0_Scoreboard:37950022	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41999987
Warp Occupancy Distribution:
Stall:91414317	W0_Idle:4954767	W0_Scoreboard:7203494	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8902222
Warp Occupancy Distribution:
Stall:76692064	W0_Idle:4131678	W0_Scoreboard:14838861	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16812197
warp_utilization0: 0.124472
warp_utilization1: 0.079149
warp_utilization2: 0.149475
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10271384 {8:1283923,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 116285848 {136:855043,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14012992 {40:340959,72:1620,136:1897,}
traffic_breakdown_coretomem[INST_ACC_R] = 11120 {8:1390,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174571368 {136:1283613,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6838816 {8:854852,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14004368 {40:340752,72:1619,136:1895,}
traffic_breakdown_memtocore[INST_ACC_R] = 189040 {136:1390,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1411 
averagemflatency_1 = 1326 
averagemflatency_2= 1440 
averagemflatency_3 = 1461 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 2811869 
mrq_lat_table:991722 	29415 	48291 	111283 	336653 	573096 	772246 	581142 	139317 	2191 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4580 	66904 	625104 	1432427 	351315 	2461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12522 	15432 	60062 	130450 	136237 	343360 	906160 	800112 	79109 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1393189 	232998 	1709 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	216293 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	254 	5363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        20        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30        16        16        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        14        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1034      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.348277  1.363115  1.371490  1.380069  1.357231  1.366942  1.360055  1.371949  1.349597  1.369176  1.361095  1.361434  1.358639  1.372117  1.359155  1.371259 
dram[1]:  1.364334  1.376256  1.367940  1.375830  1.366089  1.365451  1.367203  1.369236  1.356671  1.357747  1.369439  1.373342  1.367581  1.369780  1.366311  1.369175 
dram[2]:  1.366916  1.360321  1.382309  1.371839  1.361398  1.341235  1.371741  1.362660  1.364447  1.360536  1.363087  1.357872  1.363987  1.351768  1.373944  1.358171 
dram[3]:  1.377630  1.371301  1.371761  1.370146  1.361995  1.357052  1.375622  1.360278  1.364209  1.357942  1.364023  1.364549  1.363866  1.373382  1.368533  1.364211 
dram[4]:  1.354205  1.375513  1.355444  1.383282  1.363217  1.360444  1.362122  1.378641  1.354110  1.372298  1.335852  1.367083  1.361445  1.378685  1.357337  1.370364 
dram[5]:  1.372541  1.372501  1.369012  1.374329  1.367703  1.362785  1.368945  1.366497  1.360999  1.361362  1.361019  1.370219  1.361172  1.370865  1.371839  1.369139 
average row locality = 3585364/2626030 = 1.365317
average row locality_1 = 1226280/1005326 = 1.219783
average row locality_2 = 1203755/828600 = 1.452758
average row locality_3 = 1155329/792104 = 1.458557
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26680     25480     25236     24691     25917     25199     26098     25534     26170     25017     25751     25518     25997     25208     25671     25069 
dram[1]:     25100     24590     25116     24630     25130     25184     25358     25318     25468     25384     25026     24918     25145     25082     25183     25040 
dram[2]:     25240     25862     24717     25210     25601     27534     25327     26228     25205     25674     25293     25780     25603     26348     24902     25942 
dram[3]:     24647     24912     24866     24805     25276     25865     24963     25785     24999     25246     25137     25040     25287     24783     25056     25246 
dram[4]:     25908     25149     25806     24727     25586     25936     26167     25205     25673     25098     27298     25424     25623     25141     25711     25329 
dram[5]:     25026     24793     24990     24873     25084     25667     25185     25498     25383     25206     25197     24814     25558     25005     24940     25092 
total reads: 2435379
bank skew: 27534/24590 = 1.12
chip skew: 410466/401672 = 1.02
number of total write accesses:
dram[0]:     13260     12052     11834     11246     12556     11826     12704     12128     12807     11629     12376     12129     12606     11800     12299     11678 
dram[1]:     11692     11172     11724     11198     11781     11817     11968     11921     12106     12007     11664     11536     11766     11687     11829     11658 
dram[2]:     11813     12446     11289     11787     12223     14165     11925     12834     11822     12309     11907     12404     12204     12956     11524     12573 
dram[3]:     11232     11508     11451     11398     11916     12509     11558     12399     11623     11891     11753     11665     11892     11408     11685     11881 
dram[4]:     12481     11734     12386     11333     12216     12570     12758     11808     12280     11730     13901     12045     12217     11756     12329     11954 
dram[5]:     11606     11382     11564     11480     11726     12311     11785     12109     12005     11853     11820     11443     12157     11630     11566     11731 
total reads: 1150072
bank skew: 14165/11172 = 1.27
chip skew: 196181/187526 = 1.05
average mf latency per bank:
dram[0]:       1071       906      1056       921      1064       927      1064       931      1047       908      1052       906      1056       918      1073       935
dram[1]:        857       870       864       880       878       875       876       885       856       864       862       872       865       875       877       885
dram[2]:        963      1251       979      1265       978      1786       981      1275       965      1256       966      1263       975      1271       989      1283
dram[3]:        861       924       865       929       875       951       877       933       863       922       866       921       868       934       883       943
dram[4]:       1011      1056      1009      1064      1022      1071      1031      1073      1011      1061      1049      1048      1016      1064      1031      1083
dram[5]:        871       885       880       891       885       898       887       897       867       880       874       888       878       890       895       907
maximum mf latency per bank:
dram[0]:       5552      4817      4745      4365      5253      5550      6080      4980      6287      4558      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4506      5703      5320      5195      5114      5286      6150      6077      5146      4508      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1617286 n_act=443057 n_pre=443042 n_req=551815 n_req_1=52746 n_req_2=207391 n_req_3=291678 n_rd=818442 n_write=389841 bw_util=0.5947 bw_util_1=0.05684 bw_util_2=0.2235 bw_util_3=0.3143 blp=10.091008 blp_1= 1.707611 blp_2= 3.717003 blp_3= 4.988375
 n_activity=3708296 dram_eff=0.5952 dram_eff_1=0.05689 dram_eff_2=0.2237 dram_eff_3=0.3146
bk0: 53360a 1428415i bk1: 50960a 1518278i bk2: 50472a 1504653i bk3: 49380a 1529788i bk4: 51826a 1308265i bk5: 50398a 1341715i bk6: 52194a 1164592i bk7: 51064a 1179763i bk8: 52338a 1475278i bk9: 50034a 1565191i bk10: 51502a 1430347i bk11: 51032a 1409807i bk12: 51994a 1299001i bk13: 50412a 1349487i bk14: 51340a 1223768i bk15: 50136a 1248115i 
bw_dist = 0.057	0.223	0.314	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5318
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1671656 n_act=430829 n_pre=430813 n_req=544173 n_req_1=45365 n_req_2=207130 n_req_3=291678 n_rd=803322 n_write=375048 bw_util=0.5864 bw_util_1=0.04889 bw_util_2=0.2232 bw_util_3=0.3143 blp=9.654458 blp_1= 1.658736 blp_2= 3.716070 blp_3= 4.963392
 n_activity=3696476 dram_eff=0.5888 dram_eff_1=0.04909 dram_eff_2=0.2241 dram_eff_3=0.3156
bk0: 50198a 1665927i bk1: 49180a 1672906i bk2: 50232a 1561888i bk3: 49260a 1578067i bk4: 50256a 1458758i bk5: 50368a 1406153i bk6: 50714a 1326296i bk7: 50628a 1279119i bk8: 50934a 1610413i bk9: 50766a 1551597i bk10: 50052a 1562320i bk11: 49836a 1538680i bk12: 50290a 1465860i bk13: 50164a 1429389i bk14: 50364a 1340773i bk15: 50080a 1314577i 
bw_dist = 0.049	0.223	0.314	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.351
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1608247 n_act=445097 n_pre=445082 n_req=552918 n_req_1=54106 n_req_2=207134 n_req_3=291678 n_rd=820888 n_write=392354 bw_util=0.5958 bw_util_1=0.05831 bw_util_2=0.2232 bw_util_3=0.3143 blp=10.168629 blp_1= 1.760815 blp_2= 3.780329 blp_3= 5.023559
 n_activity=3709606 dram_eff=0.5962 dram_eff_1=0.05834 dram_eff_2=0.2233 dram_eff_3=0.3145
bk0: 50480a 1602149i bk1: 51724a 1464121i bk2: 49430a 1560975i bk3: 50412a 1447173i bk4: 51194a 1348685i bk5: 55066a 1023918i bk6: 50652a 1279957i bk7: 52456a 1076894i bk8: 50410a 1588307i bk9: 51338a 1476853i bk10: 50584a 1482091i bk11: 51556a 1368884i bk12: 51206a 1348110i bk13: 52696a 1178218i bk14: 49802a 1316438i bk15: 51882a 1106328i 
bw_dist = 0.058	0.223	0.314	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7902
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1669367 n_act=431499 n_pre=431487 n_req=544273 n_req_1=45769 n_req_2=206826 n_req_3=291678 n_rd=803791 n_write=375524 bw_util=0.5865 bw_util_1=0.04932 bw_util_2=0.2229 bw_util_3=0.3143 blp=9.679093 blp_1= 1.664074 blp_2= 3.723820 blp_3= 4.974408
 n_activity=3695726 dram_eff=0.5891 dram_eff_1=0.04953 dram_eff_2=0.2238 dram_eff_3=0.3157
bk0: 49292a 1713031i bk1: 49822a 1631294i bk2: 49730a 1591171i bk3: 49606a 1556651i bk4: 50552a 1439029i bk5: 51728a 1305184i bk6: 49922a 1381151i bk7: 51568a 1214827i bk8: 49987a 1650943i bk9: 50492a 1584420i bk10: 50272a 1556576i bk11: 50080a 1522975i bk12: 50574a 1443640i bk13: 49562a 1458642i bk14: 50112a 1360409i bk15: 50492a 1265448i 
bw_dist = 0.049	0.223	0.314	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4861
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1613677 n_act=443750 n_pre=443738 n_req=552317 n_req_1=53342 n_req_2=207311 n_req_3=291664 n_rd=819525 n_write=390978 bw_util=0.5952 bw_util_1=0.05748 bw_util_2=0.2234 bw_util_3=0.3143 blp=10.109953 blp_1= 1.713602 blp_2= 3.722676 blp_3= 4.996999
 n_activity=3708531 dram_eff=0.5957 dram_eff_1=0.05753 dram_eff_2=0.2236 dram_eff_3=0.3146
bk0: 51816a 1523248i bk1: 50298a 1565520i bk2: 51610a 1430494i bk3: 49450a 1526203i bk4: 51172a 1354835i bk5: 51872a 1246313i bk6: 52334a 1165464i bk7: 50408a 1230502i bk8: 51344a 1547538i bk9: 50194a 1551799i bk10: 54594a 1225882i bk11: 50848a 1415667i bk12: 51244a 1341728i bk13: 50278a 1355698i bk14: 51416a 1213517i bk15: 50647a 1208144i 
bw_dist = 0.057	0.223	0.314	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6419
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1667213 n_act=431783 n_pre=431768 n_req=544770 n_req_1=46072 n_req_2=207029 n_req_3=291669 n_rd=804584 n_write=376320 bw_util=0.5871 bw_util_1=0.04965 bw_util_2=0.2231 bw_util_3=0.3143 blp=9.701882 blp_1= 1.664952 blp_2= 3.724076 blp_3= 4.983397
 n_activity=3696117 dram_eff=0.5895 dram_eff_1=0.04986 dram_eff_2=0.224 dram_eff_3=0.3156
bk0: 50046a 1663162i bk1: 49586a 1636475i bk2: 49978a 1567728i bk3: 49742a 1536114i bk4: 50166a 1459421i bk5: 51328a 1337121i bk6: 50364a 1340620i bk7: 50994a 1254986i bk8: 50766a 1614483i bk9: 50410a 1585442i bk10: 50392a 1535370i bk11: 49626a 1544873i bk12: 51114a 1403988i bk13: 50010a 1423426i bk14: 49880a 1382017i bk15: 50182a 1299954i 
bw_dist = 0.050	0.223	0.314	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 212458, Miss = 207535, Miss_rate = 0.977, Pending_hits = 643, Reservation_fails = 295763
L2_cache_bank[1]: Access = 204350, Miss = 201730, Miss_rate = 0.987, Pending_hits = 240, Reservation_fails = 252374
L2_cache_bank[2]: Access = 204244, Miss = 201529, Miss_rate = 0.987, Pending_hits = 279, Reservation_fails = 236570
L2_cache_bank[3]: Access = 202405, Miss = 200151, Miss_rate = 0.989, Pending_hits = 185, Reservation_fails = 245650
L2_cache_bank[4]: Access = 204341, Miss = 201894, Miss_rate = 0.988, Pending_hits = 272, Reservation_fails = 131346
L2_cache_bank[5]: Access = 223408, Miss = 208595, Miss_rate = 0.934, Pending_hits = 328, Reservation_fails = 298271
L2_cache_bank[6]: Access = 202548, Miss = 200245, Miss_rate = 0.989, Pending_hits = 220, Reservation_fails = 217729
L2_cache_bank[7]: Access = 205161, Miss = 201701, Miss_rate = 0.983, Pending_hits = 297, Reservation_fails = 272618
L2_cache_bank[8]: Access = 212771, Miss = 207787, Miss_rate = 0.977, Pending_hits = 565, Reservation_fails = 265669
L2_cache_bank[9]: Access = 205005, Miss = 202018, Miss_rate = 0.985, Pending_hits = 278, Reservation_fails = 215939
L2_cache_bank[10]: Access = 203832, Miss = 201382, Miss_rate = 0.988, Pending_hits = 288, Reservation_fails = 218678
L2_cache_bank[11]: Access = 203926, Miss = 200965, Miss_rate = 0.985, Pending_hits = 321, Reservation_fails = 241260
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212458, Miss = 207535 (0.977), PendingHit = 643 (0.00303)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204350, Miss = 201730 (0.987), PendingHit = 240 (0.00117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204244, Miss = 201529 (0.987), PendingHit = 279 (0.00137)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202405, Miss = 200151 (0.989), PendingHit = 185 (0.000914)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204341, Miss = 201894 (0.988), PendingHit = 272 (0.00133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 223408, Miss = 208595 (0.934), PendingHit = 328 (0.00147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202548, Miss = 200245 (0.989), PendingHit = 220 (0.00109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 205161, Miss = 201701 (0.983), PendingHit = 297 (0.00145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212771, Miss = 207787 (0.977), PendingHit = 565 (0.00266)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 205005, Miss = 202018 (0.985), PendingHit = 278 (0.00136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203832, Miss = 201382 (0.988), PendingHit = 288 (0.00141)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203926, Miss = 200965 (0.985), PendingHit = 321 (0.00157)
L2 Cache Total Miss Rate = 0.980
Stream 1: L2 Cache Miss Rate = 0.940
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.970
Stream 1: Accesses  = 793777
Stream 1: Misses  = 746108
Stream 2: Accesses  = 858632
Stream 2: Misses  = 858099
Stream 3: Accesses  = 1625817
Stream 3: Misses  = 1577433
Stream 1+2: Accesses  = 1652409
Stream 1+2: Misses  = 1604207
Stream 1+2+3: Accesses  = 3278226
Stream 1+2+3: Misses  = 3181640
Total Accesses  = 2484449
MPKI-CORES
CORE_L2MPKI_0	75.781
CORE_L2MPKI_1	86.114
CORE_L2MPKI_2	87.798
CORE_L2MPKI_3	83.314
CORE_L2MPKI_4	88.257
CORE_L2MPKI_5	87.433
CORE_L2MPKI_6	78.202
CORE_L2MPKI_7	86.716
CORE_L2MPKI_8	81.099
CORE_L2MPKI_9	81.647
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.595
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 42.616
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	23418
CORE_MISSES_1	31387
CORE_MISSES_2	29871
CORE_MISSES_3	30942
CORE_MISSES_4	34509
CORE_MISSES_5	33801
CORE_MISSES_6	25963
CORE_MISSES_7	34459
CORE_MISSES_8	25334
CORE_MISSES_9	27752
CORE_MISSES_10	42171
CORE_MISSES_11	46046
CORE_MISSES_12	46048
CORE_MISSES_13	43198
CORE_MISSES_14	46787
CORE_MISSES_15	46842
CORE_MISSES_16	43593
CORE_MISSES_17	44829
CORE_MISSES_18	44214
CORE_MISSES_19	44944
CORE_MISSES_20	44418
CORE_MISSES_21	44448
CORE_MISSES_22	43145
CORE_MISSES_23	43797
CORE_MISSES_24	43365
CORE_MISSES_25	44017
CORE_MISSES_26	44206
CORE_MISSES_27	44706
CORE_MISSES_28	44217
CORE_MISSES_29	43060
CORE_MISSES_30	42965
CORE_MISSES_31	42343
CORE_MISSES_32	41021
CORE_MISSES_33	41064
CORE_MISSES_34	42942
CORE_MISSES_35	40361
CORE_MISSES_36	42321
CORE_MISSES_37	41081
CORE_MISSES_38	42281
CORE_MISSES_39	42341
CORE_MISSES_40	41662
CORE_MISSES_41	41023
CORE_MISSES_42	40363
CORE_MISSES_43	41041
CORE_MISSES_44	41644
CORE_MISSES_45	42301
CORE_MISSES_46	39102
CORE_MISSES_47	44922
CORE_MISSES_48	42321
CORE_MISSES_49	38400
CORE_MISSES_50	41680
CORE_MISSES_51	42301
CORE_MISSES_52	39745
CORE_MISSES_53	42280
CORE_MISSES_54	41000
CORE_MISSES_55	42300
CORE_MISSES_56	43600
CORE_MISSES_57	42300
CORE_MISSES_58	41020
CORE_MISSES_59	42320
L2_MISSES = 2435532
L2_total_cache_accesses = 2484449
L2_total_cache_misses = 2435532
L2_total_cache_miss_rate = 0.9803
L2_total_cache_pending_hits = 3916
L2_total_cache_reservation_fails = 2891867
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1580537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1882453
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 854932
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1000933
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1192
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 62
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8381
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7975883
icnt_total_pkts_simt_to_mem=6256851
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2605
gpu_ipc_2 =     197.8944
gpu_ipc_3 =     278.5084
gpu_tot_sim_cycle_stream_1 = 2811869
gpu_tot_sim_cycle_stream_2 = 2811869
gpu_tot_sim_cycle_stream_3 = 2811862
gpu_sim_insn_1 = 3544384
gpu_sim_insn_2 = 556453152
gpu_sim_insn_3 = 783127040
gpu_sim_cycle = 2811870
gpu_sim_insn = 1343124576
gpu_ipc =     477.6624
gpu_tot_sim_cycle = 2811870
gpu_tot_sim_insn = 1343124576
gpu_tot_ipc =     477.6624
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12191472
gpu_stall_icnt2sh    = 63884
gpu_total_sim_rate=249837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21229887
	L1I_total_cache_misses = 19674
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20588
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 42191, Miss = 42191, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543531
	L1D_cache_core[11]: Access = 46062, Miss = 46062, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2560656
	L1D_cache_core[12]: Access = 46065, Miss = 46065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2548096
	L1D_cache_core[13]: Access = 43217, Miss = 43217, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2565174
	L1D_cache_core[14]: Access = 46804, Miss = 46804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2536491
	L1D_cache_core[15]: Access = 46854, Miss = 46854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2573714
	L1D_cache_core[16]: Access = 43615, Miss = 43615, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2584011
	L1D_cache_core[17]: Access = 44854, Miss = 44854, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2545798
	L1D_cache_core[18]: Access = 44236, Miss = 44236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2570061
	L1D_cache_core[19]: Access = 44961, Miss = 44961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569702
	L1D_cache_core[20]: Access = 44436, Miss = 44436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2552088
	L1D_cache_core[21]: Access = 44478, Miss = 44478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2562439
	L1D_cache_core[22]: Access = 43171, Miss = 43171, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2554472
	L1D_cache_core[23]: Access = 43820, Miss = 43820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2603833
	L1D_cache_core[24]: Access = 43380, Miss = 43380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2583208
	L1D_cache_core[25]: Access = 44037, Miss = 44037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2543939
	L1D_cache_core[26]: Access = 44226, Miss = 44226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2612894
	L1D_cache_core[27]: Access = 44725, Miss = 44725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2552311
	L1D_cache_core[28]: Access = 44242, Miss = 44242, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2561286
	L1D_cache_core[29]: Access = 43079, Miss = 43079, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2515969
	L1D_cache_core[30]: Access = 42960, Miss = 42960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2455642
	L1D_cache_core[31]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2508739
	L1D_cache_core[32]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2481802
	L1D_cache_core[33]: Access = 41060, Miss = 41060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2447845
	L1D_cache_core[34]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2452951
	L1D_cache_core[35]: Access = 40360, Miss = 40360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2479187
	L1D_cache_core[36]: Access = 42320, Miss = 42320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2470259
	L1D_cache_core[37]: Access = 41080, Miss = 41080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2447851
	L1D_cache_core[38]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2398242
	L1D_cache_core[39]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2442649
	L1D_cache_core[40]: Access = 41660, Miss = 41660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2469566
	L1D_cache_core[41]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2491961
	L1D_cache_core[42]: Access = 40360, Miss = 40360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2479469
	L1D_cache_core[43]: Access = 41040, Miss = 41040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2504654
	L1D_cache_core[44]: Access = 41640, Miss = 41640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2520174
	L1D_cache_core[45]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2395862
	L1D_cache_core[46]: Access = 39100, Miss = 39100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2481479
	L1D_cache_core[47]: Access = 44920, Miss = 44920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2392779
	L1D_cache_core[48]: Access = 42320, Miss = 42320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2429997
	L1D_cache_core[49]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2468940
	L1D_cache_core[50]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2480501
	L1D_cache_core[51]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2511467
	L1D_cache_core[52]: Access = 39740, Miss = 39740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2465789
	L1D_cache_core[53]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2501322
	L1D_cache_core[54]: Access = 41000, Miss = 41000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2457313
	L1D_cache_core[55]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2420811
	L1D_cache_core[56]: Access = 43600, Miss = 43600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2489334
	L1D_cache_core[57]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2416276
	L1D_cache_core[58]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2456809
	L1D_cache_core[59]: Access = 42320, Miss = 42320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2492580
	L1D_total_cache_accesses = 2139093
	L1D_total_cache_misses = 2139093
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 125156952
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 107038
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0105
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1283987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 100930566
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 105918
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 855106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24226386
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21210213
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19674
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20588
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 128, 631, 94, 631, 71, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 627, 32, 631, 32, 631, 32, 474, 19, 242, 11, 128, 19, 
gpgpu_n_tot_thrd_icount = 1343979008
gpgpu_n_tot_w_icount = 41999344
gpgpu_n_stall_shd_mem = 153248903
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1628399
gpgpu_n_mem_write_global = 855043
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 41426272
gpgpu_n_store_insn = 27363520
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3425216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 153248903
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:243189324	W0_Idle:14285067	W0_Scoreboard:37950022	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41999987
Warp Occupancy Distribution:
Stall:91414317	W0_Idle:4954767	W0_Scoreboard:7203494	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8902222
Warp Occupancy Distribution:
Stall:76692064	W0_Idle:4131678	W0_Scoreboard:14838861	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16812197
warp_utilization0: 0.124472
warp_utilization1: 0.079149
warp_utilization2: 0.149475
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10271384 {8:1283923,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 116285848 {136:855043,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14012992 {40:340959,72:1620,136:1897,}
traffic_breakdown_coretomem[INST_ACC_R] = 11120 {8:1390,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174571368 {136:1283613,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6838816 {8:854852,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14004368 {40:340752,72:1619,136:1895,}
traffic_breakdown_memtocore[INST_ACC_R] = 189040 {136:1390,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1411 
averagemflatency_1 = 1326 
averagemflatency_2= 1440 
averagemflatency_3 = 1461 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 2811869 
mrq_lat_table:991722 	29415 	48291 	111283 	336653 	573096 	772246 	581142 	139317 	2191 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4580 	66904 	625104 	1432427 	351315 	2461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12522 	15432 	60062 	130450 	136237 	343360 	906160 	800112 	79109 	1234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1393189 	232998 	1709 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	216293 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	254 	5363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        20        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30        16        16        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        14        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1034      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.348277  1.363115  1.371490  1.380069  1.357231  1.366942  1.360055  1.371949  1.349597  1.369176  1.361095  1.361434  1.358639  1.372117  1.359155  1.371259 
dram[1]:  1.364334  1.376256  1.367940  1.375830  1.366089  1.365451  1.367203  1.369236  1.356671  1.357747  1.369439  1.373342  1.367581  1.369780  1.366311  1.369175 
dram[2]:  1.366916  1.360321  1.382309  1.371839  1.361398  1.341235  1.371741  1.362660  1.364447  1.360536  1.363087  1.357872  1.363987  1.351768  1.373944  1.358171 
dram[3]:  1.377630  1.371301  1.371761  1.370146  1.361995  1.357052  1.375622  1.360278  1.364209  1.357942  1.364023  1.364549  1.363866  1.373382  1.368533  1.364211 
dram[4]:  1.354205  1.375513  1.355444  1.383282  1.363217  1.360444  1.362122  1.378641  1.354110  1.372298  1.335852  1.367083  1.361445  1.378685  1.357337  1.370364 
dram[5]:  1.372541  1.372501  1.369012  1.374329  1.367703  1.362785  1.368945  1.366497  1.360999  1.361362  1.361019  1.370219  1.361172  1.370865  1.371839  1.369139 
average row locality = 3585364/2626030 = 1.365317
average row locality_1 = 1226280/1005326 = 1.219783
average row locality_2 = 1203755/828600 = 1.452758
average row locality_3 = 1155329/792104 = 1.458557
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26680     25480     25236     24691     25917     25199     26098     25534     26170     25017     25751     25518     25997     25208     25671     25069 
dram[1]:     25100     24590     25116     24630     25130     25184     25358     25318     25468     25384     25026     24918     25145     25082     25183     25040 
dram[2]:     25240     25862     24717     25210     25601     27534     25327     26228     25205     25674     25293     25780     25603     26348     24902     25942 
dram[3]:     24647     24912     24866     24805     25276     25865     24963     25785     24999     25246     25137     25040     25287     24783     25056     25246 
dram[4]:     25908     25149     25806     24727     25586     25936     26167     25205     25673     25098     27298     25424     25623     25141     25711     25329 
dram[5]:     25026     24793     24990     24873     25084     25667     25185     25498     25383     25206     25197     24814     25558     25005     24940     25092 
total reads: 2435379
bank skew: 27534/24590 = 1.12
chip skew: 410466/401672 = 1.02
number of total write accesses:
dram[0]:     13260     12052     11834     11246     12556     11826     12704     12128     12807     11629     12376     12129     12606     11800     12299     11678 
dram[1]:     11692     11172     11724     11198     11781     11817     11968     11921     12106     12007     11664     11536     11766     11687     11829     11658 
dram[2]:     11813     12446     11289     11787     12223     14165     11925     12834     11822     12309     11907     12404     12204     12956     11524     12573 
dram[3]:     11232     11508     11451     11398     11916     12509     11558     12399     11623     11891     11753     11665     11892     11408     11685     11881 
dram[4]:     12481     11734     12386     11333     12216     12570     12758     11808     12280     11730     13901     12045     12217     11756     12329     11954 
dram[5]:     11606     11382     11564     11480     11726     12311     11785     12109     12005     11853     11820     11443     12157     11630     11566     11731 
total reads: 1150072
bank skew: 14165/11172 = 1.27
chip skew: 196181/187526 = 1.05
average mf latency per bank:
dram[0]:       1071       906      1056       921      1064       927      1064       931      1047       908      1052       906      1056       918      1073       935
dram[1]:        857       870       864       880       878       875       876       885       856       864       862       872       865       875       877       885
dram[2]:        963      1251       979      1265       978      1786       981      1275       965      1256       966      1263       975      1271       989      1283
dram[3]:        861       924       865       929       875       951       877       933       863       922       866       921       868       934       883       943
dram[4]:       1011      1056      1009      1064      1022      1071      1031      1073      1011      1061      1049      1048      1016      1064      1031      1083
dram[5]:        871       885       880       891       885       898       887       897       867       880       874       888       878       890       895       907
maximum mf latency per bank:
dram[0]:       5552      4817      4745      4365      5253      5550      6080      4980      6287      4558      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4506      5703      5320      5195      5114      5286      6150      6077      5146      4508      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1617286 n_act=443057 n_pre=443042 n_req=551815 n_req_1=52746 n_req_2=207391 n_req_3=291678 n_rd=818442 n_write=389841 bw_util=0.5947 bw_util_1=0.05684 bw_util_2=0.2235 bw_util_3=0.3143 blp=10.091008 blp_1= 1.707611 blp_2= 3.717003 blp_3= 4.988375
 n_activity=3708296 dram_eff=0.5952 dram_eff_1=0.05689 dram_eff_2=0.2237 dram_eff_3=0.3146
bk0: 53360a 1428415i bk1: 50960a 1518278i bk2: 50472a 1504653i bk3: 49380a 1529788i bk4: 51826a 1308265i bk5: 50398a 1341715i bk6: 52194a 1164592i bk7: 51064a 1179763i bk8: 52338a 1475278i bk9: 50034a 1565191i bk10: 51502a 1430347i bk11: 51032a 1409807i bk12: 51994a 1299001i bk13: 50412a 1349487i bk14: 51340a 1223768i bk15: 50136a 1248115i 
bw_dist = 0.057	0.223	0.314	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5318
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1671656 n_act=430829 n_pre=430813 n_req=544173 n_req_1=45365 n_req_2=207130 n_req_3=291678 n_rd=803322 n_write=375048 bw_util=0.5864 bw_util_1=0.04889 bw_util_2=0.2232 bw_util_3=0.3143 blp=9.654458 blp_1= 1.658736 blp_2= 3.716070 blp_3= 4.963392
 n_activity=3696476 dram_eff=0.5888 dram_eff_1=0.04909 dram_eff_2=0.2241 dram_eff_3=0.3156
bk0: 50198a 1665927i bk1: 49180a 1672906i bk2: 50232a 1561888i bk3: 49260a 1578067i bk4: 50256a 1458758i bk5: 50368a 1406153i bk6: 50714a 1326296i bk7: 50628a 1279119i bk8: 50934a 1610413i bk9: 50766a 1551597i bk10: 50052a 1562320i bk11: 49836a 1538680i bk12: 50290a 1465860i bk13: 50164a 1429389i bk14: 50364a 1340773i bk15: 50080a 1314577i 
bw_dist = 0.049	0.223	0.314	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.351
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1608247 n_act=445097 n_pre=445082 n_req=552918 n_req_1=54106 n_req_2=207134 n_req_3=291678 n_rd=820888 n_write=392354 bw_util=0.5958 bw_util_1=0.05831 bw_util_2=0.2232 bw_util_3=0.3143 blp=10.168629 blp_1= 1.760815 blp_2= 3.780329 blp_3= 5.023559
 n_activity=3709606 dram_eff=0.5962 dram_eff_1=0.05834 dram_eff_2=0.2233 dram_eff_3=0.3145
bk0: 50480a 1602149i bk1: 51724a 1464121i bk2: 49430a 1560975i bk3: 50412a 1447173i bk4: 51194a 1348685i bk5: 55066a 1023918i bk6: 50652a 1279957i bk7: 52456a 1076894i bk8: 50410a 1588307i bk9: 51338a 1476853i bk10: 50584a 1482091i bk11: 51556a 1368884i bk12: 51206a 1348110i bk13: 52696a 1178218i bk14: 49802a 1316438i bk15: 51882a 1106328i 
bw_dist = 0.058	0.223	0.314	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7902
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1669367 n_act=431499 n_pre=431487 n_req=544273 n_req_1=45769 n_req_2=206826 n_req_3=291678 n_rd=803791 n_write=375524 bw_util=0.5865 bw_util_1=0.04932 bw_util_2=0.2229 bw_util_3=0.3143 blp=9.679093 blp_1= 1.664074 blp_2= 3.723820 blp_3= 4.974408
 n_activity=3695726 dram_eff=0.5891 dram_eff_1=0.04953 dram_eff_2=0.2238 dram_eff_3=0.3157
bk0: 49292a 1713031i bk1: 49822a 1631294i bk2: 49730a 1591171i bk3: 49606a 1556651i bk4: 50552a 1439029i bk5: 51728a 1305184i bk6: 49922a 1381151i bk7: 51568a 1214827i bk8: 49987a 1650943i bk9: 50492a 1584420i bk10: 50272a 1556576i bk11: 50080a 1522975i bk12: 50574a 1443640i bk13: 49562a 1458642i bk14: 50112a 1360409i bk15: 50492a 1265448i 
bw_dist = 0.049	0.223	0.314	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4861
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1613677 n_act=443750 n_pre=443738 n_req=552317 n_req_1=53342 n_req_2=207311 n_req_3=291664 n_rd=819525 n_write=390978 bw_util=0.5952 bw_util_1=0.05748 bw_util_2=0.2234 bw_util_3=0.3143 blp=10.109953 blp_1= 1.713602 blp_2= 3.722676 blp_3= 4.996999
 n_activity=3708531 dram_eff=0.5957 dram_eff_1=0.05753 dram_eff_2=0.2236 dram_eff_3=0.3146
bk0: 51816a 1523248i bk1: 50298a 1565520i bk2: 51610a 1430494i bk3: 49450a 1526203i bk4: 51172a 1354835i bk5: 51872a 1246313i bk6: 52334a 1165464i bk7: 50408a 1230502i bk8: 51344a 1547538i bk9: 50194a 1551799i bk10: 54594a 1225882i bk11: 50848a 1415667i bk12: 51244a 1341728i bk13: 50278a 1355698i bk14: 51416a 1213517i bk15: 50647a 1208144i 
bw_dist = 0.057	0.223	0.314	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6419
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3711668 n_nop=1667213 n_act=431783 n_pre=431768 n_req=544770 n_req_1=46072 n_req_2=207029 n_req_3=291669 n_rd=804584 n_write=376320 bw_util=0.5871 bw_util_1=0.04965 bw_util_2=0.2231 bw_util_3=0.3143 blp=9.701882 blp_1= 1.664952 blp_2= 3.724076 blp_3= 4.983397
 n_activity=3696117 dram_eff=0.5895 dram_eff_1=0.04986 dram_eff_2=0.224 dram_eff_3=0.3156
bk0: 50046a 1663162i bk1: 49586a 1636475i bk2: 49978a 1567728i bk3: 49742a 1536114i bk4: 50166a 1459421i bk5: 51328a 1337121i bk6: 50364a 1340620i bk7: 50994a 1254986i bk8: 50766a 1614483i bk9: 50410a 1585442i bk10: 50392a 1535370i bk11: 49626a 1544873i bk12: 51114a 1403988i bk13: 50010a 1423426i bk14: 49880a 1382017i bk15: 50182a 1299954i 
bw_dist = 0.050	0.223	0.314	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 212458, Miss = 207535, Miss_rate = 0.977, Pending_hits = 643, Reservation_fails = 295763
L2_cache_bank[1]: Access = 204350, Miss = 201730, Miss_rate = 0.987, Pending_hits = 240, Reservation_fails = 252374
L2_cache_bank[2]: Access = 204244, Miss = 201529, Miss_rate = 0.987, Pending_hits = 279, Reservation_fails = 236570
L2_cache_bank[3]: Access = 202405, Miss = 200151, Miss_rate = 0.989, Pending_hits = 185, Reservation_fails = 245650
L2_cache_bank[4]: Access = 204341, Miss = 201894, Miss_rate = 0.988, Pending_hits = 272, Reservation_fails = 131346
L2_cache_bank[5]: Access = 223408, Miss = 208595, Miss_rate = 0.934, Pending_hits = 328, Reservation_fails = 298271
L2_cache_bank[6]: Access = 202548, Miss = 200245, Miss_rate = 0.989, Pending_hits = 220, Reservation_fails = 217729
L2_cache_bank[7]: Access = 205161, Miss = 201701, Miss_rate = 0.983, Pending_hits = 297, Reservation_fails = 272618
L2_cache_bank[8]: Access = 212771, Miss = 207787, Miss_rate = 0.977, Pending_hits = 565, Reservation_fails = 265669
L2_cache_bank[9]: Access = 205005, Miss = 202018, Miss_rate = 0.985, Pending_hits = 278, Reservation_fails = 215939
L2_cache_bank[10]: Access = 203832, Miss = 201382, Miss_rate = 0.988, Pending_hits = 288, Reservation_fails = 218678
L2_cache_bank[11]: Access = 203926, Miss = 200965, Miss_rate = 0.985, Pending_hits = 321, Reservation_fails = 241260
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212458, Miss = 207535 (0.977), PendingHit = 643 (0.00303)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204350, Miss = 201730 (0.987), PendingHit = 240 (0.00117)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204244, Miss = 201529 (0.987), PendingHit = 279 (0.00137)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202405, Miss = 200151 (0.989), PendingHit = 185 (0.000914)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 204341, Miss = 201894 (0.988), PendingHit = 272 (0.00133)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 223408, Miss = 208595 (0.934), PendingHit = 328 (0.00147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 202548, Miss = 200245 (0.989), PendingHit = 220 (0.00109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 205161, Miss = 201701 (0.983), PendingHit = 297 (0.00145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212771, Miss = 207787 (0.977), PendingHit = 565 (0.00266)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 205005, Miss = 202018 (0.985), PendingHit = 278 (0.00136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203832, Miss = 201382 (0.988), PendingHit = 288 (0.00141)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 203926, Miss = 200965 (0.985), PendingHit = 321 (0.00157)
L2 Cache Total Miss Rate = 0.980
Stream 1: L2 Cache Miss Rate = 0.940
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.970
Stream 1: Accesses  = 793777
Stream 1: Misses  = 746108
Stream 2: Accesses  = 858632
Stream 2: Misses  = 858099
Stream 3: Accesses  = 1625817
Stream 3: Misses  = 1577433
Stream 1+2: Accesses  = 1652409
Stream 1+2: Misses  = 1604207
Stream 1+2+3: Accesses  = 3278226
Stream 1+2+3: Misses  = 3181640
Total Accesses  = 2484449
MPKI-CORES
CORE_L2MPKI_0	75.781
CORE_L2MPKI_1	86.114
CORE_L2MPKI_2	87.798
CORE_L2MPKI_3	83.314
CORE_L2MPKI_4	88.257
CORE_L2MPKI_5	87.433
CORE_L2MPKI_6	78.202
CORE_L2MPKI_7	86.716
CORE_L2MPKI_8	81.099
CORE_L2MPKI_9	81.647
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.595
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 42.616
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	23418
CORE_MISSES_1	31387
CORE_MISSES_2	29871
CORE_MISSES_3	30942
CORE_MISSES_4	34509
CORE_MISSES_5	33801
CORE_MISSES_6	25963
CORE_MISSES_7	34459
CORE_MISSES_8	25334
CORE_MISSES_9	27752
CORE_MISSES_10	42171
CORE_MISSES_11	46046
CORE_MISSES_12	46048
CORE_MISSES_13	43198
CORE_MISSES_14	46787
CORE_MISSES_15	46842
CORE_MISSES_16	43593
CORE_MISSES_17	44829
CORE_MISSES_18	44214
CORE_MISSES_19	44944
CORE_MISSES_20	44418
CORE_MISSES_21	44448
CORE_MISSES_22	43145
CORE_MISSES_23	43797
CORE_MISSES_24	43365
CORE_MISSES_25	44017
CORE_MISSES_26	44206
CORE_MISSES_27	44706
CORE_MISSES_28	44217
CORE_MISSES_29	43060
CORE_MISSES_30	42965
CORE_MISSES_31	42343
CORE_MISSES_32	41021
CORE_MISSES_33	41064
CORE_MISSES_34	42942
CORE_MISSES_35	40361
CORE_MISSES_36	42321
CORE_MISSES_37	41081
CORE_MISSES_38	42281
CORE_MISSES_39	42341
CORE_MISSES_40	41662
CORE_MISSES_41	41023
CORE_MISSES_42	40363
CORE_MISSES_43	41041
CORE_MISSES_44	41644
CORE_MISSES_45	42301
CORE_MISSES_46	39102
CORE_MISSES_47	44922
CORE_MISSES_48	42321
CORE_MISSES_49	38400
CORE_MISSES_50	41680
CORE_MISSES_51	42301
CORE_MISSES_52	39745
CORE_MISSES_53	42280
CORE_MISSES_54	41000
CORE_MISSES_55	42300
CORE_MISSES_56	43600
CORE_MISSES_57	42300
CORE_MISSES_58	41020
CORE_MISSES_59	42320
L2_MISSES = 2435532
L2_total_cache_accesses = 2484449
L2_total_cache_misses = 2435532
L2_total_cache_miss_rate = 0.9803
L2_total_cache_pending_hits = 3916
L2_total_cache_reservation_fails = 2891867
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1580537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1882453
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 854932
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1000933
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1192
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 62
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8381
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7975883
icnt_total_pkts_simt_to_mem=6256851
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2754
gpu_ipc_2 =     195.7460
gpu_ipc_3 =     278.6129
gpu_tot_sim_cycle_stream_1 = 3517013
gpu_tot_sim_cycle_stream_2 = 3517013
gpu_tot_sim_cycle_stream_3 = 3513509
gpu_sim_insn_1 = 4485536
gpu_sim_insn_2 = 688441344
gpu_sim_insn_3 = 978908800
gpu_sim_cycle = 3517014
gpu_sim_insn = 1671835680
gpu_ipc =     475.3565
gpu_tot_sim_cycle = 3517014
gpu_tot_sim_insn = 1671835680
gpu_tot_ipc =     475.3565
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15484042
gpu_stall_icnt2sh    = 74090
gpu_total_sim_rate=253538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 26425183
	L1I_total_cache_misses = 24158
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33107
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 52537, Miss = 52537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3151530
	L1D_cache_core[11]: Access = 56043, Miss = 56043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3160813
	L1D_cache_core[12]: Access = 56754, Miss = 56754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3172959
	L1D_cache_core[13]: Access = 54317, Miss = 54317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3209063
	L1D_cache_core[14]: Access = 57525, Miss = 57525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3173884
	L1D_cache_core[15]: Access = 57962, Miss = 57962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3195144
	L1D_cache_core[16]: Access = 54668, Miss = 54668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3208444
	L1D_cache_core[17]: Access = 55201, Miss = 55201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3185340
	L1D_cache_core[18]: Access = 54033, Miss = 54033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3160821
	L1D_cache_core[19]: Access = 54703, Miss = 54703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3188984
	L1D_cache_core[20]: Access = 54634, Miss = 54634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3163613
	L1D_cache_core[21]: Access = 55163, Miss = 55163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3177418
	L1D_cache_core[22]: Access = 54228, Miss = 54228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3159181
	L1D_cache_core[23]: Access = 53801, Miss = 53801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3193868
	L1D_cache_core[24]: Access = 53631, Miss = 53631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3212113
	L1D_cache_core[25]: Access = 54703, Miss = 54703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3183380
	L1D_cache_core[26]: Access = 56185, Miss = 56185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3229622
	L1D_cache_core[27]: Access = 55315, Miss = 55315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3153965
	L1D_cache_core[28]: Access = 54861, Miss = 54861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3188433
	L1D_cache_core[29]: Access = 52909, Miss = 52909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3161379
	L1D_cache_core[30]: Access = 53380, Miss = 53380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3091549
	L1D_cache_core[31]: Access = 52760, Miss = 52760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3120043
	L1D_cache_core[32]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3129479
	L1D_cache_core[33]: Access = 52740, Miss = 52740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3072172
	L1D_cache_core[34]: Access = 52700, Miss = 52700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3075622
	L1D_cache_core[35]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3112720
	L1D_cache_core[36]: Access = 52760, Miss = 52760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3070038
	L1D_cache_core[37]: Access = 51500, Miss = 51500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3071987
	L1D_cache_core[38]: Access = 53360, Miss = 53360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023648
	L1D_cache_core[39]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3056794
	L1D_cache_core[40]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3110365
	L1D_cache_core[41]: Access = 50800, Miss = 50800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3115901
	L1D_cache_core[42]: Access = 51440, Miss = 51440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3089015
	L1D_cache_core[43]: Access = 51440, Miss = 51440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3130928
	L1D_cache_core[44]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107836
	L1D_cache_core[45]: Access = 52720, Miss = 52720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3034776
	L1D_cache_core[46]: Access = 50180, Miss = 50180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3111774
	L1D_cache_core[47]: Access = 55320, Miss = 55320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3025055
	L1D_cache_core[48]: Access = 53360, Miss = 53360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3045442
	L1D_cache_core[49]: Access = 48820, Miss = 48820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3098610
	L1D_cache_core[50]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3083905
	L1D_cache_core[51]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3121548
	L1D_cache_core[52]: Access = 50160, Miss = 50160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3087374
	L1D_cache_core[53]: Access = 52700, Miss = 52700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3127437
	L1D_cache_core[54]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3068722
	L1D_cache_core[55]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3062299
	L1D_cache_core[56]: Access = 53360, Miss = 53360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107451
	L1D_cache_core[57]: Access = 52720, Miss = 52720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3020784
	L1D_cache_core[58]: Access = 50800, Miss = 50800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3067675
	L1D_cache_core[59]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3096007
	L1D_total_cache_accesses = 2662345
	L1D_total_cache_misses = 2662345
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 156171939
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 132756
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1597965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 126101842
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131636
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1064380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30070097
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26401025
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24158
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33107
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 470, 631, 488, 631, 437, 631, 356, 631, 241, 631, 52, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 565, 19, 
gpgpu_n_tot_thrd_icount = 1672897440
gpgpu_n_tot_w_icount = 52278045
gpgpu_n_stall_shd_mem = 191312175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2040389
gpgpu_n_mem_write_global = 1064347
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 51571552
gpgpu_n_store_insn = 34060256
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4248192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 191312175
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:298451554	W0_Idle:23087917	W0_Scoreboard:48223520	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:52278689
Warp Occupancy Distribution:
Stall:108985477	W0_Idle:11303001	W0_Scoreboard:9405640	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10986442
Warp Occupancy Distribution:
Stall:95528034	W0_Idle:5299741	W0_Scoreboard:18888798	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20963987
warp_utilization0: 0.123871
warp_utilization1: 0.078095
warp_utilization2: 0.149018
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12783320 {8:1597915,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 144751192 {136:1064347,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 17964144 {40:438497,72:1822,136:2155,}
traffic_breakdown_coretomem[INST_ACC_R] = 14000 {8:1750,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217269928 {136:1597573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8513184 {8:1064148,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 17954288 {40:438254,72:1822,136:2154,}
traffic_breakdown_memtocore[INST_ACC_R] = 238000 {136:1750,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1412 
averagemflatency_1 = 1323 
averagemflatency_2= 1443 
averagemflatency_3 = 1465 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 3517013 
mrq_lat_table:1241023 	36801 	60775 	139158 	420704 	717593 	965489 	728612 	175057 	2759 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5672 	80719 	770357 	1810821 	433857 	2585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15267 	18659 	71834 	154394 	168961 	431646 	1147347 	1003436 	93520 	1258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1751999 	285963 	1858 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	425589 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	303 	6725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        16        14        30        18        20        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        14        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.344088  1.360256  1.366164  1.379417  1.352928  1.363338  1.357966  1.368965  1.348003  1.366866  1.356492  1.360938  1.356399  1.370256  1.357323  1.369917 
dram[1]:  1.359686  1.372514  1.365251  1.376292  1.361028  1.362124  1.363247  1.365415  1.354777  1.356434  1.363012  1.371032  1.365612  1.369061  1.364096  1.367379 
dram[2]:  1.364621  1.356469  1.378749  1.369338  1.357981  1.338516  1.370475  1.360782  1.362068  1.361978  1.359400  1.355414  1.362367  1.352098  1.372884  1.355428 
dram[3]:  1.373893  1.366888  1.368690  1.371025  1.359635  1.353808  1.372090  1.358502  1.363415  1.357623  1.361109  1.363917  1.362993  1.371190  1.365424  1.361854 
dram[4]:  1.352088  1.369371  1.357623  1.380755  1.358298  1.355707  1.360209  1.374292  1.354943  1.369207  1.333850  1.363440  1.361700  1.374198  1.357059  1.364643 
dram[5]:  1.367930  1.368497  1.367067  1.371292  1.364949  1.358326  1.366042  1.362132  1.359599  1.360063  1.358346  1.367508  1.361285  1.368737  1.369053  1.364893 
average row locality = 4487980/3293233 = 1.362788
average row locality_1 = 1544574/1270689 = 1.215541
average row locality_2 = 1500788/1033246 = 1.452498
average row locality_3 = 1442618/989298 = 1.458224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33290     31833     31556     30884     32418     31567     32622     31919     32694     31288     32233     31856     32450     31490     32022     31319 
dram[1]:     31399     30735     31327     30713     31468     31442     31716     31710     31851     31741     31449     31152     31425     31290     31374     31283 
dram[2]:     31470     32305     30896     31564     31979     34286     31599     32773     31568     31948     31699     32293     31903     32868     31029     32460 
dram[3]:     30760     31217     31127     30949     31547     32287     31227     32251     31240     31621     31459     31289     31558     31065     31340     31551 
dram[4]:     32441     31464     32048     30875     32092     32472     32723     31524     32047     31403     34157     31739     31918     31461     32083     31739 
dram[5]:     31274     31041     31267     31078     31345     32070     31527     31952     31699     31524     31550     31033     31769     31247     31165     31437 
total reads: 3043808
bank skew: 34286/30713 = 1.12
chip skew: 512640/502075 = 1.02
number of total write accesses:
dram[0]:     16577     15138     14869     14205     15753     14931     15929     15261     16039     14652     15564     15195     15771     14841     15358     14667 
dram[1]:     14697     14048     14644     14044     14826     14813     15042     15053     15195     15117     14784     14502     14760     14643     14729     14650 
dram[2]:     14762     15598     14207     14873     15332     17628     14930     16110     14934     15315     15029     15629     15224     16205     14386     15803 
dram[3]:     14055     14532     14451     14277     14909     15652     14561     15592     14600     14994     14801     14645     14890     14416     14699     14910 
dram[4]:     15742     14755     15386     14197     15462     15802     16056     14837     15418     14744     17498     15073     15269     14789     15448     15073 
dram[5]:     14579     14337     14599     14405     14708     15413     14874     15284     15078     14884     14900     14372     15130     14594     14534     14782 
total reads: 1444268
bank skew: 17628/14044 = 1.26
chip skew: 245965/235547 = 1.04
average mf latency per bank:
dram[0]:       1065       926      1055       935      1065       942      1062       946      1044       923      1052       924      1053       935      1070       951
dram[1]:        862       869       870       877       883       874       880       882       859       861       867       871       868       874       882       883
dram[2]:        957      1225       968      1236       969      1706       974      1246       956      1230       957      1234       966      1243       983      1254
dram[3]:        864       922       864       929       877       952       876       934       863       921       869       923       869       933       882       947
dram[4]:       1041      1047      1036      1056      1053      1063      1059      1064      1038      1050      1074      1042      1044      1054      1059      1079
dram[5]:        876       885       881       891       887       896       889       900       872       880       878       888       882       891       898       909
maximum mf latency per bank:
dram[0]:       5552      4817      4745      4365      5253      5550      6080      4980      6287      4558      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2018905 n_act=555621 n_pre=555608 n_req=688885 n_req_1=67762 n_req_2=256520 n_req_3=364603 n_rd=1022840 n_write=489484 bw_util=0.5935 bw_util_1=0.05838 bw_util_2=0.221 bw_util_3=0.3141 blp=10.119942 blp_1= 1.717295 blp_2= 3.687586 blp_3= 4.989695
 n_activity=4638840 dram_eff=0.594 dram_eff_1=0.05843 dram_eff_2=0.2212 dram_eff_3=0.3144
bk0: 66580a 1784116i bk1: 63664a 1889026i bk2: 63112a 1869677i bk3: 61766a 1899560i bk4: 64834a 1622885i bk5: 63134a 1657902i bk6: 65240a 1449918i bk7: 63838a 1465072i bk8: 65388a 1841695i bk9: 62574a 1947264i bk10: 64464a 1778209i bk11: 63708a 1760874i bk12: 64898a 1625045i bk13: 62972a 1678864i bk14: 64034a 1525905i bk15: 62634a 1550850i 
bw_dist = 0.058	0.221	0.314	0.406	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5581
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2086329 n_act=540474 n_pre=540464 n_req=679428 n_req_1=58600 n_req_2=256228 n_req_3=364600 n_rd=1004117 n_write=471074 bw_util=0.5854 bw_util_1=0.05049 bw_util_2=0.2208 bw_util_3=0.3141 blp=9.669457 blp_1= 1.665862 blp_2= 3.682646 blp_3= 4.955088
 n_activity=4625249 dram_eff=0.5876 dram_eff_1=0.05068 dram_eff_2=0.2216 dram_eff_3=0.3153
bk0: 62790a 2074870i bk1: 61466a 2086293i bk2: 62648a 1958133i bk3: 61426a 1973872i bk4: 62934a 1813596i bk5: 62884a 1755804i bk6: 63432a 1654134i bk7: 63418a 1581898i bk8: 63702a 2010192i bk9: 63482a 1935544i bk10: 62896a 1930087i bk11: 62304a 1915156i bk12: 62850a 1828790i bk13: 62578a 1789081i bk14: 62743a 1683574i bk15: 62564a 1640309i 
bw_dist = 0.050	0.221	0.314	0.411	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3912
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2010427 n_act=557444 n_pre=557433 n_req=690043 n_req_1=69012 n_req_2=256431 n_req_3=364600 n_rd=1025248 n_write=491906 bw_util=0.5945 bw_util_1=0.05946 bw_util_2=0.2209 bw_util_3=0.3141 blp=10.172773 blp_1= 1.757715 blp_2= 3.742693 blp_3= 5.013500
 n_activity=4640340 dram_eff=0.5948 dram_eff_1=0.05949 dram_eff_2=0.221 dram_eff_3=0.3143
bk0: 62940a 2012094i bk1: 64606a 1827113i bk2: 61792a 1946102i bk3: 63126a 1801675i bk4: 63956a 1684601i bk5: 68572a 1291120i bk6: 63198a 1599917i bk7: 65544a 1347936i bk8: 63134a 1976929i bk9: 63894a 1863273i bk10: 63396a 1838538i bk11: 64586a 1692697i bk12: 63804a 1693019i bk13: 65728a 1475647i bk14: 62058a 1652966i bk15: 64914a 1375200i 
bw_dist = 0.059	0.221	0.314	0.405	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7804
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2083114 n_act=541233 n_pre=541217 n_req=679829 n_req_1=59016 n_req_2=256213 n_req_3=364600 n_rd=1004946 n_write=471948 bw_util=0.5857 bw_util_1=0.05085 bw_util_2=0.2207 bw_util_3=0.3141 blp=9.698587 blp_1= 1.671004 blp_2= 3.690529 blp_3= 4.963894
 n_activity=4624666 dram_eff=0.588 dram_eff_1=0.05104 dram_eff_2=0.2216 dram_eff_3=0.3154
bk0: 61520a 2145206i bk1: 62432a 2023162i bk2: 62252a 1979280i bk3: 61898a 1944997i bk4: 63094a 1804313i bk5: 64572a 1628608i bk6: 62454a 1718146i bk7: 64496a 1508381i bk8: 62476a 2061865i bk9: 63238a 1966354i bk10: 62916a 1936542i bk11: 62578a 1895019i bk12: 63110a 1807144i bk13: 62130a 1807463i bk14: 62678a 1688914i bk15: 63102a 1580425i 
bw_dist = 0.051	0.221	0.314	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5133
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2013851 n_act=556601 n_pre=556588 n_req=689540 n_req_1=68622 n_req_2=256340 n_req_3=364578 n_rd=1024336 n_write=491082 bw_util=0.5941 bw_util_1=0.05912 bw_util_2=0.2208 bw_util_3=0.3141 blp=10.140662 blp_1= 1.727199 blp_2= 3.694293 blp_3= 4.994354
 n_activity=4639143 dram_eff=0.5945 dram_eff_1=0.05917 dram_eff_2=0.221 dram_eff_3=0.3143
bk0: 64880a 1891166i bk1: 62926a 1943817i bk2: 64096a 1805784i bk3: 61750a 1903538i bk4: 64183a 1667851i bk5: 64942a 1549193i bk6: 65436a 1443736i bk7: 63044a 1529658i bk8: 64094a 1930830i bk9: 62801a 1933939i bk10: 68310a 1518188i bk11: 63476a 1765373i bk12: 63836a 1680265i bk13: 62922a 1679258i bk14: 64166a 1515254i bk15: 63474a 1486918i 
bw_dist = 0.059	0.221	0.314	0.405	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6747
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2079953 n_act=541834 n_pre=541823 n_req=680263 n_req_1=59579 n_req_2=256097 n_req_3=364587 n_rd=1005922 n_write=472926 bw_util=0.5861 bw_util_1=0.05133 bw_util_2=0.2206 bw_util_3=0.3141 blp=9.724374 blp_1= 1.671377 blp_2= 3.689191 blp_3= 4.970781
 n_activity=4625124 dram_eff=0.5883 dram_eff_1=0.05152 dram_eff_2=0.2215 dram_eff_3=0.3153
bk0: 62548a 2073353i bk1: 62082a 2031099i bk2: 62526a 1947905i bk3: 62156a 1920100i bk4: 62687a 1822024i bk5: 64140a 1666295i bk6: 63049a 1665718i bk7: 63902a 1548280i bk8: 63398a 2016062i bk9: 63042a 1977387i bk10: 63098a 1906680i bk11: 62064a 1923165i bk12: 63538a 1769763i bk13: 62490a 1773994i bk14: 62330a 1720763i bk15: 62872a 1606936i 
bw_dist = 0.051	0.221	0.314	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265517, Miss = 259305, Miss_rate = 0.977, Pending_hits = 739, Reservation_fails = 349793
L2_cache_bank[1]: Access = 255638, Miss = 252175, Miss_rate = 0.986, Pending_hits = 311, Reservation_fails = 296828
L2_cache_bank[2]: Access = 255550, Miss = 252028, Miss_rate = 0.986, Pending_hits = 338, Reservation_fails = 277906
L2_cache_bank[3]: Access = 252942, Miss = 250083, Miss_rate = 0.989, Pending_hits = 227, Reservation_fails = 287553
L2_cache_bank[4]: Access = 255249, Miss = 252167, Miss_rate = 0.988, Pending_hits = 335, Reservation_fails = 151465
L2_cache_bank[5]: Access = 278275, Miss = 260517, Miss_rate = 0.936, Pending_hits = 429, Reservation_fails = 355602
L2_cache_bank[6]: Access = 253159, Miss = 250279, Miss_rate = 0.989, Pending_hits = 259, Reservation_fails = 254042
L2_cache_bank[7]: Access = 256997, Miss = 252255, Miss_rate = 0.982, Pending_hits = 355, Reservation_fails = 318643
L2_cache_bank[8]: Access = 265672, Miss = 259525, Miss_rate = 0.977, Pending_hits = 643, Reservation_fails = 315566
L2_cache_bank[9]: Access = 256818, Miss = 252698, Miss_rate = 0.984, Pending_hits = 334, Reservation_fails = 256289
L2_cache_bank[10]: Access = 254768, Miss = 251612, Miss_rate = 0.988, Pending_hits = 343, Reservation_fails = 262630
L2_cache_bank[11]: Access = 255525, Miss = 251403, Miss_rate = 0.984, Pending_hits = 368, Reservation_fails = 286895
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265517, Miss = 259305 (0.977), PendingHit = 739 (0.00278)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255638, Miss = 252175 (0.986), PendingHit = 311 (0.00122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255550, Miss = 252028 (0.986), PendingHit = 338 (0.00132)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252942, Miss = 250083 (0.989), PendingHit = 227 (0.000897)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255249, Miss = 252167 (0.988), PendingHit = 335 (0.00131)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278275, Miss = 260517 (0.936), PendingHit = 429 (0.00154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253159, Miss = 250279 (0.989), PendingHit = 259 (0.00102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 256997, Miss = 252255 (0.982), PendingHit = 355 (0.00138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265672, Miss = 259525 (0.977), PendingHit = 643 (0.00242)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 256818, Miss = 252698 (0.984), PendingHit = 334 (0.0013)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254768, Miss = 251612 (0.988), PendingHit = 343 (0.00135)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255525, Miss = 251403 (0.984), PendingHit = 368 (0.00144)
L2 Cache Total Miss Rate = 0.980
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.970
Stream 1: Accesses  = 996703
Stream 1: Misses  = 936223
Stream 2: Accesses  = 1070827
Stream 2: Misses  = 1070130
Stream 3: Accesses  = 2035283
Stream 3: Misses  = 1973917
Stream 1+2: Accesses  = 2067530
Stream 1+2: Misses  = 2006353
Stream 1+2+3: Accesses  = 4102813
Stream 1+2+3: Misses  = 3980270
Total Accesses  = 3106110
MPKI-CORES
CORE_L2MPKI_0	78.323
CORE_L2MPKI_1	87.470
CORE_L2MPKI_2	89.508
CORE_L2MPKI_3	84.550
CORE_L2MPKI_4	89.386
CORE_L2MPKI_5	88.728
CORE_L2MPKI_6	78.852
CORE_L2MPKI_7	88.079
CORE_L2MPKI_8	83.393
CORE_L2MPKI_9	82.447
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 43.335
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	30818
CORE_MISSES_1	40477
CORE_MISSES_2	38779
CORE_MISSES_3	40062
CORE_MISSES_4	43626
CORE_MISSES_5	43035
CORE_MISSES_6	33658
CORE_MISSES_7	43552
CORE_MISSES_8	33504
CORE_MISSES_9	35129
CORE_MISSES_10	52521
CORE_MISSES_11	56027
CORE_MISSES_12	56729
CORE_MISSES_13	54302
CORE_MISSES_14	57505
CORE_MISSES_15	57951
CORE_MISSES_16	54655
CORE_MISSES_17	55181
CORE_MISSES_18	54021
CORE_MISSES_19	54691
CORE_MISSES_20	54611
CORE_MISSES_21	55138
CORE_MISSES_22	54204
CORE_MISSES_23	53785
CORE_MISSES_24	53630
CORE_MISSES_25	54688
CORE_MISSES_26	56172
CORE_MISSES_27	55293
CORE_MISSES_28	54830
CORE_MISSES_29	52905
CORE_MISSES_30	53386
CORE_MISSES_31	52765
CORE_MISSES_32	52103
CORE_MISSES_33	52745
CORE_MISSES_34	52703
CORE_MISSES_35	51423
CORE_MISSES_36	52762
CORE_MISSES_37	51502
CORE_MISSES_38	53363
CORE_MISSES_39	52122
CORE_MISSES_40	52084
CORE_MISSES_41	50804
CORE_MISSES_42	51446
CORE_MISSES_43	51441
CORE_MISSES_44	52065
CORE_MISSES_45	52721
CORE_MISSES_46	50182
CORE_MISSES_47	55323
CORE_MISSES_48	53361
CORE_MISSES_49	48821
CORE_MISSES_50	52080
CORE_MISSES_51	52061
CORE_MISSES_52	50165
CORE_MISSES_53	52700
CORE_MISSES_54	51420
CORE_MISSES_55	52060
CORE_MISSES_56	53360
CORE_MISSES_57	52720
CORE_MISSES_58	50800
CORE_MISSES_59	52080
L2_MISSES = 3044047
L2_total_cache_accesses = 3106110
L2_total_cache_misses = 3044047
L2_total_cache_miss_rate = 0.9800
L2_total_cache_pending_hits = 4681
L2_total_cache_reservation_fails = 3413212
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1979708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2228267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1064251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1174237
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1493
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 170
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10608
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9953687
icnt_total_pkts_simt_to_mem=7814695
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2754
gpu_ipc_2 =     195.7460
gpu_ipc_3 =     278.6129
gpu_tot_sim_cycle_stream_1 = 3517013
gpu_tot_sim_cycle_stream_2 = 3517013
gpu_tot_sim_cycle_stream_3 = 3513509
gpu_sim_insn_1 = 4485536
gpu_sim_insn_2 = 688441344
gpu_sim_insn_3 = 978908800
gpu_sim_cycle = 3517014
gpu_sim_insn = 1671835680
gpu_ipc =     475.3565
gpu_tot_sim_cycle = 3517014
gpu_tot_sim_insn = 1671835680
gpu_tot_ipc =     475.3565
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15484042
gpu_stall_icnt2sh    = 74090
gpu_total_sim_rate=253538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 26425183
	L1I_total_cache_misses = 24158
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33107
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 52537, Miss = 52537, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3151530
	L1D_cache_core[11]: Access = 56043, Miss = 56043, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3160813
	L1D_cache_core[12]: Access = 56754, Miss = 56754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3172959
	L1D_cache_core[13]: Access = 54317, Miss = 54317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3209063
	L1D_cache_core[14]: Access = 57525, Miss = 57525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3173884
	L1D_cache_core[15]: Access = 57962, Miss = 57962, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3195144
	L1D_cache_core[16]: Access = 54668, Miss = 54668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3208444
	L1D_cache_core[17]: Access = 55201, Miss = 55201, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3185340
	L1D_cache_core[18]: Access = 54033, Miss = 54033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3160821
	L1D_cache_core[19]: Access = 54703, Miss = 54703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3188984
	L1D_cache_core[20]: Access = 54634, Miss = 54634, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3163613
	L1D_cache_core[21]: Access = 55163, Miss = 55163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3177418
	L1D_cache_core[22]: Access = 54228, Miss = 54228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3159181
	L1D_cache_core[23]: Access = 53801, Miss = 53801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3193868
	L1D_cache_core[24]: Access = 53631, Miss = 53631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3212113
	L1D_cache_core[25]: Access = 54703, Miss = 54703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3183380
	L1D_cache_core[26]: Access = 56185, Miss = 56185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3229622
	L1D_cache_core[27]: Access = 55315, Miss = 55315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3153965
	L1D_cache_core[28]: Access = 54861, Miss = 54861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3188433
	L1D_cache_core[29]: Access = 52909, Miss = 52909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3161379
	L1D_cache_core[30]: Access = 53380, Miss = 53380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3091549
	L1D_cache_core[31]: Access = 52760, Miss = 52760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3120043
	L1D_cache_core[32]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3129479
	L1D_cache_core[33]: Access = 52740, Miss = 52740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3072172
	L1D_cache_core[34]: Access = 52700, Miss = 52700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3075622
	L1D_cache_core[35]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3112720
	L1D_cache_core[36]: Access = 52760, Miss = 52760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3070038
	L1D_cache_core[37]: Access = 51500, Miss = 51500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3071987
	L1D_cache_core[38]: Access = 53360, Miss = 53360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023648
	L1D_cache_core[39]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3056794
	L1D_cache_core[40]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3110365
	L1D_cache_core[41]: Access = 50800, Miss = 50800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3115901
	L1D_cache_core[42]: Access = 51440, Miss = 51440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3089015
	L1D_cache_core[43]: Access = 51440, Miss = 51440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3130928
	L1D_cache_core[44]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107836
	L1D_cache_core[45]: Access = 52720, Miss = 52720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3034776
	L1D_cache_core[46]: Access = 50180, Miss = 50180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3111774
	L1D_cache_core[47]: Access = 55320, Miss = 55320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3025055
	L1D_cache_core[48]: Access = 53360, Miss = 53360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3045442
	L1D_cache_core[49]: Access = 48820, Miss = 48820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3098610
	L1D_cache_core[50]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3083905
	L1D_cache_core[51]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3121548
	L1D_cache_core[52]: Access = 50160, Miss = 50160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3087374
	L1D_cache_core[53]: Access = 52700, Miss = 52700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3127437
	L1D_cache_core[54]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3068722
	L1D_cache_core[55]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3062299
	L1D_cache_core[56]: Access = 53360, Miss = 53360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3107451
	L1D_cache_core[57]: Access = 52720, Miss = 52720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3020784
	L1D_cache_core[58]: Access = 50800, Miss = 50800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3067675
	L1D_cache_core[59]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3096007
	L1D_total_cache_accesses = 2662345
	L1D_total_cache_misses = 2662345
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 156171939
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 132756
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1597965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 126101842
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131636
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1064380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30070097
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26401025
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 24158
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33107
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 470, 631, 488, 631, 437, 631, 356, 631, 241, 631, 52, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 565, 19, 
gpgpu_n_tot_thrd_icount = 1672897440
gpgpu_n_tot_w_icount = 52278045
gpgpu_n_stall_shd_mem = 191312175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2040389
gpgpu_n_mem_write_global = 1064347
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 51571552
gpgpu_n_store_insn = 34060256
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4248192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 191312175
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:298451554	W0_Idle:23087917	W0_Scoreboard:48223520	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:52278689
Warp Occupancy Distribution:
Stall:108985477	W0_Idle:11303001	W0_Scoreboard:9405640	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10986442
Warp Occupancy Distribution:
Stall:95528034	W0_Idle:5299741	W0_Scoreboard:18888798	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20963987
warp_utilization0: 0.123871
warp_utilization1: 0.078095
warp_utilization2: 0.149018
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12783320 {8:1597915,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 144751192 {136:1064347,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 17964144 {40:438497,72:1822,136:2155,}
traffic_breakdown_coretomem[INST_ACC_R] = 14000 {8:1750,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 217269928 {136:1597573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8513184 {8:1064148,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 17954288 {40:438254,72:1822,136:2154,}
traffic_breakdown_memtocore[INST_ACC_R] = 238000 {136:1750,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1412 
averagemflatency_1 = 1323 
averagemflatency_2= 1443 
averagemflatency_3 = 1465 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 3517013 
mrq_lat_table:1241023 	36801 	60775 	139158 	420704 	717593 	965489 	728612 	175057 	2759 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5672 	80719 	770357 	1810821 	433857 	2585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15267 	18659 	71834 	154394 	168961 	431646 	1147347 	1003436 	93520 	1258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1751999 	285963 	1858 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	425589 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	303 	6725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        16        14        30        18        20        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        14        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.344088  1.360256  1.366164  1.379417  1.352928  1.363338  1.357966  1.368965  1.348003  1.366866  1.356492  1.360938  1.356399  1.370256  1.357323  1.369917 
dram[1]:  1.359686  1.372514  1.365251  1.376292  1.361028  1.362124  1.363247  1.365415  1.354777  1.356434  1.363012  1.371032  1.365612  1.369061  1.364096  1.367379 
dram[2]:  1.364621  1.356469  1.378749  1.369338  1.357981  1.338516  1.370475  1.360782  1.362068  1.361978  1.359400  1.355414  1.362367  1.352098  1.372884  1.355428 
dram[3]:  1.373893  1.366888  1.368690  1.371025  1.359635  1.353808  1.372090  1.358502  1.363415  1.357623  1.361109  1.363917  1.362993  1.371190  1.365424  1.361854 
dram[4]:  1.352088  1.369371  1.357623  1.380755  1.358298  1.355707  1.360209  1.374292  1.354943  1.369207  1.333850  1.363440  1.361700  1.374198  1.357059  1.364643 
dram[5]:  1.367930  1.368497  1.367067  1.371292  1.364949  1.358326  1.366042  1.362132  1.359599  1.360063  1.358346  1.367508  1.361285  1.368737  1.369053  1.364893 
average row locality = 4487980/3293233 = 1.362788
average row locality_1 = 1544574/1270689 = 1.215541
average row locality_2 = 1500788/1033246 = 1.452498
average row locality_3 = 1442618/989298 = 1.458224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33290     31833     31556     30884     32418     31567     32622     31919     32694     31288     32233     31856     32450     31490     32022     31319 
dram[1]:     31399     30735     31327     30713     31468     31442     31716     31710     31851     31741     31449     31152     31425     31290     31374     31283 
dram[2]:     31470     32305     30896     31564     31979     34286     31599     32773     31568     31948     31699     32293     31903     32868     31029     32460 
dram[3]:     30760     31217     31127     30949     31547     32287     31227     32251     31240     31621     31459     31289     31558     31065     31340     31551 
dram[4]:     32441     31464     32048     30875     32092     32472     32723     31524     32047     31403     34157     31739     31918     31461     32083     31739 
dram[5]:     31274     31041     31267     31078     31345     32070     31527     31952     31699     31524     31550     31033     31769     31247     31165     31437 
total reads: 3043808
bank skew: 34286/30713 = 1.12
chip skew: 512640/502075 = 1.02
number of total write accesses:
dram[0]:     16577     15138     14869     14205     15753     14931     15929     15261     16039     14652     15564     15195     15771     14841     15358     14667 
dram[1]:     14697     14048     14644     14044     14826     14813     15042     15053     15195     15117     14784     14502     14760     14643     14729     14650 
dram[2]:     14762     15598     14207     14873     15332     17628     14930     16110     14934     15315     15029     15629     15224     16205     14386     15803 
dram[3]:     14055     14532     14451     14277     14909     15652     14561     15592     14600     14994     14801     14645     14890     14416     14699     14910 
dram[4]:     15742     14755     15386     14197     15462     15802     16056     14837     15418     14744     17498     15073     15269     14789     15448     15073 
dram[5]:     14579     14337     14599     14405     14708     15413     14874     15284     15078     14884     14900     14372     15130     14594     14534     14782 
total reads: 1444268
bank skew: 17628/14044 = 1.26
chip skew: 245965/235547 = 1.04
average mf latency per bank:
dram[0]:       1065       926      1055       935      1065       942      1062       946      1044       923      1052       924      1053       935      1070       951
dram[1]:        862       869       870       877       883       874       880       882       859       861       867       871       868       874       882       883
dram[2]:        957      1225       968      1236       969      1706       974      1246       956      1230       957      1234       966      1243       983      1254
dram[3]:        864       922       864       929       877       952       876       934       863       921       869       923       869       933       882       947
dram[4]:       1041      1047      1036      1056      1053      1063      1059      1064      1038      1050      1074      1042      1044      1054      1059      1079
dram[5]:        876       885       881       891       887       896       889       900       872       880       878       888       882       891       898       909
maximum mf latency per bank:
dram[0]:       5552      4817      4745      4365      5253      5550      6080      4980      6287      4558      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2018905 n_act=555621 n_pre=555608 n_req=688885 n_req_1=67762 n_req_2=256520 n_req_3=364603 n_rd=1022840 n_write=489484 bw_util=0.5935 bw_util_1=0.05838 bw_util_2=0.221 bw_util_3=0.3141 blp=10.119942 blp_1= 1.717295 blp_2= 3.687586 blp_3= 4.989695
 n_activity=4638840 dram_eff=0.594 dram_eff_1=0.05843 dram_eff_2=0.2212 dram_eff_3=0.3144
bk0: 66580a 1784116i bk1: 63664a 1889026i bk2: 63112a 1869677i bk3: 61766a 1899560i bk4: 64834a 1622885i bk5: 63134a 1657902i bk6: 65240a 1449918i bk7: 63838a 1465072i bk8: 65388a 1841695i bk9: 62574a 1947264i bk10: 64464a 1778209i bk11: 63708a 1760874i bk12: 64898a 1625045i bk13: 62972a 1678864i bk14: 64034a 1525905i bk15: 62634a 1550850i 
bw_dist = 0.058	0.221	0.314	0.406	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5581
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2086329 n_act=540474 n_pre=540464 n_req=679428 n_req_1=58600 n_req_2=256228 n_req_3=364600 n_rd=1004117 n_write=471074 bw_util=0.5854 bw_util_1=0.05049 bw_util_2=0.2208 bw_util_3=0.3141 blp=9.669457 blp_1= 1.665862 blp_2= 3.682646 blp_3= 4.955088
 n_activity=4625249 dram_eff=0.5876 dram_eff_1=0.05068 dram_eff_2=0.2216 dram_eff_3=0.3153
bk0: 62790a 2074870i bk1: 61466a 2086293i bk2: 62648a 1958133i bk3: 61426a 1973872i bk4: 62934a 1813596i bk5: 62884a 1755804i bk6: 63432a 1654134i bk7: 63418a 1581898i bk8: 63702a 2010192i bk9: 63482a 1935544i bk10: 62896a 1930087i bk11: 62304a 1915156i bk12: 62850a 1828790i bk13: 62578a 1789081i bk14: 62743a 1683574i bk15: 62564a 1640309i 
bw_dist = 0.050	0.221	0.314	0.411	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3912
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2010427 n_act=557444 n_pre=557433 n_req=690043 n_req_1=69012 n_req_2=256431 n_req_3=364600 n_rd=1025248 n_write=491906 bw_util=0.5945 bw_util_1=0.05946 bw_util_2=0.2209 bw_util_3=0.3141 blp=10.172773 blp_1= 1.757715 blp_2= 3.742693 blp_3= 5.013500
 n_activity=4640340 dram_eff=0.5948 dram_eff_1=0.05949 dram_eff_2=0.221 dram_eff_3=0.3143
bk0: 62940a 2012094i bk1: 64606a 1827113i bk2: 61792a 1946102i bk3: 63126a 1801675i bk4: 63956a 1684601i bk5: 68572a 1291120i bk6: 63198a 1599917i bk7: 65544a 1347936i bk8: 63134a 1976929i bk9: 63894a 1863273i bk10: 63396a 1838538i bk11: 64586a 1692697i bk12: 63804a 1693019i bk13: 65728a 1475647i bk14: 62058a 1652966i bk15: 64914a 1375200i 
bw_dist = 0.059	0.221	0.314	0.405	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7804
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2083114 n_act=541233 n_pre=541217 n_req=679829 n_req_1=59016 n_req_2=256213 n_req_3=364600 n_rd=1004946 n_write=471948 bw_util=0.5857 bw_util_1=0.05085 bw_util_2=0.2207 bw_util_3=0.3141 blp=9.698587 blp_1= 1.671004 blp_2= 3.690529 blp_3= 4.963894
 n_activity=4624666 dram_eff=0.588 dram_eff_1=0.05104 dram_eff_2=0.2216 dram_eff_3=0.3154
bk0: 61520a 2145206i bk1: 62432a 2023162i bk2: 62252a 1979280i bk3: 61898a 1944997i bk4: 63094a 1804313i bk5: 64572a 1628608i bk6: 62454a 1718146i bk7: 64496a 1508381i bk8: 62476a 2061865i bk9: 63238a 1966354i bk10: 62916a 1936542i bk11: 62578a 1895019i bk12: 63110a 1807144i bk13: 62130a 1807463i bk14: 62678a 1688914i bk15: 63102a 1580425i 
bw_dist = 0.051	0.221	0.314	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5133
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2013851 n_act=556601 n_pre=556588 n_req=689540 n_req_1=68622 n_req_2=256340 n_req_3=364578 n_rd=1024336 n_write=491082 bw_util=0.5941 bw_util_1=0.05912 bw_util_2=0.2208 bw_util_3=0.3141 blp=10.140662 blp_1= 1.727199 blp_2= 3.694293 blp_3= 4.994354
 n_activity=4639143 dram_eff=0.5945 dram_eff_1=0.05917 dram_eff_2=0.221 dram_eff_3=0.3143
bk0: 64880a 1891166i bk1: 62926a 1943817i bk2: 64096a 1805784i bk3: 61750a 1903538i bk4: 64183a 1667851i bk5: 64942a 1549193i bk6: 65436a 1443736i bk7: 63044a 1529658i bk8: 64094a 1930830i bk9: 62801a 1933939i bk10: 68310a 1518188i bk11: 63476a 1765373i bk12: 63836a 1680265i bk13: 62922a 1679258i bk14: 64166a 1515254i bk15: 63474a 1486918i 
bw_dist = 0.059	0.221	0.314	0.405	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6747
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4642458 n_nop=2079953 n_act=541834 n_pre=541823 n_req=680263 n_req_1=59579 n_req_2=256097 n_req_3=364587 n_rd=1005922 n_write=472926 bw_util=0.5861 bw_util_1=0.05133 bw_util_2=0.2206 bw_util_3=0.3141 blp=9.724374 blp_1= 1.671377 blp_2= 3.689191 blp_3= 4.970781
 n_activity=4625124 dram_eff=0.5883 dram_eff_1=0.05152 dram_eff_2=0.2215 dram_eff_3=0.3153
bk0: 62548a 2073353i bk1: 62082a 2031099i bk2: 62526a 1947905i bk3: 62156a 1920100i bk4: 62687a 1822024i bk5: 64140a 1666295i bk6: 63049a 1665718i bk7: 63902a 1548280i bk8: 63398a 2016062i bk9: 63042a 1977387i bk10: 63098a 1906680i bk11: 62064a 1923165i bk12: 63538a 1769763i bk13: 62490a 1773994i bk14: 62330a 1720763i bk15: 62872a 1606936i 
bw_dist = 0.051	0.221	0.314	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265517, Miss = 259305, Miss_rate = 0.977, Pending_hits = 739, Reservation_fails = 349793
L2_cache_bank[1]: Access = 255638, Miss = 252175, Miss_rate = 0.986, Pending_hits = 311, Reservation_fails = 296828
L2_cache_bank[2]: Access = 255550, Miss = 252028, Miss_rate = 0.986, Pending_hits = 338, Reservation_fails = 277906
L2_cache_bank[3]: Access = 252942, Miss = 250083, Miss_rate = 0.989, Pending_hits = 227, Reservation_fails = 287553
L2_cache_bank[4]: Access = 255249, Miss = 252167, Miss_rate = 0.988, Pending_hits = 335, Reservation_fails = 151465
L2_cache_bank[5]: Access = 278275, Miss = 260517, Miss_rate = 0.936, Pending_hits = 429, Reservation_fails = 355602
L2_cache_bank[6]: Access = 253159, Miss = 250279, Miss_rate = 0.989, Pending_hits = 259, Reservation_fails = 254042
L2_cache_bank[7]: Access = 256997, Miss = 252255, Miss_rate = 0.982, Pending_hits = 355, Reservation_fails = 318643
L2_cache_bank[8]: Access = 265672, Miss = 259525, Miss_rate = 0.977, Pending_hits = 643, Reservation_fails = 315566
L2_cache_bank[9]: Access = 256818, Miss = 252698, Miss_rate = 0.984, Pending_hits = 334, Reservation_fails = 256289
L2_cache_bank[10]: Access = 254768, Miss = 251612, Miss_rate = 0.988, Pending_hits = 343, Reservation_fails = 262630
L2_cache_bank[11]: Access = 255525, Miss = 251403, Miss_rate = 0.984, Pending_hits = 368, Reservation_fails = 286895
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265517, Miss = 259305 (0.977), PendingHit = 739 (0.00278)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255638, Miss = 252175 (0.986), PendingHit = 311 (0.00122)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255550, Miss = 252028 (0.986), PendingHit = 338 (0.00132)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 252942, Miss = 250083 (0.989), PendingHit = 227 (0.000897)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255249, Miss = 252167 (0.988), PendingHit = 335 (0.00131)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 278275, Miss = 260517 (0.936), PendingHit = 429 (0.00154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253159, Miss = 250279 (0.989), PendingHit = 259 (0.00102)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 256997, Miss = 252255 (0.982), PendingHit = 355 (0.00138)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265672, Miss = 259525 (0.977), PendingHit = 643 (0.00242)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 256818, Miss = 252698 (0.984), PendingHit = 334 (0.0013)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254768, Miss = 251612 (0.988), PendingHit = 343 (0.00135)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255525, Miss = 251403 (0.984), PendingHit = 368 (0.00144)
L2 Cache Total Miss Rate = 0.980
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.970
Stream 1: Accesses  = 996703
Stream 1: Misses  = 936223
Stream 2: Accesses  = 1070827
Stream 2: Misses  = 1070130
Stream 3: Accesses  = 2035283
Stream 3: Misses  = 1973917
Stream 1+2: Accesses  = 2067530
Stream 1+2: Misses  = 2006353
Stream 1+2+3: Accesses  = 4102813
Stream 1+2+3: Misses  = 3980270
Total Accesses  = 3106110
MPKI-CORES
CORE_L2MPKI_0	78.323
CORE_L2MPKI_1	87.470
CORE_L2MPKI_2	89.508
CORE_L2MPKI_3	84.550
CORE_L2MPKI_4	89.386
CORE_L2MPKI_5	88.728
CORE_L2MPKI_6	78.852
CORE_L2MPKI_7	88.079
CORE_L2MPKI_8	83.393
CORE_L2MPKI_9	82.447
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 43.335
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	30818
CORE_MISSES_1	40477
CORE_MISSES_2	38779
CORE_MISSES_3	40062
CORE_MISSES_4	43626
CORE_MISSES_5	43035
CORE_MISSES_6	33658
CORE_MISSES_7	43552
CORE_MISSES_8	33504
CORE_MISSES_9	35129
CORE_MISSES_10	52521
CORE_MISSES_11	56027
CORE_MISSES_12	56729
CORE_MISSES_13	54302
CORE_MISSES_14	57505
CORE_MISSES_15	57951
CORE_MISSES_16	54655
CORE_MISSES_17	55181
CORE_MISSES_18	54021
CORE_MISSES_19	54691
CORE_MISSES_20	54611
CORE_MISSES_21	55138
CORE_MISSES_22	54204
CORE_MISSES_23	53785
CORE_MISSES_24	53630
CORE_MISSES_25	54688
CORE_MISSES_26	56172
CORE_MISSES_27	55293
CORE_MISSES_28	54830
CORE_MISSES_29	52905
CORE_MISSES_30	53386
CORE_MISSES_31	52765
CORE_MISSES_32	52103
CORE_MISSES_33	52745
CORE_MISSES_34	52703
CORE_MISSES_35	51423
CORE_MISSES_36	52762
CORE_MISSES_37	51502
CORE_MISSES_38	53363
CORE_MISSES_39	52122
CORE_MISSES_40	52084
CORE_MISSES_41	50804
CORE_MISSES_42	51446
CORE_MISSES_43	51441
CORE_MISSES_44	52065
CORE_MISSES_45	52721
CORE_MISSES_46	50182
CORE_MISSES_47	55323
CORE_MISSES_48	53361
CORE_MISSES_49	48821
CORE_MISSES_50	52080
CORE_MISSES_51	52061
CORE_MISSES_52	50165
CORE_MISSES_53	52700
CORE_MISSES_54	51420
CORE_MISSES_55	52060
CORE_MISSES_56	53360
CORE_MISSES_57	52720
CORE_MISSES_58	50800
CORE_MISSES_59	52080
L2_MISSES = 3044047
L2_total_cache_accesses = 3106110
L2_total_cache_misses = 3044047
L2_total_cache_miss_rate = 0.9800
L2_total_cache_pending_hits = 4681
L2_total_cache_reservation_fails = 3413212
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1979708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2228267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1064251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1174237
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1493
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 170
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10608
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9953687
icnt_total_pkts_simt_to_mem=7814695
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2870
gpu_ipc_2 =     194.0517
gpu_ipc_3 =     277.5190
gpu_tot_sim_cycle_stream_1 = 4236335
gpu_tot_sim_cycle_stream_2 = 4236335
gpu_tot_sim_cycle_stream_3 = 4232829
gpu_sim_insn_1 = 5452288
gpu_sim_insn_2 = 822067808
gpu_sim_insn_3 = 1174690560
gpu_sim_cycle = 4236336
gpu_sim_insn = 2002210656
gpu_ipc =     472.6279
gpu_tot_sim_cycle = 4236336
gpu_tot_sim_insn = 2002210656
gpu_tot_ipc =     472.6279
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18698457
gpu_stall_icnt2sh    = 84634
gpu_total_sim_rate=255253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31646888
	L1I_total_cache_misses = 28789
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43441
L1D_cache:
	L1D_cache_core[0]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 63653, Miss = 63653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3791280
	L1D_cache_core[11]: Access = 65905, Miss = 65905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3791720
	L1D_cache_core[12]: Access = 68011, Miss = 68011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3799781
	L1D_cache_core[13]: Access = 64558, Miss = 64558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3847761
	L1D_cache_core[14]: Access = 69761, Miss = 69761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3812790
	L1D_cache_core[15]: Access = 67189, Miss = 67189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3809340
	L1D_cache_core[16]: Access = 66083, Miss = 66083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3809339
	L1D_cache_core[17]: Access = 65159, Miss = 65159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3805258
	L1D_cache_core[18]: Access = 65407, Miss = 65407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3806790
	L1D_cache_core[19]: Access = 65694, Miss = 65694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3811899
	L1D_cache_core[20]: Access = 64644, Miss = 64644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3808247
	L1D_cache_core[21]: Access = 65349, Miss = 65349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3798892
	L1D_cache_core[22]: Access = 65199, Miss = 65199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3778024
	L1D_cache_core[23]: Access = 63805, Miss = 63805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3845210
	L1D_cache_core[24]: Access = 64229, Miss = 64229, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3858149
	L1D_cache_core[25]: Access = 65095, Miss = 65095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3830569
	L1D_cache_core[26]: Access = 66917, Miss = 66917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3848177
	L1D_cache_core[27]: Access = 66056, Miss = 66056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3794754
	L1D_cache_core[28]: Access = 65454, Miss = 65454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3832997
	L1D_cache_core[29]: Access = 64061, Miss = 64061, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3801443
	L1D_cache_core[30]: Access = 64440, Miss = 64440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3745615
	L1D_cache_core[31]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3748661
	L1D_cache_core[32]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3787242
	L1D_cache_core[33]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713938
	L1D_cache_core[34]: Access = 62460, Miss = 62460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3686790
	L1D_cache_core[35]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3733595
	L1D_cache_core[36]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3709200
	L1D_cache_core[37]: Access = 62560, Miss = 62560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3686917
	L1D_cache_core[38]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3661335
	L1D_cache_core[39]: Access = 61240, Miss = 61240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696262
	L1D_cache_core[40]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3739627
	L1D_cache_core[41]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3766168
	L1D_cache_core[42]: Access = 61200, Miss = 61200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3732693
	L1D_cache_core[43]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3782874
	L1D_cache_core[44]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3769768
	L1D_cache_core[45]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3679917
	L1D_cache_core[46]: Access = 61260, Miss = 61260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3730252
	L1D_cache_core[47]: Access = 65100, Miss = 65100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3646727
	L1D_cache_core[48]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696388
	L1D_cache_core[49]: Access = 58580, Miss = 58580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3729951
	L1D_cache_core[50]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3733206
	L1D_cache_core[51]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3758255
	L1D_cache_core[52]: Access = 60580, Miss = 60580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3711665
	L1D_cache_core[53]: Access = 63100, Miss = 63100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3748753
	L1D_cache_core[54]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3721322
	L1D_cache_core[55]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3674890
	L1D_cache_core[56]: Access = 64420, Miss = 64420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3741608
	L1D_cache_core[57]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3664564
	L1D_cache_core[58]: Access = 60560, Miss = 60560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696640
	L1D_cache_core[59]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3723820
	L1D_total_cache_accesses = 3187973
	L1D_total_cache_misses = 3187973
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 187906092
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 158930
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1913346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 151683486
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 157810
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1274627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36222606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31618099
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28789
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43441
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
911, 631, 910, 631, 721, 631, 707, 631, 631, 584, 631, 431, 631, 266, 631, 260, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2003483648
gpgpu_n_tot_w_icount = 62608864
gpgpu_n_stall_shd_mem = 230236299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2454423
gpgpu_n_mem_write_global = 1274565
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 61762048
gpgpu_n_store_insn = 40788192
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5085760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 230236299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:356823812	W0_Idle:30188812	W0_Scoreboard:58738333	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62609363
Warp Occupancy Distribution:
Stall:128490112	W0_Idle:16008321	W0_Scoreboard:11826630	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13128377
Warp Occupancy Distribution:
Stall:115012550	W0_Idle:6461021	W0_Scoreboard:22934087	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25045782
warp_utilization0: 0.123159
warp_utilization1: 0.077475
warp_utilization2: 0.147803
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15306168 {8:1913271,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 173340840 {136:1274565,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 21937344 {40:536784,72:2001,136:2367,}
traffic_breakdown_coretomem[INST_ACC_R] = 16880 {8:2110,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260179968 {136:1913088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10195584 {8:1274448,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 21932344 {40:536659,72:2001,136:2367,}
traffic_breakdown_memtocore[INST_ACC_R] = 286960 {136:2110,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1415 
averagemflatency_1 = 1322 
averagemflatency_2= 1451 
averagemflatency_3 = 1469 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 4236335 
mrq_lat_table:1495440 	44372 	73316 	167819 	506332 	863074 	1161539 	877742 	211468 	3466 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6555 	95709 	917241 	2182409 	523954 	2754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18348 	22196 	84860 	180133 	203131 	514792 	1382049 	1213302 	110852 	1283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2113496 	338647 	1988 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	11037 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	357 	8109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938       939      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.342084  1.357150  1.363337  1.375866  1.351477  1.361354  1.355483  1.364568  1.346482  1.363834  1.353780  1.357598  1.353564  1.366668  1.358127  1.369912 
dram[1]:  1.357417  1.368616  1.362372  1.372643  1.359646  1.360851  1.359957  1.361664  1.354004  1.354992  1.361850  1.367516  1.361976  1.363583  1.363273  1.366641 
dram[2]:  1.361764  1.353236  1.375712  1.367696  1.357374  1.337948  1.367091  1.357837  1.361282  1.358107  1.357558  1.351528  1.359849  1.348725  1.372660  1.355613 
dram[3]:  1.371323  1.365032  1.365407  1.368295  1.359050  1.352051  1.368388  1.355127  1.360403  1.354884  1.357243  1.360168  1.360135  1.366935  1.363692  1.360597 
dram[4]:  1.352091  1.367742  1.356834  1.377050  1.357859  1.355116  1.356815  1.370430  1.352436  1.367971  1.332189  1.361180  1.357574  1.369251  1.355795  1.363908 
dram[5]:  1.363432  1.364955  1.365357  1.369432  1.361348  1.357720  1.362099  1.358437  1.355700  1.357425  1.354713  1.365111  1.358510  1.365113  1.367225  1.363612 
average row locality = 5404580/3972900 = 1.360361
average row locality_1 = 1877216/1548629 = 1.212179
average row locality_2 = 1793044/1234682 = 1.452231
average row locality_3 = 1734320/1189589 = 1.457915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     39986     38261     37943     37101     38974     37958     39116     38326     39373     37638     38741     38295     38993     37775     38542     37653 
dram[1]:     37779     37004     37692     36951     37865     37757     38095     38107     38212     38087     37794     37489     37779     37664     37787     37633 
dram[2]:     37837     38779     37164     37894     38512     41160     37940     39379     37925     38449     38124     38867     38303     39559     37389     39052 
dram[3]:     36990     37423     37458     37180     37946     38786     37573     38681     37616     38022     37936     37630     37882     37313     37750     38027 
dram[4]:     38889     37783     38528     37188     38622     39045     39224     37877     38551     37725     41031     38151     38399     37833     38705     38274 
dram[5]:     37592     37338     37536     37309     37796     38525     37870     38429     38144     37935     38053     37377     38140     37566     37573     37938 
total reads: 3659862
bank skew: 41160/36951 = 1.11
chip skew: 616333/603695 = 1.02
number of total write accesses:
dram[0]:     19983     18267     17992     17116     19026     17997     19167     18380     19442     17706     18774     18326     19060     17833     18608     17713 
dram[1]:     17797     17018     17762     17000     17927     17812     18163     18176     18296     18156     17843     17534     17856     17737     17855     17692 
dram[2]:     17836     18789     17212     17908     18553     21185     18002     19434     18006     18512     18159     18900     18366     19619     17457     19100 
dram[3]:     16999     17455     17516     17233     18002     18833     17636     18752     17698     18100     17977     17672     17958     17394     17821     18084 
dram[4]:     18898     17787     18573     17222     18662     19080     19291     17943     18630     17790     21056     18176     18469     17902     18759     18324 
dram[5]:     17612     17353     17578     17382     17860     18578     17946     18500     18228     18014     18089     17426     18214     17648     17642     17997 
total reads: 1744811
bank skew: 21185/16999 = 1.25
chip skew: 297038/284624 = 1.04
average mf latency per bank:
dram[0]:       1057       932      1052       941      1060       947      1060       952      1041       928      1047       929      1049       941      1066       955
dram[1]:        861       870       868       878       881       878       877       882       857       862       866       872       866       875       880       883
dram[2]:        954      1212       966      1226       966      1638       972      1232       954      1217       955      1219       964      1227       979      1239
dram[3]:        862       916       863       923       875       944       874       929       861       915       867       917       870       928       878       940
dram[4]:       1061      1046      1056      1055      1073      1062      1077      1063      1057      1049      1091      1044      1064      1055      1077      1077
dram[5]:        885       885       891       891       895       898       898       900       882       880       887       888       890       892       905       908
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2432195 n_act=669853 n_pre=669839 n_req=827181 n_req_1=83325 n_req_2=306333 n_req_3=437523 n_rd=1229314 n_write=590762 bw_util=0.5917 bw_util_1=0.0596 bw_util_2=0.2191 bw_util_3=0.313 blp=10.114296 blp_1= 1.730029 blp_2= 3.661271 blp_3= 4.969278
 n_activity=5587276 dram_eff=0.5922 dram_eff_1=0.05965 dram_eff_2=0.2193 dram_eff_3=0.3132
bk0: 79970a 2153815i bk1: 76522a 2274617i bk2: 75886a 2246890i bk3: 74200a 2292819i bk4: 77948a 1955505i bk5: 75912a 1998528i bk6: 78224a 1755653i bk7: 76650a 1772902i bk8: 78742a 2208353i bk9: 75274a 2346499i bk10: 77478a 2147293i bk11: 76586a 2121835i bk12: 77986a 1959353i bk13: 75548a 2035290i bk14: 77084a 1836719i bk15: 75304a 1870269i 
bw_dist = 0.060	0.219	0.313	0.407	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5306
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2511209 n_act=652085 n_pre=652073 n_req=816099 n_req_1=72614 n_req_2=305967 n_req_3=437518 n_rd=1207362 n_write=569234 bw_util=0.5838 bw_util_1=0.05194 bw_util_2=0.2188 bw_util_3=0.313 blp=9.673853 blp_1= 1.676172 blp_2= 3.655742 blp_3= 4.934580
 n_activity=5572227 dram_eff=0.5858 dram_eff_1=0.05212 dram_eff_2=0.2196 dram_eff_3=0.3141
bk0: 75552a 2494889i bk1: 74006a 2505421i bk2: 75384a 2347128i bk3: 73898a 2370002i bk4: 75726a 2181791i bk5: 75514a 2117576i bk6: 76187a 1994047i bk7: 76212a 1907145i bk8: 76424a 2429275i bk9: 76174a 2344456i bk10: 75588a 2325851i bk11: 74976a 2302720i bk12: 75556a 2200621i bk13: 75328a 2139990i bk14: 75574a 2023380i bk15: 75263a 1971435i 
bw_dist = 0.052	0.219	0.313	0.413	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3963
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2420803 n_act=672239 n_pre=672227 n_req=828809 n_req_1=85014 n_req_2=306273 n_req_3=437522 n_rd=1232632 n_write=594062 bw_util=0.5928 bw_util_1=0.06081 bw_util_2=0.2191 bw_util_3=0.313 blp=10.175022 blp_1= 1.763758 blp_2= 3.706260 blp_3= 4.991630
 n_activity=5589839 dram_eff=0.5931 dram_eff_1=0.06083 dram_eff_2=0.2192 dram_eff_3=0.3131
bk0: 75674a 2418698i bk1: 77558a 2206941i bk2: 74326a 2338618i bk3: 75788a 2173669i bk4: 77020a 2022598i bk5: 82312a 1569043i bk6: 75875a 1928332i bk7: 78754a 1622832i bk8: 75850a 2380693i bk9: 76894a 2241848i bk10: 76248a 2215169i bk11: 77732a 2029907i bk12: 76606a 2035092i bk13: 79118a 1771117i bk14: 74778a 1983404i bk15: 78099a 1661554i 
bw_dist = 0.061	0.219	0.313	0.407	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7805
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2507131 n_act=653103 n_pre=653088 n_req=816550 n_req_1=73226 n_req_2=305802 n_req_3=437522 n_rd=1208400 n_write=570241 bw_util=0.5841 bw_util_1=0.05238 bw_util_2=0.2187 bw_util_3=0.313 blp=9.704492 blp_1= 1.682140 blp_2= 3.661525 blp_3= 4.939663
 n_activity=5571693 dram_eff=0.5862 dram_eff_1=0.05257 dram_eff_2=0.2195 dram_eff_3=0.3141
bk0: 73978a 2579877i bk1: 74844a 2449903i bk2: 74914a 2376388i bk3: 74360a 2340202i bk4: 75892a 2173585i bk5: 77572a 1966762i bk6: 75146a 2058851i bk7: 77362a 1827696i bk8: 75232a 2474726i bk9: 76044a 2364048i bk10: 75872a 2312535i bk11: 75256a 2280638i bk12: 75762a 2178976i bk13: 74620a 2176007i bk14: 75492a 2026387i bk15: 76054a 1894098i 
bw_dist = 0.052	0.219	0.313	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.513
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2424832 n_act=671209 n_pre=671197 n_req=828251 n_req_1=84597 n_req_2=306158 n_req_3=437496 n_rd=1231623 n_write=593102 bw_util=0.5924 bw_util_1=0.06051 bw_util_2=0.219 bw_util_3=0.3129 blp=10.149094 blp_1= 1.743397 blp_2= 3.672320 blp_3= 4.975585
 n_activity=5588462 dram_eff=0.5928 dram_eff_1=0.06055 dram_eff_2=0.2191 dram_eff_3=0.3131
bk0: 77778a 2284625i bk1: 75564a 2344585i bk2: 77056a 2171002i bk3: 74376a 2277282i bk4: 77244a 2004066i bk5: 78090a 1860743i bk6: 78445a 1750368i bk7: 75750a 1840156i bk8: 77102a 2320675i bk9: 75450a 2331137i bk10: 82058a 1833444i bk11: 76300a 2123945i bk12: 76794a 2018263i bk13: 75664a 2014406i bk14: 77410a 1814207i bk15: 76542a 1775520i 
bw_dist = 0.061	0.219	0.313	0.407	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6866
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2500867 n_act=654392 n_pre=654377 n_req=817453 n_req_1=74116 n_req_2=305828 n_req_3=437509 n_rd=1210214 n_write=572113 bw_util=0.5847 bw_util_1=0.05302 bw_util_2=0.2187 bw_util_3=0.313 blp=9.742306 blp_1= 1.683579 blp_2= 3.664032 blp_3= 4.951671
 n_activity=5571880 dram_eff=0.5868 dram_eff_1=0.05321 dram_eff_2=0.2195 dram_eff_3=0.3141
bk0: 75184a 2496212i bk1: 74676a 2446454i bk2: 75072a 2348465i bk3: 74616a 2311983i bk4: 75592a 2177755i bk5: 77050a 2005705i bk6: 75734a 2003169i bk7: 76856a 1855149i bk8: 76284a 2419041i bk9: 75870a 2375650i bk10: 76106a 2279467i bk11: 74752a 2306113i bk12: 76276a 2135872i bk13: 75130a 2135000i bk14: 75142a 2054729i bk15: 75874a 1916138i 
bw_dist = 0.053	0.219	0.313	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 318666, Miss = 311675, Miss_rate = 0.978, Pending_hits = 778, Reservation_fails = 406590
L2_cache_bank[1]: Access = 307080, Miss = 303019, Miss_rate = 0.987, Pending_hits = 339, Reservation_fails = 342101
L2_cache_bank[2]: Access = 307052, Miss = 303004, Miss_rate = 0.987, Pending_hits = 365, Reservation_fails = 323882
L2_cache_bank[3]: Access = 304094, Miss = 300693, Miss_rate = 0.989, Pending_hits = 256, Reservation_fails = 338540
L2_cache_bank[4]: Access = 306794, Miss = 303194, Miss_rate = 0.988, Pending_hits = 360, Reservation_fails = 180787
L2_cache_bank[5]: Access = 332919, Miss = 313145, Miss_rate = 0.941, Pending_hits = 512, Reservation_fails = 419017
L2_cache_bank[6]: Access = 304524, Miss = 301168, Miss_rate = 0.989, Pending_hits = 280, Reservation_fails = 301827
L2_cache_bank[7]: Access = 308583, Miss = 303081, Miss_rate = 0.982, Pending_hits = 394, Reservation_fails = 375865
L2_cache_bank[8]: Access = 318908, Miss = 311966, Miss_rate = 0.978, Pending_hits = 687, Reservation_fails = 367411
L2_cache_bank[9]: Access = 308665, Miss = 303895, Miss_rate = 0.985, Pending_hits = 374, Reservation_fails = 299898
L2_cache_bank[10]: Access = 306393, Miss = 302706, Miss_rate = 0.988, Pending_hits = 369, Reservation_fails = 317781
L2_cache_bank[11]: Access = 307246, Miss = 302418, Miss_rate = 0.984, Pending_hits = 407, Reservation_fails = 343109
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318666, Miss = 311675 (0.978), PendingHit = 778 (0.00244)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307080, Miss = 303019 (0.987), PendingHit = 339 (0.0011)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307052, Miss = 303004 (0.987), PendingHit = 365 (0.00119)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304094, Miss = 300693 (0.989), PendingHit = 256 (0.000842)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306794, Miss = 303194 (0.988), PendingHit = 360 (0.00117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332919, Miss = 313145 (0.941), PendingHit = 512 (0.00154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304524, Miss = 301168 (0.989), PendingHit = 280 (0.000919)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308583, Miss = 303081 (0.982), PendingHit = 394 (0.00128)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318908, Miss = 311966 (0.978), PendingHit = 687 (0.00215)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308665, Miss = 303895 (0.985), PendingHit = 374 (0.00121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306393, Miss = 302706 (0.988), PendingHit = 369 (0.0012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307246, Miss = 302418 (0.984), PendingHit = 407 (0.00132)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 1203238
Stream 1: Misses  = 1134197
Stream 2: Accesses  = 1279286
Stream 2: Misses  = 1278424
Stream 3: Accesses  = 2451638
Stream 3: Misses  = 2381540
Stream 1+2: Accesses  = 2482524
Stream 1+2: Misses  = 2412621
Stream 1+2+3: Accesses  = 4934162
Stream 1+2+3: Misses  = 4794161
Total Accesses  = 3730924
MPKI-CORES
CORE_L2MPKI_0	79.953
CORE_L2MPKI_1	88.979
CORE_L2MPKI_2	90.540
CORE_L2MPKI_3	86.971
CORE_L2MPKI_4	89.469
CORE_L2MPKI_5	89.291
CORE_L2MPKI_6	81.700
CORE_L2MPKI_7	88.748
CORE_L2MPKI_8	85.735
CORE_L2MPKI_9	84.406
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 44.088
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	38467
CORE_MISSES_1	48937
CORE_MISSES_2	48619
CORE_MISSES_3	49675
CORE_MISSES_4	51520
CORE_MISSES_5	52240
CORE_MISSES_6	43574
CORE_MISSES_7	52877
CORE_MISSES_8	42371
CORE_MISSES_9	44631
CORE_MISSES_10	63641
CORE_MISSES_11	65889
CORE_MISSES_12	67998
CORE_MISSES_13	64548
CORE_MISSES_14	69750
CORE_MISSES_15	67180
CORE_MISSES_16	66066
CORE_MISSES_17	65142
CORE_MISSES_18	65391
CORE_MISSES_19	65681
CORE_MISSES_20	64635
CORE_MISSES_21	65347
CORE_MISSES_22	65185
CORE_MISSES_23	63790
CORE_MISSES_24	64215
CORE_MISSES_25	65083
CORE_MISSES_26	66898
CORE_MISSES_27	66038
CORE_MISSES_28	65441
CORE_MISSES_29	64045
CORE_MISSES_30	64449
CORE_MISSES_31	63185
CORE_MISSES_32	62505
CORE_MISSES_33	63168
CORE_MISSES_34	62465
CORE_MISSES_35	61843
CORE_MISSES_36	63183
CORE_MISSES_37	62563
CORE_MISSES_38	63143
CORE_MISSES_39	61243
CORE_MISSES_40	63168
CORE_MISSES_41	61864
CORE_MISSES_42	61206
CORE_MISSES_43	61861
CORE_MISSES_44	63146
CORE_MISSES_45	63781
CORE_MISSES_46	61262
CORE_MISSES_47	65103
CORE_MISSES_48	63781
CORE_MISSES_49	58581
CORE_MISSES_50	62480
CORE_MISSES_51	62501
CORE_MISSES_52	60585
CORE_MISSES_53	63101
CORE_MISSES_54	62483
CORE_MISSES_55	62480
CORE_MISSES_56	64420
CORE_MISSES_57	63140
CORE_MISSES_58	60560
CORE_MISSES_59	61840
L2_MISSES = 3659964
L2_total_cache_accesses = 3730924
L2_total_cache_misses = 3659964
L2_total_cache_miss_rate = 0.9810
L2_total_cache_pending_hits = 5121
L2_total_cache_reservation_fails = 4016808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2385344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2629886
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1274508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1373428
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 211
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 111
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13394
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11941774
icnt_total_pkts_simt_to_mem=9379672
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.2870
gpu_ipc_2 =     194.0517
gpu_ipc_3 =     277.5190
gpu_tot_sim_cycle_stream_1 = 4236335
gpu_tot_sim_cycle_stream_2 = 4236335
gpu_tot_sim_cycle_stream_3 = 4232829
gpu_sim_insn_1 = 5452288
gpu_sim_insn_2 = 822067808
gpu_sim_insn_3 = 1174690560
gpu_sim_cycle = 4236336
gpu_sim_insn = 2002210656
gpu_ipc =     472.6279
gpu_tot_sim_cycle = 4236336
gpu_tot_sim_insn = 2002210656
gpu_tot_ipc =     472.6279
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18698457
gpu_stall_icnt2sh    = 84634
gpu_total_sim_rate=255253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31646888
	L1I_total_cache_misses = 28789
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43441
L1D_cache:
	L1D_cache_core[0]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 63653, Miss = 63653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3791280
	L1D_cache_core[11]: Access = 65905, Miss = 65905, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3791720
	L1D_cache_core[12]: Access = 68011, Miss = 68011, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3799781
	L1D_cache_core[13]: Access = 64558, Miss = 64558, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3847761
	L1D_cache_core[14]: Access = 69761, Miss = 69761, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3812790
	L1D_cache_core[15]: Access = 67189, Miss = 67189, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3809340
	L1D_cache_core[16]: Access = 66083, Miss = 66083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3809339
	L1D_cache_core[17]: Access = 65159, Miss = 65159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3805258
	L1D_cache_core[18]: Access = 65407, Miss = 65407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3806790
	L1D_cache_core[19]: Access = 65694, Miss = 65694, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3811899
	L1D_cache_core[20]: Access = 64644, Miss = 64644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3808247
	L1D_cache_core[21]: Access = 65349, Miss = 65349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3798892
	L1D_cache_core[22]: Access = 65199, Miss = 65199, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3778024
	L1D_cache_core[23]: Access = 63805, Miss = 63805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3845210
	L1D_cache_core[24]: Access = 64229, Miss = 64229, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3858149
	L1D_cache_core[25]: Access = 65095, Miss = 65095, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3830569
	L1D_cache_core[26]: Access = 66917, Miss = 66917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3848177
	L1D_cache_core[27]: Access = 66056, Miss = 66056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3794754
	L1D_cache_core[28]: Access = 65454, Miss = 65454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3832997
	L1D_cache_core[29]: Access = 64061, Miss = 64061, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3801443
	L1D_cache_core[30]: Access = 64440, Miss = 64440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3745615
	L1D_cache_core[31]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3748661
	L1D_cache_core[32]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3787242
	L1D_cache_core[33]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3713938
	L1D_cache_core[34]: Access = 62460, Miss = 62460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3686790
	L1D_cache_core[35]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3733595
	L1D_cache_core[36]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3709200
	L1D_cache_core[37]: Access = 62560, Miss = 62560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3686917
	L1D_cache_core[38]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3661335
	L1D_cache_core[39]: Access = 61240, Miss = 61240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696262
	L1D_cache_core[40]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3739627
	L1D_cache_core[41]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3766168
	L1D_cache_core[42]: Access = 61200, Miss = 61200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3732693
	L1D_cache_core[43]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3782874
	L1D_cache_core[44]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3769768
	L1D_cache_core[45]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3679917
	L1D_cache_core[46]: Access = 61260, Miss = 61260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3730252
	L1D_cache_core[47]: Access = 65100, Miss = 65100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3646727
	L1D_cache_core[48]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696388
	L1D_cache_core[49]: Access = 58580, Miss = 58580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3729951
	L1D_cache_core[50]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3733206
	L1D_cache_core[51]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3758255
	L1D_cache_core[52]: Access = 60580, Miss = 60580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3711665
	L1D_cache_core[53]: Access = 63100, Miss = 63100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3748753
	L1D_cache_core[54]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3721322
	L1D_cache_core[55]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3674890
	L1D_cache_core[56]: Access = 64420, Miss = 64420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3741608
	L1D_cache_core[57]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3664564
	L1D_cache_core[58]: Access = 60560, Miss = 60560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696640
	L1D_cache_core[59]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3723820
	L1D_total_cache_accesses = 3187973
	L1D_total_cache_misses = 3187973
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 187906092
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 158930
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1913346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 151683486
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 157810
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1274627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36222606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31618099
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 28789
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43441
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
911, 631, 910, 631, 721, 631, 707, 631, 631, 584, 631, 431, 631, 266, 631, 260, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2003483648
gpgpu_n_tot_w_icount = 62608864
gpgpu_n_stall_shd_mem = 230236299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2454423
gpgpu_n_mem_write_global = 1274565
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 61762048
gpgpu_n_store_insn = 40788192
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5085760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 230236299
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:356823812	W0_Idle:30188812	W0_Scoreboard:58738333	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62609363
Warp Occupancy Distribution:
Stall:128490112	W0_Idle:16008321	W0_Scoreboard:11826630	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13128377
Warp Occupancy Distribution:
Stall:115012550	W0_Idle:6461021	W0_Scoreboard:22934087	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25045782
warp_utilization0: 0.123159
warp_utilization1: 0.077475
warp_utilization2: 0.147803
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15306168 {8:1913271,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 173340840 {136:1274565,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 21937344 {40:536784,72:2001,136:2367,}
traffic_breakdown_coretomem[INST_ACC_R] = 16880 {8:2110,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260179968 {136:1913088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10195584 {8:1274448,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 21932344 {40:536659,72:2001,136:2367,}
traffic_breakdown_memtocore[INST_ACC_R] = 286960 {136:2110,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1415 
averagemflatency_1 = 1322 
averagemflatency_2= 1451 
averagemflatency_3 = 1469 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 4236335 
mrq_lat_table:1495440 	44372 	73316 	167819 	506332 	863074 	1161539 	877742 	211468 	3466 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6555 	95709 	917241 	2182409 	523954 	2754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18348 	22196 	84860 	180133 	203131 	514792 	1382049 	1213302 	110852 	1283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2113496 	338647 	1988 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	11037 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	357 	8109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938       939      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.342084  1.357150  1.363337  1.375866  1.351477  1.361354  1.355483  1.364568  1.346482  1.363834  1.353780  1.357598  1.353564  1.366668  1.358127  1.369912 
dram[1]:  1.357417  1.368616  1.362372  1.372643  1.359646  1.360851  1.359957  1.361664  1.354004  1.354992  1.361850  1.367516  1.361976  1.363583  1.363273  1.366641 
dram[2]:  1.361764  1.353236  1.375712  1.367696  1.357374  1.337948  1.367091  1.357837  1.361282  1.358107  1.357558  1.351528  1.359849  1.348725  1.372660  1.355613 
dram[3]:  1.371323  1.365032  1.365407  1.368295  1.359050  1.352051  1.368388  1.355127  1.360403  1.354884  1.357243  1.360168  1.360135  1.366935  1.363692  1.360597 
dram[4]:  1.352091  1.367742  1.356834  1.377050  1.357859  1.355116  1.356815  1.370430  1.352436  1.367971  1.332189  1.361180  1.357574  1.369251  1.355795  1.363908 
dram[5]:  1.363432  1.364955  1.365357  1.369432  1.361348  1.357720  1.362099  1.358437  1.355700  1.357425  1.354713  1.365111  1.358510  1.365113  1.367225  1.363612 
average row locality = 5404580/3972900 = 1.360361
average row locality_1 = 1877216/1548629 = 1.212179
average row locality_2 = 1793044/1234682 = 1.452231
average row locality_3 = 1734320/1189589 = 1.457915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     39986     38261     37943     37101     38974     37958     39116     38326     39373     37638     38741     38295     38993     37775     38542     37653 
dram[1]:     37779     37004     37692     36951     37865     37757     38095     38107     38212     38087     37794     37489     37779     37664     37787     37633 
dram[2]:     37837     38779     37164     37894     38512     41160     37940     39379     37925     38449     38124     38867     38303     39559     37389     39052 
dram[3]:     36990     37423     37458     37180     37946     38786     37573     38681     37616     38022     37936     37630     37882     37313     37750     38027 
dram[4]:     38889     37783     38528     37188     38622     39045     39224     37877     38551     37725     41031     38151     38399     37833     38705     38274 
dram[5]:     37592     37338     37536     37309     37796     38525     37870     38429     38144     37935     38053     37377     38140     37566     37573     37938 
total reads: 3659862
bank skew: 41160/36951 = 1.11
chip skew: 616333/603695 = 1.02
number of total write accesses:
dram[0]:     19983     18267     17992     17116     19026     17997     19167     18380     19442     17706     18774     18326     19060     17833     18608     17713 
dram[1]:     17797     17018     17762     17000     17927     17812     18163     18176     18296     18156     17843     17534     17856     17737     17855     17692 
dram[2]:     17836     18789     17212     17908     18553     21185     18002     19434     18006     18512     18159     18900     18366     19619     17457     19100 
dram[3]:     16999     17455     17516     17233     18002     18833     17636     18752     17698     18100     17977     17672     17958     17394     17821     18084 
dram[4]:     18898     17787     18573     17222     18662     19080     19291     17943     18630     17790     21056     18176     18469     17902     18759     18324 
dram[5]:     17612     17353     17578     17382     17860     18578     17946     18500     18228     18014     18089     17426     18214     17648     17642     17997 
total reads: 1744811
bank skew: 21185/16999 = 1.25
chip skew: 297038/284624 = 1.04
average mf latency per bank:
dram[0]:       1057       932      1052       941      1060       947      1060       952      1041       928      1047       929      1049       941      1066       955
dram[1]:        861       870       868       878       881       878       877       882       857       862       866       872       866       875       880       883
dram[2]:        954      1212       966      1226       966      1638       972      1232       954      1217       955      1219       964      1227       979      1239
dram[3]:        862       916       863       923       875       944       874       929       861       915       867       917       870       928       878       940
dram[4]:       1061      1046      1056      1055      1073      1062      1077      1063      1057      1049      1091      1044      1064      1055      1077      1077
dram[5]:        885       885       891       891       895       898       898       900       882       880       887       888       890       892       905       908
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2432195 n_act=669853 n_pre=669839 n_req=827181 n_req_1=83325 n_req_2=306333 n_req_3=437523 n_rd=1229314 n_write=590762 bw_util=0.5917 bw_util_1=0.0596 bw_util_2=0.2191 bw_util_3=0.313 blp=10.114296 blp_1= 1.730029 blp_2= 3.661271 blp_3= 4.969278
 n_activity=5587276 dram_eff=0.5922 dram_eff_1=0.05965 dram_eff_2=0.2193 dram_eff_3=0.3132
bk0: 79970a 2153815i bk1: 76522a 2274617i bk2: 75886a 2246890i bk3: 74200a 2292819i bk4: 77948a 1955505i bk5: 75912a 1998528i bk6: 78224a 1755653i bk7: 76650a 1772902i bk8: 78742a 2208353i bk9: 75274a 2346499i bk10: 77478a 2147293i bk11: 76586a 2121835i bk12: 77986a 1959353i bk13: 75548a 2035290i bk14: 77084a 1836719i bk15: 75304a 1870269i 
bw_dist = 0.060	0.219	0.313	0.407	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5306
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2511209 n_act=652085 n_pre=652073 n_req=816099 n_req_1=72614 n_req_2=305967 n_req_3=437518 n_rd=1207362 n_write=569234 bw_util=0.5838 bw_util_1=0.05194 bw_util_2=0.2188 bw_util_3=0.313 blp=9.673853 blp_1= 1.676172 blp_2= 3.655742 blp_3= 4.934580
 n_activity=5572227 dram_eff=0.5858 dram_eff_1=0.05212 dram_eff_2=0.2196 dram_eff_3=0.3141
bk0: 75552a 2494889i bk1: 74006a 2505421i bk2: 75384a 2347128i bk3: 73898a 2370002i bk4: 75726a 2181791i bk5: 75514a 2117576i bk6: 76187a 1994047i bk7: 76212a 1907145i bk8: 76424a 2429275i bk9: 76174a 2344456i bk10: 75588a 2325851i bk11: 74976a 2302720i bk12: 75556a 2200621i bk13: 75328a 2139990i bk14: 75574a 2023380i bk15: 75263a 1971435i 
bw_dist = 0.052	0.219	0.313	0.413	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3963
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2420803 n_act=672239 n_pre=672227 n_req=828809 n_req_1=85014 n_req_2=306273 n_req_3=437522 n_rd=1232632 n_write=594062 bw_util=0.5928 bw_util_1=0.06081 bw_util_2=0.2191 bw_util_3=0.313 blp=10.175022 blp_1= 1.763758 blp_2= 3.706260 blp_3= 4.991630
 n_activity=5589839 dram_eff=0.5931 dram_eff_1=0.06083 dram_eff_2=0.2192 dram_eff_3=0.3131
bk0: 75674a 2418698i bk1: 77558a 2206941i bk2: 74326a 2338618i bk3: 75788a 2173669i bk4: 77020a 2022598i bk5: 82312a 1569043i bk6: 75875a 1928332i bk7: 78754a 1622832i bk8: 75850a 2380693i bk9: 76894a 2241848i bk10: 76248a 2215169i bk11: 77732a 2029907i bk12: 76606a 2035092i bk13: 79118a 1771117i bk14: 74778a 1983404i bk15: 78099a 1661554i 
bw_dist = 0.061	0.219	0.313	0.407	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7805
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2507131 n_act=653103 n_pre=653088 n_req=816550 n_req_1=73226 n_req_2=305802 n_req_3=437522 n_rd=1208400 n_write=570241 bw_util=0.5841 bw_util_1=0.05238 bw_util_2=0.2187 bw_util_3=0.313 blp=9.704492 blp_1= 1.682140 blp_2= 3.661525 blp_3= 4.939663
 n_activity=5571693 dram_eff=0.5862 dram_eff_1=0.05257 dram_eff_2=0.2195 dram_eff_3=0.3141
bk0: 73978a 2579877i bk1: 74844a 2449903i bk2: 74914a 2376388i bk3: 74360a 2340202i bk4: 75892a 2173585i bk5: 77572a 1966762i bk6: 75146a 2058851i bk7: 77362a 1827696i bk8: 75232a 2474726i bk9: 76044a 2364048i bk10: 75872a 2312535i bk11: 75256a 2280638i bk12: 75762a 2178976i bk13: 74620a 2176007i bk14: 75492a 2026387i bk15: 76054a 1894098i 
bw_dist = 0.052	0.219	0.313	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.513
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2424832 n_act=671209 n_pre=671197 n_req=828251 n_req_1=84597 n_req_2=306158 n_req_3=437496 n_rd=1231623 n_write=593102 bw_util=0.5924 bw_util_1=0.06051 bw_util_2=0.219 bw_util_3=0.3129 blp=10.149094 blp_1= 1.743397 blp_2= 3.672320 blp_3= 4.975585
 n_activity=5588462 dram_eff=0.5928 dram_eff_1=0.06055 dram_eff_2=0.2191 dram_eff_3=0.3131
bk0: 77778a 2284625i bk1: 75564a 2344585i bk2: 77056a 2171002i bk3: 74376a 2277282i bk4: 77244a 2004066i bk5: 78090a 1860743i bk6: 78445a 1750368i bk7: 75750a 1840156i bk8: 77102a 2320675i bk9: 75450a 2331137i bk10: 82058a 1833444i bk11: 76300a 2123945i bk12: 76794a 2018263i bk13: 75664a 2014406i bk14: 77410a 1814207i bk15: 76542a 1775520i 
bw_dist = 0.061	0.219	0.313	0.407	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6866
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5591963 n_nop=2500867 n_act=654392 n_pre=654377 n_req=817453 n_req_1=74116 n_req_2=305828 n_req_3=437509 n_rd=1210214 n_write=572113 bw_util=0.5847 bw_util_1=0.05302 bw_util_2=0.2187 bw_util_3=0.313 blp=9.742306 blp_1= 1.683579 blp_2= 3.664032 blp_3= 4.951671
 n_activity=5571880 dram_eff=0.5868 dram_eff_1=0.05321 dram_eff_2=0.2195 dram_eff_3=0.3141
bk0: 75184a 2496212i bk1: 74676a 2446454i bk2: 75072a 2348465i bk3: 74616a 2311983i bk4: 75592a 2177755i bk5: 77050a 2005705i bk6: 75734a 2003169i bk7: 76856a 1855149i bk8: 76284a 2419041i bk9: 75870a 2375650i bk10: 76106a 2279467i bk11: 74752a 2306113i bk12: 76276a 2135872i bk13: 75130a 2135000i bk14: 75142a 2054729i bk15: 75874a 1916138i 
bw_dist = 0.053	0.219	0.313	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 318666, Miss = 311675, Miss_rate = 0.978, Pending_hits = 778, Reservation_fails = 406590
L2_cache_bank[1]: Access = 307080, Miss = 303019, Miss_rate = 0.987, Pending_hits = 339, Reservation_fails = 342101
L2_cache_bank[2]: Access = 307052, Miss = 303004, Miss_rate = 0.987, Pending_hits = 365, Reservation_fails = 323882
L2_cache_bank[3]: Access = 304094, Miss = 300693, Miss_rate = 0.989, Pending_hits = 256, Reservation_fails = 338540
L2_cache_bank[4]: Access = 306794, Miss = 303194, Miss_rate = 0.988, Pending_hits = 360, Reservation_fails = 180787
L2_cache_bank[5]: Access = 332919, Miss = 313145, Miss_rate = 0.941, Pending_hits = 512, Reservation_fails = 419017
L2_cache_bank[6]: Access = 304524, Miss = 301168, Miss_rate = 0.989, Pending_hits = 280, Reservation_fails = 301827
L2_cache_bank[7]: Access = 308583, Miss = 303081, Miss_rate = 0.982, Pending_hits = 394, Reservation_fails = 375865
L2_cache_bank[8]: Access = 318908, Miss = 311966, Miss_rate = 0.978, Pending_hits = 687, Reservation_fails = 367411
L2_cache_bank[9]: Access = 308665, Miss = 303895, Miss_rate = 0.985, Pending_hits = 374, Reservation_fails = 299898
L2_cache_bank[10]: Access = 306393, Miss = 302706, Miss_rate = 0.988, Pending_hits = 369, Reservation_fails = 317781
L2_cache_bank[11]: Access = 307246, Miss = 302418, Miss_rate = 0.984, Pending_hits = 407, Reservation_fails = 343109
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318666, Miss = 311675 (0.978), PendingHit = 778 (0.00244)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307080, Miss = 303019 (0.987), PendingHit = 339 (0.0011)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307052, Miss = 303004 (0.987), PendingHit = 365 (0.00119)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304094, Miss = 300693 (0.989), PendingHit = 256 (0.000842)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306794, Miss = 303194 (0.988), PendingHit = 360 (0.00117)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332919, Miss = 313145 (0.941), PendingHit = 512 (0.00154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304524, Miss = 301168 (0.989), PendingHit = 280 (0.000919)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308583, Miss = 303081 (0.982), PendingHit = 394 (0.00128)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318908, Miss = 311966 (0.978), PendingHit = 687 (0.00215)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308665, Miss = 303895 (0.985), PendingHit = 374 (0.00121)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306393, Miss = 302706 (0.988), PendingHit = 369 (0.0012)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 307246, Miss = 302418 (0.984), PendingHit = 407 (0.00132)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 1203238
Stream 1: Misses  = 1134197
Stream 2: Accesses  = 1279286
Stream 2: Misses  = 1278424
Stream 3: Accesses  = 2451638
Stream 3: Misses  = 2381540
Stream 1+2: Accesses  = 2482524
Stream 1+2: Misses  = 2412621
Stream 1+2+3: Accesses  = 4934162
Stream 1+2+3: Misses  = 4794161
Total Accesses  = 3730924
MPKI-CORES
CORE_L2MPKI_0	79.953
CORE_L2MPKI_1	88.979
CORE_L2MPKI_2	90.540
CORE_L2MPKI_3	86.971
CORE_L2MPKI_4	89.469
CORE_L2MPKI_5	89.291
CORE_L2MPKI_6	81.700
CORE_L2MPKI_7	88.748
CORE_L2MPKI_8	85.735
CORE_L2MPKI_9	84.406
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 44.088
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	38467
CORE_MISSES_1	48937
CORE_MISSES_2	48619
CORE_MISSES_3	49675
CORE_MISSES_4	51520
CORE_MISSES_5	52240
CORE_MISSES_6	43574
CORE_MISSES_7	52877
CORE_MISSES_8	42371
CORE_MISSES_9	44631
CORE_MISSES_10	63641
CORE_MISSES_11	65889
CORE_MISSES_12	67998
CORE_MISSES_13	64548
CORE_MISSES_14	69750
CORE_MISSES_15	67180
CORE_MISSES_16	66066
CORE_MISSES_17	65142
CORE_MISSES_18	65391
CORE_MISSES_19	65681
CORE_MISSES_20	64635
CORE_MISSES_21	65347
CORE_MISSES_22	65185
CORE_MISSES_23	63790
CORE_MISSES_24	64215
CORE_MISSES_25	65083
CORE_MISSES_26	66898
CORE_MISSES_27	66038
CORE_MISSES_28	65441
CORE_MISSES_29	64045
CORE_MISSES_30	64449
CORE_MISSES_31	63185
CORE_MISSES_32	62505
CORE_MISSES_33	63168
CORE_MISSES_34	62465
CORE_MISSES_35	61843
CORE_MISSES_36	63183
CORE_MISSES_37	62563
CORE_MISSES_38	63143
CORE_MISSES_39	61243
CORE_MISSES_40	63168
CORE_MISSES_41	61864
CORE_MISSES_42	61206
CORE_MISSES_43	61861
CORE_MISSES_44	63146
CORE_MISSES_45	63781
CORE_MISSES_46	61262
CORE_MISSES_47	65103
CORE_MISSES_48	63781
CORE_MISSES_49	58581
CORE_MISSES_50	62480
CORE_MISSES_51	62501
CORE_MISSES_52	60585
CORE_MISSES_53	63101
CORE_MISSES_54	62483
CORE_MISSES_55	62480
CORE_MISSES_56	64420
CORE_MISSES_57	63140
CORE_MISSES_58	60560
CORE_MISSES_59	61840
L2_MISSES = 3659964
L2_total_cache_accesses = 3730924
L2_total_cache_misses = 3659964
L2_total_cache_miss_rate = 0.9810
L2_total_cache_pending_hits = 5121
L2_total_cache_reservation_fails = 4016808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2385344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2629886
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1274508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1373428
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 211
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 111
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13394
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11941774
icnt_total_pkts_simt_to_mem=9379672
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3002
gpu_ipc_2 =     193.7920
gpu_ipc_3 =     275.4937
gpu_tot_sim_cycle_stream_1 = 4982141
gpu_tot_sim_cycle_stream_2 = 4982141
gpu_tot_sim_cycle_stream_3 = 4974604
gpu_sim_insn_1 = 6477536
gpu_sim_insn_2 = 965499296
gpu_sim_insn_3 = 1370472320
gpu_sim_cycle = 4982142
gpu_sim_insn = 2342449152
gpu_ipc =     470.1691
gpu_tot_sim_cycle = 4982142
gpu_tot_sim_insn = 2342449152
gpu_tot_ipc =     470.1691
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22484557
gpu_stall_icnt2sh    = 93040
gpu_total_sim_rate=255893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37022375
	L1I_total_cache_misses = 31356
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43441
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 75349, Miss = 75349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4505575
	L1D_cache_core[11]: Access = 76865, Miss = 76865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4505650
	L1D_cache_core[12]: Access = 79668, Miss = 79668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4515234
	L1D_cache_core[13]: Access = 75178, Miss = 75178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4568639
	L1D_cache_core[14]: Access = 81236, Miss = 81236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4531032
	L1D_cache_core[15]: Access = 78052, Miss = 78052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4524149
	L1D_cache_core[16]: Access = 78677, Miss = 78677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4516753
	L1D_cache_core[17]: Access = 76186, Miss = 76186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4521597
	L1D_cache_core[18]: Access = 77941, Miss = 77941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4515657
	L1D_cache_core[19]: Access = 77045, Miss = 77045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4526343
	L1D_cache_core[20]: Access = 76794, Miss = 76794, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4514805
	L1D_cache_core[21]: Access = 76766, Miss = 76766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4506718
	L1D_cache_core[22]: Access = 76631, Miss = 76631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4493695
	L1D_cache_core[23]: Access = 74910, Miss = 74910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4566393
	L1D_cache_core[24]: Access = 75325, Miss = 75325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4578158
	L1D_cache_core[25]: Access = 76552, Miss = 76552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540977
	L1D_cache_core[26]: Access = 78335, Miss = 78335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4565414
	L1D_cache_core[27]: Access = 77872, Miss = 77872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4508411
	L1D_cache_core[28]: Access = 77219, Miss = 77219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540445
	L1D_cache_core[29]: Access = 74704, Miss = 74704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4520593
	L1D_cache_core[30]: Access = 74860, Miss = 74860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4423963
	L1D_cache_core[31]: Access = 73600, Miss = 73600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4402732
	L1D_cache_core[32]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4415768
	L1D_cache_core[33]: Access = 73560, Miss = 73560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4409673
	L1D_cache_core[34]: Access = 72880, Miss = 72880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4325468
	L1D_cache_core[35]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4378474
	L1D_cache_core[36]: Access = 74240, Miss = 74240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4391596
	L1D_cache_core[37]: Access = 72320, Miss = 72320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4360348
	L1D_cache_core[38]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4312129
	L1D_cache_core[39]: Access = 71640, Miss = 71640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4368577
	L1D_cache_core[40]: Access = 72940, Miss = 72940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4383079
	L1D_cache_core[41]: Access = 72280, Miss = 72280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4434105
	L1D_cache_core[42]: Access = 71620, Miss = 71620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4396752
	L1D_cache_core[43]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4446546
	L1D_cache_core[44]: Access = 73560, Miss = 73560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4458272
	L1D_cache_core[45]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4335876
	L1D_cache_core[46]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4354781
	L1D_cache_core[47]: Access = 75520, Miss = 75520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4289399
	L1D_cache_core[48]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4359972
	L1D_cache_core[49]: Access = 68980, Miss = 68980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4378407
	L1D_cache_core[50]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4421040
	L1D_cache_core[51]: Access = 72260, Miss = 72260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4422893
	L1D_cache_core[52]: Access = 71000, Miss = 71000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4391649
	L1D_cache_core[53]: Access = 73520, Miss = 73520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4409533
	L1D_cache_core[54]: Access = 72240, Miss = 72240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4375243
	L1D_cache_core[55]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4346866
	L1D_cache_core[56]: Access = 75480, Miss = 75480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4352200
	L1D_cache_core[57]: Access = 73560, Miss = 73560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4346059
	L1D_cache_core[58]: Access = 70340, Miss = 70340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4332214
	L1D_cache_core[59]: Access = 72260, Miss = 72260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4391390
	L1D_total_cache_accesses = 3729597
	L1D_total_cache_misses = 3729597
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 221986271
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 185462
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2238349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179225076
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184342
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1491248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42761195
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36991019
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31356
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43441
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1233, 631, 1201, 631, 816, 631, 802, 631, 631, 622, 631, 527, 631, 128, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2343936480
gpgpu_n_tot_w_icount = 73248015
gpgpu_n_stall_shd_mem = 271771085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2885578
gpgpu_n_mem_write_global = 1491193
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 72267904
gpgpu_n_store_insn = 47720032
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5934784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 271771085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:418846831	W0_Idle:36793421	W0_Scoreboard:68968162	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:73248626
Warp Occupancy Distribution:
Stall:149528298	W0_Idle:20512979	W0_Scoreboard:13836999	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15407404
Warp Occupancy Distribution:
Stall:135930231	W0_Idle:7124038	W0_Scoreboard:26881789	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29349622
warp_utilization0: 0.122519
warp_utilization1: 0.077313
warp_utilization2: 0.147274
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17906176 {8:2238272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202802248 {136:1491193,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 26206576 {40:642605,72:2140,136:2561,}
traffic_breakdown_coretomem[INST_ACC_R] = 18320 {8:2290,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 304367184 {136:2237994,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11928208 {8:1491026,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 26198576 {40:642405,72:2140,136:2561,}
traffic_breakdown_memtocore[INST_ACC_R] = 311440 {136:2290,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1425 
averagemflatency_1 = 1327 
averagemflatency_2= 1463 
averagemflatency_3 = 1481 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 4982141 
mrq_lat_table:1757485 	52294 	86487 	197692 	594675 	1016145 	1366718 	1034760 	250750 	4047 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7215 	106194 	1048863 	2585782 	625321 	2811 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20086 	24787 	95762 	201535 	233473 	602229 	1630796 	1441727 	127218 	1285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2493566 	389501 	2049 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	227616 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	409 	9549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.340186  1.353568  1.360193  1.371801  1.348330  1.358436  1.352891  1.361581  1.344327  1.359272  1.351526  1.354374  1.350989  1.362850  1.354383  1.365524 
dram[1]:  1.355005  1.365691  1.358865  1.367173  1.356423  1.357471  1.355895  1.359138  1.350006  1.350947  1.358962  1.363541  1.358054  1.360066  1.359866  1.361520 
dram[2]:  1.357984  1.351548  1.369558  1.363844  1.353370  1.336007  1.362214  1.355152  1.355565  1.353792  1.354911  1.349421  1.356333  1.346837  1.367850  1.353339 
dram[3]:  1.367599  1.362238  1.362567  1.364795  1.356343  1.349390  1.364440  1.351922  1.356860  1.349905  1.354267  1.356124  1.356288  1.361076  1.358898  1.354996 
dram[4]:  1.349695  1.365665  1.354182  1.372168  1.354078  1.351776  1.353461  1.366018  1.349159  1.362836  1.331158  1.356955  1.354651  1.364689  1.352650  1.359562 
dram[5]:  1.361507  1.361254  1.360637  1.363686  1.357884  1.353977  1.359258  1.355109  1.351597  1.353219  1.353027  1.361534  1.354905  1.360744  1.363146  1.360311 
average row locality = 6361065/4688127 = 1.356846
average row locality_1 = 2237126/1851489 = 1.208285
average row locality_2 = 2101553/1448616 = 1.450732
average row locality_3 = 2022386/1388022 = 1.457027
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46759     44902     44580     43623     45692     44502     45908     45059     46085     44285     45400     44925     45853     44444     45239     44308 
dram[1]:     44366     43473     44298     43578     44416     44293     44840     44850     44882     44782     44369     44082     44525     44398     44437     44291 
dram[2]:     44556     45370     43792     44475     45180     48140     44699     46258     44608     45136     44747     45530     45093     46417     43974     45748 
dram[3]:     43460     43956     44043     43713     44490     45485     44232     45528     44191     44745     44551     44263     44696     44075     44396     44775 
dram[4]:     45591     44269     45200     43695     45335     45845     45998     44571     45239     44397     47974     44868     45147     44566     45419     45082 
dram[5]:     44092     43864     44229     43910     44346     45211     44618     45262     44846     44611     44717     43982     44966     44242     44143     44603 
total reads: 4300604
bank skew: 48140/43460 = 1.11
chip skew: 723723/709880 = 1.02
number of total write accesses:
dram[0]:     23392     21523     21219     20213     22374     21177     22574     21717     22760     20957     22079     21610     22504     21090     21934     20990 
dram[1]:     21015     20105     20952     20202     21125     20981     21510     21514     21570     21460     21065     20768     21179     21052     21148     20986 
dram[2]:     21184     22008     20417     21088     21847     24818     21367     22913     21286     21810     21422     22215     21743     23069     20665     22440 
dram[3]:     20106     20595     20698     20345     21195     22173     20908     22185     20884     21427     21242     20953     21364     20734     21092     21467 
dram[4]:     22215     20906     21834     20329     22009     22517     22659     21226     21910     21064     24655     21542     21808     21216     22108     21769 
dram[5]:     20728     20507     20858     20561     21047     21907     21288     21927     21535     21284     21402     20668     21633     20894     20846     21300 
total reads: 2060557
bank skew: 24818/20105 = 1.23
chip skew: 350292/336632 = 1.04
average mf latency per bank:
dram[0]:       1051       935      1048       945      1055       950      1056       954      1037       930      1044       933      1046       945      1061       958
dram[1]:        874       878       880       885       891       885       889       889       870       870       878       878       879       883       893       891
dram[2]:        971      1208       984      1221       981      1577       988      1227       971      1212       973      1213       981      1221       995      1232
dram[3]:        873       920       872       926       882       943       884       931       872       915       875       920       879       930       887       939
dram[4]:       1061      1047      1057      1054      1072      1059      1076      1061      1058      1046      1085      1043      1065      1054      1077      1073
dram[5]:        896       895       900       901       905       906       908       909       892       890       896       897       900       902       916       916
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2858801 n_act=789170 n_pre=789154 n_req=970139 n_req_1=100013 n_req_2=359683 n_req_3=510443 n_rd=1443088 n_write=696214 bw_util=0.5901 bw_util_1=0.06083 bw_util_2=0.2188 bw_util_3=0.3105 blp=10.116920 blp_1= 1.739914 blp_2= 3.646419 blp_3= 4.934173
 n_activity=6571051 dram_eff=0.5905 dram_eff_1=0.06088 dram_eff_2=0.2189 dram_eff_3=0.3107
bk0: 93512a 2555812i bk1: 89802a 2678935i bk2: 89156a 2638550i bk3: 87240a 2686324i bk4: 91374a 2303578i bk5: 89002a 2358295i bk6: 91816a 2068419i bk7: 90116a 2074790i bk8: 92168a 2618560i bk9: 88568a 2743707i bk10: 90800a 2530726i bk11: 89850a 2491779i bk12: 91702a 2295360i bk13: 88888a 2377605i bk14: 90478a 2160344i bk15: 88616a 2181369i 
bw_dist = 0.061	0.219	0.310	0.409	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5195
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2942935 n_act=770267 n_pre=770255 n_req=958370 n_req_1=88562 n_req_2=359370 n_req_3=510438 n_rd=1419728 n_write=673242 bw_util=0.5829 bw_util_1=0.05387 bw_util_2=0.2186 bw_util_3=0.3105 blp=9.711900 blp_1= 1.692711 blp_2= 3.640858 blp_3= 4.895922
 n_activity=6555572 dram_eff=0.5848 dram_eff_1=0.05404 dram_eff_2=0.2193 dram_eff_3=0.3115
bk0: 88728a 2926119i bk1: 86944a 2934955i bk2: 88596a 2749318i bk3: 87156a 2754887i bk4: 88832a 2559194i bk5: 88586a 2480881i bk6: 89676a 2322084i bk7: 89698a 2219191i bk8: 89760a 2846698i bk9: 89562a 2744796i bk10: 88736a 2728963i bk11: 88162a 2691132i bk12: 89050a 2558027i bk13: 88790a 2484870i bk14: 88874a 2358322i bk15: 88578a 2290894i 
bw_dist = 0.054	0.219	0.310	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4859
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2843484 n_act=792491 n_pre=792475 n_req=972218 n_req_1=102277 n_req_2=359503 n_req_3=510438 n_rd=1447408 n_write=700569 bw_util=0.5913 bw_util_1=0.06221 bw_util_2=0.2186 bw_util_3=0.3105 blp=10.191458 blp_1= 1.776485 blp_2= 3.695427 blp_3= 4.957247
 n_activity=6574212 dram_eff=0.5915 dram_eff_1=0.06223 dram_eff_2=0.2187 dram_eff_3=0.3106
bk0: 89112a 2827269i bk1: 90736a 2609949i bk2: 87582a 2726726i bk3: 88946a 2550245i bk4: 90360a 2371932i bk5: 96278a 1862101i bk6: 89398a 2239346i bk7: 92514a 1905093i bk8: 89216a 2785701i bk9: 90270a 2632016i bk10: 89484a 2599291i bk11: 91060a 2389635i bk12: 90184a 2369247i bk13: 92834a 2080726i bk14: 87938a 2320339i bk15: 91496a 1957929i 
bw_dist = 0.062	0.219	0.310	0.408	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7798
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2937053 n_act=771749 n_pre=771737 n_req=959005 n_req_1=89356 n_req_2=359211 n_req_3=510438 n_rd=1421172 n_write=674716 bw_util=0.5833 bw_util_1=0.05435 bw_util_2=0.2185 bw_util_3=0.3105 blp=9.746500 blp_1= 1.696292 blp_2= 3.644683 blp_3= 4.900948
 n_activity=6555632 dram_eff=0.5851 dram_eff_1=0.05452 dram_eff_2=0.2192 dram_eff_3=0.3115
bk0: 86920a 3019776i bk1: 87912a 2871313i bk2: 88086a 2778317i bk3: 87426a 2737533i bk4: 88980a 2550908i bk5: 90964a 2316585i bk6: 88460a 2392167i bk7: 91052a 2122229i bk8: 88382a 2899666i bk9: 89488a 2762051i bk10: 89100a 2708156i bk11: 88526a 2657835i bk12: 89388a 2525132i bk13: 88150a 2510810i bk14: 88792a 2357755i bk15: 89546a 2202254i 
bw_dist = 0.054	0.218	0.310	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5949
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2847906 n_act=791334 n_pre=791319 n_req=971784 n_req_1=101657 n_req_2=359713 n_req_3=510414 n_rd=1446348 n_write=699520 bw_util=0.5911 bw_util_1=0.06183 bw_util_2=0.2188 bw_util_3=0.3105 blp=10.165094 blp_1= 1.753861 blp_2= 3.660878 blp_3= 4.944690
 n_activity=6572785 dram_eff=0.5914 dram_eff_1=0.06186 dram_eff_2=0.2189 dram_eff_3=0.3106
bk0: 91182a 2693357i bk1: 88538a 2759460i bk2: 90396a 2550859i bk3: 87388a 2665425i bk4: 90664a 2355652i bk5: 91688a 2177367i bk6: 91996a 2057367i bk7: 89142a 2145976i bk8: 90478a 2732673i bk9: 88786a 2722761i bk10: 95946a 2178226i bk11: 89732a 2486859i bk12: 90292a 2361093i bk13: 89122a 2342094i bk14: 90836a 2129059i bk15: 90162a 2063666i 
bw_dist = 0.062	0.219	0.310	0.408	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6856
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2930252 n_act=773093 n_pre=773083 n_req=960143 n_req_1=90308 n_req_2=359407 n_req_3=510428 n_rd=1423239 n_write=676760 bw_util=0.584 bw_util_1=0.05492 bw_util_2=0.2186 bw_util_3=0.3105 blp=9.791562 blp_1= 1.697155 blp_2= 3.651775 blp_3= 4.918028
 n_activity=6555335 dram_eff=0.5859 dram_eff_1=0.0551 dram_eff_2=0.2193 dram_eff_3=0.3115
bk0: 88182a 2930262i bk1: 87726a 2864487i bk2: 88452a 2736651i bk3: 87818a 2695659i bk4: 88692a 2547656i bk5: 90420a 2345262i bk6: 89232a 2323206i bk7: 90523a 2148560i bk8: 89692a 2827446i bk9: 89222a 2771193i bk10: 89428a 2665721i bk11: 87956a 2685269i bk12: 89932a 2475515i bk13: 88474a 2482157i bk14: 88284a 2398421i bk15: 89206a 2222967i 
bw_dist = 0.055	0.219	0.310	0.413	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6458

========= L2 cache stats =========
L2_cache_bank[0]: Access = 373116, Miss = 365535, Miss_rate = 0.980, Pending_hits = 816, Reservation_fails = 446510
L2_cache_bank[1]: Access = 360641, Miss = 356055, Miss_rate = 0.987, Pending_hits = 381, Reservation_fails = 379591
L2_cache_bank[2]: Access = 360699, Miss = 356149, Miss_rate = 0.987, Pending_hits = 402, Reservation_fails = 359482
L2_cache_bank[3]: Access = 357689, Miss = 353764, Miss_rate = 0.989, Pending_hits = 278, Reservation_fails = 379454
L2_cache_bank[4]: Access = 360739, Miss = 356662, Miss_rate = 0.989, Pending_hits = 382, Reservation_fails = 261221
L2_cache_bank[5]: Access = 387764, Miss = 367089, Miss_rate = 0.947, Pending_hits = 567, Reservation_fails = 536149
L2_cache_bank[6]: Access = 357924, Miss = 354075, Miss_rate = 0.989, Pending_hits = 303, Reservation_fails = 361249
L2_cache_bank[7]: Access = 362720, Miss = 356561, Miss_rate = 0.983, Pending_hits = 423, Reservation_fails = 443813
L2_cache_bank[8]: Access = 373479, Miss = 365914, Miss_rate = 0.980, Pending_hits = 726, Reservation_fails = 421050
L2_cache_bank[9]: Access = 362646, Miss = 357300, Miss_rate = 0.985, Pending_hits = 401, Reservation_fails = 356471
L2_cache_bank[10]: Access = 360157, Miss = 355973, Miss_rate = 0.988, Pending_hits = 400, Reservation_fails = 366332
L2_cache_bank[11]: Access = 361189, Miss = 355699, Miss_rate = 0.985, Pending_hits = 441, Reservation_fails = 401028
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373116, Miss = 365535 (0.98), PendingHit = 816 (0.00219)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360641, Miss = 356055 (0.987), PendingHit = 381 (0.00106)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360699, Miss = 356149 (0.987), PendingHit = 402 (0.00111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357689, Miss = 353764 (0.989), PendingHit = 278 (0.000777)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360739, Miss = 356662 (0.989), PendingHit = 382 (0.00106)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 387764, Miss = 367089 (0.947), PendingHit = 567 (0.00146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357924, Miss = 354075 (0.989), PendingHit = 303 (0.000847)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362720, Miss = 356561 (0.983), PendingHit = 423 (0.00117)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373479, Miss = 365914 (0.98), PendingHit = 726 (0.00194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362646, Miss = 357300 (0.985), PendingHit = 401 (0.00111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360157, Miss = 355973 (0.988), PendingHit = 400 (0.00111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361189, Miss = 355699 (0.985), PendingHit = 441 (0.00122)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 1424129
Stream 1: Misses  = 1348232
Stream 2: Accesses  = 1498994
Stream 2: Misses  = 1498132
Stream 3: Accesses  = 2879769
Stream 3: Misses  = 2802644
Stream 1+2: Accesses  = 2923123
Stream 1+2: Misses  = 2846364
Stream 1+2+3: Accesses  = 5802892
Stream 1+2+3: Misses  = 5649008
Total Accesses  = 4378763
MPKI-CORES
CORE_L2MPKI_0	82.900
CORE_L2MPKI_1	90.014
CORE_L2MPKI_2	91.914
CORE_L2MPKI_3	88.926
CORE_L2MPKI_4	90.246
CORE_L2MPKI_5	90.364
CORE_L2MPKI_6	84.040
CORE_L2MPKI_7	89.678
CORE_L2MPKI_8	87.653
CORE_L2MPKI_9	86.602
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 44.915
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	47907
CORE_MISSES_1	58868
CORE_MISSES_2	58366
CORE_MISSES_3	60165
CORE_MISSES_4	60801
CORE_MISSES_5	62451
CORE_MISSES_6	53581
CORE_MISSES_7	63314
CORE_MISSES_8	52474
CORE_MISSES_9	54300
CORE_MISSES_10	75326
CORE_MISSES_11	76846
CORE_MISSES_12	79645
CORE_MISSES_13	75162
CORE_MISSES_14	81220
CORE_MISSES_15	78035
CORE_MISSES_16	78657
CORE_MISSES_17	76168
CORE_MISSES_18	77914
CORE_MISSES_19	77032
CORE_MISSES_20	76780
CORE_MISSES_21	76741
CORE_MISSES_22	76621
CORE_MISSES_23	74894
CORE_MISSES_24	75313
CORE_MISSES_25	76535
CORE_MISSES_26	78314
CORE_MISSES_27	77850
CORE_MISSES_28	77207
CORE_MISSES_29	74690
CORE_MISSES_30	74869
CORE_MISSES_31	73605
CORE_MISSES_32	72925
CORE_MISSES_33	73568
CORE_MISSES_34	72885
CORE_MISSES_35	72923
CORE_MISSES_36	74243
CORE_MISSES_37	72323
CORE_MISSES_38	74203
CORE_MISSES_39	71643
CORE_MISSES_40	72948
CORE_MISSES_41	72286
CORE_MISSES_42	71627
CORE_MISSES_43	72922
CORE_MISSES_44	73566
CORE_MISSES_45	74201
CORE_MISSES_46	71683
CORE_MISSES_47	75524
CORE_MISSES_48	74202
CORE_MISSES_49	68981
CORE_MISSES_50	72902
CORE_MISSES_51	72261
CORE_MISSES_52	71005
CORE_MISSES_53	73521
CORE_MISSES_54	72243
CORE_MISSES_55	72900
CORE_MISSES_56	75480
CORE_MISSES_57	73560
CORE_MISSES_58	70340
CORE_MISSES_59	72260
L2_MISSES = 4300776
L2_total_cache_accesses = 4378763
L2_total_cache_misses = 4300776
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 5520
L2_total_cache_reservation_fails = 4712350
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2809547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3086722
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1491108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1610517
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1933
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 237
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 120
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15011
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13996661
icnt_total_pkts_simt_to_mem=11001022
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3002
gpu_ipc_2 =     193.7920
gpu_ipc_3 =     275.4937
gpu_tot_sim_cycle_stream_1 = 4982141
gpu_tot_sim_cycle_stream_2 = 4982141
gpu_tot_sim_cycle_stream_3 = 4974604
gpu_sim_insn_1 = 6477536
gpu_sim_insn_2 = 965499296
gpu_sim_insn_3 = 1370472320
gpu_sim_cycle = 4982142
gpu_sim_insn = 2342449152
gpu_ipc =     470.1691
gpu_tot_sim_cycle = 4982142
gpu_tot_sim_insn = 2342449152
gpu_tot_ipc =     470.1691
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22484557
gpu_stall_icnt2sh    = 93040
gpu_total_sim_rate=255893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37022375
	L1I_total_cache_misses = 31356
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43441
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 75349, Miss = 75349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4505575
	L1D_cache_core[11]: Access = 76865, Miss = 76865, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4505650
	L1D_cache_core[12]: Access = 79668, Miss = 79668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4515234
	L1D_cache_core[13]: Access = 75178, Miss = 75178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4568639
	L1D_cache_core[14]: Access = 81236, Miss = 81236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4531032
	L1D_cache_core[15]: Access = 78052, Miss = 78052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4524149
	L1D_cache_core[16]: Access = 78677, Miss = 78677, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4516753
	L1D_cache_core[17]: Access = 76186, Miss = 76186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4521597
	L1D_cache_core[18]: Access = 77941, Miss = 77941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4515657
	L1D_cache_core[19]: Access = 77045, Miss = 77045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4526343
	L1D_cache_core[20]: Access = 76794, Miss = 76794, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4514805
	L1D_cache_core[21]: Access = 76766, Miss = 76766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4506718
	L1D_cache_core[22]: Access = 76631, Miss = 76631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4493695
	L1D_cache_core[23]: Access = 74910, Miss = 74910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4566393
	L1D_cache_core[24]: Access = 75325, Miss = 75325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4578158
	L1D_cache_core[25]: Access = 76552, Miss = 76552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540977
	L1D_cache_core[26]: Access = 78335, Miss = 78335, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4565414
	L1D_cache_core[27]: Access = 77872, Miss = 77872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4508411
	L1D_cache_core[28]: Access = 77219, Miss = 77219, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4540445
	L1D_cache_core[29]: Access = 74704, Miss = 74704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4520593
	L1D_cache_core[30]: Access = 74860, Miss = 74860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4423963
	L1D_cache_core[31]: Access = 73600, Miss = 73600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4402732
	L1D_cache_core[32]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4415768
	L1D_cache_core[33]: Access = 73560, Miss = 73560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4409673
	L1D_cache_core[34]: Access = 72880, Miss = 72880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4325468
	L1D_cache_core[35]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4378474
	L1D_cache_core[36]: Access = 74240, Miss = 74240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4391596
	L1D_cache_core[37]: Access = 72320, Miss = 72320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4360348
	L1D_cache_core[38]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4312129
	L1D_cache_core[39]: Access = 71640, Miss = 71640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4368577
	L1D_cache_core[40]: Access = 72940, Miss = 72940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4383079
	L1D_cache_core[41]: Access = 72280, Miss = 72280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4434105
	L1D_cache_core[42]: Access = 71620, Miss = 71620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4396752
	L1D_cache_core[43]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4446546
	L1D_cache_core[44]: Access = 73560, Miss = 73560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4458272
	L1D_cache_core[45]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4335876
	L1D_cache_core[46]: Access = 71680, Miss = 71680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4354781
	L1D_cache_core[47]: Access = 75520, Miss = 75520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4289399
	L1D_cache_core[48]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4359972
	L1D_cache_core[49]: Access = 68980, Miss = 68980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4378407
	L1D_cache_core[50]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4421040
	L1D_cache_core[51]: Access = 72260, Miss = 72260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4422893
	L1D_cache_core[52]: Access = 71000, Miss = 71000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4391649
	L1D_cache_core[53]: Access = 73520, Miss = 73520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4409533
	L1D_cache_core[54]: Access = 72240, Miss = 72240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4375243
	L1D_cache_core[55]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4346866
	L1D_cache_core[56]: Access = 75480, Miss = 75480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4352200
	L1D_cache_core[57]: Access = 73560, Miss = 73560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4346059
	L1D_cache_core[58]: Access = 70340, Miss = 70340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4332214
	L1D_cache_core[59]: Access = 72260, Miss = 72260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4391390
	L1D_total_cache_accesses = 3729597
	L1D_total_cache_misses = 3729597
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 221986271
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 185462
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2238349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179225076
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184342
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1491248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42761195
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36991019
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31356
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43441
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1233, 631, 1201, 631, 816, 631, 802, 631, 631, 622, 631, 527, 631, 128, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2343936480
gpgpu_n_tot_w_icount = 73248015
gpgpu_n_stall_shd_mem = 271771085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2885578
gpgpu_n_mem_write_global = 1491193
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 72267904
gpgpu_n_store_insn = 47720032
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5934784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 271771085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:418846831	W0_Idle:36793421	W0_Scoreboard:68968162	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:73248626
Warp Occupancy Distribution:
Stall:149528298	W0_Idle:20512979	W0_Scoreboard:13836999	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15407404
Warp Occupancy Distribution:
Stall:135930231	W0_Idle:7124038	W0_Scoreboard:26881789	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29349622
warp_utilization0: 0.122519
warp_utilization1: 0.077313
warp_utilization2: 0.147274
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17906176 {8:2238272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202802248 {136:1491193,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 26206576 {40:642605,72:2140,136:2561,}
traffic_breakdown_coretomem[INST_ACC_R] = 18320 {8:2290,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 304367184 {136:2237994,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11928208 {8:1491026,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 26198576 {40:642405,72:2140,136:2561,}
traffic_breakdown_memtocore[INST_ACC_R] = 311440 {136:2290,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1425 
averagemflatency_1 = 1327 
averagemflatency_2= 1463 
averagemflatency_3 = 1481 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 4982141 
mrq_lat_table:1757485 	52294 	86487 	197692 	594675 	1016145 	1366718 	1034760 	250750 	4047 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7215 	106194 	1048863 	2585782 	625321 	2811 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20086 	24787 	95762 	201535 	233473 	602229 	1630796 	1441727 	127218 	1285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2493566 	389501 	2049 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	227616 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	409 	9549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.340186  1.353568  1.360193  1.371801  1.348330  1.358436  1.352891  1.361581  1.344327  1.359272  1.351526  1.354374  1.350989  1.362850  1.354383  1.365524 
dram[1]:  1.355005  1.365691  1.358865  1.367173  1.356423  1.357471  1.355895  1.359138  1.350006  1.350947  1.358962  1.363541  1.358054  1.360066  1.359866  1.361520 
dram[2]:  1.357984  1.351548  1.369558  1.363844  1.353370  1.336007  1.362214  1.355152  1.355565  1.353792  1.354911  1.349421  1.356333  1.346837  1.367850  1.353339 
dram[3]:  1.367599  1.362238  1.362567  1.364795  1.356343  1.349390  1.364440  1.351922  1.356860  1.349905  1.354267  1.356124  1.356288  1.361076  1.358898  1.354996 
dram[4]:  1.349695  1.365665  1.354182  1.372168  1.354078  1.351776  1.353461  1.366018  1.349159  1.362836  1.331158  1.356955  1.354651  1.364689  1.352650  1.359562 
dram[5]:  1.361507  1.361254  1.360637  1.363686  1.357884  1.353977  1.359258  1.355109  1.351597  1.353219  1.353027  1.361534  1.354905  1.360744  1.363146  1.360311 
average row locality = 6361065/4688127 = 1.356846
average row locality_1 = 2237126/1851489 = 1.208285
average row locality_2 = 2101553/1448616 = 1.450732
average row locality_3 = 2022386/1388022 = 1.457027
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46759     44902     44580     43623     45692     44502     45908     45059     46085     44285     45400     44925     45853     44444     45239     44308 
dram[1]:     44366     43473     44298     43578     44416     44293     44840     44850     44882     44782     44369     44082     44525     44398     44437     44291 
dram[2]:     44556     45370     43792     44475     45180     48140     44699     46258     44608     45136     44747     45530     45093     46417     43974     45748 
dram[3]:     43460     43956     44043     43713     44490     45485     44232     45528     44191     44745     44551     44263     44696     44075     44396     44775 
dram[4]:     45591     44269     45200     43695     45335     45845     45998     44571     45239     44397     47974     44868     45147     44566     45419     45082 
dram[5]:     44092     43864     44229     43910     44346     45211     44618     45262     44846     44611     44717     43982     44966     44242     44143     44603 
total reads: 4300604
bank skew: 48140/43460 = 1.11
chip skew: 723723/709880 = 1.02
number of total write accesses:
dram[0]:     23392     21523     21219     20213     22374     21177     22574     21717     22760     20957     22079     21610     22504     21090     21934     20990 
dram[1]:     21015     20105     20952     20202     21125     20981     21510     21514     21570     21460     21065     20768     21179     21052     21148     20986 
dram[2]:     21184     22008     20417     21088     21847     24818     21367     22913     21286     21810     21422     22215     21743     23069     20665     22440 
dram[3]:     20106     20595     20698     20345     21195     22173     20908     22185     20884     21427     21242     20953     21364     20734     21092     21467 
dram[4]:     22215     20906     21834     20329     22009     22517     22659     21226     21910     21064     24655     21542     21808     21216     22108     21769 
dram[5]:     20728     20507     20858     20561     21047     21907     21288     21927     21535     21284     21402     20668     21633     20894     20846     21300 
total reads: 2060557
bank skew: 24818/20105 = 1.23
chip skew: 350292/336632 = 1.04
average mf latency per bank:
dram[0]:       1051       935      1048       945      1055       950      1056       954      1037       930      1044       933      1046       945      1061       958
dram[1]:        874       878       880       885       891       885       889       889       870       870       878       878       879       883       893       891
dram[2]:        971      1208       984      1221       981      1577       988      1227       971      1212       973      1213       981      1221       995      1232
dram[3]:        873       920       872       926       882       943       884       931       872       915       875       920       879       930       887       939
dram[4]:       1061      1047      1057      1054      1072      1059      1076      1061      1058      1046      1085      1043      1065      1054      1077      1073
dram[5]:        896       895       900       901       905       906       908       909       892       890       896       897       900       902       916       916
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2858801 n_act=789170 n_pre=789154 n_req=970139 n_req_1=100013 n_req_2=359683 n_req_3=510443 n_rd=1443088 n_write=696214 bw_util=0.5901 bw_util_1=0.06083 bw_util_2=0.2188 bw_util_3=0.3105 blp=10.116920 blp_1= 1.739914 blp_2= 3.646419 blp_3= 4.934173
 n_activity=6571051 dram_eff=0.5905 dram_eff_1=0.06088 dram_eff_2=0.2189 dram_eff_3=0.3107
bk0: 93512a 2555812i bk1: 89802a 2678935i bk2: 89156a 2638550i bk3: 87240a 2686324i bk4: 91374a 2303578i bk5: 89002a 2358295i bk6: 91816a 2068419i bk7: 90116a 2074790i bk8: 92168a 2618560i bk9: 88568a 2743707i bk10: 90800a 2530726i bk11: 89850a 2491779i bk12: 91702a 2295360i bk13: 88888a 2377605i bk14: 90478a 2160344i bk15: 88616a 2181369i 
bw_dist = 0.061	0.219	0.310	0.409	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5195
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2942935 n_act=770267 n_pre=770255 n_req=958370 n_req_1=88562 n_req_2=359370 n_req_3=510438 n_rd=1419728 n_write=673242 bw_util=0.5829 bw_util_1=0.05387 bw_util_2=0.2186 bw_util_3=0.3105 blp=9.711900 blp_1= 1.692711 blp_2= 3.640858 blp_3= 4.895922
 n_activity=6555572 dram_eff=0.5848 dram_eff_1=0.05404 dram_eff_2=0.2193 dram_eff_3=0.3115
bk0: 88728a 2926119i bk1: 86944a 2934955i bk2: 88596a 2749318i bk3: 87156a 2754887i bk4: 88832a 2559194i bk5: 88586a 2480881i bk6: 89676a 2322084i bk7: 89698a 2219191i bk8: 89760a 2846698i bk9: 89562a 2744796i bk10: 88736a 2728963i bk11: 88162a 2691132i bk12: 89050a 2558027i bk13: 88790a 2484870i bk14: 88874a 2358322i bk15: 88578a 2290894i 
bw_dist = 0.054	0.219	0.310	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4859
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2843484 n_act=792491 n_pre=792475 n_req=972218 n_req_1=102277 n_req_2=359503 n_req_3=510438 n_rd=1447408 n_write=700569 bw_util=0.5913 bw_util_1=0.06221 bw_util_2=0.2186 bw_util_3=0.3105 blp=10.191458 blp_1= 1.776485 blp_2= 3.695427 blp_3= 4.957247
 n_activity=6574212 dram_eff=0.5915 dram_eff_1=0.06223 dram_eff_2=0.2187 dram_eff_3=0.3106
bk0: 89112a 2827269i bk1: 90736a 2609949i bk2: 87582a 2726726i bk3: 88946a 2550245i bk4: 90360a 2371932i bk5: 96278a 1862101i bk6: 89398a 2239346i bk7: 92514a 1905093i bk8: 89216a 2785701i bk9: 90270a 2632016i bk10: 89484a 2599291i bk11: 91060a 2389635i bk12: 90184a 2369247i bk13: 92834a 2080726i bk14: 87938a 2320339i bk15: 91496a 1957929i 
bw_dist = 0.062	0.219	0.310	0.408	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7798
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2937053 n_act=771749 n_pre=771737 n_req=959005 n_req_1=89356 n_req_2=359211 n_req_3=510438 n_rd=1421172 n_write=674716 bw_util=0.5833 bw_util_1=0.05435 bw_util_2=0.2185 bw_util_3=0.3105 blp=9.746500 blp_1= 1.696292 blp_2= 3.644683 blp_3= 4.900948
 n_activity=6555632 dram_eff=0.5851 dram_eff_1=0.05452 dram_eff_2=0.2192 dram_eff_3=0.3115
bk0: 86920a 3019776i bk1: 87912a 2871313i bk2: 88086a 2778317i bk3: 87426a 2737533i bk4: 88980a 2550908i bk5: 90964a 2316585i bk6: 88460a 2392167i bk7: 91052a 2122229i bk8: 88382a 2899666i bk9: 89488a 2762051i bk10: 89100a 2708156i bk11: 88526a 2657835i bk12: 89388a 2525132i bk13: 88150a 2510810i bk14: 88792a 2357755i bk15: 89546a 2202254i 
bw_dist = 0.054	0.218	0.310	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5949
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2847906 n_act=791334 n_pre=791319 n_req=971784 n_req_1=101657 n_req_2=359713 n_req_3=510414 n_rd=1446348 n_write=699520 bw_util=0.5911 bw_util_1=0.06183 bw_util_2=0.2188 bw_util_3=0.3105 blp=10.165094 blp_1= 1.753861 blp_2= 3.660878 blp_3= 4.944690
 n_activity=6572785 dram_eff=0.5914 dram_eff_1=0.06186 dram_eff_2=0.2189 dram_eff_3=0.3106
bk0: 91182a 2693357i bk1: 88538a 2759460i bk2: 90396a 2550859i bk3: 87388a 2665425i bk4: 90664a 2355652i bk5: 91688a 2177367i bk6: 91996a 2057367i bk7: 89142a 2145976i bk8: 90478a 2732673i bk9: 88786a 2722761i bk10: 95946a 2178226i bk11: 89732a 2486859i bk12: 90292a 2361093i bk13: 89122a 2342094i bk14: 90836a 2129059i bk15: 90162a 2063666i 
bw_dist = 0.062	0.219	0.310	0.408	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6856
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6576427 n_nop=2930252 n_act=773093 n_pre=773083 n_req=960143 n_req_1=90308 n_req_2=359407 n_req_3=510428 n_rd=1423239 n_write=676760 bw_util=0.584 bw_util_1=0.05492 bw_util_2=0.2186 bw_util_3=0.3105 blp=9.791562 blp_1= 1.697155 blp_2= 3.651775 blp_3= 4.918028
 n_activity=6555335 dram_eff=0.5859 dram_eff_1=0.0551 dram_eff_2=0.2193 dram_eff_3=0.3115
bk0: 88182a 2930262i bk1: 87726a 2864487i bk2: 88452a 2736651i bk3: 87818a 2695659i bk4: 88692a 2547656i bk5: 90420a 2345262i bk6: 89232a 2323206i bk7: 90523a 2148560i bk8: 89692a 2827446i bk9: 89222a 2771193i bk10: 89428a 2665721i bk11: 87956a 2685269i bk12: 89932a 2475515i bk13: 88474a 2482157i bk14: 88284a 2398421i bk15: 89206a 2222967i 
bw_dist = 0.055	0.219	0.310	0.413	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6458

========= L2 cache stats =========
L2_cache_bank[0]: Access = 373116, Miss = 365535, Miss_rate = 0.980, Pending_hits = 816, Reservation_fails = 446510
L2_cache_bank[1]: Access = 360641, Miss = 356055, Miss_rate = 0.987, Pending_hits = 381, Reservation_fails = 379591
L2_cache_bank[2]: Access = 360699, Miss = 356149, Miss_rate = 0.987, Pending_hits = 402, Reservation_fails = 359482
L2_cache_bank[3]: Access = 357689, Miss = 353764, Miss_rate = 0.989, Pending_hits = 278, Reservation_fails = 379454
L2_cache_bank[4]: Access = 360739, Miss = 356662, Miss_rate = 0.989, Pending_hits = 382, Reservation_fails = 261221
L2_cache_bank[5]: Access = 387764, Miss = 367089, Miss_rate = 0.947, Pending_hits = 567, Reservation_fails = 536149
L2_cache_bank[6]: Access = 357924, Miss = 354075, Miss_rate = 0.989, Pending_hits = 303, Reservation_fails = 361249
L2_cache_bank[7]: Access = 362720, Miss = 356561, Miss_rate = 0.983, Pending_hits = 423, Reservation_fails = 443813
L2_cache_bank[8]: Access = 373479, Miss = 365914, Miss_rate = 0.980, Pending_hits = 726, Reservation_fails = 421050
L2_cache_bank[9]: Access = 362646, Miss = 357300, Miss_rate = 0.985, Pending_hits = 401, Reservation_fails = 356471
L2_cache_bank[10]: Access = 360157, Miss = 355973, Miss_rate = 0.988, Pending_hits = 400, Reservation_fails = 366332
L2_cache_bank[11]: Access = 361189, Miss = 355699, Miss_rate = 0.985, Pending_hits = 441, Reservation_fails = 401028
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373116, Miss = 365535 (0.98), PendingHit = 816 (0.00219)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360641, Miss = 356055 (0.987), PendingHit = 381 (0.00106)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360699, Miss = 356149 (0.987), PendingHit = 402 (0.00111)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357689, Miss = 353764 (0.989), PendingHit = 278 (0.000777)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360739, Miss = 356662 (0.989), PendingHit = 382 (0.00106)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 387764, Miss = 367089 (0.947), PendingHit = 567 (0.00146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 357924, Miss = 354075 (0.989), PendingHit = 303 (0.000847)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362720, Miss = 356561 (0.983), PendingHit = 423 (0.00117)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373479, Miss = 365914 (0.98), PendingHit = 726 (0.00194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362646, Miss = 357300 (0.985), PendingHit = 401 (0.00111)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360157, Miss = 355973 (0.988), PendingHit = 400 (0.00111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361189, Miss = 355699 (0.985), PendingHit = 441 (0.00122)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 1424129
Stream 1: Misses  = 1348232
Stream 2: Accesses  = 1498994
Stream 2: Misses  = 1498132
Stream 3: Accesses  = 2879769
Stream 3: Misses  = 2802644
Stream 1+2: Accesses  = 2923123
Stream 1+2: Misses  = 2846364
Stream 1+2+3: Accesses  = 5802892
Stream 1+2+3: Misses  = 5649008
Total Accesses  = 4378763
MPKI-CORES
CORE_L2MPKI_0	82.900
CORE_L2MPKI_1	90.014
CORE_L2MPKI_2	91.914
CORE_L2MPKI_3	88.926
CORE_L2MPKI_4	90.246
CORE_L2MPKI_5	90.364
CORE_L2MPKI_6	84.040
CORE_L2MPKI_7	89.678
CORE_L2MPKI_8	87.653
CORE_L2MPKI_9	86.602
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 44.915
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	47907
CORE_MISSES_1	58868
CORE_MISSES_2	58366
CORE_MISSES_3	60165
CORE_MISSES_4	60801
CORE_MISSES_5	62451
CORE_MISSES_6	53581
CORE_MISSES_7	63314
CORE_MISSES_8	52474
CORE_MISSES_9	54300
CORE_MISSES_10	75326
CORE_MISSES_11	76846
CORE_MISSES_12	79645
CORE_MISSES_13	75162
CORE_MISSES_14	81220
CORE_MISSES_15	78035
CORE_MISSES_16	78657
CORE_MISSES_17	76168
CORE_MISSES_18	77914
CORE_MISSES_19	77032
CORE_MISSES_20	76780
CORE_MISSES_21	76741
CORE_MISSES_22	76621
CORE_MISSES_23	74894
CORE_MISSES_24	75313
CORE_MISSES_25	76535
CORE_MISSES_26	78314
CORE_MISSES_27	77850
CORE_MISSES_28	77207
CORE_MISSES_29	74690
CORE_MISSES_30	74869
CORE_MISSES_31	73605
CORE_MISSES_32	72925
CORE_MISSES_33	73568
CORE_MISSES_34	72885
CORE_MISSES_35	72923
CORE_MISSES_36	74243
CORE_MISSES_37	72323
CORE_MISSES_38	74203
CORE_MISSES_39	71643
CORE_MISSES_40	72948
CORE_MISSES_41	72286
CORE_MISSES_42	71627
CORE_MISSES_43	72922
CORE_MISSES_44	73566
CORE_MISSES_45	74201
CORE_MISSES_46	71683
CORE_MISSES_47	75524
CORE_MISSES_48	74202
CORE_MISSES_49	68981
CORE_MISSES_50	72902
CORE_MISSES_51	72261
CORE_MISSES_52	71005
CORE_MISSES_53	73521
CORE_MISSES_54	72243
CORE_MISSES_55	72900
CORE_MISSES_56	75480
CORE_MISSES_57	73560
CORE_MISSES_58	70340
CORE_MISSES_59	72260
L2_MISSES = 4300776
L2_total_cache_accesses = 4378763
L2_total_cache_misses = 4300776
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 5520
L2_total_cache_reservation_fails = 4712350
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2809547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3086722
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1491108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1610517
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1933
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 237
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 120
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15011
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13996661
icnt_total_pkts_simt_to_mem=11001022
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3210
gpu_ipc_2 =     192.4297
gpu_ipc_3 =     274.1689
gpu_tot_sim_cycle_stream_1 = 5720273
gpu_tot_sim_cycle_stream_2 = 5720273
gpu_tot_sim_cycle_stream_3 = 5712734
gpu_sim_insn_1 = 7556224
gpu_sim_insn_2 = 1100750624
gpu_sim_insn_3 = 1566254080
gpu_sim_cycle = 5720274
gpu_sim_insn = 2674560928
gpu_ipc =     467.5582
gpu_tot_sim_cycle = 5720274
gpu_tot_sim_insn = 2674560928
gpu_tot_ipc =     467.5582
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26261455
gpu_stall_icnt2sh    = 102218
gpu_total_sim_rate=257119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42271585
	L1I_total_cache_misses = 35986
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52279
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 86161, Miss = 86161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5139530
	L1D_cache_core[11]: Access = 87808, Miss = 87808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5161762
	L1D_cache_core[12]: Access = 91303, Miss = 91303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5151548
	L1D_cache_core[13]: Access = 85608, Miss = 85608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5220757
	L1D_cache_core[14]: Access = 91438, Miss = 91438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5158535
	L1D_cache_core[15]: Access = 89580, Miss = 89580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5146737
	L1D_cache_core[16]: Access = 90142, Miss = 90142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5185132
	L1D_cache_core[17]: Access = 87017, Miss = 87017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5187876
	L1D_cache_core[18]: Access = 88494, Miss = 88494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5154232
	L1D_cache_core[19]: Access = 88081, Miss = 88081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5166316
	L1D_cache_core[20]: Access = 87089, Miss = 87089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5176117
	L1D_cache_core[21]: Access = 87464, Miss = 87464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5163956
	L1D_cache_core[22]: Access = 87589, Miss = 87589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5121715
	L1D_cache_core[23]: Access = 86275, Miss = 86275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5214536
	L1D_cache_core[24]: Access = 85897, Miss = 85897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5206607
	L1D_cache_core[25]: Access = 86583, Miss = 86583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5187444
	L1D_cache_core[26]: Access = 89248, Miss = 89248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5201472
	L1D_cache_core[27]: Access = 88112, Miss = 88112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5138741
	L1D_cache_core[28]: Access = 87632, Miss = 87632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5184535
	L1D_cache_core[29]: Access = 85619, Miss = 85619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5199301
	L1D_cache_core[30]: Access = 85280, Miss = 85280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5064276
	L1D_cache_core[31]: Access = 83380, Miss = 83380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5035370
	L1D_cache_core[32]: Access = 83340, Miss = 83340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5046417
	L1D_cache_core[33]: Access = 83980, Miss = 83980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5068572
	L1D_cache_core[34]: Access = 83300, Miss = 83300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4961184
	L1D_cache_core[35]: Access = 83980, Miss = 83980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5041709
	L1D_cache_core[36]: Access = 84660, Miss = 84660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5033919
	L1D_cache_core[37]: Access = 82720, Miss = 82720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4982029
	L1D_cache_core[38]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4953925
	L1D_cache_core[39]: Access = 82060, Miss = 82060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5000462
	L1D_cache_core[40]: Access = 83360, Miss = 83360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5023249
	L1D_cache_core[41]: Access = 82680, Miss = 82680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5098496
	L1D_cache_core[42]: Access = 81400, Miss = 81400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5032037
	L1D_cache_core[43]: Access = 83340, Miss = 83340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5120858
	L1D_cache_core[44]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5129879
	L1D_cache_core[45]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4969766
	L1D_cache_core[46]: Access = 82080, Miss = 82080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4997514
	L1D_cache_core[47]: Access = 85940, Miss = 85940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4961174
	L1D_cache_core[48]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5018952
	L1D_cache_core[49]: Access = 78760, Miss = 78760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5011694
	L1D_cache_core[50]: Access = 82660, Miss = 82660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5066833
	L1D_cache_core[51]: Access = 83320, Miss = 83320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5075619
	L1D_cache_core[52]: Access = 81420, Miss = 81420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5043377
	L1D_cache_core[53]: Access = 83940, Miss = 83940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5038781
	L1D_cache_core[54]: Access = 82000, Miss = 82000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5005527
	L1D_cache_core[55]: Access = 83300, Miss = 83300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4982749
	L1D_cache_core[56]: Access = 86560, Miss = 86560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4994518
	L1D_cache_core[57]: Access = 83980, Miss = 83980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4998030
	L1D_cache_core[58]: Access = 81400, Miss = 81400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4984992
	L1D_cache_core[59]: Access = 82680, Miss = 82680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5051760
	L1D_total_cache_accesses = 4257994
	L1D_total_cache_misses = 4257994
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 254265546
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 211477
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2555405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 205373965
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210357
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1702589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48891581
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42235599
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52279
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1025, 631, 1011, 631, 631, 474, 631, 413, 631, 451, 631, 166, 631, 57, 631, 70, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2676258624
gpgpu_n_tot_w_icount = 83633082
gpgpu_n_stall_shd_mem = 311428055
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313507
gpgpu_n_mem_write_global = 1702522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 82523776
gpgpu_n_store_insn = 54482976
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6767264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 311428055
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:477186356	W0_Idle:45518457	W0_Scoreboard:80094428	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:83633639
Warp Occupancy Distribution:
Stall:168853647	W0_Idle:26114094	W0_Scoreboard:16257549	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17585670
Warp Occupancy Distribution:
Stall:155335900	W0_Idle:8803437	W0_Scoreboard:31196342	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33475281
warp_utilization0: 0.121838
warp_utilization1: 0.076857
warp_utilization2: 0.146301
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20442720 {8:2555340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 231542992 {136:1702522,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30653016 {40:753293,72:2212,136:2662,}
traffic_breakdown_coretomem[INST_ACC_R] = 21200 {8:2650,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 347495232 {136:2555112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13618960 {8:1702370,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30644488 {40:753085,72:2211,136:2661,}
traffic_breakdown_memtocore[INST_ACC_R] = 360400 {136:2650,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1428 
averagemflatency_1 = 1324 
averagemflatency_2= 1469 
averagemflatency_3 = 1488 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 5720273 
mrq_lat_table:2017392 	60041 	99783 	227411 	681882 	1167251 	1568511 	1188962 	290004 	4835 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8342 	119580 	1183250 	2985290 	716163 	2874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22585 	27938 	107053 	221673 	264714 	694218 	1881977 	1655790 	141287 	1288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2871398 	439496 	2191 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	438960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	489 	10945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.340218  1.351641  1.358029  1.370209  1.347006  1.356357  1.352005  1.360004  1.342778  1.354877  1.348917  1.352663  1.348037  1.361112  1.352524  1.362095 
dram[1]:  1.351930  1.363923  1.356144  1.365039  1.353171  1.354865  1.354489  1.357470  1.346643  1.348284  1.354172  1.358580  1.355060  1.357551  1.357254  1.357949 
dram[2]:  1.355288  1.350800  1.367799  1.361989  1.351434  1.335281  1.359388  1.353700  1.351757  1.350359  1.352351  1.347606  1.354574  1.346545  1.364144  1.351300 
dram[3]:  1.363880  1.358988  1.361108  1.362025  1.353847  1.347182  1.361819  1.351052  1.352123  1.347032  1.350510  1.352713  1.353756  1.358712  1.355986  1.352232 
dram[4]:  1.348193  1.363497  1.352554  1.370264  1.352589  1.349431  1.352731  1.363676  1.347238  1.358728  1.330611  1.354318  1.353832  1.362585  1.350071  1.356827 
dram[5]:  1.357713  1.358844  1.358223  1.360644  1.355597  1.352445  1.357746  1.352530  1.347453  1.350614  1.349745  1.358652  1.352063  1.357864  1.358969  1.356500 
average row locality = 7306084/5394188 = 1.354436
average row locality_1 = 2596829/2154518 = 1.205295
average row locality_2 = 2396778/1652374 = 1.450506
average row locality_3 = 2312477/1587296 = 1.456866
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53442     51463     51166     50031     52318     51037     52590     51695     52691     50857     52018     51485     52573     50969     51845     50833 
dram[1]:     50960     49915     50851     50006     50999     50840     51381     51357     51496     51253     50974     50697     51030     50887     50954     50824 
dram[2]:     51176     51954     50157     51019     51826     55029     51430     52972     51214     51724     51307     52153     51695     53092     50457     52407 
dram[3]:     49950     50470     50448     50247     51019     52108     50763     52208     50727     51343     51209     50830     51245     50629     50938     51350 
dram[4]:     52203     50813     51768     50190     51914     52575     52659     51163     51811     50989     54700     51468     51704     51100     52042     51677 
dram[5]:     50640     50370     50732     50412     50798     51723     51158     52028     51425     51111     51239     50512     51555     50777     50616     51274 
total reads: 4931679
bank skew: 55029/49915 = 1.10
chip skew: 829612/814424 = 1.02
number of total write accesses:
dram[0]:     26759     24779     24502     23330     25679     24390     25925     25050     26075     24233     25395     24845     25908     24325     25236     24215 
dram[1]:     24306     23254     24217     23344     24398     24229     24745     24717     24896     24650     24365     24069     24380     24248     24360     24223 
dram[2]:     24488     25278     23473     24348     25176     28387     24763     26323     24580     25108     24664     25524     25026     26446     23838     25790 
dram[3]:     23275     23815     23797     23591     24417     25518     24120     25570     24113     24738     24583     24228     24587     24001     24345     24761 
dram[4]:     25519     24134     25099     23524     25265     25943     26005     24506     25188     24362     28060     24838     25042     24456     25421     25080 
dram[5]:     23966     23707     24064     23788     24195     25127     24517     25382     24822     24519     24618     23900     24915     24138     24007     24676 
total reads: 2374501
bank skew: 28387/23254 = 1.22
chip skew: 403212/388401 = 1.04
average mf latency per bank:
dram[0]:       1054       939      1053       949      1061       953      1061       958      1042       934      1049       938      1052       950      1068       962
dram[1]:        877       878       885       886       895       886       893       892       875       872       882       880       884       884       898       893
dram[2]:        976      1196       989      1207       987      1524       992      1214       976      1198       978      1200       986      1207      1001      1219
dram[3]:        879       928       879       933       889       948       891       937       878       922       879       928       884       936       893       946
dram[4]:       1053      1041      1052      1048      1065      1052      1070      1057      1051      1040      1075      1041      1059      1050      1071      1067
dram[5]:        895       897       899       903       905       909       908       912       891       894       895       901       899       904       915       917
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3281434 n_act=907036 n_pre=907022 n_req=1110866 n_req_1=117268 n_req_2=410236 n_req_3=583362 n_rd=1653994 n_write=801275 bw_util=0.5885 bw_util_1=0.06212 bw_util_2=0.2173 bw_util_3=0.309 blp=10.122838 blp_1= 1.752389 blp_2= 3.630730 blp_3= 4.925990
 n_activity=7544431 dram_eff=0.589 dram_eff_1=0.06217 dram_eff_2=0.2175 dram_eff_3=0.3093
bk0: 106882a 2952189i bk1: 102924a 3071318i bk2: 102332a 3016860i bk3: 100062a 3072755i bk4: 104628a 2646446i bk5: 102074a 2705718i bk6: 105180a 2383030i bk7: 103390a 2375672i bk8: 105382a 3015483i bk9: 101714a 3134812i bk10: 104034a 2903827i bk11: 102960a 2866250i bk12: 105144a 2627442i bk13: 101938a 2719349i bk14: 103686a 2477176i bk15: 101664a 2496850i 
bw_dist = 0.062	0.217	0.309	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5227
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3370767 n_act=887207 n_pre=887191 n_req=1098097 n_req_1=105130 n_req_2=409611 n_req_3=583356 n_rd=1628820 n_write=776776 bw_util=0.5817 bw_util_1=0.05569 bw_util_2=0.217 bw_util_3=0.309 blp=9.743574 blp_1= 1.706271 blp_2= 3.624892 blp_3= 4.881288
 n_activity=7528863 dram_eff=0.5834 dram_eff_1=0.05585 dram_eff_2=0.2176 dram_eff_3=0.3099
bk0: 101920a 3337013i bk1: 99830a 3350247i bk2: 101702a 3137224i bk3: 100010a 3146457i bk4: 101996a 2913638i bk5: 101680a 2827846i bk6: 102760a 2656495i bk7: 102714a 2546234i bk8: 102990a 3244460i bk9: 102506a 3152583i bk10: 101946a 3106735i bk11: 101390a 3059801i bk12: 102052a 2925670i bk13: 101774a 2842743i bk14: 101908a 2697964i bk15: 101642a 2611159i 
bw_dist = 0.056	0.217	0.309	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5499
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3263081 n_act=911051 n_pre=911039 n_req=1113414 n_req_1=119932 n_req_2=410122 n_req_3=583360 n_rd=1659192 n_write=806398 bw_util=0.5898 bw_util_1=0.06353 bw_util_2=0.2173 bw_util_3=0.309 blp=10.202989 blp_1= 1.787331 blp_2= 3.678466 blp_3= 4.946882
 n_activity=7548346 dram_eff=0.59 dram_eff_1=0.06355 dram_eff_2=0.2173 dram_eff_3=0.3091
bk0: 102350a 3225531i bk1: 103906a 2995523i bk2: 100314a 3134119i bk3: 102038a 2916904i bk4: 103650a 2708748i bk5: 110056a 2149812i bk6: 102856a 2538855i bk7: 105940a 2191012i bk8: 102424a 3189091i bk9: 103444a 3017234i bk10: 102614a 2978568i bk11: 104304a 2743266i bk12: 103388a 2714557i bk13: 106180a 2399536i bk14: 100914a 2645799i bk15: 104814a 2254389i 
bw_dist = 0.064	0.217	0.309	0.410	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7753
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3362579 n_act=889178 n_pre=889165 n_req=1099108 n_req_1=106258 n_req_2=409490 n_req_3=583360 n_rd=1630928 n_write=778911 bw_util=0.5822 bw_util_1=0.05629 bw_util_2=0.2169 bw_util_3=0.309 blp=9.784088 blp_1= 1.713094 blp_2= 3.631464 blp_3= 4.883224
 n_activity=7528792 dram_eff=0.5839 dram_eff_1=0.05645 dram_eff_2=0.2176 dram_eff_3=0.3099
bk0: 99896a 3442202i bk1: 100940a 3270014i bk2: 100890a 3186409i bk3: 100486a 3112074i bk4: 102036a 2917322i bk5: 104216a 2647817i bk6: 101522a 2725735i bk7: 104412a 2428767i bk8: 101454a 3311818i bk9: 102680a 3151334i bk10: 102418a 3078597i bk11: 101660a 3026799i bk12: 102490a 2883699i bk13: 101258a 2853391i bk14: 101876a 2690466i bk15: 102694a 2512992i 
bw_dist = 0.056	0.217	0.309	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6718
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3269696 n_act=909348 n_pre=909338 n_req=1112603 n_req_1=119102 n_req_2=410169 n_req_3=583332 n_rd=1657519 n_write=804860 bw_util=0.5894 bw_util_1=0.06309 bw_util_2=0.2173 bw_util_3=0.309 blp=10.170407 blp_1= 1.765494 blp_2= 3.644284 blp_3= 4.933343
 n_activity=7546549 dram_eff=0.5897 dram_eff_1=0.06313 dram_eff_2=0.2174 dram_eff_3=0.3092
bk0: 104406a 3093305i bk1: 101626a 3153715i bk2: 103536a 2933807i bk3: 100376a 3041237i bk4: 103825a 2707488i bk5: 105148a 2489781i bk6: 105316a 2367224i bk7: 102324a 2452905i bk8: 103616a 3137706i bk9: 101978a 3104345i bk10: 109398a 2537634i bk11: 102934a 2843691i bk12: 103406a 2723313i bk13: 102196a 2683036i bk14: 104084a 2443548i bk15: 103350a 2362506i 
bw_dist = 0.063	0.217	0.309	0.410	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6649
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3356712 n_act=890346 n_pre=890335 n_req=1099994 n_req_1=107148 n_req_2=409497 n_req_3=583349 n_rd=1632702 n_write=780666 bw_util=0.5827 bw_util_1=0.05676 bw_util_2=0.2169 bw_util_3=0.309 blp=9.817841 blp_1= 1.711772 blp_2= 3.633430 blp_3= 4.898903
 n_activity=7528291 dram_eff=0.5844 dram_eff_1=0.05693 dram_eff_2=0.2176 dram_eff_3=0.31
bk0: 101278a 3342645i bk1: 100738a 3268045i bk2: 101462a 3129558i bk3: 100824a 3077013i bk4: 101596a 2921260i bk5: 103446a 2700598i bk6: 102314a 2658589i bk7: 104052a 2438314i bk8: 102850a 3233786i bk9: 102218a 3170940i bk10: 102476a 3053743i bk11: 101022a 3059459i bk12: 103110a 2833269i bk13: 101550a 2836966i bk14: 101226a 2741937i bk15: 102540a 2526522i 
bw_dist = 0.057	0.217	0.309	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 426913, Miss = 418653, Miss_rate = 0.981, Pending_hits = 843, Reservation_fails = 469926
L2_cache_bank[1]: Access = 413699, Miss = 408385, Miss_rate = 0.987, Pending_hits = 410, Reservation_fails = 405623
L2_cache_bank[2]: Access = 413845, Miss = 408648, Miss_rate = 0.987, Pending_hits = 419, Reservation_fails = 390694
L2_cache_bank[3]: Access = 410419, Miss = 405789, Miss_rate = 0.989, Pending_hits = 304, Reservation_fails = 416505
L2_cache_bank[4]: Access = 414026, Miss = 409278, Miss_rate = 0.989, Pending_hits = 403, Reservation_fails = 293780
L2_cache_bank[5]: Access = 442150, Miss = 420365, Miss_rate = 0.951, Pending_hits = 617, Reservation_fails = 591220
L2_cache_bank[6]: Access = 410748, Miss = 406310, Miss_rate = 0.989, Pending_hits = 321, Reservation_fails = 397196
L2_cache_bank[7]: Access = 416130, Miss = 409204, Miss_rate = 0.983, Pending_hits = 460, Reservation_fails = 491192
L2_cache_bank[8]: Access = 427052, Miss = 418816, Miss_rate = 0.981, Pending_hits = 762, Reservation_fails = 458688
L2_cache_bank[9]: Access = 416008, Miss = 409994, Miss_rate = 0.986, Pending_hits = 424, Reservation_fails = 397923
L2_cache_bank[10]: Access = 413013, Miss = 408182, Miss_rate = 0.988, Pending_hits = 424, Reservation_fails = 400866
L2_cache_bank[11]: Access = 414422, Miss = 408222, Miss_rate = 0.985, Pending_hits = 466, Reservation_fails = 447242
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 426913, Miss = 418653 (0.981), PendingHit = 843 (0.00197)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413699, Miss = 408385 (0.987), PendingHit = 410 (0.000991)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413845, Miss = 408648 (0.987), PendingHit = 419 (0.00101)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 410419, Miss = 405789 (0.989), PendingHit = 304 (0.000741)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414026, Miss = 409278 (0.989), PendingHit = 403 (0.000973)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442150, Miss = 420365 (0.951), PendingHit = 617 (0.0014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 410748, Miss = 406310 (0.989), PendingHit = 321 (0.000782)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416130, Miss = 409204 (0.983), PendingHit = 460 (0.00111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 427052, Miss = 418816 (0.981), PendingHit = 762 (0.00178)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416008, Miss = 409994 (0.986), PendingHit = 424 (0.00102)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413013, Miss = 408182 (0.988), PendingHit = 424 (0.00103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414422, Miss = 408222 (0.985), PendingHit = 466 (0.00112)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 1644526
Stream 1: Misses  = 1560375
Stream 2: Accesses  = 1709759
Stream 2: Misses  = 1708730
Stream 3: Accesses  = 3308666
Stream 3: Misses  = 3223116
Stream 1+2: Accesses  = 3354285
Stream 1+2: Misses  = 3269105
Stream 1+2+3: Accesses  = 6662951
Stream 1+2+3: Misses  = 6492221
Total Accesses  = 5018425
MPKI-CORES
CORE_L2MPKI_0	85.006
CORE_L2MPKI_1	91.114
CORE_L2MPKI_2	92.449
CORE_L2MPKI_3	89.649
CORE_L2MPKI_4	90.898
CORE_L2MPKI_5	91.100
CORE_L2MPKI_6	85.541
CORE_L2MPKI_7	89.876
CORE_L2MPKI_8	89.120
CORE_L2MPKI_9	87.653
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.418
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	57913
CORE_MISSES_1	69713
CORE_MISSES_2	68652
CORE_MISSES_3	70747
CORE_MISSES_4	71104
CORE_MISSES_5	73163
CORE_MISSES_6	63484
CORE_MISSES_7	73316
CORE_MISSES_8	61979
CORE_MISSES_9	64810
CORE_MISSES_10	86144
CORE_MISSES_11	87799
CORE_MISSES_12	91289
CORE_MISSES_13	85598
CORE_MISSES_14	91423
CORE_MISSES_15	89569
CORE_MISSES_16	90128
CORE_MISSES_17	86997
CORE_MISSES_18	88482
CORE_MISSES_19	88065
CORE_MISSES_20	87075
CORE_MISSES_21	87447
CORE_MISSES_22	87571
CORE_MISSES_23	86258
CORE_MISSES_24	85885
CORE_MISSES_25	86571
CORE_MISSES_26	89237
CORE_MISSES_27	88089
CORE_MISSES_28	87613
CORE_MISSES_29	85606
CORE_MISSES_30	85290
CORE_MISSES_31	83385
CORE_MISSES_32	83346
CORE_MISSES_33	83989
CORE_MISSES_34	83306
CORE_MISSES_35	83985
CORE_MISSES_36	84665
CORE_MISSES_37	82725
CORE_MISSES_38	84624
CORE_MISSES_39	82063
CORE_MISSES_40	83369
CORE_MISSES_41	82686
CORE_MISSES_42	81409
CORE_MISSES_43	83343
CORE_MISSES_44	84627
CORE_MISSES_45	84622
CORE_MISSES_46	82084
CORE_MISSES_47	85944
CORE_MISSES_48	84622
CORE_MISSES_49	78761
CORE_MISSES_50	82662
CORE_MISSES_51	83321
CORE_MISSES_52	81425
CORE_MISSES_53	83941
CORE_MISSES_54	82003
CORE_MISSES_55	83302
CORE_MISSES_56	86560
CORE_MISSES_57	83980
CORE_MISSES_58	81400
CORE_MISSES_59	82680
L2_MISSES = 4931846
L2_total_cache_accesses = 5018425
L2_total_cache_misses = 4931846
L2_total_cache_miss_rate = 0.9827
L2_total_cache_pending_hits = 5853
L2_total_cache_reservation_fails = 5160855
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3229248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3383733
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1702455
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1758301
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 142
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18721
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16017468
icnt_total_pkts_simt_to_mem=12597192
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3210
gpu_ipc_2 =     192.4297
gpu_ipc_3 =     274.1689
gpu_tot_sim_cycle_stream_1 = 5720273
gpu_tot_sim_cycle_stream_2 = 5720273
gpu_tot_sim_cycle_stream_3 = 5712734
gpu_sim_insn_1 = 7556224
gpu_sim_insn_2 = 1100750624
gpu_sim_insn_3 = 1566254080
gpu_sim_cycle = 5720274
gpu_sim_insn = 2674560928
gpu_ipc =     467.5582
gpu_tot_sim_cycle = 5720274
gpu_tot_sim_insn = 2674560928
gpu_tot_ipc =     467.5582
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26261455
gpu_stall_icnt2sh    = 102218
gpu_total_sim_rate=257119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42271585
	L1I_total_cache_misses = 35986
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52279
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 86161, Miss = 86161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5139530
	L1D_cache_core[11]: Access = 87808, Miss = 87808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5161762
	L1D_cache_core[12]: Access = 91303, Miss = 91303, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5151548
	L1D_cache_core[13]: Access = 85608, Miss = 85608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5220757
	L1D_cache_core[14]: Access = 91438, Miss = 91438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5158535
	L1D_cache_core[15]: Access = 89580, Miss = 89580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5146737
	L1D_cache_core[16]: Access = 90142, Miss = 90142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5185132
	L1D_cache_core[17]: Access = 87017, Miss = 87017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5187876
	L1D_cache_core[18]: Access = 88494, Miss = 88494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5154232
	L1D_cache_core[19]: Access = 88081, Miss = 88081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5166316
	L1D_cache_core[20]: Access = 87089, Miss = 87089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5176117
	L1D_cache_core[21]: Access = 87464, Miss = 87464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5163956
	L1D_cache_core[22]: Access = 87589, Miss = 87589, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5121715
	L1D_cache_core[23]: Access = 86275, Miss = 86275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5214536
	L1D_cache_core[24]: Access = 85897, Miss = 85897, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5206607
	L1D_cache_core[25]: Access = 86583, Miss = 86583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5187444
	L1D_cache_core[26]: Access = 89248, Miss = 89248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5201472
	L1D_cache_core[27]: Access = 88112, Miss = 88112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5138741
	L1D_cache_core[28]: Access = 87632, Miss = 87632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5184535
	L1D_cache_core[29]: Access = 85619, Miss = 85619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5199301
	L1D_cache_core[30]: Access = 85280, Miss = 85280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5064276
	L1D_cache_core[31]: Access = 83380, Miss = 83380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5035370
	L1D_cache_core[32]: Access = 83340, Miss = 83340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5046417
	L1D_cache_core[33]: Access = 83980, Miss = 83980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5068572
	L1D_cache_core[34]: Access = 83300, Miss = 83300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4961184
	L1D_cache_core[35]: Access = 83980, Miss = 83980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5041709
	L1D_cache_core[36]: Access = 84660, Miss = 84660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5033919
	L1D_cache_core[37]: Access = 82720, Miss = 82720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4982029
	L1D_cache_core[38]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4953925
	L1D_cache_core[39]: Access = 82060, Miss = 82060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5000462
	L1D_cache_core[40]: Access = 83360, Miss = 83360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5023249
	L1D_cache_core[41]: Access = 82680, Miss = 82680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5098496
	L1D_cache_core[42]: Access = 81400, Miss = 81400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5032037
	L1D_cache_core[43]: Access = 83340, Miss = 83340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5120858
	L1D_cache_core[44]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5129879
	L1D_cache_core[45]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4969766
	L1D_cache_core[46]: Access = 82080, Miss = 82080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4997514
	L1D_cache_core[47]: Access = 85940, Miss = 85940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4961174
	L1D_cache_core[48]: Access = 84620, Miss = 84620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5018952
	L1D_cache_core[49]: Access = 78760, Miss = 78760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5011694
	L1D_cache_core[50]: Access = 82660, Miss = 82660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5066833
	L1D_cache_core[51]: Access = 83320, Miss = 83320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5075619
	L1D_cache_core[52]: Access = 81420, Miss = 81420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5043377
	L1D_cache_core[53]: Access = 83940, Miss = 83940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5038781
	L1D_cache_core[54]: Access = 82000, Miss = 82000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5005527
	L1D_cache_core[55]: Access = 83300, Miss = 83300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4982749
	L1D_cache_core[56]: Access = 86560, Miss = 86560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4994518
	L1D_cache_core[57]: Access = 83980, Miss = 83980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4998030
	L1D_cache_core[58]: Access = 81400, Miss = 81400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4984992
	L1D_cache_core[59]: Access = 82680, Miss = 82680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5051760
	L1D_total_cache_accesses = 4257994
	L1D_total_cache_misses = 4257994
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 254265546
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 211477
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2555405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 205373965
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210357
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1702589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48891581
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42235599
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52279
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1025, 631, 1011, 631, 631, 474, 631, 413, 631, 451, 631, 166, 631, 57, 631, 70, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2676258624
gpgpu_n_tot_w_icount = 83633082
gpgpu_n_stall_shd_mem = 311428055
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313507
gpgpu_n_mem_write_global = 1702522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 82523776
gpgpu_n_store_insn = 54482976
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6767264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 311428055
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:477186356	W0_Idle:45518457	W0_Scoreboard:80094428	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:83633639
Warp Occupancy Distribution:
Stall:168853647	W0_Idle:26114094	W0_Scoreboard:16257549	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17585670
Warp Occupancy Distribution:
Stall:155335900	W0_Idle:8803437	W0_Scoreboard:31196342	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33475281
warp_utilization0: 0.121838
warp_utilization1: 0.076857
warp_utilization2: 0.146301
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20442720 {8:2555340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 231542992 {136:1702522,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30653016 {40:753293,72:2212,136:2662,}
traffic_breakdown_coretomem[INST_ACC_R] = 21200 {8:2650,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 347495232 {136:2555112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13618960 {8:1702370,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30644488 {40:753085,72:2211,136:2661,}
traffic_breakdown_memtocore[INST_ACC_R] = 360400 {136:2650,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1428 
averagemflatency_1 = 1324 
averagemflatency_2= 1469 
averagemflatency_3 = 1488 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 5720273 
mrq_lat_table:2017392 	60041 	99783 	227411 	681882 	1167251 	1568511 	1188962 	290004 	4835 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8342 	119580 	1183250 	2985290 	716163 	2874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22585 	27938 	107053 	221673 	264714 	694218 	1881977 	1655790 	141287 	1288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2871398 	439496 	2191 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	438960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	489 	10945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.340218  1.351641  1.358029  1.370209  1.347006  1.356357  1.352005  1.360004  1.342778  1.354877  1.348917  1.352663  1.348037  1.361112  1.352524  1.362095 
dram[1]:  1.351930  1.363923  1.356144  1.365039  1.353171  1.354865  1.354489  1.357470  1.346643  1.348284  1.354172  1.358580  1.355060  1.357551  1.357254  1.357949 
dram[2]:  1.355288  1.350800  1.367799  1.361989  1.351434  1.335281  1.359388  1.353700  1.351757  1.350359  1.352351  1.347606  1.354574  1.346545  1.364144  1.351300 
dram[3]:  1.363880  1.358988  1.361108  1.362025  1.353847  1.347182  1.361819  1.351052  1.352123  1.347032  1.350510  1.352713  1.353756  1.358712  1.355986  1.352232 
dram[4]:  1.348193  1.363497  1.352554  1.370264  1.352589  1.349431  1.352731  1.363676  1.347238  1.358728  1.330611  1.354318  1.353832  1.362585  1.350071  1.356827 
dram[5]:  1.357713  1.358844  1.358223  1.360644  1.355597  1.352445  1.357746  1.352530  1.347453  1.350614  1.349745  1.358652  1.352063  1.357864  1.358969  1.356500 
average row locality = 7306084/5394188 = 1.354436
average row locality_1 = 2596829/2154518 = 1.205295
average row locality_2 = 2396778/1652374 = 1.450506
average row locality_3 = 2312477/1587296 = 1.456866
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     53442     51463     51166     50031     52318     51037     52590     51695     52691     50857     52018     51485     52573     50969     51845     50833 
dram[1]:     50960     49915     50851     50006     50999     50840     51381     51357     51496     51253     50974     50697     51030     50887     50954     50824 
dram[2]:     51176     51954     50157     51019     51826     55029     51430     52972     51214     51724     51307     52153     51695     53092     50457     52407 
dram[3]:     49950     50470     50448     50247     51019     52108     50763     52208     50727     51343     51209     50830     51245     50629     50938     51350 
dram[4]:     52203     50813     51768     50190     51914     52575     52659     51163     51811     50989     54700     51468     51704     51100     52042     51677 
dram[5]:     50640     50370     50732     50412     50798     51723     51158     52028     51425     51111     51239     50512     51555     50777     50616     51274 
total reads: 4931679
bank skew: 55029/49915 = 1.10
chip skew: 829612/814424 = 1.02
number of total write accesses:
dram[0]:     26759     24779     24502     23330     25679     24390     25925     25050     26075     24233     25395     24845     25908     24325     25236     24215 
dram[1]:     24306     23254     24217     23344     24398     24229     24745     24717     24896     24650     24365     24069     24380     24248     24360     24223 
dram[2]:     24488     25278     23473     24348     25176     28387     24763     26323     24580     25108     24664     25524     25026     26446     23838     25790 
dram[3]:     23275     23815     23797     23591     24417     25518     24120     25570     24113     24738     24583     24228     24587     24001     24345     24761 
dram[4]:     25519     24134     25099     23524     25265     25943     26005     24506     25188     24362     28060     24838     25042     24456     25421     25080 
dram[5]:     23966     23707     24064     23788     24195     25127     24517     25382     24822     24519     24618     23900     24915     24138     24007     24676 
total reads: 2374501
bank skew: 28387/23254 = 1.22
chip skew: 403212/388401 = 1.04
average mf latency per bank:
dram[0]:       1054       939      1053       949      1061       953      1061       958      1042       934      1049       938      1052       950      1068       962
dram[1]:        877       878       885       886       895       886       893       892       875       872       882       880       884       884       898       893
dram[2]:        976      1196       989      1207       987      1524       992      1214       976      1198       978      1200       986      1207      1001      1219
dram[3]:        879       928       879       933       889       948       891       937       878       922       879       928       884       936       893       946
dram[4]:       1053      1041      1052      1048      1065      1052      1070      1057      1051      1040      1075      1041      1059      1050      1071      1067
dram[5]:        895       897       899       903       905       909       908       912       891       894       895       901       899       904       915       917
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3281434 n_act=907036 n_pre=907022 n_req=1110866 n_req_1=117268 n_req_2=410236 n_req_3=583362 n_rd=1653994 n_write=801275 bw_util=0.5885 bw_util_1=0.06212 bw_util_2=0.2173 bw_util_3=0.309 blp=10.122838 blp_1= 1.752389 blp_2= 3.630730 blp_3= 4.925990
 n_activity=7544431 dram_eff=0.589 dram_eff_1=0.06217 dram_eff_2=0.2175 dram_eff_3=0.3093
bk0: 106882a 2952189i bk1: 102924a 3071318i bk2: 102332a 3016860i bk3: 100062a 3072755i bk4: 104628a 2646446i bk5: 102074a 2705718i bk6: 105180a 2383030i bk7: 103390a 2375672i bk8: 105382a 3015483i bk9: 101714a 3134812i bk10: 104034a 2903827i bk11: 102960a 2866250i bk12: 105144a 2627442i bk13: 101938a 2719349i bk14: 103686a 2477176i bk15: 101664a 2496850i 
bw_dist = 0.062	0.217	0.309	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5227
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3370767 n_act=887207 n_pre=887191 n_req=1098097 n_req_1=105130 n_req_2=409611 n_req_3=583356 n_rd=1628820 n_write=776776 bw_util=0.5817 bw_util_1=0.05569 bw_util_2=0.217 bw_util_3=0.309 blp=9.743574 blp_1= 1.706271 blp_2= 3.624892 blp_3= 4.881288
 n_activity=7528863 dram_eff=0.5834 dram_eff_1=0.05585 dram_eff_2=0.2176 dram_eff_3=0.3099
bk0: 101920a 3337013i bk1: 99830a 3350247i bk2: 101702a 3137224i bk3: 100010a 3146457i bk4: 101996a 2913638i bk5: 101680a 2827846i bk6: 102760a 2656495i bk7: 102714a 2546234i bk8: 102990a 3244460i bk9: 102506a 3152583i bk10: 101946a 3106735i bk11: 101390a 3059801i bk12: 102052a 2925670i bk13: 101774a 2842743i bk14: 101908a 2697964i bk15: 101642a 2611159i 
bw_dist = 0.056	0.217	0.309	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5499
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3263081 n_act=911051 n_pre=911039 n_req=1113414 n_req_1=119932 n_req_2=410122 n_req_3=583360 n_rd=1659192 n_write=806398 bw_util=0.5898 bw_util_1=0.06353 bw_util_2=0.2173 bw_util_3=0.309 blp=10.202989 blp_1= 1.787331 blp_2= 3.678466 blp_3= 4.946882
 n_activity=7548346 dram_eff=0.59 dram_eff_1=0.06355 dram_eff_2=0.2173 dram_eff_3=0.3091
bk0: 102350a 3225531i bk1: 103906a 2995523i bk2: 100314a 3134119i bk3: 102038a 2916904i bk4: 103650a 2708748i bk5: 110056a 2149812i bk6: 102856a 2538855i bk7: 105940a 2191012i bk8: 102424a 3189091i bk9: 103444a 3017234i bk10: 102614a 2978568i bk11: 104304a 2743266i bk12: 103388a 2714557i bk13: 106180a 2399536i bk14: 100914a 2645799i bk15: 104814a 2254389i 
bw_dist = 0.064	0.217	0.309	0.410	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7753
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3362579 n_act=889178 n_pre=889165 n_req=1099108 n_req_1=106258 n_req_2=409490 n_req_3=583360 n_rd=1630928 n_write=778911 bw_util=0.5822 bw_util_1=0.05629 bw_util_2=0.2169 bw_util_3=0.309 blp=9.784088 blp_1= 1.713094 blp_2= 3.631464 blp_3= 4.883224
 n_activity=7528792 dram_eff=0.5839 dram_eff_1=0.05645 dram_eff_2=0.2176 dram_eff_3=0.3099
bk0: 99896a 3442202i bk1: 100940a 3270014i bk2: 100890a 3186409i bk3: 100486a 3112074i bk4: 102036a 2917322i bk5: 104216a 2647817i bk6: 101522a 2725735i bk7: 104412a 2428767i bk8: 101454a 3311818i bk9: 102680a 3151334i bk10: 102418a 3078597i bk11: 101660a 3026799i bk12: 102490a 2883699i bk13: 101258a 2853391i bk14: 101876a 2690466i bk15: 102694a 2512992i 
bw_dist = 0.056	0.217	0.309	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6718
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3269696 n_act=909348 n_pre=909338 n_req=1112603 n_req_1=119102 n_req_2=410169 n_req_3=583332 n_rd=1657519 n_write=804860 bw_util=0.5894 bw_util_1=0.06309 bw_util_2=0.2173 bw_util_3=0.309 blp=10.170407 blp_1= 1.765494 blp_2= 3.644284 blp_3= 4.933343
 n_activity=7546549 dram_eff=0.5897 dram_eff_1=0.06313 dram_eff_2=0.2174 dram_eff_3=0.3092
bk0: 104406a 3093305i bk1: 101626a 3153715i bk2: 103536a 2933807i bk3: 100376a 3041237i bk4: 103825a 2707488i bk5: 105148a 2489781i bk6: 105316a 2367224i bk7: 102324a 2452905i bk8: 103616a 3137706i bk9: 101978a 3104345i bk10: 109398a 2537634i bk11: 102934a 2843691i bk12: 103406a 2723313i bk13: 102196a 2683036i bk14: 104084a 2443548i bk15: 103350a 2362506i 
bw_dist = 0.063	0.217	0.309	0.410	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6649
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7550761 n_nop=3356712 n_act=890346 n_pre=890335 n_req=1099994 n_req_1=107148 n_req_2=409497 n_req_3=583349 n_rd=1632702 n_write=780666 bw_util=0.5827 bw_util_1=0.05676 bw_util_2=0.2169 bw_util_3=0.309 blp=9.817841 blp_1= 1.711772 blp_2= 3.633430 blp_3= 4.898903
 n_activity=7528291 dram_eff=0.5844 dram_eff_1=0.05693 dram_eff_2=0.2176 dram_eff_3=0.31
bk0: 101278a 3342645i bk1: 100738a 3268045i bk2: 101462a 3129558i bk3: 100824a 3077013i bk4: 101596a 2921260i bk5: 103446a 2700598i bk6: 102314a 2658589i bk7: 104052a 2438314i bk8: 102850a 3233786i bk9: 102218a 3170940i bk10: 102476a 3053743i bk11: 101022a 3059459i bk12: 103110a 2833269i bk13: 101550a 2836966i bk14: 101226a 2741937i bk15: 102540a 2526522i 
bw_dist = 0.057	0.217	0.309	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 426913, Miss = 418653, Miss_rate = 0.981, Pending_hits = 843, Reservation_fails = 469926
L2_cache_bank[1]: Access = 413699, Miss = 408385, Miss_rate = 0.987, Pending_hits = 410, Reservation_fails = 405623
L2_cache_bank[2]: Access = 413845, Miss = 408648, Miss_rate = 0.987, Pending_hits = 419, Reservation_fails = 390694
L2_cache_bank[3]: Access = 410419, Miss = 405789, Miss_rate = 0.989, Pending_hits = 304, Reservation_fails = 416505
L2_cache_bank[4]: Access = 414026, Miss = 409278, Miss_rate = 0.989, Pending_hits = 403, Reservation_fails = 293780
L2_cache_bank[5]: Access = 442150, Miss = 420365, Miss_rate = 0.951, Pending_hits = 617, Reservation_fails = 591220
L2_cache_bank[6]: Access = 410748, Miss = 406310, Miss_rate = 0.989, Pending_hits = 321, Reservation_fails = 397196
L2_cache_bank[7]: Access = 416130, Miss = 409204, Miss_rate = 0.983, Pending_hits = 460, Reservation_fails = 491192
L2_cache_bank[8]: Access = 427052, Miss = 418816, Miss_rate = 0.981, Pending_hits = 762, Reservation_fails = 458688
L2_cache_bank[9]: Access = 416008, Miss = 409994, Miss_rate = 0.986, Pending_hits = 424, Reservation_fails = 397923
L2_cache_bank[10]: Access = 413013, Miss = 408182, Miss_rate = 0.988, Pending_hits = 424, Reservation_fails = 400866
L2_cache_bank[11]: Access = 414422, Miss = 408222, Miss_rate = 0.985, Pending_hits = 466, Reservation_fails = 447242
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 426913, Miss = 418653 (0.981), PendingHit = 843 (0.00197)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413699, Miss = 408385 (0.987), PendingHit = 410 (0.000991)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413845, Miss = 408648 (0.987), PendingHit = 419 (0.00101)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 410419, Miss = 405789 (0.989), PendingHit = 304 (0.000741)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414026, Miss = 409278 (0.989), PendingHit = 403 (0.000973)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 442150, Miss = 420365 (0.951), PendingHit = 617 (0.0014)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 410748, Miss = 406310 (0.989), PendingHit = 321 (0.000782)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416130, Miss = 409204 (0.983), PendingHit = 460 (0.00111)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 427052, Miss = 418816 (0.981), PendingHit = 762 (0.00178)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416008, Miss = 409994 (0.986), PendingHit = 424 (0.00102)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 413013, Miss = 408182 (0.988), PendingHit = 424 (0.00103)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 414422, Miss = 408222 (0.985), PendingHit = 466 (0.00112)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 1644526
Stream 1: Misses  = 1560375
Stream 2: Accesses  = 1709759
Stream 2: Misses  = 1708730
Stream 3: Accesses  = 3308666
Stream 3: Misses  = 3223116
Stream 1+2: Accesses  = 3354285
Stream 1+2: Misses  = 3269105
Stream 1+2+3: Accesses  = 6662951
Stream 1+2+3: Misses  = 6492221
Total Accesses  = 5018425
MPKI-CORES
CORE_L2MPKI_0	85.006
CORE_L2MPKI_1	91.114
CORE_L2MPKI_2	92.449
CORE_L2MPKI_3	89.649
CORE_L2MPKI_4	90.898
CORE_L2MPKI_5	91.100
CORE_L2MPKI_6	85.541
CORE_L2MPKI_7	89.876
CORE_L2MPKI_8	89.120
CORE_L2MPKI_9	87.653
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.418
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	57913
CORE_MISSES_1	69713
CORE_MISSES_2	68652
CORE_MISSES_3	70747
CORE_MISSES_4	71104
CORE_MISSES_5	73163
CORE_MISSES_6	63484
CORE_MISSES_7	73316
CORE_MISSES_8	61979
CORE_MISSES_9	64810
CORE_MISSES_10	86144
CORE_MISSES_11	87799
CORE_MISSES_12	91289
CORE_MISSES_13	85598
CORE_MISSES_14	91423
CORE_MISSES_15	89569
CORE_MISSES_16	90128
CORE_MISSES_17	86997
CORE_MISSES_18	88482
CORE_MISSES_19	88065
CORE_MISSES_20	87075
CORE_MISSES_21	87447
CORE_MISSES_22	87571
CORE_MISSES_23	86258
CORE_MISSES_24	85885
CORE_MISSES_25	86571
CORE_MISSES_26	89237
CORE_MISSES_27	88089
CORE_MISSES_28	87613
CORE_MISSES_29	85606
CORE_MISSES_30	85290
CORE_MISSES_31	83385
CORE_MISSES_32	83346
CORE_MISSES_33	83989
CORE_MISSES_34	83306
CORE_MISSES_35	83985
CORE_MISSES_36	84665
CORE_MISSES_37	82725
CORE_MISSES_38	84624
CORE_MISSES_39	82063
CORE_MISSES_40	83369
CORE_MISSES_41	82686
CORE_MISSES_42	81409
CORE_MISSES_43	83343
CORE_MISSES_44	84627
CORE_MISSES_45	84622
CORE_MISSES_46	82084
CORE_MISSES_47	85944
CORE_MISSES_48	84622
CORE_MISSES_49	78761
CORE_MISSES_50	82662
CORE_MISSES_51	83321
CORE_MISSES_52	81425
CORE_MISSES_53	83941
CORE_MISSES_54	82003
CORE_MISSES_55	83302
CORE_MISSES_56	86560
CORE_MISSES_57	83980
CORE_MISSES_58	81400
CORE_MISSES_59	82680
L2_MISSES = 4931846
L2_total_cache_accesses = 5018425
L2_total_cache_misses = 4931846
L2_total_cache_miss_rate = 0.9827
L2_total_cache_pending_hits = 5853
L2_total_cache_reservation_fails = 5160855
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3229248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3383733
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1702455
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1758301
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 142
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18721
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16017468
icnt_total_pkts_simt_to_mem=12597192
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3400
gpu_ipc_2 =     191.7397
gpu_ipc_3 =     274.1776
gpu_tot_sim_cycle_stream_1 = 6448072
gpu_tot_sim_cycle_stream_2 = 6448072
gpu_tot_sim_cycle_stream_3 = 6426622
gpu_sim_insn_1 = 8640736
gpu_sim_insn_2 = 1236351264
gpu_sim_insn_3 = 1762035840
gpu_sim_cycle = 6448073
gpu_sim_insn = 3007027840
gpu_ipc =     466.3452
gpu_tot_sim_cycle = 6448073
gpu_tot_sim_insn = 3007027840
gpu_tot_ipc =     466.3452
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29888512
gpu_stall_icnt2sh    = 112268
gpu_total_sim_rate=258069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 47526197
	L1I_total_cache_misses = 40363
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66162
L1D_cache:
	L1D_cache_core[0]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 96618, Miss = 96618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5777378
	L1D_cache_core[11]: Access = 98299, Miss = 98299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5795695
	L1D_cache_core[12]: Access = 102399, Miss = 102399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5811707
	L1D_cache_core[13]: Access = 95795, Miss = 95795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5830651
	L1D_cache_core[14]: Access = 101816, Miss = 101816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5796430
	L1D_cache_core[15]: Access = 100041, Miss = 100041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5774632
	L1D_cache_core[16]: Access = 101353, Miss = 101353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5810108
	L1D_cache_core[17]: Access = 97879, Miss = 97879, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5828386
	L1D_cache_core[18]: Access = 99661, Miss = 99661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5764971
	L1D_cache_core[19]: Access = 98726, Miss = 98726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5814336
	L1D_cache_core[20]: Access = 97573, Miss = 97573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5814051
	L1D_cache_core[21]: Access = 98709, Miss = 98709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5823618
	L1D_cache_core[22]: Access = 99048, Miss = 99048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5774995
	L1D_cache_core[23]: Access = 98433, Miss = 98433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5817686
	L1D_cache_core[24]: Access = 97083, Miss = 97083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5847842
	L1D_cache_core[25]: Access = 96705, Miss = 96705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5819693
	L1D_cache_core[26]: Access = 99630, Miss = 99630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5847782
	L1D_cache_core[27]: Access = 99250, Miss = 99250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5791979
	L1D_cache_core[28]: Access = 98789, Miss = 98789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5834626
	L1D_cache_core[29]: Access = 95910, Miss = 95910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5825638
	L1D_cache_core[30]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5718553
	L1D_cache_core[31]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5684554
	L1D_cache_core[32]: Access = 95080, Miss = 95080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5652139
	L1D_cache_core[33]: Access = 94420, Miss = 94420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5685889
	L1D_cache_core[34]: Access = 93060, Miss = 93060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5594030
	L1D_cache_core[35]: Access = 94400, Miss = 94400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5659899
	L1D_cache_core[36]: Access = 95100, Miss = 95100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5656459
	L1D_cache_core[37]: Access = 93120, Miss = 93120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5655823
	L1D_cache_core[38]: Access = 95020, Miss = 95020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5611213
	L1D_cache_core[39]: Access = 92500, Miss = 92500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5628581
	L1D_cache_core[40]: Access = 93760, Miss = 93760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5649363
	L1D_cache_core[41]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5729251
	L1D_cache_core[42]: Access = 91840, Miss = 91840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5662842
	L1D_cache_core[43]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5754435
	L1D_cache_core[44]: Access = 94380, Miss = 94380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5765347
	L1D_cache_core[45]: Access = 95020, Miss = 95020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5616512
	L1D_cache_core[46]: Access = 91840, Miss = 91840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5622202
	L1D_cache_core[47]: Access = 96360, Miss = 96360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5598575
	L1D_cache_core[48]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5655761
	L1D_cache_core[49]: Access = 89180, Miss = 89180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5639538
	L1D_cache_core[50]: Access = 93080, Miss = 93080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5720076
	L1D_cache_core[51]: Access = 93080, Miss = 93080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5707323
	L1D_cache_core[52]: Access = 91180, Miss = 91180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5690063
	L1D_cache_core[53]: Access = 94340, Miss = 94340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5678293
	L1D_cache_core[54]: Access = 91760, Miss = 91760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5648882
	L1D_cache_core[55]: Access = 94360, Miss = 94360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5630609
	L1D_cache_core[56]: Access = 96960, Miss = 96960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5605003
	L1D_cache_core[57]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5637954
	L1D_cache_core[58]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5592686
	L1D_cache_core[59]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5679785
	L1D_total_cache_accesses = 4787171
	L1D_total_cache_misses = 4787171
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 286038873
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 237691
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2872959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 231113180
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 236571
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1914212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54925693
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47485834
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40363
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66162
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 668, 1262, 642, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 878, 631, 892, 631, 631, 631, 631, 584, 631, 545, 631, 394, 631, 318, 631, 280, 
gpgpu_n_tot_thrd_icount = 3008937280
gpgpu_n_tot_w_icount = 94029290
gpgpu_n_stall_shd_mem = 350475713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3740300
gpgpu_n_mem_write_global = 1914155
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 92793920
gpgpu_n_store_insn = 61254912
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7606112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 350475713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:534537736	W0_Idle:54292631	W0_Scoreboard:90908459	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:94029934
Warp Occupancy Distribution:
Stall:187857803	W0_Idle:31839726	W0_Scoreboard:18512069	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19713322
Warp Occupancy Distribution:
Stall:174529619	W0_Idle:10204866	W0_Scoreboard:35512283	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37676152
warp_utilization0: 0.121522
warp_utilization1: 0.076431
warp_utilization2: 0.146075
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22983256 {8:2872907,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 260325080 {136:1914155,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 35059560 {40:861947,72:2484,136:2962,}
traffic_breakdown_coretomem[INST_ACC_R] = 24080 {8:3010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 390668160 {136:2872560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15311600 {8:1913950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 35049768 {40:861709,72:2484,136:2960,}
traffic_breakdown_memtocore[INST_ACC_R] = 409360 {136:3010,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1428 
averagemflatency_1 = 1321 
averagemflatency_2= 1471 
averagemflatency_3 = 1491 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 6448072 
mrq_lat_table:2274102 	67741 	112709 	256656 	768366 	1316043 	1767377 	1340697 	328269 	5498 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9990 	133773 	1326133 	3376217 	804593 	3017 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24849 	31144 	119050 	244240 	298222 	789116 	2131031 	1861506 	156825 	1317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3245598 	491815 	2316 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	650540 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	563 	12327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339936  1.350938  1.357817  1.368967  1.346002  1.355152  1.351371  1.358392  1.341978  1.354204  1.348387  1.352463  1.347316  1.361115  1.351909  1.360838 
dram[1]:  1.350772  1.362353  1.354850  1.364807  1.352316  1.353856  1.352757  1.354800  1.346149  1.348204  1.352391  1.357058  1.354137  1.355468  1.356917  1.356838 
dram[2]:  1.353182  1.349429  1.366100  1.360167  1.350178  1.335076  1.357341  1.352104  1.351866  1.349365  1.350578  1.346268  1.353375  1.345292  1.363376  1.350489 
dram[3]:  1.362287  1.356251  1.360510  1.360046  1.353093  1.346085  1.359532  1.349145  1.352035  1.346755  1.348823  1.350799  1.352359  1.356907  1.354886  1.351093 
dram[4]:  1.347338  1.361377  1.351682  1.368367  1.351642  1.348570  1.351497  1.362004  1.346856  1.358208  1.330880  1.353504  1.351766  1.361526  1.349628  1.354779 
dram[5]:  1.356022  1.356414  1.356484  1.359238  1.353711  1.350950  1.356694  1.349601  1.347137  1.351151  1.348993  1.357076  1.349885  1.356992  1.358850  1.355084 
average row locality = 8237470/6087041 = 1.353280
average row locality_1 = 2938643/2441425 = 1.203659
average row locality_2 = 2697360/1859666 = 1.450454
average row locality_3 = 2601467/1785950 = 1.456629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60017     57865     57501     56256     58941     57612     59032     58133     59332     57361     58618     57958     59101     57305     58441     57388 
dram[1]:     57361     56254     57208     56220     57441     57378     57799     57873     58019     57713     57529     57199     57419     57349     57414     57388 
dram[2]:     57692     58479     56463     57425     58424     61847     57961     59569     57726     58229     57874     58849     58204     59702     56917     59120 
dram[3]:     56286     56936     56741     56654     57503     58760     57154     58814     57156     57846     57890     57407     57669     57113     57518     58011 
dram[4]:     58685     57212     58199     56496     58495     59281     59233     57554     58365     57484     61547     57999     58264     57523     58699     58403 
dram[5]:     57040     56812     57127     56803     57318     58287     57528     58648     57917     57584     57714     56989     58092     57192     57170     58055 
total reads: 5556079
bank skew: 61847/56220 = 1.10
chip skew: 934481/917564 = 1.02
number of total write accesses:
dram[0]:     30017     27876     27557     26279     28957     27625     29075     28186     29413     27446     28655     27991     29164     27394     28503     27448 
dram[1]:     27377     26279     27275     26273     27503     27437     27867     27940     28113     27812     27582     27248     27504     27445     27492     27472 
dram[2]:     27690     28489     26518     27448     28438     31866     28015     29615     27812     28322     27912     28890     28278     29772     26977     29175 
dram[3]:     26305     26959     26813     26694     27573     28820     27225     28871     27261     27945     27941     27461     27751     27193     27600     28083 
dram[4]:     28702     27209     28260     26542     28521     29289     29291     27608     28452     27567     31584     28027     28345     27591     28765     28460 
dram[5]:     27070     26834     27189     26869     27381     28344     27600     28712     28029     27675     27769     27036     28194     27274     27254     28127 
total reads: 2681487
bank skew: 31866/26273 = 1.21
chip skew: 455217/438619 = 1.04
average mf latency per bank:
dram[0]:       1044       936      1042       945      1050       949      1049       955      1031       930      1038       935      1041       946      1057       956
dram[1]:        881       880       887       888       898       888       897       893       879       874       885       882       887       885       902       894
dram[2]:        973      1185       986      1196       985      1492       991      1202       974      1186       976      1187       983      1195       999      1208
dram[3]:        886       938       885       944       896       959       898       949       884       933       885       940       890       947       900       959
dram[4]:       1053      1038      1052      1043      1064      1048      1068      1055      1050      1037      1074      1037      1058      1046      1070      1062
dram[5]:        900       908       904       914       910       919       914       923       895       903       901       912       904       914       920       928
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3702737 n_act=1021944 n_pre=1021933 n_req=1249949 n_req_1=132999 n_req_2=460666 n_req_3=656284 n_rd=1861692 n_write=903150 bw_util=0.5874 bw_util_1=0.0625 bw_util_2=0.2165 bw_util_3=0.3084 blp=10.102811 blp_1= 1.753106 blp_2= 3.621902 blp_3= 4.919862
 n_activity=8504175 dram_eff=0.5879 dram_eff_1=0.06256 dram_eff_2=0.2167 dram_eff_3=0.3087
bk0: 120032a 3351801i bk1: 115728a 3474046i bk2: 114996a 3423237i bk3: 112512a 3475201i bk4: 117882a 2989100i bk5: 115220a 3040770i bk6: 118060a 2723001i bk7: 116266a 2700602i bk8: 118664a 3407455i bk9: 114720a 3531831i bk10: 117236a 3274909i bk11: 115916a 3239811i bk12: 118200a 2977399i bk13: 114604a 3079777i bk14: 116880a 2798218i bk15: 114776a 2808999i 
bw_dist = 0.063	0.216	0.308	0.412	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4754
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3796772 n_act=1001193 n_pre=1001179 n_req=1236500 n_req_1=120098 n_req_2=460124 n_req_3=656278 n_rd=1835092 n_write=877220 bw_util=0.5811 bw_util_1=0.05644 bw_util_2=0.2162 bw_util_3=0.3084 blp=9.751579 blp_1= 1.710431 blp_2= 3.614099 blp_3= 4.878603
 n_activity=8487293 dram_eff=0.5827 dram_eff_1=0.0566 dram_eff_2=0.2168 dram_eff_3=0.3093
bk0: 114722a 3763201i bk1: 112500a 3767556i bk2: 114416a 3539532i bk3: 112438a 3558409i bk4: 114878a 3288723i bk5: 114754a 3173518i bk6: 115592a 3003298i bk7: 115744a 2864957i bk8: 116038a 3646737i bk9: 115424a 3555260i bk10: 115056a 3486060i bk11: 114398a 3434000i bk12: 114834a 3295634i bk13: 114698a 3189974i bk14: 114826a 3038526i bk15: 114774a 2924868i 
bw_dist = 0.056	0.216	0.308	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5725
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3676270 n_act=1027926 n_pre=1027916 n_req=1253540 n_req_1=136666 n_req_2=460596 n_req_3=656278 n_rd=1868932 n_write=910412 bw_util=0.5891 bw_util_1=0.06423 bw_util_2=0.2165 bw_util_3=0.3084 blp=10.205468 blp_1= 1.792230 blp_2= 3.668464 blp_3= 4.940833
 n_activity=8508970 dram_eff=0.5893 dram_eff_1=0.06424 dram_eff_2=0.2165 dram_eff_3=0.3085
bk0: 115378a 3627443i bk1: 116958a 3383226i bk2: 112926a 3528105i bk3: 114848a 3290798i bk4: 116846a 3049390i bk5: 123694a 2443013i bk6: 115919a 2849151i bk7: 119129a 2482436i bk8: 115450a 3589478i bk9: 116458a 3404809i bk10: 115748a 3344430i bk11: 117698a 3081167i bk12: 116406a 3060117i bk13: 119402a 2713985i bk14: 113834a 2973848i bk15: 118238a 2530623i 
bw_dist = 0.064	0.216	0.308	0.411	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7692
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3782410 n_act=1004602 n_pre=1004590 n_req=1238365 n_req_1=122021 n_req_2=460066 n_req_3=656278 n_rd=1838884 n_write=880970 bw_util=0.582 bw_util_1=0.05734 bw_util_2=0.2162 bw_util_3=0.3084 blp=9.808947 blp_1= 1.722081 blp_2= 3.625099 blp_3= 4.879718
 n_activity=8488434 dram_eff=0.5835 dram_eff_1=0.0575 dram_eff_2=0.2168 dram_eff_3=0.3093
bk0: 112570a 3869485i bk1: 113872a 3660293i bk2: 113478a 3593892i bk3: 113304a 3488864i bk4: 115002a 3276928i bk5: 117518a 2973933i bk6: 114306a 3062253i bk7: 117628a 2724645i bk8: 114312a 3728909i bk9: 115690a 3544736i bk10: 115780a 3440721i bk11: 114814a 3383379i bk12: 115328a 3246496i bk13: 114226a 3199740i bk14: 115036a 3010604i bk15: 116020a 2811077i 
bw_dist = 0.057	0.216	0.308	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7344
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3684797 n_act=1025707 n_pre=1025694 n_req=1252532 n_req_1=135611 n_req_2=460671 n_req_3=656250 n_rd=1866848 n_write=908410 bw_util=0.5886 bw_util_1=0.06373 bw_util_2=0.2165 bw_util_3=0.3084 blp=10.172559 blp_1= 1.769181 blp_2= 3.635507 blp_3= 4.930432
 n_activity=8507137 dram_eff=0.5889 dram_eff_1=0.06376 dram_eff_2=0.2166 dram_eff_3=0.3086
bk0: 117370a 3493504i bk1: 114420a 3554876i bk2: 116398a 3316455i bk3: 112991a 3432279i bk4: 116990a 3044121i bk5: 118559a 2804820i bk6: 118456a 2675418i bk7: 115108a 2777337i bk8: 116730a 3536388i bk9: 114968a 3487256i bk10: 123094a 2868223i bk11: 115996a 3203595i bk12: 116528a 3057693i bk13: 115036a 3023001i bk14: 117398a 2742837i bk15: 116806a 2641414i 
bw_dist = 0.064	0.216	0.308	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6691
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3776964 n_act=1005646 n_pre=1005630 n_req=1239173 n_req_1=122874 n_req_2=460029 n_req_3=656270 n_rd=1840514 n_write=882702 bw_util=0.5823 bw_util_1=0.05774 bw_util_2=0.2162 bw_util_3=0.3084 blp=9.835864 blp_1= 1.719866 blp_2= 3.623786 blp_3= 4.892048
 n_activity=8487735 dram_eff=0.584 dram_eff_1=0.05791 dram_eff_2=0.2168 dram_eff_3=0.3093
bk0: 114080a 3761689i bk1: 113624a 3667602i bk2: 114250a 3523375i bk3: 113606a 3464255i bk4: 114636a 3276714i bk5: 116572a 3035339i bk6: 115042a 3002302i bk7: 117290a 2733136i bk8: 115834a 3643509i bk9: 115168a 3570269i bk10: 115426a 3438990i bk11: 113974a 3433704i bk12: 116182a 3176500i bk13: 114384a 3186788i bk14: 114338a 3073035i bk15: 116108a 2809528i 
bw_dist = 0.058	0.216	0.308	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480559, Miss = 470994, Miss_rate = 0.980, Pending_hits = 981, Reservation_fails = 526441
L2_cache_bank[1]: Access = 466166, Miss = 459891, Miss_rate = 0.987, Pending_hits = 473, Reservation_fails = 460798
L2_cache_bank[2]: Access = 466265, Miss = 460203, Miss_rate = 0.987, Pending_hits = 460, Reservation_fails = 443241
L2_cache_bank[3]: Access = 462928, Miss = 457382, Miss_rate = 0.988, Pending_hits = 340, Reservation_fails = 475606
L2_cache_bank[4]: Access = 466903, Miss = 461271, Miss_rate = 0.988, Pending_hits = 449, Reservation_fails = 332906
L2_cache_bank[5]: Access = 497721, Miss = 473241, Miss_rate = 0.951, Pending_hits = 751, Reservation_fails = 652801
L2_cache_bank[6]: Access = 463231, Miss = 457927, Miss_rate = 0.989, Pending_hits = 382, Reservation_fails = 430203
L2_cache_bank[7]: Access = 469735, Miss = 461558, Miss_rate = 0.983, Pending_hits = 544, Reservation_fails = 547124
L2_cache_bank[8]: Access = 480974, Miss = 471497, Miss_rate = 0.980, Pending_hits = 883, Reservation_fails = 502939
L2_cache_bank[9]: Access = 469175, Miss = 461962, Miss_rate = 0.985, Pending_hits = 483, Reservation_fails = 437182
L2_cache_bank[10]: Access = 465702, Miss = 459925, Miss_rate = 0.988, Pending_hits = 502, Reservation_fails = 438779
L2_cache_bank[11]: Access = 467642, Miss = 460384, Miss_rate = 0.984, Pending_hits = 565, Reservation_fails = 503175
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480559, Miss = 470994 (0.98), PendingHit = 981 (0.00204)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466166, Miss = 459891 (0.987), PendingHit = 473 (0.00101)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466265, Miss = 460203 (0.987), PendingHit = 460 (0.000987)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 462928, Miss = 457382 (0.988), PendingHit = 340 (0.000734)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466903, Miss = 461271 (0.988), PendingHit = 449 (0.000962)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 497721, Miss = 473241 (0.951), PendingHit = 751 (0.00151)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 463231, Miss = 457927 (0.989), PendingHit = 382 (0.000825)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469735, Miss = 461558 (0.983), PendingHit = 544 (0.00116)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480974, Miss = 471497 (0.98), PendingHit = 883 (0.00184)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469175, Miss = 461962 (0.985), PendingHit = 483 (0.00103)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 465702, Miss = 459925 (0.988), PendingHit = 502 (0.00108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 467642, Miss = 460384 (0.984), PendingHit = 565 (0.00121)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 1860708
Stream 1: Misses  = 1762708
Stream 2: Accesses  = 1924333
Stream 2: Misses  = 1923137
Stream 3: Accesses  = 3732668
Stream 3: Misses  = 3633098
Stream 1+2: Accesses  = 3785041
Stream 1+2: Misses  = 3685845
Stream 1+2+3: Accesses  = 7517709
Stream 1+2+3: Misses  = 7318943
Total Accesses  = 5657001
MPKI-CORES
CORE_L2MPKI_0	86.509
CORE_L2MPKI_1	90.953
CORE_L2MPKI_2	91.565
CORE_L2MPKI_3	89.862
CORE_L2MPKI_4	90.501
CORE_L2MPKI_5	90.436
CORE_L2MPKI_6	85.649
CORE_L2MPKI_7	89.031
CORE_L2MPKI_8	89.277
CORE_L2MPKI_9	87.336
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.354
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	68341
CORE_MISSES_1	79340
CORE_MISSES_2	77117
CORE_MISSES_3	80830
CORE_MISSES_4	80863
CORE_MISSES_5	82512
CORE_MISSES_6	73233
CORE_MISSES_7	81917
CORE_MISSES_8	71599
CORE_MISSES_9	74561
CORE_MISSES_10	96608
CORE_MISSES_11	98271
CORE_MISSES_12	102378
CORE_MISSES_13	95788
CORE_MISSES_14	101801
CORE_MISSES_15	100021
CORE_MISSES_16	101325
CORE_MISSES_17	97857
CORE_MISSES_18	99639
CORE_MISSES_19	98707
CORE_MISSES_20	97554
CORE_MISSES_21	98680
CORE_MISSES_22	99029
CORE_MISSES_23	98416
CORE_MISSES_24	97055
CORE_MISSES_25	96690
CORE_MISSES_26	99602
CORE_MISSES_27	99218
CORE_MISSES_28	98762
CORE_MISSES_29	95883
CORE_MISSES_30	95712
CORE_MISSES_31	93789
CORE_MISSES_32	95086
CORE_MISSES_33	94429
CORE_MISSES_34	93067
CORE_MISSES_35	94405
CORE_MISSES_36	95106
CORE_MISSES_37	93127
CORE_MISSES_38	95024
CORE_MISSES_39	92503
CORE_MISSES_40	93771
CORE_MISSES_41	93110
CORE_MISSES_42	91849
CORE_MISSES_43	93103
CORE_MISSES_44	94390
CORE_MISSES_45	95022
CORE_MISSES_46	91844
CORE_MISSES_47	96364
CORE_MISSES_48	95702
CORE_MISSES_49	89181
CORE_MISSES_50	93082
CORE_MISSES_51	93081
CORE_MISSES_52	91185
CORE_MISSES_53	94341
CORE_MISSES_54	91763
CORE_MISSES_55	94362
CORE_MISSES_56	96960
CORE_MISSES_57	95700
CORE_MISSES_58	92480
CORE_MISSES_59	93100
L2_MISSES = 5556235
L2_total_cache_accesses = 5657001
L2_total_cache_misses = 5556235
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 6813
L2_total_cache_reservation_fails = 5751195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3642045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3773976
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1914025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1955514
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 164
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21605
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18037650
icnt_total_pkts_simt_to_mem=14192908
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3400
gpu_ipc_2 =     191.7397
gpu_ipc_3 =     274.1776
gpu_tot_sim_cycle_stream_1 = 6448072
gpu_tot_sim_cycle_stream_2 = 6448072
gpu_tot_sim_cycle_stream_3 = 6426622
gpu_sim_insn_1 = 8640736
gpu_sim_insn_2 = 1236351264
gpu_sim_insn_3 = 1762035840
gpu_sim_cycle = 6448073
gpu_sim_insn = 3007027840
gpu_ipc =     466.3452
gpu_tot_sim_cycle = 6448073
gpu_tot_sim_insn = 3007027840
gpu_tot_ipc =     466.3452
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29888512
gpu_stall_icnt2sh    = 112268
gpu_total_sim_rate=258069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 47526197
	L1I_total_cache_misses = 40363
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66162
L1D_cache:
	L1D_cache_core[0]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 96618, Miss = 96618, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5777378
	L1D_cache_core[11]: Access = 98299, Miss = 98299, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5795695
	L1D_cache_core[12]: Access = 102399, Miss = 102399, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5811707
	L1D_cache_core[13]: Access = 95795, Miss = 95795, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5830651
	L1D_cache_core[14]: Access = 101816, Miss = 101816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5796430
	L1D_cache_core[15]: Access = 100041, Miss = 100041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5774632
	L1D_cache_core[16]: Access = 101353, Miss = 101353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5810108
	L1D_cache_core[17]: Access = 97879, Miss = 97879, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5828386
	L1D_cache_core[18]: Access = 99661, Miss = 99661, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5764971
	L1D_cache_core[19]: Access = 98726, Miss = 98726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5814336
	L1D_cache_core[20]: Access = 97573, Miss = 97573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5814051
	L1D_cache_core[21]: Access = 98709, Miss = 98709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5823618
	L1D_cache_core[22]: Access = 99048, Miss = 99048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5774995
	L1D_cache_core[23]: Access = 98433, Miss = 98433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5817686
	L1D_cache_core[24]: Access = 97083, Miss = 97083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5847842
	L1D_cache_core[25]: Access = 96705, Miss = 96705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5819693
	L1D_cache_core[26]: Access = 99630, Miss = 99630, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5847782
	L1D_cache_core[27]: Access = 99250, Miss = 99250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5791979
	L1D_cache_core[28]: Access = 98789, Miss = 98789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5834626
	L1D_cache_core[29]: Access = 95910, Miss = 95910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5825638
	L1D_cache_core[30]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5718553
	L1D_cache_core[31]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5684554
	L1D_cache_core[32]: Access = 95080, Miss = 95080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5652139
	L1D_cache_core[33]: Access = 94420, Miss = 94420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5685889
	L1D_cache_core[34]: Access = 93060, Miss = 93060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5594030
	L1D_cache_core[35]: Access = 94400, Miss = 94400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5659899
	L1D_cache_core[36]: Access = 95100, Miss = 95100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5656459
	L1D_cache_core[37]: Access = 93120, Miss = 93120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5655823
	L1D_cache_core[38]: Access = 95020, Miss = 95020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5611213
	L1D_cache_core[39]: Access = 92500, Miss = 92500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5628581
	L1D_cache_core[40]: Access = 93760, Miss = 93760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5649363
	L1D_cache_core[41]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5729251
	L1D_cache_core[42]: Access = 91840, Miss = 91840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5662842
	L1D_cache_core[43]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5754435
	L1D_cache_core[44]: Access = 94380, Miss = 94380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5765347
	L1D_cache_core[45]: Access = 95020, Miss = 95020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5616512
	L1D_cache_core[46]: Access = 91840, Miss = 91840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5622202
	L1D_cache_core[47]: Access = 96360, Miss = 96360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5598575
	L1D_cache_core[48]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5655761
	L1D_cache_core[49]: Access = 89180, Miss = 89180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5639538
	L1D_cache_core[50]: Access = 93080, Miss = 93080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5720076
	L1D_cache_core[51]: Access = 93080, Miss = 93080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5707323
	L1D_cache_core[52]: Access = 91180, Miss = 91180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5690063
	L1D_cache_core[53]: Access = 94340, Miss = 94340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5678293
	L1D_cache_core[54]: Access = 91760, Miss = 91760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5648882
	L1D_cache_core[55]: Access = 94360, Miss = 94360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5630609
	L1D_cache_core[56]: Access = 96960, Miss = 96960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5605003
	L1D_cache_core[57]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5637954
	L1D_cache_core[58]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5592686
	L1D_cache_core[59]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5679785
	L1D_total_cache_accesses = 4787171
	L1D_total_cache_misses = 4787171
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 286038873
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 237691
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2872959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 231113180
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 236571
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1914212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54925693
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47485834
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40363
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66162
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 668, 1262, 642, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 878, 631, 892, 631, 631, 631, 631, 584, 631, 545, 631, 394, 631, 318, 631, 280, 
gpgpu_n_tot_thrd_icount = 3008937280
gpgpu_n_tot_w_icount = 94029290
gpgpu_n_stall_shd_mem = 350475713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3740300
gpgpu_n_mem_write_global = 1914155
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 92793920
gpgpu_n_store_insn = 61254912
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7606112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 350475713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:534537736	W0_Idle:54292631	W0_Scoreboard:90908459	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:94029934
Warp Occupancy Distribution:
Stall:187857803	W0_Idle:31839726	W0_Scoreboard:18512069	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19713322
Warp Occupancy Distribution:
Stall:174529619	W0_Idle:10204866	W0_Scoreboard:35512283	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37676152
warp_utilization0: 0.121522
warp_utilization1: 0.076431
warp_utilization2: 0.146075
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22983256 {8:2872907,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 260325080 {136:1914155,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 35059560 {40:861947,72:2484,136:2962,}
traffic_breakdown_coretomem[INST_ACC_R] = 24080 {8:3010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 390668160 {136:2872560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15311600 {8:1913950,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 35049768 {40:861709,72:2484,136:2960,}
traffic_breakdown_memtocore[INST_ACC_R] = 409360 {136:3010,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1428 
averagemflatency_1 = 1321 
averagemflatency_2= 1471 
averagemflatency_3 = 1491 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 6448072 
mrq_lat_table:2274102 	67741 	112709 	256656 	768366 	1316043 	1767377 	1340697 	328269 	5498 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9990 	133773 	1326133 	3376217 	804593 	3017 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24849 	31144 	119050 	244240 	298222 	789116 	2131031 	1861506 	156825 	1317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3245598 	491815 	2316 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	650540 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	563 	12327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339936  1.350938  1.357817  1.368967  1.346002  1.355152  1.351371  1.358392  1.341978  1.354204  1.348387  1.352463  1.347316  1.361115  1.351909  1.360838 
dram[1]:  1.350772  1.362353  1.354850  1.364807  1.352316  1.353856  1.352757  1.354800  1.346149  1.348204  1.352391  1.357058  1.354137  1.355468  1.356917  1.356838 
dram[2]:  1.353182  1.349429  1.366100  1.360167  1.350178  1.335076  1.357341  1.352104  1.351866  1.349365  1.350578  1.346268  1.353375  1.345292  1.363376  1.350489 
dram[3]:  1.362287  1.356251  1.360510  1.360046  1.353093  1.346085  1.359532  1.349145  1.352035  1.346755  1.348823  1.350799  1.352359  1.356907  1.354886  1.351093 
dram[4]:  1.347338  1.361377  1.351682  1.368367  1.351642  1.348570  1.351497  1.362004  1.346856  1.358208  1.330880  1.353504  1.351766  1.361526  1.349628  1.354779 
dram[5]:  1.356022  1.356414  1.356484  1.359238  1.353711  1.350950  1.356694  1.349601  1.347137  1.351151  1.348993  1.357076  1.349885  1.356992  1.358850  1.355084 
average row locality = 8237470/6087041 = 1.353280
average row locality_1 = 2938643/2441425 = 1.203659
average row locality_2 = 2697360/1859666 = 1.450454
average row locality_3 = 2601467/1785950 = 1.456629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60017     57865     57501     56256     58941     57612     59032     58133     59332     57361     58618     57958     59101     57305     58441     57388 
dram[1]:     57361     56254     57208     56220     57441     57378     57799     57873     58019     57713     57529     57199     57419     57349     57414     57388 
dram[2]:     57692     58479     56463     57425     58424     61847     57961     59569     57726     58229     57874     58849     58204     59702     56917     59120 
dram[3]:     56286     56936     56741     56654     57503     58760     57154     58814     57156     57846     57890     57407     57669     57113     57518     58011 
dram[4]:     58685     57212     58199     56496     58495     59281     59233     57554     58365     57484     61547     57999     58264     57523     58699     58403 
dram[5]:     57040     56812     57127     56803     57318     58287     57528     58648     57917     57584     57714     56989     58092     57192     57170     58055 
total reads: 5556079
bank skew: 61847/56220 = 1.10
chip skew: 934481/917564 = 1.02
number of total write accesses:
dram[0]:     30017     27876     27557     26279     28957     27625     29075     28186     29413     27446     28655     27991     29164     27394     28503     27448 
dram[1]:     27377     26279     27275     26273     27503     27437     27867     27940     28113     27812     27582     27248     27504     27445     27492     27472 
dram[2]:     27690     28489     26518     27448     28438     31866     28015     29615     27812     28322     27912     28890     28278     29772     26977     29175 
dram[3]:     26305     26959     26813     26694     27573     28820     27225     28871     27261     27945     27941     27461     27751     27193     27600     28083 
dram[4]:     28702     27209     28260     26542     28521     29289     29291     27608     28452     27567     31584     28027     28345     27591     28765     28460 
dram[5]:     27070     26834     27189     26869     27381     28344     27600     28712     28029     27675     27769     27036     28194     27274     27254     28127 
total reads: 2681487
bank skew: 31866/26273 = 1.21
chip skew: 455217/438619 = 1.04
average mf latency per bank:
dram[0]:       1044       936      1042       945      1050       949      1049       955      1031       930      1038       935      1041       946      1057       956
dram[1]:        881       880       887       888       898       888       897       893       879       874       885       882       887       885       902       894
dram[2]:        973      1185       986      1196       985      1492       991      1202       974      1186       976      1187       983      1195       999      1208
dram[3]:        886       938       885       944       896       959       898       949       884       933       885       940       890       947       900       959
dram[4]:       1053      1038      1052      1043      1064      1048      1068      1055      1050      1037      1074      1037      1058      1046      1070      1062
dram[5]:        900       908       904       914       910       919       914       923       895       903       901       912       904       914       920       928
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3702737 n_act=1021944 n_pre=1021933 n_req=1249949 n_req_1=132999 n_req_2=460666 n_req_3=656284 n_rd=1861692 n_write=903150 bw_util=0.5874 bw_util_1=0.0625 bw_util_2=0.2165 bw_util_3=0.3084 blp=10.102811 blp_1= 1.753106 blp_2= 3.621902 blp_3= 4.919862
 n_activity=8504175 dram_eff=0.5879 dram_eff_1=0.06256 dram_eff_2=0.2167 dram_eff_3=0.3087
bk0: 120032a 3351801i bk1: 115728a 3474046i bk2: 114996a 3423237i bk3: 112512a 3475201i bk4: 117882a 2989100i bk5: 115220a 3040770i bk6: 118060a 2723001i bk7: 116266a 2700602i bk8: 118664a 3407455i bk9: 114720a 3531831i bk10: 117236a 3274909i bk11: 115916a 3239811i bk12: 118200a 2977399i bk13: 114604a 3079777i bk14: 116880a 2798218i bk15: 114776a 2808999i 
bw_dist = 0.063	0.216	0.308	0.412	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4754
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3796772 n_act=1001193 n_pre=1001179 n_req=1236500 n_req_1=120098 n_req_2=460124 n_req_3=656278 n_rd=1835092 n_write=877220 bw_util=0.5811 bw_util_1=0.05644 bw_util_2=0.2162 bw_util_3=0.3084 blp=9.751579 blp_1= 1.710431 blp_2= 3.614099 blp_3= 4.878603
 n_activity=8487293 dram_eff=0.5827 dram_eff_1=0.0566 dram_eff_2=0.2168 dram_eff_3=0.3093
bk0: 114722a 3763201i bk1: 112500a 3767556i bk2: 114416a 3539532i bk3: 112438a 3558409i bk4: 114878a 3288723i bk5: 114754a 3173518i bk6: 115592a 3003298i bk7: 115744a 2864957i bk8: 116038a 3646737i bk9: 115424a 3555260i bk10: 115056a 3486060i bk11: 114398a 3434000i bk12: 114834a 3295634i bk13: 114698a 3189974i bk14: 114826a 3038526i bk15: 114774a 2924868i 
bw_dist = 0.056	0.216	0.308	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5725
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3676270 n_act=1027926 n_pre=1027916 n_req=1253540 n_req_1=136666 n_req_2=460596 n_req_3=656278 n_rd=1868932 n_write=910412 bw_util=0.5891 bw_util_1=0.06423 bw_util_2=0.2165 bw_util_3=0.3084 blp=10.205468 blp_1= 1.792230 blp_2= 3.668464 blp_3= 4.940833
 n_activity=8508970 dram_eff=0.5893 dram_eff_1=0.06424 dram_eff_2=0.2165 dram_eff_3=0.3085
bk0: 115378a 3627443i bk1: 116958a 3383226i bk2: 112926a 3528105i bk3: 114848a 3290798i bk4: 116846a 3049390i bk5: 123694a 2443013i bk6: 115919a 2849151i bk7: 119129a 2482436i bk8: 115450a 3589478i bk9: 116458a 3404809i bk10: 115748a 3344430i bk11: 117698a 3081167i bk12: 116406a 3060117i bk13: 119402a 2713985i bk14: 113834a 2973848i bk15: 118238a 2530623i 
bw_dist = 0.064	0.216	0.308	0.411	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7692
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3782410 n_act=1004602 n_pre=1004590 n_req=1238365 n_req_1=122021 n_req_2=460066 n_req_3=656278 n_rd=1838884 n_write=880970 bw_util=0.582 bw_util_1=0.05734 bw_util_2=0.2162 bw_util_3=0.3084 blp=9.808947 blp_1= 1.722081 blp_2= 3.625099 blp_3= 4.879718
 n_activity=8488434 dram_eff=0.5835 dram_eff_1=0.0575 dram_eff_2=0.2168 dram_eff_3=0.3093
bk0: 112570a 3869485i bk1: 113872a 3660293i bk2: 113478a 3593892i bk3: 113304a 3488864i bk4: 115002a 3276928i bk5: 117518a 2973933i bk6: 114306a 3062253i bk7: 117628a 2724645i bk8: 114312a 3728909i bk9: 115690a 3544736i bk10: 115780a 3440721i bk11: 114814a 3383379i bk12: 115328a 3246496i bk13: 114226a 3199740i bk14: 115036a 3010604i bk15: 116020a 2811077i 
bw_dist = 0.057	0.216	0.308	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7344
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3684797 n_act=1025707 n_pre=1025694 n_req=1252532 n_req_1=135611 n_req_2=460671 n_req_3=656250 n_rd=1866848 n_write=908410 bw_util=0.5886 bw_util_1=0.06373 bw_util_2=0.2165 bw_util_3=0.3084 blp=10.172559 blp_1= 1.769181 blp_2= 3.635507 blp_3= 4.930432
 n_activity=8507137 dram_eff=0.5889 dram_eff_1=0.06376 dram_eff_2=0.2166 dram_eff_3=0.3086
bk0: 117370a 3493504i bk1: 114420a 3554876i bk2: 116398a 3316455i bk3: 112991a 3432279i bk4: 116990a 3044121i bk5: 118559a 2804820i bk6: 118456a 2675418i bk7: 115108a 2777337i bk8: 116730a 3536388i bk9: 114968a 3487256i bk10: 123094a 2868223i bk11: 115996a 3203595i bk12: 116528a 3057693i bk13: 115036a 3023001i bk14: 117398a 2742837i bk15: 116806a 2641414i 
bw_dist = 0.064	0.216	0.308	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6691
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8511456 n_nop=3776964 n_act=1005646 n_pre=1005630 n_req=1239173 n_req_1=122874 n_req_2=460029 n_req_3=656270 n_rd=1840514 n_write=882702 bw_util=0.5823 bw_util_1=0.05774 bw_util_2=0.2162 bw_util_3=0.3084 blp=9.835864 blp_1= 1.719866 blp_2= 3.623786 blp_3= 4.892048
 n_activity=8487735 dram_eff=0.584 dram_eff_1=0.05791 dram_eff_2=0.2168 dram_eff_3=0.3093
bk0: 114080a 3761689i bk1: 113624a 3667602i bk2: 114250a 3523375i bk3: 113606a 3464255i bk4: 114636a 3276714i bk5: 116572a 3035339i bk6: 115042a 3002302i bk7: 117290a 2733136i bk8: 115834a 3643509i bk9: 115168a 3570269i bk10: 115426a 3438990i bk11: 113974a 3433704i bk12: 116182a 3176500i bk13: 114384a 3186788i bk14: 114338a 3073035i bk15: 116108a 2809528i 
bw_dist = 0.058	0.216	0.308	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480559, Miss = 470994, Miss_rate = 0.980, Pending_hits = 981, Reservation_fails = 526441
L2_cache_bank[1]: Access = 466166, Miss = 459891, Miss_rate = 0.987, Pending_hits = 473, Reservation_fails = 460798
L2_cache_bank[2]: Access = 466265, Miss = 460203, Miss_rate = 0.987, Pending_hits = 460, Reservation_fails = 443241
L2_cache_bank[3]: Access = 462928, Miss = 457382, Miss_rate = 0.988, Pending_hits = 340, Reservation_fails = 475606
L2_cache_bank[4]: Access = 466903, Miss = 461271, Miss_rate = 0.988, Pending_hits = 449, Reservation_fails = 332906
L2_cache_bank[5]: Access = 497721, Miss = 473241, Miss_rate = 0.951, Pending_hits = 751, Reservation_fails = 652801
L2_cache_bank[6]: Access = 463231, Miss = 457927, Miss_rate = 0.989, Pending_hits = 382, Reservation_fails = 430203
L2_cache_bank[7]: Access = 469735, Miss = 461558, Miss_rate = 0.983, Pending_hits = 544, Reservation_fails = 547124
L2_cache_bank[8]: Access = 480974, Miss = 471497, Miss_rate = 0.980, Pending_hits = 883, Reservation_fails = 502939
L2_cache_bank[9]: Access = 469175, Miss = 461962, Miss_rate = 0.985, Pending_hits = 483, Reservation_fails = 437182
L2_cache_bank[10]: Access = 465702, Miss = 459925, Miss_rate = 0.988, Pending_hits = 502, Reservation_fails = 438779
L2_cache_bank[11]: Access = 467642, Miss = 460384, Miss_rate = 0.984, Pending_hits = 565, Reservation_fails = 503175
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480559, Miss = 470994 (0.98), PendingHit = 981 (0.00204)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466166, Miss = 459891 (0.987), PendingHit = 473 (0.00101)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466265, Miss = 460203 (0.987), PendingHit = 460 (0.000987)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 462928, Miss = 457382 (0.988), PendingHit = 340 (0.000734)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 466903, Miss = 461271 (0.988), PendingHit = 449 (0.000962)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 497721, Miss = 473241 (0.951), PendingHit = 751 (0.00151)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 463231, Miss = 457927 (0.989), PendingHit = 382 (0.000825)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469735, Miss = 461558 (0.983), PendingHit = 544 (0.00116)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480974, Miss = 471497 (0.98), PendingHit = 883 (0.00184)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 469175, Miss = 461962 (0.985), PendingHit = 483 (0.00103)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 465702, Miss = 459925 (0.988), PendingHit = 502 (0.00108)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 467642, Miss = 460384 (0.984), PendingHit = 565 (0.00121)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 1860708
Stream 1: Misses  = 1762708
Stream 2: Accesses  = 1924333
Stream 2: Misses  = 1923137
Stream 3: Accesses  = 3732668
Stream 3: Misses  = 3633098
Stream 1+2: Accesses  = 3785041
Stream 1+2: Misses  = 3685845
Stream 1+2+3: Accesses  = 7517709
Stream 1+2+3: Misses  = 7318943
Total Accesses  = 5657001
MPKI-CORES
CORE_L2MPKI_0	86.509
CORE_L2MPKI_1	90.953
CORE_L2MPKI_2	91.565
CORE_L2MPKI_3	89.862
CORE_L2MPKI_4	90.501
CORE_L2MPKI_5	90.436
CORE_L2MPKI_6	85.649
CORE_L2MPKI_7	89.031
CORE_L2MPKI_8	89.277
CORE_L2MPKI_9	87.336
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.354
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	68341
CORE_MISSES_1	79340
CORE_MISSES_2	77117
CORE_MISSES_3	80830
CORE_MISSES_4	80863
CORE_MISSES_5	82512
CORE_MISSES_6	73233
CORE_MISSES_7	81917
CORE_MISSES_8	71599
CORE_MISSES_9	74561
CORE_MISSES_10	96608
CORE_MISSES_11	98271
CORE_MISSES_12	102378
CORE_MISSES_13	95788
CORE_MISSES_14	101801
CORE_MISSES_15	100021
CORE_MISSES_16	101325
CORE_MISSES_17	97857
CORE_MISSES_18	99639
CORE_MISSES_19	98707
CORE_MISSES_20	97554
CORE_MISSES_21	98680
CORE_MISSES_22	99029
CORE_MISSES_23	98416
CORE_MISSES_24	97055
CORE_MISSES_25	96690
CORE_MISSES_26	99602
CORE_MISSES_27	99218
CORE_MISSES_28	98762
CORE_MISSES_29	95883
CORE_MISSES_30	95712
CORE_MISSES_31	93789
CORE_MISSES_32	95086
CORE_MISSES_33	94429
CORE_MISSES_34	93067
CORE_MISSES_35	94405
CORE_MISSES_36	95106
CORE_MISSES_37	93127
CORE_MISSES_38	95024
CORE_MISSES_39	92503
CORE_MISSES_40	93771
CORE_MISSES_41	93110
CORE_MISSES_42	91849
CORE_MISSES_43	93103
CORE_MISSES_44	94390
CORE_MISSES_45	95022
CORE_MISSES_46	91844
CORE_MISSES_47	96364
CORE_MISSES_48	95702
CORE_MISSES_49	89181
CORE_MISSES_50	93082
CORE_MISSES_51	93081
CORE_MISSES_52	91185
CORE_MISSES_53	94341
CORE_MISSES_54	91763
CORE_MISSES_55	94362
CORE_MISSES_56	96960
CORE_MISSES_57	95700
CORE_MISSES_58	92480
CORE_MISSES_59	93100
L2_MISSES = 5556235
L2_total_cache_accesses = 5657001
L2_total_cache_misses = 5556235
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 6813
L2_total_cache_reservation_fails = 5751195
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3642045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3773976
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1914025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1955514
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2528
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 164
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21605
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18037650
icnt_total_pkts_simt_to_mem=14192908
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3777
gpu_ipc_2 =     190.7206
gpu_ipc_3 =     273.2107
gpu_tot_sim_cycle_stream_1 = 7187414
gpu_tot_sim_cycle_stream_2 = 7185761
gpu_tot_sim_cycle_stream_3 = 7165962
gpu_sim_insn_1 = 9901952
gpu_sim_insn_2 = 1370472320
gpu_sim_insn_3 = 1957817600
gpu_sim_cycle = 7187415
gpu_sim_insn = 3338191872
gpu_ipc =     464.4496
gpu_tot_sim_cycle = 7187415
gpu_tot_sim_insn = 3338191872
gpu_tot_ipc =     464.4496
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 33764105
gpu_stall_icnt2sh    = 129428
gpu_total_sim_rate=250671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 52758195
	L1I_total_cache_misses = 43094
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66162
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6456050
	L1D_cache_core[11]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486220
	L1D_cache_core[12]: Access = 113240, Miss = 113240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6494050
	L1D_cache_core[13]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6510665
	L1D_cache_core[14]: Access = 112640, Miss = 112640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6467446
	L1D_cache_core[15]: Access = 110740, Miss = 110740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6436594
	L1D_cache_core[16]: Access = 111960, Miss = 111960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6476463
	L1D_cache_core[17]: Access = 108720, Miss = 108720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6516211
	L1D_cache_core[18]: Access = 110060, Miss = 110060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6441962
	L1D_cache_core[19]: Access = 110040, Miss = 110040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6498737
	L1D_cache_core[20]: Access = 108100, Miss = 108100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6501331
	L1D_cache_core[21]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6491979
	L1D_cache_core[22]: Access = 110680, Miss = 110680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6451107
	L1D_cache_core[23]: Access = 108640, Miss = 108640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486277
	L1D_cache_core[24]: Access = 107400, Miss = 107400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6524420
	L1D_cache_core[25]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6489210
	L1D_cache_core[26]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6509828
	L1D_cache_core[27]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6478608
	L1D_cache_core[28]: Access = 109360, Miss = 109360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6528934
	L1D_cache_core[29]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486243
	L1D_cache_core[30]: Access = 106120, Miss = 106120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6392763
	L1D_cache_core[31]: Access = 104200, Miss = 104200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6373007
	L1D_cache_core[32]: Access = 106140, Miss = 106140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6340747
	L1D_cache_core[33]: Access = 105480, Miss = 105480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357461
	L1D_cache_core[34]: Access = 103480, Miss = 103480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6273763
	L1D_cache_core[35]: Access = 104820, Miss = 104820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6317526
	L1D_cache_core[36]: Access = 105500, Miss = 105500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6310936
	L1D_cache_core[37]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6326505
	L1D_cache_core[38]: Access = 105440, Miss = 105440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261668
	L1D_cache_core[39]: Access = 102940, Miss = 102940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6271743
	L1D_cache_core[40]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301305
	L1D_cache_core[41]: Access = 104160, Miss = 104160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6398809
	L1D_cache_core[42]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6327504
	L1D_cache_core[43]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6438167
	L1D_cache_core[44]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6446954
	L1D_cache_core[45]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6280512
	L1D_cache_core[46]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6291480
	L1D_cache_core[47]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6251211
	L1D_cache_core[48]: Access = 105460, Miss = 105460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6316056
	L1D_cache_core[49]: Access = 99600, Miss = 99600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293155
	L1D_cache_core[50]: Access = 103500, Miss = 103500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6380866
	L1D_cache_core[51]: Access = 104140, Miss = 104140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6371563
	L1D_cache_core[52]: Access = 101580, Miss = 101580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6366498
	L1D_cache_core[53]: Access = 104760, Miss = 104760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6342151
	L1D_cache_core[54]: Access = 101520, Miss = 101520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6299025
	L1D_cache_core[55]: Access = 104780, Miss = 104780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6306704
	L1D_cache_core[56]: Access = 107380, Miss = 107380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261900
	L1D_cache_core[57]: Access = 106100, Miss = 106100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6307280
	L1D_cache_core[58]: Access = 102920, Miss = 102920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6250658
	L1D_cache_core[59]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357341
	L1D_total_cache_accesses = 5313598
	L1D_total_cache_misses = 5313598
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 319552622
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 262772
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3188598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 258236673
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 261652
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61315949
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 52715101
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43094
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66162
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 840, 1262, 726, 1262, 706, 1262, 688, 1262, 663, 1262, 640, 1262, 640, 1262, 640, 1262, 640, 1262, 631, 1196, 631, 1196, 631, 968, 631, 954, 631, 631, 631, 631, 627, 
gpgpu_n_tot_thrd_icount = 3340312768
gpgpu_n_tot_w_icount = 104384774
gpgpu_n_stall_shd_mem = 391378593
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4183065
gpgpu_n_mem_write_global = 2125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 103019616
gpgpu_n_store_insn = 68000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391378593
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:595182185	W0_Idle:61018831	W0_Scoreboard:101903928	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:104384856
Warp Occupancy Distribution:
Stall:208067878	W0_Idle:36654362	W0_Scoreboard:20907300	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21867060
Warp Occupancy Distribution:
Stall:194846124	W0_Idle:11078114	W0_Scoreboard:39750646	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41821716
warp_utilization0: 0.121027
warp_utilization1: 0.076060
warp_utilization2: 0.145469
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25508784 {8:3188598,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 289000000 {136:2125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40178680 {40:988483,72:2726,136:3258,}
traffic_breakdown_coretomem[INST_ACC_R] = 25520 {8:3190,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 433649328 {136:3188598,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16999984 {8:2124998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40154960 {40:987890,72:2726,136:3258,}
traffic_breakdown_memtocore[INST_ACC_R] = 433840 {136:3190,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1431 
averagemflatency_1 = 1314 
averagemflatency_2= 1479 
averagemflatency_3 = 1499 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 7187414 
mrq_lat_table:2534644 	75387 	125784 	286207 	855498 	1467450 	1969732 	1494035 	367731 	6204 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20476 	155200 	1440691 	3788638 	899452 	3069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28588 	37238 	142309 	260679 	326247 	870625 	2383861 	2090582 	169771 	1319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3630187 	546025 	6057 	259 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	861588 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	41 	590 	13741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       967      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339178  1.349606  1.355841  1.365788  1.344678  1.353324  1.349826  1.355656  1.340304  1.352746  1.346523  1.351230  1.345069  1.358097  1.350182  1.358773 
dram[1]:  1.349546  1.360654  1.353272  1.362663  1.350482  1.351251  1.350856  1.352830  1.344463  1.346420  1.350737  1.355192  1.351668  1.352125  1.354861  1.354750 
dram[2]:  1.351662  1.348298  1.363394  1.357797  1.348560  1.333915  1.355691  1.349927  1.349178  1.347901  1.349136  1.344027  1.350573  1.343023  1.361317  1.348429 
dram[3]:  1.360577  1.355403  1.357706  1.357941  1.351654  1.344676  1.356745  1.347369  1.349558  1.345288  1.345810  1.349208  1.350138  1.354582  1.351901  1.349008 
dram[4]:  1.346005  1.359974  1.349893  1.365533  1.350245  1.347187  1.349774  1.359298  1.344633  1.356442  1.329531  1.351150  1.349523  1.357822  1.348093  1.353028 
dram[5]:  1.354403  1.354643  1.354176  1.357293  1.352277  1.349365  1.354442  1.347772  1.345660  1.348726  1.347499  1.355046  1.348577  1.354337  1.356077  1.352405 
average row locality = 9182684/6795344 = 1.351320
average row locality_1 = 3298222/2744705 = 1.201667
average row locality_2 = 2994779/2066323 = 1.449328
average row locality_3 = 2889683/1984316 = 1.456262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66600     64414     64021     62710     65516     64143     65639     64784     65985     63840     65192     64394     65754     63895     65063     63994 
dram[1]:     63861     62604     63710     62673     64012     64044     64430     64545     64707     64339     64080     63764     64042     64014     64023     64037 
dram[2]:     64183     64959     62883     63963     64984     68625     64581     66303     64385     64794     64376     65467     64855     66396     63481     65840 
dram[3]:     62692     63324     63265     63109     64029     65378     63799     65569     63775     64437     64562     63891     64213     63624     64224     64841 
dram[4]:     65247     63619     64704     62918     65084     65833     65860     64298     65044     63905     68329     64516     64871     64181     65317     65175 
dram[5]:     63533     63288     63700     63336     63857     64930     64185     65475     64496     64225     64258     63522     64670     63810     63874     65042 
total reads: 6188738
bank skew: 68625/62604 = 1.10
chip skew: 1040075/1022885 = 1.02
number of total write accesses:
dram[0]:     33304     31104     30719     29381     32232     30859     32357     31493     32723     30583     31926     31117     32472     30634     31795     30723 
dram[1]:     30560     29315     30406     29350     30750     30776     31166     31257     31449     31071     30812     30496     30766     30751     30760     30786 
dram[2]:     30874     31658     29596     30632     31702     35341     31286     33026     31126     31529     31101     32193     31584     33127     30216     32567 
dram[3]:     29400     30028     29972     29785     30758     32112     30526     32290     30524     31178     31292     30617     30942     30365     30963     31580 
dram[4]:     31947     30328     31403     29631     31793     32544     32579     31016     31780     30639     35058     31240     31606     30910     32049     31899 
dram[5]:     30235     29990     30380     30039     30582     31668     30909     32203     31245     30964     30990     30258     31410     30548     30612     31774 
total reads: 2994012
bank skew: 35341/29315 = 1.21
chip skew: 507558/490471 = 1.03
average mf latency per bank:
dram[0]:       1035       933      1034       944      1041       946      1042       952      1022       929      1030       933      1033       944      1047       953
dram[1]:        890       888       899       896       907       895       907       901       888       882       895       888       897       893       910       901
dram[2]:        974      1172       988      1183       985      1459       992      1189       974      1173       977      1173       985      1182       998      1193
dram[3]:        901       945       899       950       909       964       913       956       899       940       898       946       905       954       913       968
dram[4]:       1046      1034      1047      1040      1057      1043      1062      1050      1043      1034      1065      1032      1052      1042      1063      1057
dram[5]:        910       929       916       935       920       939       924       944       905       923       911       932       915       936       929       948
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4129691 n_act=1139507 n_pre=1139496 n_req=1390110 n_req_1=150484 n_req_2=510422 n_req_3=729204 n_rd=2071865 n_write=1006828 bw_util=0.5861 bw_util_1=0.06344 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.095712 blp_1= 1.763398 blp_2= 3.601190 blp_3= 4.902171
 n_activity=9478410 dram_eff=0.5866 dram_eff_1=0.0635 dram_eff_2=0.2154 dram_eff_3=0.3077
bk0: 133200a 3759326i bk1: 128825a 3873063i bk2: 128036a 3815259i bk3: 125418a 3861947i bk4: 131026a 3351687i bk5: 128286a 3387815i bk6: 131278a 3053167i bk7: 129568a 3004418i bk8: 131970a 3811523i bk9: 127680a 3938915i bk10: 130384a 3658010i bk11: 128784a 3626982i bk12: 131506a 3326706i bk13: 127790a 3426014i bk14: 130126a 3127093i bk15: 127988a 3122039i 
bw_dist = 0.063	0.215	0.307	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4364
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4222952 n_act=1118882 n_pre=1118869 n_req=1377051 n_req_1=137437 n_req_2=510416 n_req_3=729198 n_rd=2045758 n_write=980926 bw_util=0.5806 bw_util_1=0.05794 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.775867 blp_1= 1.728994 blp_2= 3.593113 blp_3= 4.858683
 n_activity=9462006 dram_eff=0.5821 dram_eff_1=0.0581 dram_eff_2=0.2158 dram_eff_3=0.3083
bk0: 127722a 4185802i bk1: 125208a 4198123i bk2: 127420a 3941392i bk3: 125344a 3950044i bk4: 128022a 3651636i bk5: 128088a 3515219i bk6: 128860a 3333325i bk7: 129090a 3172564i bk8: 129414a 4046503i bk9: 128678a 3944674i bk10: 128160a 3875129i bk11: 127526a 3813665i bk12: 128080a 3650553i bk13: 128028a 3526119i bk14: 128044a 3372887i bk15: 128074a 3238994i 
bw_dist = 0.058	0.215	0.307	0.417	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6318
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4099391 n_act=1146400 n_pre=1146385 n_req=1394243 n_req_1=154625 n_req_2=510420 n_req_3=729198 n_rd=2080116 n_write=1015095 bw_util=0.5878 bw_util_1=0.06518 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.202952 blp_1= 1.802200 blp_2= 3.645208 blp_3= 4.924093
 n_activity=9483284 dram_eff=0.5881 dram_eff_1=0.06521 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 128366a 4039957i bk1: 129914a 3790241i bk2: 125766a 3935572i bk3: 127924a 3667978i bk4: 129966a 3404630i bk5: 137246a 2751311i bk6: 129156a 3168039i bk7: 132604a 2767682i bk8: 128768a 3986259i bk9: 129584a 3802886i bk10: 128752a 3731814i bk11: 130932a 3444271i bk12: 129710a 3403641i bk13: 132790a 3030941i bk14: 126958a 3303077i bk15: 131680a 2826438i 
bw_dist = 0.065	0.215	0.307	0.412	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7351
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4208580 n_act=1122372 n_pre=1122358 n_req=1378899 n_req_1=139282 n_req_2=510419 n_req_3=729198 n_rd=2049438 n_write=984639 bw_util=0.5814 bw_util_1=0.05872 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.831839 blp_1= 1.738723 blp_2= 3.606221 blp_3= 4.861187
 n_activity=9463327 dram_eff=0.5828 dram_eff_1=0.05887 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 125384a 4306112i bk1: 126648a 4082604i bk2: 126526a 3990273i bk3: 126218a 3881198i bk4: 128052a 3642038i bk5: 130752a 3317076i bk6: 127598a 3385311i bk7: 131132a 3011499i bk8: 127550a 4140031i bk9: 128874a 3946322i bk10: 129124a 3806247i bk11: 127780a 3765750i bk12: 128426a 3610989i bk13: 127248a 3554439i bk14: 128446a 3325120i bk15: 129680a 3092475i 
bw_dist = 0.059	0.215	0.307	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7772
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4108990 n_act=1143902 n_pre=1143887 n_req=1393067 n_req_1=153485 n_req_2=510418 n_req_3=729164 n_rd=2077778 n_write=1012830 bw_util=0.5873 bw_util_1=0.06471 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.162864 blp_1= 1.780063 blp_2= 3.613440 blp_3= 4.911892
 n_activity=9481758 dram_eff=0.5877 dram_eff_1=0.06474 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 130490a 3904584i bk1: 127238a 3972464i bk2: 129408a 3712881i bk3: 125836a 3820103i bk4: 130166a 3400340i bk5: 131664a 3153739i bk6: 131720a 3003141i bk7: 128596a 3074049i bk8: 130086a 3937115i bk9: 127810a 3905540i bk10: 136658a 3223823i bk11: 129030a 3582643i bk12: 129732a 3417290i bk13: 128362a 3353601i bk14: 130634a 3068837i bk15: 130348a 2928390i 
bw_dist = 0.065	0.215	0.307	0.412	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6374
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4198902 n_act=1124254 n_pre=1124243 n_req=1380366 n_req_1=140758 n_req_2=510423 n_req_3=729185 n_rd=2052390 n_write=987598 bw_util=0.582 bw_util_1=0.05934 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.869601 blp_1= 1.740443 blp_2= 3.604276 blp_3= 4.875054
 n_activity=9463436 dram_eff=0.5834 dram_eff_1=0.05949 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 127066a 4181751i bk1: 126576a 4077880i bk2: 127400a 3908585i bk3: 126672a 3843803i bk4: 127714a 3638867i bk5: 129858a 3363390i bk6: 128370a 3325381i bk7: 130946a 3012035i bk8: 128992a 4050141i bk9: 128450a 3959148i bk10: 128514a 3821927i bk11: 127044a 3807860i bk12: 129336a 3534231i bk13: 127620a 3520097i bk14: 127748a 3387067i bk15: 130084a 3065903i 
bw_dist = 0.059	0.215	0.307	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 535039, Miss = 523782, Miss_rate = 0.979, Pending_hits = 1036, Reservation_fails = 575319
L2_cache_bank[1]: Access = 520011, Miss = 512183, Miss_rate = 0.985, Pending_hits = 514, Reservation_fails = 513144
L2_cache_bank[2]: Access = 520542, Miss = 512871, Miss_rate = 0.985, Pending_hits = 497, Reservation_fails = 485877
L2_cache_bank[3]: Access = 517199, Miss = 510027, Miss_rate = 0.986, Pending_hits = 386, Reservation_fails = 530654
L2_cache_bank[4]: Access = 520943, Miss = 513738, Miss_rate = 0.986, Pending_hits = 493, Reservation_fails = 365251
L2_cache_bank[5]: Access = 553547, Miss = 526358, Miss_rate = 0.951, Pending_hits = 817, Reservation_fails = 704085
L2_cache_bank[6]: Access = 517435, Miss = 510573, Miss_rate = 0.987, Pending_hits = 423, Reservation_fails = 451137
L2_cache_bank[7]: Access = 524251, Miss = 514184, Miss_rate = 0.981, Pending_hits = 597, Reservation_fails = 574802
L2_cache_bank[8]: Access = 535662, Miss = 524465, Miss_rate = 0.979, Pending_hits = 941, Reservation_fails = 537884
L2_cache_bank[9]: Access = 523564, Miss = 514451, Miss_rate = 0.983, Pending_hits = 515, Reservation_fails = 481180
L2_cache_bank[10]: Access = 519965, Miss = 512587, Miss_rate = 0.986, Pending_hits = 550, Reservation_fails = 477772
L2_cache_bank[11]: Access = 522781, Miss = 513633, Miss_rate = 0.983, Pending_hits = 621, Reservation_fails = 563578
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535039, Miss = 523782 (0.979), PendingHit = 1036 (0.00194)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520011, Miss = 512183 (0.985), PendingHit = 514 (0.000988)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520542, Miss = 512871 (0.985), PendingHit = 497 (0.000955)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517199, Miss = 510027 (0.986), PendingHit = 386 (0.000746)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520943, Miss = 513738 (0.986), PendingHit = 493 (0.000946)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 553547, Miss = 526358 (0.951), PendingHit = 817 (0.00148)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517435, Miss = 510573 (0.987), PendingHit = 423 (0.000817)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 524251, Miss = 514184 (0.981), PendingHit = 597 (0.00114)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535662, Miss = 524465 (0.979), PendingHit = 941 (0.00176)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523564, Miss = 514451 (0.983), PendingHit = 515 (0.000984)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519965, Miss = 512587 (0.986), PendingHit = 550 (0.00106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 522781, Miss = 513633 (0.983), PendingHit = 621 (0.00119)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 2095699
Stream 1: Misses  = 1976549
Stream 2: Accesses  = 2136080
Stream 2: Misses  = 2134884
Stream 3: Accesses  = 4174859
Stream 3: Misses  = 4053968
Stream 1+2: Accesses  = 4231779
Stream 1+2: Misses  = 4111433
Stream 1+2+3: Accesses  = 8406638
Stream 1+2+3: Misses  = 8165401
Total Accesses  = 6310939
MPKI-CORES
CORE_L2MPKI_0	86.203
CORE_L2MPKI_1	89.976
CORE_L2MPKI_2	90.262
CORE_L2MPKI_3	89.266
CORE_L2MPKI_4	90.013
CORE_L2MPKI_5	89.566
CORE_L2MPKI_6	85.668
CORE_L2MPKI_7	87.998
CORE_L2MPKI_8	88.693
CORE_L2MPKI_9	86.933
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.027
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	79147
CORE_MISSES_1	89881
CORE_MISSES_2	87509
CORE_MISSES_3	91863
CORE_MISSES_4	91793
CORE_MISSES_5	93068
CORE_MISSES_6	84284
CORE_MISSES_7	91963
CORE_MISSES_8	82378
CORE_MISSES_9	84299
CORE_MISSES_10	106801
CORE_MISSES_11	109400
CORE_MISSES_12	113240
CORE_MISSES_13	106762
CORE_MISSES_14	112642
CORE_MISSES_15	110741
CORE_MISSES_16	111960
CORE_MISSES_17	108720
CORE_MISSES_18	110060
CORE_MISSES_19	110038
CORE_MISSES_20	108105
CORE_MISSES_21	109400
CORE_MISSES_22	110685
CORE_MISSES_23	108640
CORE_MISSES_24	107402
CORE_MISSES_25	106802
CORE_MISSES_26	110002
CORE_MISSES_27	110000
CORE_MISSES_28	109360
CORE_MISSES_29	106760
CORE_MISSES_30	106132
CORE_MISSES_31	104209
CORE_MISSES_32	106146
CORE_MISSES_33	105489
CORE_MISSES_34	103487
CORE_MISSES_35	104825
CORE_MISSES_36	105506
CORE_MISSES_37	103547
CORE_MISSES_38	105444
CORE_MISSES_39	102943
CORE_MISSES_40	103533
CORE_MISSES_41	104170
CORE_MISSES_42	102269
CORE_MISSES_43	103523
CORE_MISSES_44	104811
CORE_MISSES_45	104802
CORE_MISSES_46	102269
CORE_MISSES_47	106765
CORE_MISSES_48	105462
CORE_MISSES_49	99601
CORE_MISSES_50	103502
CORE_MISSES_51	104141
CORE_MISSES_52	101585
CORE_MISSES_53	104761
CORE_MISSES_54	101523
CORE_MISSES_55	104782
CORE_MISSES_56	107380
CORE_MISSES_57	106100
CORE_MISSES_58	102920
CORE_MISSES_59	103520
L2_MISSES = 6188852
L2_total_cache_accesses = 6310939
L2_total_cache_misses = 6188852
L2_total_cache_miss_rate = 0.9807
L2_total_cache_pending_hits = 7390
L2_total_cache_reservation_fails = 6260683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4063680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4110642
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2124998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2127068
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2675
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 173
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22873
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20084366
icnt_total_pkts_simt_to_mem=15818282
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3777
gpu_ipc_2 =     190.7206
gpu_ipc_3 =     273.2107
gpu_tot_sim_cycle_stream_1 = 7187414
gpu_tot_sim_cycle_stream_2 = 7185761
gpu_tot_sim_cycle_stream_3 = 7165962
gpu_sim_insn_1 = 9901952
gpu_sim_insn_2 = 1370472320
gpu_sim_insn_3 = 1957817600
gpu_sim_cycle = 7187415
gpu_sim_insn = 3338191872
gpu_ipc =     464.4496
gpu_tot_sim_cycle = 7187415
gpu_tot_sim_insn = 3338191872
gpu_tot_ipc =     464.4496
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 33764105
gpu_stall_icnt2sh    = 129428
gpu_total_sim_rate=250671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 52758195
	L1I_total_cache_misses = 43094
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66162
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6456050
	L1D_cache_core[11]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486220
	L1D_cache_core[12]: Access = 113240, Miss = 113240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6494050
	L1D_cache_core[13]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6510665
	L1D_cache_core[14]: Access = 112640, Miss = 112640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6467446
	L1D_cache_core[15]: Access = 110740, Miss = 110740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6436594
	L1D_cache_core[16]: Access = 111960, Miss = 111960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6476463
	L1D_cache_core[17]: Access = 108720, Miss = 108720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6516211
	L1D_cache_core[18]: Access = 110060, Miss = 110060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6441962
	L1D_cache_core[19]: Access = 110040, Miss = 110040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6498737
	L1D_cache_core[20]: Access = 108100, Miss = 108100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6501331
	L1D_cache_core[21]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6491979
	L1D_cache_core[22]: Access = 110680, Miss = 110680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6451107
	L1D_cache_core[23]: Access = 108640, Miss = 108640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486277
	L1D_cache_core[24]: Access = 107400, Miss = 107400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6524420
	L1D_cache_core[25]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6489210
	L1D_cache_core[26]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6509828
	L1D_cache_core[27]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6478608
	L1D_cache_core[28]: Access = 109360, Miss = 109360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6528934
	L1D_cache_core[29]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486243
	L1D_cache_core[30]: Access = 106120, Miss = 106120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6392763
	L1D_cache_core[31]: Access = 104200, Miss = 104200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6373007
	L1D_cache_core[32]: Access = 106140, Miss = 106140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6340747
	L1D_cache_core[33]: Access = 105480, Miss = 105480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357461
	L1D_cache_core[34]: Access = 103480, Miss = 103480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6273763
	L1D_cache_core[35]: Access = 104820, Miss = 104820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6317526
	L1D_cache_core[36]: Access = 105500, Miss = 105500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6310936
	L1D_cache_core[37]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6326505
	L1D_cache_core[38]: Access = 105440, Miss = 105440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261668
	L1D_cache_core[39]: Access = 102940, Miss = 102940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6271743
	L1D_cache_core[40]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301305
	L1D_cache_core[41]: Access = 104160, Miss = 104160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6398809
	L1D_cache_core[42]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6327504
	L1D_cache_core[43]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6438167
	L1D_cache_core[44]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6446954
	L1D_cache_core[45]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6280512
	L1D_cache_core[46]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6291480
	L1D_cache_core[47]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6251211
	L1D_cache_core[48]: Access = 105460, Miss = 105460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6316056
	L1D_cache_core[49]: Access = 99600, Miss = 99600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293155
	L1D_cache_core[50]: Access = 103500, Miss = 103500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6380866
	L1D_cache_core[51]: Access = 104140, Miss = 104140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6371563
	L1D_cache_core[52]: Access = 101580, Miss = 101580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6366498
	L1D_cache_core[53]: Access = 104760, Miss = 104760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6342151
	L1D_cache_core[54]: Access = 101520, Miss = 101520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6299025
	L1D_cache_core[55]: Access = 104780, Miss = 104780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6306704
	L1D_cache_core[56]: Access = 107380, Miss = 107380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261900
	L1D_cache_core[57]: Access = 106100, Miss = 106100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6307280
	L1D_cache_core[58]: Access = 102920, Miss = 102920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6250658
	L1D_cache_core[59]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357341
	L1D_total_cache_accesses = 5313598
	L1D_total_cache_misses = 5313598
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 319552622
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 262772
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3188598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 258236673
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 261652
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61315949
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 52715101
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43094
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66162
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 840, 1262, 726, 1262, 706, 1262, 688, 1262, 663, 1262, 640, 1262, 640, 1262, 640, 1262, 640, 1262, 631, 1196, 631, 1196, 631, 968, 631, 954, 631, 631, 631, 631, 627, 
gpgpu_n_tot_thrd_icount = 3340312768
gpgpu_n_tot_w_icount = 104384774
gpgpu_n_stall_shd_mem = 391378593
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4183065
gpgpu_n_mem_write_global = 2125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 103019616
gpgpu_n_store_insn = 68000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391378593
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:595182185	W0_Idle:61018831	W0_Scoreboard:101903928	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:104384856
Warp Occupancy Distribution:
Stall:208067878	W0_Idle:36654362	W0_Scoreboard:20907300	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21867060
Warp Occupancy Distribution:
Stall:194846124	W0_Idle:11078114	W0_Scoreboard:39750646	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41821716
warp_utilization0: 0.121027
warp_utilization1: 0.076060
warp_utilization2: 0.145469
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25508784 {8:3188598,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 289000000 {136:2125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40178680 {40:988483,72:2726,136:3258,}
traffic_breakdown_coretomem[INST_ACC_R] = 25520 {8:3190,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 433649328 {136:3188598,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16999984 {8:2124998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40154960 {40:987890,72:2726,136:3258,}
traffic_breakdown_memtocore[INST_ACC_R] = 433840 {136:3190,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1431 
averagemflatency_1 = 1314 
averagemflatency_2= 1479 
averagemflatency_3 = 1499 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 7187414 
mrq_lat_table:2534644 	75387 	125784 	286207 	855498 	1467450 	1969732 	1494035 	367731 	6204 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20476 	155200 	1440691 	3788638 	899452 	3069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28588 	37238 	142309 	260679 	326247 	870625 	2383861 	2090582 	169771 	1319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3630187 	546025 	6057 	259 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	861588 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	41 	590 	13741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       967      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339178  1.349606  1.355841  1.365788  1.344678  1.353324  1.349826  1.355656  1.340304  1.352746  1.346523  1.351230  1.345069  1.358097  1.350182  1.358773 
dram[1]:  1.349546  1.360654  1.353272  1.362663  1.350482  1.351251  1.350856  1.352830  1.344463  1.346420  1.350737  1.355192  1.351668  1.352125  1.354861  1.354750 
dram[2]:  1.351662  1.348298  1.363394  1.357797  1.348560  1.333915  1.355691  1.349927  1.349178  1.347901  1.349136  1.344027  1.350573  1.343023  1.361317  1.348429 
dram[3]:  1.360577  1.355403  1.357706  1.357941  1.351654  1.344676  1.356745  1.347369  1.349558  1.345288  1.345810  1.349208  1.350138  1.354582  1.351901  1.349008 
dram[4]:  1.346005  1.359974  1.349893  1.365533  1.350245  1.347187  1.349774  1.359298  1.344633  1.356442  1.329531  1.351150  1.349523  1.357822  1.348093  1.353028 
dram[5]:  1.354403  1.354643  1.354176  1.357293  1.352277  1.349365  1.354442  1.347772  1.345660  1.348726  1.347499  1.355046  1.348577  1.354337  1.356077  1.352405 
average row locality = 9182684/6795344 = 1.351320
average row locality_1 = 3298222/2744705 = 1.201667
average row locality_2 = 2994779/2066323 = 1.449328
average row locality_3 = 2889683/1984316 = 1.456262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66600     64414     64021     62710     65516     64143     65639     64784     65985     63840     65192     64394     65754     63895     65063     63994 
dram[1]:     63861     62604     63710     62673     64012     64044     64430     64545     64707     64339     64080     63764     64042     64014     64023     64037 
dram[2]:     64183     64959     62883     63963     64984     68625     64581     66303     64385     64794     64376     65467     64855     66396     63481     65840 
dram[3]:     62692     63324     63265     63109     64029     65378     63799     65569     63775     64437     64562     63891     64213     63624     64224     64841 
dram[4]:     65247     63619     64704     62918     65084     65833     65860     64298     65044     63905     68329     64516     64871     64181     65317     65175 
dram[5]:     63533     63288     63700     63336     63857     64930     64185     65475     64496     64225     64258     63522     64670     63810     63874     65042 
total reads: 6188738
bank skew: 68625/62604 = 1.10
chip skew: 1040075/1022885 = 1.02
number of total write accesses:
dram[0]:     33304     31104     30719     29381     32232     30859     32357     31493     32723     30583     31926     31117     32472     30634     31795     30723 
dram[1]:     30560     29315     30406     29350     30750     30776     31166     31257     31449     31071     30812     30496     30766     30751     30760     30786 
dram[2]:     30874     31658     29596     30632     31702     35341     31286     33026     31126     31529     31101     32193     31584     33127     30216     32567 
dram[3]:     29400     30028     29972     29785     30758     32112     30526     32290     30524     31178     31292     30617     30942     30365     30963     31580 
dram[4]:     31947     30328     31403     29631     31793     32544     32579     31016     31780     30639     35058     31240     31606     30910     32049     31899 
dram[5]:     30235     29990     30380     30039     30582     31668     30909     32203     31245     30964     30990     30258     31410     30548     30612     31774 
total reads: 2994012
bank skew: 35341/29315 = 1.21
chip skew: 507558/490471 = 1.03
average mf latency per bank:
dram[0]:       1035       933      1034       944      1041       946      1042       952      1022       929      1030       933      1033       944      1047       953
dram[1]:        890       888       899       896       907       895       907       901       888       882       895       888       897       893       910       901
dram[2]:        974      1172       988      1183       985      1459       992      1189       974      1173       977      1173       985      1182       998      1193
dram[3]:        901       945       899       950       909       964       913       956       899       940       898       946       905       954       913       968
dram[4]:       1046      1034      1047      1040      1057      1043      1062      1050      1043      1034      1065      1032      1052      1042      1063      1057
dram[5]:        910       929       916       935       920       939       924       944       905       923       911       932       915       936       929       948
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4129691 n_act=1139507 n_pre=1139496 n_req=1390110 n_req_1=150484 n_req_2=510422 n_req_3=729204 n_rd=2071865 n_write=1006828 bw_util=0.5861 bw_util_1=0.06344 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.095712 blp_1= 1.763398 blp_2= 3.601190 blp_3= 4.902171
 n_activity=9478410 dram_eff=0.5866 dram_eff_1=0.0635 dram_eff_2=0.2154 dram_eff_3=0.3077
bk0: 133200a 3759326i bk1: 128825a 3873063i bk2: 128036a 3815259i bk3: 125418a 3861947i bk4: 131026a 3351687i bk5: 128286a 3387815i bk6: 131278a 3053167i bk7: 129568a 3004418i bk8: 131970a 3811523i bk9: 127680a 3938915i bk10: 130384a 3658010i bk11: 128784a 3626982i bk12: 131506a 3326706i bk13: 127790a 3426014i bk14: 130126a 3127093i bk15: 127988a 3122039i 
bw_dist = 0.063	0.215	0.307	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4364
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4222952 n_act=1118882 n_pre=1118869 n_req=1377051 n_req_1=137437 n_req_2=510416 n_req_3=729198 n_rd=2045758 n_write=980926 bw_util=0.5806 bw_util_1=0.05794 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.775867 blp_1= 1.728994 blp_2= 3.593113 blp_3= 4.858683
 n_activity=9462006 dram_eff=0.5821 dram_eff_1=0.0581 dram_eff_2=0.2158 dram_eff_3=0.3083
bk0: 127722a 4185802i bk1: 125208a 4198123i bk2: 127420a 3941392i bk3: 125344a 3950044i bk4: 128022a 3651636i bk5: 128088a 3515219i bk6: 128860a 3333325i bk7: 129090a 3172564i bk8: 129414a 4046503i bk9: 128678a 3944674i bk10: 128160a 3875129i bk11: 127526a 3813665i bk12: 128080a 3650553i bk13: 128028a 3526119i bk14: 128044a 3372887i bk15: 128074a 3238994i 
bw_dist = 0.058	0.215	0.307	0.417	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6318
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4099391 n_act=1146400 n_pre=1146385 n_req=1394243 n_req_1=154625 n_req_2=510420 n_req_3=729198 n_rd=2080116 n_write=1015095 bw_util=0.5878 bw_util_1=0.06518 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.202952 blp_1= 1.802200 blp_2= 3.645208 blp_3= 4.924093
 n_activity=9483284 dram_eff=0.5881 dram_eff_1=0.06521 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 128366a 4039957i bk1: 129914a 3790241i bk2: 125766a 3935572i bk3: 127924a 3667978i bk4: 129966a 3404630i bk5: 137246a 2751311i bk6: 129156a 3168039i bk7: 132604a 2767682i bk8: 128768a 3986259i bk9: 129584a 3802886i bk10: 128752a 3731814i bk11: 130932a 3444271i bk12: 129710a 3403641i bk13: 132790a 3030941i bk14: 126958a 3303077i bk15: 131680a 2826438i 
bw_dist = 0.065	0.215	0.307	0.412	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7351
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4208580 n_act=1122372 n_pre=1122358 n_req=1378899 n_req_1=139282 n_req_2=510419 n_req_3=729198 n_rd=2049438 n_write=984639 bw_util=0.5814 bw_util_1=0.05872 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.831839 blp_1= 1.738723 blp_2= 3.606221 blp_3= 4.861187
 n_activity=9463327 dram_eff=0.5828 dram_eff_1=0.05887 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 125384a 4306112i bk1: 126648a 4082604i bk2: 126526a 3990273i bk3: 126218a 3881198i bk4: 128052a 3642038i bk5: 130752a 3317076i bk6: 127598a 3385311i bk7: 131132a 3011499i bk8: 127550a 4140031i bk9: 128874a 3946322i bk10: 129124a 3806247i bk11: 127780a 3765750i bk12: 128426a 3610989i bk13: 127248a 3554439i bk14: 128446a 3325120i bk15: 129680a 3092475i 
bw_dist = 0.059	0.215	0.307	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7772
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4108990 n_act=1143902 n_pre=1143887 n_req=1393067 n_req_1=153485 n_req_2=510418 n_req_3=729164 n_rd=2077778 n_write=1012830 bw_util=0.5873 bw_util_1=0.06471 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.162864 blp_1= 1.780063 blp_2= 3.613440 blp_3= 4.911892
 n_activity=9481758 dram_eff=0.5877 dram_eff_1=0.06474 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 130490a 3904584i bk1: 127238a 3972464i bk2: 129408a 3712881i bk3: 125836a 3820103i bk4: 130166a 3400340i bk5: 131664a 3153739i bk6: 131720a 3003141i bk7: 128596a 3074049i bk8: 130086a 3937115i bk9: 127810a 3905540i bk10: 136658a 3223823i bk11: 129030a 3582643i bk12: 129732a 3417290i bk13: 128362a 3353601i bk14: 130634a 3068837i bk15: 130348a 2928390i 
bw_dist = 0.065	0.215	0.307	0.412	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6374
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487387 n_nop=4198902 n_act=1124254 n_pre=1124243 n_req=1380366 n_req_1=140758 n_req_2=510423 n_req_3=729185 n_rd=2052390 n_write=987598 bw_util=0.582 bw_util_1=0.05934 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.869601 blp_1= 1.740443 blp_2= 3.604276 blp_3= 4.875054
 n_activity=9463436 dram_eff=0.5834 dram_eff_1=0.05949 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 127066a 4181751i bk1: 126576a 4077880i bk2: 127400a 3908585i bk3: 126672a 3843803i bk4: 127714a 3638867i bk5: 129858a 3363390i bk6: 128370a 3325381i bk7: 130946a 3012035i bk8: 128992a 4050141i bk9: 128450a 3959148i bk10: 128514a 3821927i bk11: 127044a 3807860i bk12: 129336a 3534231i bk13: 127620a 3520097i bk14: 127748a 3387067i bk15: 130084a 3065903i 
bw_dist = 0.059	0.215	0.307	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 535039, Miss = 523782, Miss_rate = 0.979, Pending_hits = 1036, Reservation_fails = 575319
L2_cache_bank[1]: Access = 520011, Miss = 512183, Miss_rate = 0.985, Pending_hits = 514, Reservation_fails = 513144
L2_cache_bank[2]: Access = 520542, Miss = 512871, Miss_rate = 0.985, Pending_hits = 497, Reservation_fails = 485877
L2_cache_bank[3]: Access = 517199, Miss = 510027, Miss_rate = 0.986, Pending_hits = 386, Reservation_fails = 530654
L2_cache_bank[4]: Access = 520943, Miss = 513738, Miss_rate = 0.986, Pending_hits = 493, Reservation_fails = 365251
L2_cache_bank[5]: Access = 553547, Miss = 526358, Miss_rate = 0.951, Pending_hits = 817, Reservation_fails = 704085
L2_cache_bank[6]: Access = 517435, Miss = 510573, Miss_rate = 0.987, Pending_hits = 423, Reservation_fails = 451137
L2_cache_bank[7]: Access = 524251, Miss = 514184, Miss_rate = 0.981, Pending_hits = 597, Reservation_fails = 574802
L2_cache_bank[8]: Access = 535662, Miss = 524465, Miss_rate = 0.979, Pending_hits = 941, Reservation_fails = 537884
L2_cache_bank[9]: Access = 523564, Miss = 514451, Miss_rate = 0.983, Pending_hits = 515, Reservation_fails = 481180
L2_cache_bank[10]: Access = 519965, Miss = 512587, Miss_rate = 0.986, Pending_hits = 550, Reservation_fails = 477772
L2_cache_bank[11]: Access = 522781, Miss = 513633, Miss_rate = 0.983, Pending_hits = 621, Reservation_fails = 563578
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535039, Miss = 523782 (0.979), PendingHit = 1036 (0.00194)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520011, Miss = 512183 (0.985), PendingHit = 514 (0.000988)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520542, Miss = 512871 (0.985), PendingHit = 497 (0.000955)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517199, Miss = 510027 (0.986), PendingHit = 386 (0.000746)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520943, Miss = 513738 (0.986), PendingHit = 493 (0.000946)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 553547, Miss = 526358 (0.951), PendingHit = 817 (0.00148)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517435, Miss = 510573 (0.987), PendingHit = 423 (0.000817)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 524251, Miss = 514184 (0.981), PendingHit = 597 (0.00114)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535662, Miss = 524465 (0.979), PendingHit = 941 (0.00176)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523564, Miss = 514451 (0.983), PendingHit = 515 (0.000984)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519965, Miss = 512587 (0.986), PendingHit = 550 (0.00106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 522781, Miss = 513633 (0.983), PendingHit = 621 (0.00119)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 2095699
Stream 1: Misses  = 1976549
Stream 2: Accesses  = 2136080
Stream 2: Misses  = 2134884
Stream 3: Accesses  = 4174859
Stream 3: Misses  = 4053968
Stream 1+2: Accesses  = 4231779
Stream 1+2: Misses  = 4111433
Stream 1+2+3: Accesses  = 8406638
Stream 1+2+3: Misses  = 8165401
Total Accesses  = 6310939
MPKI-CORES
CORE_L2MPKI_0	86.203
CORE_L2MPKI_1	89.976
CORE_L2MPKI_2	90.262
CORE_L2MPKI_3	89.266
CORE_L2MPKI_4	90.013
CORE_L2MPKI_5	89.566
CORE_L2MPKI_6	85.668
CORE_L2MPKI_7	87.998
CORE_L2MPKI_8	88.693
CORE_L2MPKI_9	86.933
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.027
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	79147
CORE_MISSES_1	89881
CORE_MISSES_2	87509
CORE_MISSES_3	91863
CORE_MISSES_4	91793
CORE_MISSES_5	93068
CORE_MISSES_6	84284
CORE_MISSES_7	91963
CORE_MISSES_8	82378
CORE_MISSES_9	84299
CORE_MISSES_10	106801
CORE_MISSES_11	109400
CORE_MISSES_12	113240
CORE_MISSES_13	106762
CORE_MISSES_14	112642
CORE_MISSES_15	110741
CORE_MISSES_16	111960
CORE_MISSES_17	108720
CORE_MISSES_18	110060
CORE_MISSES_19	110038
CORE_MISSES_20	108105
CORE_MISSES_21	109400
CORE_MISSES_22	110685
CORE_MISSES_23	108640
CORE_MISSES_24	107402
CORE_MISSES_25	106802
CORE_MISSES_26	110002
CORE_MISSES_27	110000
CORE_MISSES_28	109360
CORE_MISSES_29	106760
CORE_MISSES_30	106132
CORE_MISSES_31	104209
CORE_MISSES_32	106146
CORE_MISSES_33	105489
CORE_MISSES_34	103487
CORE_MISSES_35	104825
CORE_MISSES_36	105506
CORE_MISSES_37	103547
CORE_MISSES_38	105444
CORE_MISSES_39	102943
CORE_MISSES_40	103533
CORE_MISSES_41	104170
CORE_MISSES_42	102269
CORE_MISSES_43	103523
CORE_MISSES_44	104811
CORE_MISSES_45	104802
CORE_MISSES_46	102269
CORE_MISSES_47	106765
CORE_MISSES_48	105462
CORE_MISSES_49	99601
CORE_MISSES_50	103502
CORE_MISSES_51	104141
CORE_MISSES_52	101585
CORE_MISSES_53	104761
CORE_MISSES_54	101523
CORE_MISSES_55	104782
CORE_MISSES_56	107380
CORE_MISSES_57	106100
CORE_MISSES_58	102920
CORE_MISSES_59	103520
L2_MISSES = 6188852
L2_total_cache_accesses = 6310939
L2_total_cache_misses = 6188852
L2_total_cache_miss_rate = 0.9807
L2_total_cache_pending_hits = 7390
L2_total_cache_reservation_fails = 6260683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 111966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4063680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4110642
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2124998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2127068
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2675
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 173
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22873
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20084366
icnt_total_pkts_simt_to_mem=15818282
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3841
gpu_ipc_2 =     190.5125
gpu_ipc_3 =     272.0124
gpu_tot_sim_cycle_stream_1 = 7938738
gpu_tot_sim_cycle_stream_2 = 7937084
gpu_tot_sim_cycle_stream_3 = 7917284
gpu_sim_insn_1 = 10987840
gpu_sim_insn_2 = 1512113984
gpu_sim_insn_3 = 2153599360
gpu_sim_cycle = 7938739
gpu_sim_insn = 3676701184
gpu_ipc =     463.1342
gpu_tot_sim_cycle = 7938739
gpu_tot_sim_insn = 3676701184
gpu_tot_ipc =     463.1342
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 37898288
gpu_stall_icnt2sh    = 139141
gpu_total_sim_rate=249301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 58109469
	L1I_total_cache_misses = 48278
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66170
L1D_cache:
	L1D_cache_core[0]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 117929, Miss = 117929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7178438
	L1D_cache_core[11]: Access = 121046, Miss = 121046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7205203
	L1D_cache_core[12]: Access = 124718, Miss = 124718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7211827
	L1D_cache_core[13]: Access = 118255, Miss = 118255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7228436
	L1D_cache_core[14]: Access = 124047, Miss = 124047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7195198
	L1D_cache_core[15]: Access = 122231, Miss = 122231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7154503
	L1D_cache_core[16]: Access = 123919, Miss = 123919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7191717
	L1D_cache_core[17]: Access = 120851, Miss = 120851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7233227
	L1D_cache_core[18]: Access = 121457, Miss = 121457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7170066
	L1D_cache_core[19]: Access = 120829, Miss = 120829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7222887
	L1D_cache_core[20]: Access = 119597, Miss = 119597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7220869
	L1D_cache_core[21]: Access = 120349, Miss = 120349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7213669
	L1D_cache_core[22]: Access = 122348, Miss = 122348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7156463
	L1D_cache_core[23]: Access = 119771, Miss = 119771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7202027
	L1D_cache_core[24]: Access = 118464, Miss = 118464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7245604
	L1D_cache_core[25]: Access = 117591, Miss = 117591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7204325
	L1D_cache_core[26]: Access = 121340, Miss = 121340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7224086
	L1D_cache_core[27]: Access = 120771, Miss = 120771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7200409
	L1D_cache_core[28]: Access = 120592, Miss = 120592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7245415
	L1D_cache_core[29]: Access = 117762, Miss = 117762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7210364
	L1D_cache_core[30]: Access = 116540, Miss = 116540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7075147
	L1D_cache_core[31]: Access = 114620, Miss = 114620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7023079
	L1D_cache_core[32]: Access = 116560, Miss = 116560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6987232
	L1D_cache_core[33]: Access = 115880, Miss = 115880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7027678
	L1D_cache_core[34]: Access = 114540, Miss = 114540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6954372
	L1D_cache_core[35]: Access = 115260, Miss = 115260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6966910
	L1D_cache_core[36]: Access = 116560, Miss = 116560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6982522
	L1D_cache_core[37]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7009296
	L1D_cache_core[38]: Access = 115860, Miss = 115860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925131
	L1D_cache_core[39]: Access = 113360, Miss = 113360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6945284
	L1D_cache_core[40]: Access = 113920, Miss = 113920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6968376
	L1D_cache_core[41]: Access = 114580, Miss = 114580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7064188
	L1D_cache_core[42]: Access = 112680, Miss = 112680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6999184
	L1D_cache_core[43]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7096856
	L1D_cache_core[44]: Access = 115200, Miss = 115200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7111306
	L1D_cache_core[45]: Access = 114560, Miss = 114560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6929214
	L1D_cache_core[46]: Access = 112680, Miss = 112680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6963788
	L1D_cache_core[47]: Access = 116520, Miss = 116520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6908954
	L1D_cache_core[48]: Access = 116520, Miss = 116520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6991508
	L1D_cache_core[49]: Access = 110020, Miss = 110020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6975776
	L1D_cache_core[50]: Access = 113920, Miss = 113920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7059137
	L1D_cache_core[51]: Access = 114560, Miss = 114560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7032888
	L1D_cache_core[52]: Access = 112000, Miss = 112000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7057436
	L1D_cache_core[53]: Access = 114520, Miss = 114520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7018910
	L1D_cache_core[54]: Access = 111940, Miss = 111940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6990522
	L1D_cache_core[55]: Access = 115200, Miss = 115200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6962079
	L1D_cache_core[56]: Access = 117800, Miss = 117800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925784
	L1D_cache_core[57]: Access = 116520, Miss = 116520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6980707
	L1D_cache_core[58]: Access = 113320, Miss = 113320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6924246
	L1D_cache_core[59]: Access = 113940, Miss = 113940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7036471
	L1D_total_cache_accesses = 5852543
	L1D_total_cache_misses = 5852543
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 354013743
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 290341
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3512270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 286064547
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 289221
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2340273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67949196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 58061191
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66170
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1062, 1262, 1120, 1262, 897, 1262, 872, 1262, 643, 1262, 641, 1262, 640, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1144, 631, 1138, 631, 
gpgpu_n_tot_thrd_icount = 3679036512
gpgpu_n_tot_w_icount = 114969891
gpgpu_n_stall_shd_mem = 433349321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4617479
gpgpu_n_mem_write_global = 2340228
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 113487616
gpgpu_n_store_insn = 74888800
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9290912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 433349321
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:657310508	W0_Idle:67872119	W0_Scoreboard:112495504	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:114970549
Warp Occupancy Distribution:
Stall:228789561	W0_Idle:41618705	W0_Scoreboard:22990768	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24150526
Warp Occupancy Distribution:
Stall:215919067	W0_Idle:11769266	W0_Scoreboard:43792904	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46068323
warp_utilization0: 0.120685
warp_utilization1: 0.076053
warp_utilization2: 0.145074
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28097704 {8:3512213,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 318271008 {136:2340228,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 44627120 {40:1099033,72:2842,136:3391,}
traffic_breakdown_coretomem[INST_ACC_R] = 28400 {8:3550,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 477616496 {136:3511886,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18720184 {8:2340023,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 44618800 {40:1098825,72:2842,136:3391,}
traffic_breakdown_memtocore[INST_ACC_R] = 482800 {136:3550,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1437 
averagemflatency_1 = 1318 
averagemflatency_2= 1488 
averagemflatency_3 = 1507 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 7938738 
mrq_lat_table:2798462 	83393 	139119 	315953 	944010 	1620655 	2175892 	1651916 	407786 	6813 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21712 	164843 	1557956 	4207062 	1002305 	3148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30143 	39661 	152232 	278393 	354708 	956056 	2638789 	2324668 	185117 	1320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4014089 	596283 	6340 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1076612 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	643 	15189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       967      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.338995  1.349079  1.355116  1.362967  1.343659  1.351536  1.349635  1.354872  1.338768  1.350250  1.345842  1.350328  1.344920  1.356199  1.349078  1.356651 
dram[1]:  1.348989  1.359677  1.351489  1.360948  1.349142  1.349221  1.349690  1.351491  1.342348  1.343681  1.348881  1.353594  1.351071  1.350636  1.353285  1.352861 
dram[2]:  1.350948  1.348238  1.361456  1.355864  1.347334  1.333536  1.354817  1.348886  1.346882  1.345395  1.348194  1.343202  1.350362  1.342724  1.359325  1.346772 
dram[3]:  1.359659  1.354844  1.355477  1.355836  1.349997  1.343068  1.355339  1.346052  1.346742  1.342812  1.344517  1.348532  1.348581  1.353618  1.350346  1.347238 
dram[4]:  1.346085  1.358703  1.349008  1.363303  1.349072  1.345834  1.348971  1.358627  1.343479  1.354394  1.328749  1.350001  1.348195  1.356647  1.346519  1.351243 
dram[5]:  1.353166  1.353635  1.352304  1.355543  1.350331  1.348694  1.352522  1.347428  1.343907  1.346351  1.346475  1.353253  1.347954  1.353327  1.353711  1.350359 
average row locality = 10144011/7514237 = 1.349972
average row locality_1 = 3667752/3055611 = 1.200333
average row locality_2 = 3298661/2275963 = 1.449347
average row locality_3 = 3177598/2182663 = 1.455835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     73426     71070     70551     69307     72158     70830     72353     71445     72690     70455     71934     71102     72517     70674     71759     70708 
dram[1]:     70456     69182     70305     69092     70634     70660     71080     71209     71372     71054     70808     70404     70691     70795     70660     70707 
dram[2]:     70818     71614     69352     70554     71656     75401     71214     73126     71080     71496     71047     72245     71594     73235     70079     72662 
dram[3]:     69233     69843     69844     69660     70708     72072     70487     72345     70414     71155     71290     70463     70934     70278     70852     71558 
dram[4]:     71920     70253     71324     69478     71743     72530     72549     70987     71665     70515     75315     71253     71646     70904     72098     71982 
dram[5]:     70106     69841     70299     69908     70481     71538     70885     72199     71119     70822     70889     70198     71409     70455     70507     71816 
total reads: 6829031
bank skew: 75401/69092 = 1.09
chip skew: 1147173/1129109 = 1.02
number of total write accesses:
dram[0]:     36788     34428     33923     32632     35548     34213     35717     34825     36103     33869     35342     34495     35901     34072     35179     34115 
dram[1]:     33833     32549     33684     32447     34054     34077     34486     34606     34805     34476     34232     33820     34094     34194     34098     34137 
dram[2]:     34176     34976     32715     33895     35036     38790     34585     36502     34498     34919     34460     35641     34988     36624     33494     36075 
dram[3]:     32600     33220     33218     33008     34126     35493     33889     35743     33841     34583     34709     33880     34347     33688     34292     34991 
dram[4]:     35258     33629     34679     32857     35126     35924     35913     34365     35069     33945     38701     34664     35034     34305     35504     35409 
dram[5]:     33468     33220     33637     33299     33887     34968     34279     35606     34539     34261     34303     33630     34803     33873     33921     35256 
total reads: 3315076
bank skew: 38790/32447 = 1.20
chip skew: 561374/543592 = 1.03
average mf latency per bank:
dram[0]:       1029       936      1030       946      1035       949      1037       956      1016       932      1024       937      1029       948      1041       957
dram[1]:        899       897       908       906       915       903       916       909       896       891       902       897       907       903       919       910
dram[2]:        972      1160       987      1170       983      1423       991      1176       971      1159       975      1161       983      1169       996      1180
dram[3]:        907       952       906       958       915       970       919       963       904       947       904       953       911       962       919       975
dram[4]:       1044      1035      1046      1041      1054      1044      1059      1053      1041      1035      1059      1033      1050      1043      1060      1056
dram[5]:        923       944       930       949       934       953       938       959       920       938       924       946       929       952       942       964
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4559756 n_act=1259592 n_pre=1259579 n_req=1533078 n_req_1=167587 n_req_2=563367 n_req_3=802124 n_rd=2285932 n_write=1114276 bw_util=0.5852 bw_util_1=0.06397 bw_util_2=0.215 bw_util_3=0.3062 blp=10.100170 blp_1= 1.765532 blp_2= 3.591689 blp_3= 4.884786
 n_activity=10469365 dram_eff=0.5857 dram_eff_1=0.06403 dram_eff_2=0.2152 dram_eff_3=0.3065
bk0: 146852a 4157114i bk1: 142140a 4271886i bk2: 141102a 4224291i bk3: 138614a 4253633i bk4: 144314a 3719448i bk5: 141652a 3725930i bk6: 144702a 3381190i bk7: 142888a 3321873i bk8: 145378a 4217894i bk9: 140908a 4345180i bk10: 143864a 4036964i bk11: 142204a 3993907i bk12: 145034a 3676942i bk13: 141348a 3759807i bk14: 143516a 3451721i bk15: 141416a 3427232i 
bw_dist = 0.064	0.215	0.306	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4385
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4657584 n_act=1238106 n_pre=1238092 n_req=1519039 n_req_1=154133 n_req_2=562788 n_req_3=802118 n_rd=2258189 n_write=1087164 bw_util=0.5798 bw_util_1=0.05883 bw_util_2=0.2148 bw_util_3=0.3062 blp=9.795487 blp_1= 1.732824 blp_2= 3.581650 blp_3= 4.841349
 n_activity=10452278 dram_eff=0.5813 dram_eff_1=0.05898 dram_eff_2=0.2154 dram_eff_3=0.307
bk0: 140912a 4614626i bk1: 138364a 4619021i bk2: 140610a 4343511i bk3: 138184a 4363936i bk4: 141267a 4022664i bk5: 141318a 3876383i bk6: 142160a 3675085i bk7: 142416a 3495039i bk8: 142744a 4462622i bk9: 142108a 4337295i bk10: 141610a 4253613i bk11: 140802a 4194874i bk12: 141382a 4018926i bk13: 141588a 3859163i bk14: 141312a 3711087i bk15: 141412a 3558140i 
bw_dist = 0.059	0.215	0.306	0.418	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6788
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4528733 n_act=1266688 n_pre=1266675 n_req=1537276 n_req_1=171793 n_req_2=563369 n_req_3=802114 n_rd=2294303 n_write=1122736 bw_util=0.5868 bw_util_1=0.06557 bw_util_2=0.215 bw_util_3=0.3062 blp=10.197240 blp_1= 1.802539 blp_2= 3.633437 blp_3= 4.902521
 n_activity=10474574 dram_eff=0.587 dram_eff_1=0.0656 dram_eff_2=0.2151 dram_eff_3=0.3063
bk0: 141634a 4463774i bk1: 143228a 4197256i bk2: 138702a 4351038i bk3: 141106a 4050135i bk4: 143306a 3768269i bk5: 150795a 3083813i bk6: 142428a 3508406i bk7: 146252a 3066487i bk8: 142158a 4397708i bk9: 142988a 4193456i bk10: 142094a 4115806i bk11: 144488a 3800453i bk12: 143184a 3759901i bk13: 146470a 3358220i bk14: 140148a 3641094i bk15: 145322a 3115231i 
bw_dist = 0.066	0.215	0.306	0.413	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7203
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4641744 n_act=1241961 n_pre=1241945 n_req=1521077 n_req_1=156154 n_req_2=562809 n_req_3=802114 n_rd=2262246 n_write=1091239 bw_util=0.5806 bw_util_1=0.0596 bw_util_2=0.2148 bw_util_3=0.3062 blp=9.852112 blp_1= 1.743965 blp_2= 3.594862 blp_3= 4.843705
 n_activity=10453441 dram_eff=0.582 dram_eff_1=0.05975 dram_eff_2=0.2154 dram_eff_3=0.3069
bk0: 138466a 4740996i bk1: 139686a 4505931i bk2: 139686a 4391161i bk3: 139320a 4274312i bk4: 141416a 3998663i bk5: 144144a 3665285i bk6: 140974a 3720397i bk7: 144690a 3314368i bk8: 140826a 4558826i bk9: 142296a 4337850i bk10: 142580a 4185236i bk11: 140922a 4155194i bk12: 141868a 3964564i bk13: 140556a 3909592i bk14: 141700a 3664359i bk15: 143116a 3399062i 
bw_dist = 0.060	0.215	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8169
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4537397 n_act=1264357 n_pre=1264344 n_req=1536240 n_req_1=170846 n_req_2=563312 n_req_3=802082 n_rd=2292292 n_write=1120745 bw_util=0.5864 bw_util_1=0.06521 bw_util_2=0.215 bw_util_3=0.3062 blp=10.163081 blp_1= 1.782839 blp_2= 3.603796 blp_3= 4.892432
 n_activity=10472928 dram_eff=0.5867 dram_eff_1=0.06525 dram_eff_2=0.2151 dram_eff_3=0.3063
bk0: 143840a 4328588i bk1: 140504a 4380306i bk2: 142646a 4107757i bk3: 138954a 4208559i bk4: 143478a 3762543i bk5: 145060a 3493492i bk6: 145096a 3334423i bk7: 141974a 3387870i bk8: 143330a 4357387i bk9: 141026a 4310811i bk10: 150630a 3573014i bk11: 142506a 3946973i bk12: 143290a 3765659i bk13: 141806a 3690613i bk14: 144190a 3382546i bk15: 143962a 3221924i 
bw_dist = 0.065	0.215	0.306	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6392
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4633320 n_act=1243520 n_pre=1243505 n_req=1522374 n_req_1=157531 n_req_2=562738 n_req_3=802105 n_rd=2264904 n_write=1093886 bw_util=0.5811 bw_util_1=0.06013 bw_util_2=0.2148 bw_util_3=0.3062 blp=9.883543 blp_1= 1.747194 blp_2= 3.595209 blp_3= 4.857167
 n_activity=10453443 dram_eff=0.5825 dram_eff_1=0.06028 dram_eff_2=0.2153 dram_eff_3=0.3069
bk0: 140210a 4616396i bk1: 139676a 4498204i bk2: 140594a 4310674i bk3: 139816a 4233958i bk4: 140958a 4003157i bk5: 143072a 3722703i bk6: 141770a 3652501i bk7: 144396a 3326474i bk8: 142238a 4468546i bk9: 141638a 4368516i bk10: 141776a 4217509i bk11: 140392a 4180900i bk12: 142818a 3891360i bk13: 140910a 3872347i bk14: 141014a 3726913i bk15: 143626a 3366373i 
bw_dist = 0.060	0.215	0.306	0.416	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 589416, Miss = 577407, Miss_rate = 0.980, Pending_hits = 1075, Reservation_fails = 622908
L2_cache_bank[1]: Access = 574253, Miss = 565614, Miss_rate = 0.985, Pending_hits = 557, Reservation_fails = 575089
L2_cache_bank[2]: Access = 574354, Miss = 566024, Miss_rate = 0.985, Pending_hits = 521, Reservation_fails = 529543
L2_cache_bank[3]: Access = 571036, Miss = 563123, Miss_rate = 0.986, Pending_hits = 415, Reservation_fails = 577092
L2_cache_bank[4]: Access = 574739, Miss = 566858, Miss_rate = 0.986, Pending_hits = 521, Reservation_fails = 417959
L2_cache_bank[5]: Access = 608640, Miss = 580351, Miss_rate = 0.954, Pending_hits = 878, Reservation_fails = 788282
L2_cache_bank[6]: Access = 571363, Miss = 563779, Miss_rate = 0.987, Pending_hits = 473, Reservation_fails = 485813
L2_cache_bank[7]: Access = 578345, Miss = 567396, Miss_rate = 0.981, Pending_hits = 633, Reservation_fails = 620743
L2_cache_bank[8]: Access = 590257, Miss = 578282, Miss_rate = 0.980, Pending_hits = 964, Reservation_fails = 598866
L2_cache_bank[9]: Access = 577813, Miss = 567923, Miss_rate = 0.983, Pending_hits = 556, Reservation_fails = 554721
L2_cache_bank[10]: Access = 573868, Miss = 565716, Miss_rate = 0.986, Pending_hits = 585, Reservation_fails = 520296
L2_cache_bank[11]: Access = 576828, Miss = 566795, Miss_rate = 0.983, Pending_hits = 666, Reservation_fails = 617947
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 589416, Miss = 577407 (0.98), PendingHit = 1075 (0.00182)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574253, Miss = 565614 (0.985), PendingHit = 557 (0.00097)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574354, Miss = 566024 (0.985), PendingHit = 521 (0.000907)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 571036, Miss = 563123 (0.986), PendingHit = 415 (0.000727)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574739, Miss = 566858 (0.986), PendingHit = 521 (0.000906)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 608640, Miss = 580351 (0.954), PendingHit = 878 (0.00144)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 571363, Miss = 563779 (0.987), PendingHit = 473 (0.000828)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 578345, Miss = 567396 (0.981), PendingHit = 633 (0.00109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 590257, Miss = 578282 (0.98), PendingHit = 964 (0.00163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577813, Miss = 567923 (0.983), PendingHit = 556 (0.000962)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573868, Miss = 565716 (0.986), PendingHit = 585 (0.00102)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 576828, Miss = 566795 (0.983), PendingHit = 666 (0.00115)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.945
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.972
Stream 1: Accesses  = 2321575
Stream 1: Misses  = 2193218
Stream 2: Accesses  = 2352977
Stream 2: Misses  = 2351609
Stream 3: Accesses  = 4607935
Stream 3: Misses  = 4477659
Stream 1+2: Accesses  = 4674552
Stream 1+2: Misses  = 4544827
Stream 1+2+3: Accesses  = 9282487
Stream 1+2+3: Misses  = 9022486
Total Accesses  = 6960912
MPKI-CORES
CORE_L2MPKI_0	87.002
CORE_L2MPKI_1	90.213
CORE_L2MPKI_2	90.680
CORE_L2MPKI_3	89.258
CORE_L2MPKI_4	90.172
CORE_L2MPKI_5	90.289
CORE_L2MPKI_6	86.724
CORE_L2MPKI_7	88.409
CORE_L2MPKI_8	89.467
CORE_L2MPKI_9	87.756
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.297
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	89199
CORE_MISSES_1	99315
CORE_MISSES_2	97931
CORE_MISSES_3	102182
CORE_MISSES_4	101382
CORE_MISSES_5	103785
CORE_MISSES_6	94445
CORE_MISSES_7	102113
CORE_MISSES_8	92868
CORE_MISSES_9	94872
CORE_MISSES_10	117910
CORE_MISSES_11	121025
CORE_MISSES_12	124696
CORE_MISSES_13	118241
CORE_MISSES_14	124025
CORE_MISSES_15	122210
CORE_MISSES_16	123909
CORE_MISSES_17	120843
CORE_MISSES_18	121452
CORE_MISSES_19	120815
CORE_MISSES_20	119579
CORE_MISSES_21	120331
CORE_MISSES_22	122336
CORE_MISSES_23	119742
CORE_MISSES_24	118446
CORE_MISSES_25	117576
CORE_MISSES_26	121323
CORE_MISSES_27	120741
CORE_MISSES_28	120574
CORE_MISSES_29	117745
CORE_MISSES_30	116554
CORE_MISSES_31	114630
CORE_MISSES_32	116568
CORE_MISSES_33	115889
CORE_MISSES_34	114547
CORE_MISSES_35	115266
CORE_MISSES_36	116566
CORE_MISSES_37	113967
CORE_MISSES_38	115864
CORE_MISSES_39	113365
CORE_MISSES_40	113933
CORE_MISSES_41	114591
CORE_MISSES_42	112689
CORE_MISSES_43	113963
CORE_MISSES_44	115211
CORE_MISSES_45	114563
CORE_MISSES_46	112689
CORE_MISSES_47	116525
CORE_MISSES_48	116522
CORE_MISSES_49	110021
CORE_MISSES_50	113922
CORE_MISSES_51	114561
CORE_MISSES_52	112005
CORE_MISSES_53	114521
CORE_MISSES_54	111943
CORE_MISSES_55	115202
CORE_MISSES_56	117800
CORE_MISSES_57	116520
CORE_MISSES_58	113320
CORE_MISSES_59	113940
L2_MISSES = 6829268
L2_total_cache_accesses = 6960912
L2_total_cache_misses = 6829268
L2_total_cache_miss_rate = 0.9811
L2_total_cache_pending_hits = 7844
L2_total_cache_reservation_fails = 6909259
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4488963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4536160
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2340121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2347458
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2998
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 369
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 183
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25541
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22140514
icnt_total_pkts_simt_to_mem=17440510
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3841
gpu_ipc_2 =     190.5125
gpu_ipc_3 =     272.0124
gpu_tot_sim_cycle_stream_1 = 7938738
gpu_tot_sim_cycle_stream_2 = 7937084
gpu_tot_sim_cycle_stream_3 = 7917284
gpu_sim_insn_1 = 10987840
gpu_sim_insn_2 = 1512113984
gpu_sim_insn_3 = 2153599360
gpu_sim_cycle = 7938739
gpu_sim_insn = 3676701184
gpu_ipc =     463.1342
gpu_tot_sim_cycle = 7938739
gpu_tot_sim_insn = 3676701184
gpu_tot_ipc =     463.1342
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 37898288
gpu_stall_icnt2sh    = 139141
gpu_total_sim_rate=249301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 58109469
	L1I_total_cache_misses = 48278
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66170
L1D_cache:
	L1D_cache_core[0]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 118, Miss = 118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 117929, Miss = 117929, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7178438
	L1D_cache_core[11]: Access = 121046, Miss = 121046, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7205203
	L1D_cache_core[12]: Access = 124718, Miss = 124718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7211827
	L1D_cache_core[13]: Access = 118255, Miss = 118255, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7228436
	L1D_cache_core[14]: Access = 124047, Miss = 124047, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7195198
	L1D_cache_core[15]: Access = 122231, Miss = 122231, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7154503
	L1D_cache_core[16]: Access = 123919, Miss = 123919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7191717
	L1D_cache_core[17]: Access = 120851, Miss = 120851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7233227
	L1D_cache_core[18]: Access = 121457, Miss = 121457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7170066
	L1D_cache_core[19]: Access = 120829, Miss = 120829, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7222887
	L1D_cache_core[20]: Access = 119597, Miss = 119597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7220869
	L1D_cache_core[21]: Access = 120349, Miss = 120349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7213669
	L1D_cache_core[22]: Access = 122348, Miss = 122348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7156463
	L1D_cache_core[23]: Access = 119771, Miss = 119771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7202027
	L1D_cache_core[24]: Access = 118464, Miss = 118464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7245604
	L1D_cache_core[25]: Access = 117591, Miss = 117591, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7204325
	L1D_cache_core[26]: Access = 121340, Miss = 121340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7224086
	L1D_cache_core[27]: Access = 120771, Miss = 120771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7200409
	L1D_cache_core[28]: Access = 120592, Miss = 120592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7245415
	L1D_cache_core[29]: Access = 117762, Miss = 117762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7210364
	L1D_cache_core[30]: Access = 116540, Miss = 116540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7075147
	L1D_cache_core[31]: Access = 114620, Miss = 114620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7023079
	L1D_cache_core[32]: Access = 116560, Miss = 116560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6987232
	L1D_cache_core[33]: Access = 115880, Miss = 115880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7027678
	L1D_cache_core[34]: Access = 114540, Miss = 114540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6954372
	L1D_cache_core[35]: Access = 115260, Miss = 115260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6966910
	L1D_cache_core[36]: Access = 116560, Miss = 116560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6982522
	L1D_cache_core[37]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7009296
	L1D_cache_core[38]: Access = 115860, Miss = 115860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925131
	L1D_cache_core[39]: Access = 113360, Miss = 113360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6945284
	L1D_cache_core[40]: Access = 113920, Miss = 113920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6968376
	L1D_cache_core[41]: Access = 114580, Miss = 114580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7064188
	L1D_cache_core[42]: Access = 112680, Miss = 112680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6999184
	L1D_cache_core[43]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7096856
	L1D_cache_core[44]: Access = 115200, Miss = 115200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7111306
	L1D_cache_core[45]: Access = 114560, Miss = 114560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6929214
	L1D_cache_core[46]: Access = 112680, Miss = 112680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6963788
	L1D_cache_core[47]: Access = 116520, Miss = 116520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6908954
	L1D_cache_core[48]: Access = 116520, Miss = 116520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6991508
	L1D_cache_core[49]: Access = 110020, Miss = 110020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6975776
	L1D_cache_core[50]: Access = 113920, Miss = 113920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7059137
	L1D_cache_core[51]: Access = 114560, Miss = 114560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7032888
	L1D_cache_core[52]: Access = 112000, Miss = 112000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7057436
	L1D_cache_core[53]: Access = 114520, Miss = 114520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7018910
	L1D_cache_core[54]: Access = 111940, Miss = 111940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6990522
	L1D_cache_core[55]: Access = 115200, Miss = 115200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6962079
	L1D_cache_core[56]: Access = 117800, Miss = 117800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6925784
	L1D_cache_core[57]: Access = 116520, Miss = 116520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6980707
	L1D_cache_core[58]: Access = 113320, Miss = 113320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6924246
	L1D_cache_core[59]: Access = 113940, Miss = 113940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7036471
	L1D_total_cache_accesses = 5852543
	L1D_total_cache_misses = 5852543
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 354013743
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 290341
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3512270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 286064547
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 289221
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2340273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67949196
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 58061191
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66170
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 1262, 1262, 1062, 1262, 1120, 1262, 897, 1262, 872, 1262, 643, 1262, 641, 1262, 640, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1144, 631, 1138, 631, 
gpgpu_n_tot_thrd_icount = 3679036512
gpgpu_n_tot_w_icount = 114969891
gpgpu_n_stall_shd_mem = 433349321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4617479
gpgpu_n_mem_write_global = 2340228
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 113487616
gpgpu_n_store_insn = 74888800
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9290912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 433349321
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:657310508	W0_Idle:67872119	W0_Scoreboard:112495504	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:114970549
Warp Occupancy Distribution:
Stall:228789561	W0_Idle:41618705	W0_Scoreboard:22990768	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24150526
Warp Occupancy Distribution:
Stall:215919067	W0_Idle:11769266	W0_Scoreboard:43792904	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46068323
warp_utilization0: 0.120685
warp_utilization1: 0.076053
warp_utilization2: 0.145074
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28097704 {8:3512213,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 318271008 {136:2340228,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 44627120 {40:1099033,72:2842,136:3391,}
traffic_breakdown_coretomem[INST_ACC_R] = 28400 {8:3550,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 477616496 {136:3511886,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18720184 {8:2340023,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 44618800 {40:1098825,72:2842,136:3391,}
traffic_breakdown_memtocore[INST_ACC_R] = 482800 {136:3550,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1437 
averagemflatency_1 = 1318 
averagemflatency_2= 1488 
averagemflatency_3 = 1507 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 7938738 
mrq_lat_table:2798462 	83393 	139119 	315953 	944010 	1620655 	2175892 	1651916 	407786 	6813 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21712 	164843 	1557956 	4207062 	1002305 	3148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30143 	39661 	152232 	278393 	354708 	956056 	2638789 	2324668 	185117 	1320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4014089 	596283 	6340 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1076612 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	643 	15189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       967      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.338995  1.349079  1.355116  1.362967  1.343659  1.351536  1.349635  1.354872  1.338768  1.350250  1.345842  1.350328  1.344920  1.356199  1.349078  1.356651 
dram[1]:  1.348989  1.359677  1.351489  1.360948  1.349142  1.349221  1.349690  1.351491  1.342348  1.343681  1.348881  1.353594  1.351071  1.350636  1.353285  1.352861 
dram[2]:  1.350948  1.348238  1.361456  1.355864  1.347334  1.333536  1.354817  1.348886  1.346882  1.345395  1.348194  1.343202  1.350362  1.342724  1.359325  1.346772 
dram[3]:  1.359659  1.354844  1.355477  1.355836  1.349997  1.343068  1.355339  1.346052  1.346742  1.342812  1.344517  1.348532  1.348581  1.353618  1.350346  1.347238 
dram[4]:  1.346085  1.358703  1.349008  1.363303  1.349072  1.345834  1.348971  1.358627  1.343479  1.354394  1.328749  1.350001  1.348195  1.356647  1.346519  1.351243 
dram[5]:  1.353166  1.353635  1.352304  1.355543  1.350331  1.348694  1.352522  1.347428  1.343907  1.346351  1.346475  1.353253  1.347954  1.353327  1.353711  1.350359 
average row locality = 10144011/7514237 = 1.349972
average row locality_1 = 3667752/3055611 = 1.200333
average row locality_2 = 3298661/2275963 = 1.449347
average row locality_3 = 3177598/2182663 = 1.455835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     73426     71070     70551     69307     72158     70830     72353     71445     72690     70455     71934     71102     72517     70674     71759     70708 
dram[1]:     70456     69182     70305     69092     70634     70660     71080     71209     71372     71054     70808     70404     70691     70795     70660     70707 
dram[2]:     70818     71614     69352     70554     71656     75401     71214     73126     71080     71496     71047     72245     71594     73235     70079     72662 
dram[3]:     69233     69843     69844     69660     70708     72072     70487     72345     70414     71155     71290     70463     70934     70278     70852     71558 
dram[4]:     71920     70253     71324     69478     71743     72530     72549     70987     71665     70515     75315     71253     71646     70904     72098     71982 
dram[5]:     70106     69841     70299     69908     70481     71538     70885     72199     71119     70822     70889     70198     71409     70455     70507     71816 
total reads: 6829031
bank skew: 75401/69092 = 1.09
chip skew: 1147173/1129109 = 1.02
number of total write accesses:
dram[0]:     36788     34428     33923     32632     35548     34213     35717     34825     36103     33869     35342     34495     35901     34072     35179     34115 
dram[1]:     33833     32549     33684     32447     34054     34077     34486     34606     34805     34476     34232     33820     34094     34194     34098     34137 
dram[2]:     34176     34976     32715     33895     35036     38790     34585     36502     34498     34919     34460     35641     34988     36624     33494     36075 
dram[3]:     32600     33220     33218     33008     34126     35493     33889     35743     33841     34583     34709     33880     34347     33688     34292     34991 
dram[4]:     35258     33629     34679     32857     35126     35924     35913     34365     35069     33945     38701     34664     35034     34305     35504     35409 
dram[5]:     33468     33220     33637     33299     33887     34968     34279     35606     34539     34261     34303     33630     34803     33873     33921     35256 
total reads: 3315076
bank skew: 38790/32447 = 1.20
chip skew: 561374/543592 = 1.03
average mf latency per bank:
dram[0]:       1029       936      1030       946      1035       949      1037       956      1016       932      1024       937      1029       948      1041       957
dram[1]:        899       897       908       906       915       903       916       909       896       891       902       897       907       903       919       910
dram[2]:        972      1160       987      1170       983      1423       991      1176       971      1159       975      1161       983      1169       996      1180
dram[3]:        907       952       906       958       915       970       919       963       904       947       904       953       911       962       919       975
dram[4]:       1044      1035      1046      1041      1054      1044      1059      1053      1041      1035      1059      1033      1050      1043      1060      1056
dram[5]:        923       944       930       949       934       953       938       959       920       938       924       946       929       952       942       964
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4559756 n_act=1259592 n_pre=1259579 n_req=1533078 n_req_1=167587 n_req_2=563367 n_req_3=802124 n_rd=2285932 n_write=1114276 bw_util=0.5852 bw_util_1=0.06397 bw_util_2=0.215 bw_util_3=0.3062 blp=10.100170 blp_1= 1.765532 blp_2= 3.591689 blp_3= 4.884786
 n_activity=10469365 dram_eff=0.5857 dram_eff_1=0.06403 dram_eff_2=0.2152 dram_eff_3=0.3065
bk0: 146852a 4157114i bk1: 142140a 4271886i bk2: 141102a 4224291i bk3: 138614a 4253633i bk4: 144314a 3719448i bk5: 141652a 3725930i bk6: 144702a 3381190i bk7: 142888a 3321873i bk8: 145378a 4217894i bk9: 140908a 4345180i bk10: 143864a 4036964i bk11: 142204a 3993907i bk12: 145034a 3676942i bk13: 141348a 3759807i bk14: 143516a 3451721i bk15: 141416a 3427232i 
bw_dist = 0.064	0.215	0.306	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4385
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4657584 n_act=1238106 n_pre=1238092 n_req=1519039 n_req_1=154133 n_req_2=562788 n_req_3=802118 n_rd=2258189 n_write=1087164 bw_util=0.5798 bw_util_1=0.05883 bw_util_2=0.2148 bw_util_3=0.3062 blp=9.795487 blp_1= 1.732824 blp_2= 3.581650 blp_3= 4.841349
 n_activity=10452278 dram_eff=0.5813 dram_eff_1=0.05898 dram_eff_2=0.2154 dram_eff_3=0.307
bk0: 140912a 4614626i bk1: 138364a 4619021i bk2: 140610a 4343511i bk3: 138184a 4363936i bk4: 141267a 4022664i bk5: 141318a 3876383i bk6: 142160a 3675085i bk7: 142416a 3495039i bk8: 142744a 4462622i bk9: 142108a 4337295i bk10: 141610a 4253613i bk11: 140802a 4194874i bk12: 141382a 4018926i bk13: 141588a 3859163i bk14: 141312a 3711087i bk15: 141412a 3558140i 
bw_dist = 0.059	0.215	0.306	0.418	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6788
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4528733 n_act=1266688 n_pre=1266675 n_req=1537276 n_req_1=171793 n_req_2=563369 n_req_3=802114 n_rd=2294303 n_write=1122736 bw_util=0.5868 bw_util_1=0.06557 bw_util_2=0.215 bw_util_3=0.3062 blp=10.197240 blp_1= 1.802539 blp_2= 3.633437 blp_3= 4.902521
 n_activity=10474574 dram_eff=0.587 dram_eff_1=0.0656 dram_eff_2=0.2151 dram_eff_3=0.3063
bk0: 141634a 4463774i bk1: 143228a 4197256i bk2: 138702a 4351038i bk3: 141106a 4050135i bk4: 143306a 3768269i bk5: 150795a 3083813i bk6: 142428a 3508406i bk7: 146252a 3066487i bk8: 142158a 4397708i bk9: 142988a 4193456i bk10: 142094a 4115806i bk11: 144488a 3800453i bk12: 143184a 3759901i bk13: 146470a 3358220i bk14: 140148a 3641094i bk15: 145322a 3115231i 
bw_dist = 0.066	0.215	0.306	0.413	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7203
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4641744 n_act=1241961 n_pre=1241945 n_req=1521077 n_req_1=156154 n_req_2=562809 n_req_3=802114 n_rd=2262246 n_write=1091239 bw_util=0.5806 bw_util_1=0.0596 bw_util_2=0.2148 bw_util_3=0.3062 blp=9.852112 blp_1= 1.743965 blp_2= 3.594862 blp_3= 4.843705
 n_activity=10453441 dram_eff=0.582 dram_eff_1=0.05975 dram_eff_2=0.2154 dram_eff_3=0.3069
bk0: 138466a 4740996i bk1: 139686a 4505931i bk2: 139686a 4391161i bk3: 139320a 4274312i bk4: 141416a 3998663i bk5: 144144a 3665285i bk6: 140974a 3720397i bk7: 144690a 3314368i bk8: 140826a 4558826i bk9: 142296a 4337850i bk10: 142580a 4185236i bk11: 140922a 4155194i bk12: 141868a 3964564i bk13: 140556a 3909592i bk14: 141700a 3664359i bk15: 143116a 3399062i 
bw_dist = 0.060	0.215	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8169
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4537397 n_act=1264357 n_pre=1264344 n_req=1536240 n_req_1=170846 n_req_2=563312 n_req_3=802082 n_rd=2292292 n_write=1120745 bw_util=0.5864 bw_util_1=0.06521 bw_util_2=0.215 bw_util_3=0.3062 blp=10.163081 blp_1= 1.782839 blp_2= 3.603796 blp_3= 4.892432
 n_activity=10472928 dram_eff=0.5867 dram_eff_1=0.06525 dram_eff_2=0.2151 dram_eff_3=0.3063
bk0: 143840a 4328588i bk1: 140504a 4380306i bk2: 142646a 4107757i bk3: 138954a 4208559i bk4: 143478a 3762543i bk5: 145060a 3493492i bk6: 145096a 3334423i bk7: 141974a 3387870i bk8: 143330a 4357387i bk9: 141026a 4310811i bk10: 150630a 3573014i bk11: 142506a 3946973i bk12: 143290a 3765659i bk13: 141806a 3690613i bk14: 144190a 3382546i bk15: 143962a 3221924i 
bw_dist = 0.065	0.215	0.306	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6392
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479135 n_nop=4633320 n_act=1243520 n_pre=1243505 n_req=1522374 n_req_1=157531 n_req_2=562738 n_req_3=802105 n_rd=2264904 n_write=1093886 bw_util=0.5811 bw_util_1=0.06013 bw_util_2=0.2148 bw_util_3=0.3062 blp=9.883543 blp_1= 1.747194 blp_2= 3.595209 blp_3= 4.857167
 n_activity=10453443 dram_eff=0.5825 dram_eff_1=0.06028 dram_eff_2=0.2153 dram_eff_3=0.3069
bk0: 140210a 4616396i bk1: 139676a 4498204i bk2: 140594a 4310674i bk3: 139816a 4233958i bk4: 140958a 4003157i bk5: 143072a 3722703i bk6: 141770a 3652501i bk7: 144396a 3326474i bk8: 142238a 4468546i bk9: 141638a 4368516i bk10: 141776a 4217509i bk11: 140392a 4180900i bk12: 142818a 3891360i bk13: 140910a 3872347i bk14: 141014a 3726913i bk15: 143626a 3366373i 
bw_dist = 0.060	0.215	0.306	0.416	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 589416, Miss = 577407, Miss_rate = 0.980, Pending_hits = 1075, Reservation_fails = 622908
L2_cache_bank[1]: Access = 574253, Miss = 565614, Miss_rate = 0.985, Pending_hits = 557, Reservation_fails = 575089
L2_cache_bank[2]: Access = 574354, Miss = 566024, Miss_rate = 0.985, Pending_hits = 521, Reservation_fails = 529543
L2_cache_bank[3]: Access = 571036, Miss = 563123, Miss_rate = 0.986, Pending_hits = 415, Reservation_fails = 577092
L2_cache_bank[4]: Access = 574739, Miss = 566858, Miss_rate = 0.986, Pending_hits = 521, Reservation_fails = 417959
L2_cache_bank[5]: Access = 608640, Miss = 580351, Miss_rate = 0.954, Pending_hits = 878, Reservation_fails = 788282
L2_cache_bank[6]: Access = 571363, Miss = 563779, Miss_rate = 0.987, Pending_hits = 473, Reservation_fails = 485813
L2_cache_bank[7]: Access = 578345, Miss = 567396, Miss_rate = 0.981, Pending_hits = 633, Reservation_fails = 620743
L2_cache_bank[8]: Access = 590257, Miss = 578282, Miss_rate = 0.980, Pending_hits = 964, Reservation_fails = 598866
L2_cache_bank[9]: Access = 577813, Miss = 567923, Miss_rate = 0.983, Pending_hits = 556, Reservation_fails = 554721
L2_cache_bank[10]: Access = 573868, Miss = 565716, Miss_rate = 0.986, Pending_hits = 585, Reservation_fails = 520296
L2_cache_bank[11]: Access = 576828, Miss = 566795, Miss_rate = 0.983, Pending_hits = 666, Reservation_fails = 617947
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 589416, Miss = 577407 (0.98), PendingHit = 1075 (0.00182)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574253, Miss = 565614 (0.985), PendingHit = 557 (0.00097)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574354, Miss = 566024 (0.985), PendingHit = 521 (0.000907)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 571036, Miss = 563123 (0.986), PendingHit = 415 (0.000727)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 574739, Miss = 566858 (0.986), PendingHit = 521 (0.000906)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 608640, Miss = 580351 (0.954), PendingHit = 878 (0.00144)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 571363, Miss = 563779 (0.987), PendingHit = 473 (0.000828)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 578345, Miss = 567396 (0.981), PendingHit = 633 (0.00109)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 590257, Miss = 578282 (0.98), PendingHit = 964 (0.00163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 577813, Miss = 567923 (0.983), PendingHit = 556 (0.000962)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 573868, Miss = 565716 (0.986), PendingHit = 585 (0.00102)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 576828, Miss = 566795 (0.983), PendingHit = 666 (0.00115)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.945
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.972
Stream 1: Accesses  = 2321575
Stream 1: Misses  = 2193218
Stream 2: Accesses  = 2352977
Stream 2: Misses  = 2351609
Stream 3: Accesses  = 4607935
Stream 3: Misses  = 4477659
Stream 1+2: Accesses  = 4674552
Stream 1+2: Misses  = 4544827
Stream 1+2+3: Accesses  = 9282487
Stream 1+2+3: Misses  = 9022486
Total Accesses  = 6960912
MPKI-CORES
CORE_L2MPKI_0	87.002
CORE_L2MPKI_1	90.213
CORE_L2MPKI_2	90.680
CORE_L2MPKI_3	89.258
CORE_L2MPKI_4	90.172
CORE_L2MPKI_5	90.289
CORE_L2MPKI_6	86.724
CORE_L2MPKI_7	88.409
CORE_L2MPKI_8	89.467
CORE_L2MPKI_9	87.756
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.297
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	89199
CORE_MISSES_1	99315
CORE_MISSES_2	97931
CORE_MISSES_3	102182
CORE_MISSES_4	101382
CORE_MISSES_5	103785
CORE_MISSES_6	94445
CORE_MISSES_7	102113
CORE_MISSES_8	92868
CORE_MISSES_9	94872
CORE_MISSES_10	117910
CORE_MISSES_11	121025
CORE_MISSES_12	124696
CORE_MISSES_13	118241
CORE_MISSES_14	124025
CORE_MISSES_15	122210
CORE_MISSES_16	123909
CORE_MISSES_17	120843
CORE_MISSES_18	121452
CORE_MISSES_19	120815
CORE_MISSES_20	119579
CORE_MISSES_21	120331
CORE_MISSES_22	122336
CORE_MISSES_23	119742
CORE_MISSES_24	118446
CORE_MISSES_25	117576
CORE_MISSES_26	121323
CORE_MISSES_27	120741
CORE_MISSES_28	120574
CORE_MISSES_29	117745
CORE_MISSES_30	116554
CORE_MISSES_31	114630
CORE_MISSES_32	116568
CORE_MISSES_33	115889
CORE_MISSES_34	114547
CORE_MISSES_35	115266
CORE_MISSES_36	116566
CORE_MISSES_37	113967
CORE_MISSES_38	115864
CORE_MISSES_39	113365
CORE_MISSES_40	113933
CORE_MISSES_41	114591
CORE_MISSES_42	112689
CORE_MISSES_43	113963
CORE_MISSES_44	115211
CORE_MISSES_45	114563
CORE_MISSES_46	112689
CORE_MISSES_47	116525
CORE_MISSES_48	116522
CORE_MISSES_49	110021
CORE_MISSES_50	113922
CORE_MISSES_51	114561
CORE_MISSES_52	112005
CORE_MISSES_53	114521
CORE_MISSES_54	111943
CORE_MISSES_55	115202
CORE_MISSES_56	117800
CORE_MISSES_57	116520
CORE_MISSES_58	113320
CORE_MISSES_59	113940
L2_MISSES = 6829268
L2_total_cache_accesses = 6960912
L2_total_cache_misses = 6829268
L2_total_cache_miss_rate = 0.9811
L2_total_cache_pending_hits = 7844
L2_total_cache_reservation_fails = 6909259
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4488963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4536160
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2340121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2347458
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2998
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 369
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 183
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25541
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22140514
icnt_total_pkts_simt_to_mem=17440510
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3946
gpu_ipc_2 =     189.6702
gpu_ipc_3 =     271.4418
gpu_tot_sim_cycle_stream_1 = 8676649
gpu_tot_sim_cycle_stream_2 = 8674995
gpu_tot_sim_cycle_stream_3 = 8655193
gpu_sim_insn_1 = 12100576
gpu_sim_insn_2 = 1645387840
gpu_sim_insn_3 = 2349381120
gpu_sim_cycle = 8676650
gpu_sim_insn = 4006869536
gpu_ipc =     461.7991
gpu_tot_sim_cycle = 8676650
gpu_tot_sim_insn = 4006869536
gpu_tot_ipc =     461.7991
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 41722845
gpu_stall_icnt2sh    = 148166
gpu_total_sim_rate=249509

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 63327837
	L1I_total_cache_misses = 52698
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 78730
L1D_cache:
	L1D_cache_core[0]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 128393, Miss = 128393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7831338
	L1D_cache_core[11]: Access = 132030, Miss = 132030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7852858
	L1D_cache_core[12]: Access = 135481, Miss = 135481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7842761
	L1D_cache_core[13]: Access = 128683, Miss = 128683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7855685
	L1D_cache_core[14]: Access = 135024, Miss = 135024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7827843
	L1D_cache_core[15]: Access = 132888, Miss = 132888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7779597
	L1D_cache_core[16]: Access = 134657, Miss = 134657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7856205
	L1D_cache_core[17]: Access = 131045, Miss = 131045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7863612
	L1D_cache_core[18]: Access = 132223, Miss = 132223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7808147
	L1D_cache_core[19]: Access = 131683, Miss = 131683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7905852
	L1D_cache_core[20]: Access = 130247, Miss = 130247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7856286
	L1D_cache_core[21]: Access = 130434, Miss = 130434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7852492
	L1D_cache_core[22]: Access = 133197, Miss = 133197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7821586
	L1D_cache_core[23]: Access = 130250, Miss = 130250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7844218
	L1D_cache_core[24]: Access = 129377, Miss = 129377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7890097
	L1D_cache_core[25]: Access = 127722, Miss = 127722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7828150
	L1D_cache_core[26]: Access = 131702, Miss = 131702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7860255
	L1D_cache_core[27]: Access = 131089, Miss = 131089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7848484
	L1D_cache_core[28]: Access = 131583, Miss = 131583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7886611
	L1D_cache_core[29]: Access = 128864, Miss = 128864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7828177
	L1D_cache_core[30]: Access = 126960, Miss = 126960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7738322
	L1D_cache_core[31]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7688585
	L1D_cache_core[32]: Access = 126980, Miss = 126980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7623341
	L1D_cache_core[33]: Access = 126300, Miss = 126300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7665551
	L1D_cache_core[34]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7573662
	L1D_cache_core[35]: Access = 125680, Miss = 125680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7623297
	L1D_cache_core[36]: Access = 126320, Miss = 126320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7634235
	L1D_cache_core[37]: Access = 125020, Miss = 125020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7645579
	L1D_cache_core[38]: Access = 126280, Miss = 126280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7562307
	L1D_cache_core[39]: Access = 124420, Miss = 124420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7580435
	L1D_cache_core[40]: Access = 124340, Miss = 124340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7609409
	L1D_cache_core[41]: Access = 125640, Miss = 125640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7697102
	L1D_cache_core[42]: Access = 123080, Miss = 123080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7672770
	L1D_cache_core[43]: Access = 123740, Miss = 123740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7742972
	L1D_cache_core[44]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7758548
	L1D_cache_core[45]: Access = 124980, Miss = 124980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7581315
	L1D_cache_core[46]: Access = 123100, Miss = 123100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7611491
	L1D_cache_core[47]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7549535
	L1D_cache_core[48]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7650451
	L1D_cache_core[49]: Access = 119780, Miss = 119780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7615865
	L1D_cache_core[50]: Access = 124340, Miss = 124340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713476
	L1D_cache_core[51]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7682242
	L1D_cache_core[52]: Access = 121760, Miss = 121760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713034
	L1D_cache_core[53]: Access = 124940, Miss = 124940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7684393
	L1D_cache_core[54]: Access = 122360, Miss = 122360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7614776
	L1D_cache_core[55]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7613857
	L1D_cache_core[56]: Access = 128220, Miss = 128220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7603983
	L1D_cache_core[57]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7597215
	L1D_cache_core[58]: Access = 123080, Miss = 123080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7563629
	L1D_cache_core[59]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7688434
	L1D_total_cache_accesses = 6377870
	L1D_total_cache_misses = 6377870
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 386245094
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 316402
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3827523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312025306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 315282
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2550347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 74219788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63275139
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52698
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 78730
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1618, 1262, 1623, 1262, 1428, 1262, 1414, 1262, 1262, 1262, 1262, 1100, 1262, 1030, 1262, 987, 1262, 663, 1262, 642, 1262, 640, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 4009415296
gpgpu_n_tot_w_icount = 125294228
gpgpu_n_stall_shd_mem = 472956015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5045472
gpgpu_n_mem_write_global = 2550294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 123686784
gpgpu_n_store_insn = 81611200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10124864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 472956015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:715728587	W0_Idle:76281235	W0_Scoreboard:123893315	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:125294863
Warp Occupancy Distribution:
Stall:248260697	W0_Idle:47054735	W0_Scoreboard:25472462	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26278106
Warp Occupancy Distribution:
Stall:235234829	W0_Idle:13328245	W0_Scoreboard:48306417	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50196509
warp_utilization0: 0.120337
warp_utilization1: 0.075715
warp_utilization2: 0.144631
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30619720 {8:3827465,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 346839984 {136:2550294,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 49153656 {40:1211536,72:2935,136:3536,}
traffic_breakdown_coretomem[INST_ACC_R] = 31280 {8:3910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520491584 {136:3827144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20400888 {8:2550111,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 49144016 {40:1211295,72:2935,136:3536,}
traffic_breakdown_memtocore[INST_ACC_R] = 531760 {136:3910,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1439 
averagemflatency_1 = 1317 
averagemflatency_2= 1491 
averagemflatency_3 = 1510 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 8676649 
mrq_lat_table:3059219 	91208 	152304 	345425 	1031419 	1770965 	2377151 	1806167 	447238 	7597 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22854 	177208 	1694754 	4599371 	1097647 	3245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32510 	42851 	164722 	301167 	387584 	1044995 	2882553 	2540673 	201110 	1324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4391605 	646612 	6461 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	81991 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	708 	16600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1133      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337914  1.348240  1.354737  1.362304  1.343304  1.351214  1.348386  1.353395  1.339142  1.349644  1.344207  1.348956  1.343670  1.354910  1.347722  1.355656 
dram[1]:  1.347914  1.357663  1.351185  1.360515  1.347829  1.348178  1.348831  1.349989  1.341898  1.342938  1.346929  1.351201  1.350081  1.349203  1.351468  1.351312 
dram[2]:  1.349219  1.347395  1.360031  1.355755  1.346347  1.333702  1.353153  1.348174  1.346361  1.345093  1.347039  1.342270  1.348622  1.342043  1.358144  1.345684 
dram[3]:  1.358070  1.353749  1.353883  1.355722  1.349273  1.341886  1.353674  1.345220  1.344367  1.342903  1.342599  1.347579  1.346768  1.353067  1.349042  1.345721 
dram[4]:  1.345213  1.356985  1.349061  1.361847  1.348226  1.344776  1.347598  1.356537  1.343405  1.353146  1.328532  1.347525  1.347319  1.354800  1.345307  1.349511 
dram[5]:  1.350906  1.352166  1.351786  1.354986  1.349792  1.348068  1.351564  1.346103  1.343369  1.346640  1.344415  1.351725  1.346451  1.351947  1.352818  1.348314 
average row locality = 11088705/8220659 = 1.348883
average row locality_1 = 4028013/3359854 = 1.198866
average row locality_2 = 3593858/2479711 = 1.449305
average row locality_3 = 3466834/2381094 = 1.455984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80001     77578     76937     75734     78722     77427     78955     78075     79271     77040     78555     77715     79046     77163     78469     77375 
dram[1]:     76907     75672     76708     75481     77225     77313     77637     77844     77953     77669     77387     77072     77116     77338     77317     77381 
dram[2]:     77319     78178     75782     77003     78313     82131     77801     79722     77566     78080     77642     78877     78114     79796     76664     79374 
dram[3]:     75577     76274     76397     76076     77236     78839     77041     78856     77067     77693     77931     77030     77476     76664     77500     78377 
dram[4]:     78455     76705     77753     75897     78366     79156     79159     77641     78263     77041     82030     77890     78151     77392     78813     78715 
dram[5]:     76630     76326     76762     76323     77037     78080     77365     78866     77749     77305     77529     76675     77952     76908     77092     78634 
total reads: 7459139
bank skew: 82131/75481 = 1.09
chip skew: 1252362/1234020 = 1.01
number of total write accesses:
dram[0]:     40054     37652     37037     35792     38805     37513     39018     38161     39390     37179     38642     37819     39159     37312     38585     37488 
dram[1]:     36987     35766     36829     35571     37327     37425     37749     37981     38093     37829     37498     37195     37245     37497     37451     37518 
dram[2]:     37370     38241     35884     37078     38389     42210     37876     39800     37697     38211     37741     38978     38234     39933     36776     39493 
dram[3]:     35653     36362     36525     36171     37354     38942     37163     38988     37223     37841     38040     37146     37606     36814     37636     38515 
dram[4]:     38522     36763     37875     35996     38448     39226     39245     37704     38407     37174     42128     37981     38292     37515     38931     38827 
dram[5]:     36711     36396     36864     36444     37148     38176     37495     38985     37904     37453     37651     36783     38110     37053     37237     38761 
total reads: 3629662
bank skew: 42210/35571 = 1.19
chip skew: 613911/595961 = 1.03
average mf latency per bank:
dram[0]:       1025       939      1028       949      1033       953      1033       958      1014       936      1022       940      1026       950      1039       960
dram[1]:        911       908       919       916       927       915       927       920       908       902       915       908       918       913       931       921
dram[2]:        969      1143       983      1154       981      1388       988      1160       969      1143       973      1145       980      1153       994      1163
dram[3]:        911       955       908       960       919       972       922       966       907       950       907       957       914       965       923       977
dram[4]:       1040      1029      1044      1035      1050      1038      1055      1046      1037      1029      1054      1027      1047      1037      1057      1050
dram[5]:        923       946       930       951       935       955       939       961       921       940       925       949       930       954       943       964
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=4983450 n_act=1377227 n_pre=1377215 n_req=1673190 n_req_1=185082 n_req_2=613061 n_req_3=875047 n_rd=2496086 n_write=1219199 bw_util=0.5843 bw_util_1=0.06464 bw_util_2=0.2141 bw_util_3=0.3056 blp=10.100394 blp_1= 1.771115 blp_2= 3.585300 blp_3= 4.880501
 n_activity=11442722 dram_eff=0.5849 dram_eff_1=0.0647 dram_eff_2=0.2143 dram_eff_3=0.3059
bk0: 160000a 4563549i bk1: 155156a 4673699i bk2: 153874a 4629243i bk3: 151464a 4637685i bk4: 157444a 4076792i bk5: 154848a 4060094i bk6: 157910a 3696248i bk7: 156148a 3625424i bk8: 158540a 4624363i bk9: 154078a 4736647i bk10: 157100a 4414081i bk11: 155430a 4352224i bk12: 158088a 4036177i bk13: 154326a 4111949i bk14: 156934a 3761335i bk15: 154746a 3720504i 
bw_dist = 0.065	0.214	0.306	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4271
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=5081756 n_act=1355764 n_pre=1355750 n_req=1658936 n_req_1=171569 n_req_2=612327 n_req_3=875040 n_rd=2467998 n_write=1191909 bw_util=0.5794 bw_util_1=0.05992 bw_util_2=0.2138 bw_util_3=0.3056 blp=9.817077 blp_1= 1.743819 blp_2= 3.573488 blp_3= 4.835768
 n_activity=11425668 dram_eff=0.5808 dram_eff_1=0.06006 dram_eff_2=0.2144 dram_eff_3=0.3063
bk0: 153810a 5043815i bk1: 151342a 5021975i bk2: 153414a 4745953i bk3: 150962a 4758153i bk4: 154450a 4379224i bk5: 154624a 4203958i bk6: 155262a 4004313i bk7: 155686a 3796892i bk8: 155904a 4874343i bk9: 155338a 4723819i bk10: 154774a 4634951i bk11: 154142a 4549482i bk12: 154230a 4390135i bk13: 154670a 4199575i bk14: 154632a 4025495i bk15: 154758a 3860201i 
bw_dist = 0.060	0.214	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7401
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=4951575 n_act=1384565 n_pre=1384551 n_req=1677489 n_req_1=189399 n_req_2=613054 n_req_3=875036 n_rd=2504676 n_write=1227810 bw_util=0.5859 bw_util_1=0.06615 bw_util_2=0.2141 bw_util_3=0.3056 blp=10.188171 blp_1= 1.805390 blp_2= 3.621214 blp_3= 4.895465
 n_activity=11447838 dram_eff=0.5861 dram_eff_1=0.06618 dram_eff_2=0.2142 dram_eff_3=0.3057
bk0: 154638a 4885240i bk1: 156354a 4592540i bk2: 151560a 4748220i bk3: 154002a 4432205i bk4: 156622a 4111866i bk5: 164262a 3406391i bk6: 155602a 3835668i bk7: 159440a 3377210i bk8: 155128a 4818890i bk9: 156158a 4586382i bk10: 155282a 4496683i bk11: 157744a 4159353i bk12: 156224a 4113948i bk13: 159590a 3694769i bk14: 153324a 3968136i bk15: 158746a 3410888i 
bw_dist = 0.066	0.214	0.306	0.414	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6978
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=5065942 n_act=1359638 n_pre=1359624 n_req=1660959 n_req_1=173579 n_req_2=612344 n_req_3=875036 n_rd=2472031 n_write=1195942 bw_util=0.5801 bw_util_1=0.06062 bw_util_2=0.2139 bw_util_3=0.3056 blp=9.868329 blp_1= 1.752682 blp_2= 3.583609 blp_3= 4.839737
 n_activity=11426981 dram_eff=0.5814 dram_eff_1=0.06076 dram_eff_2=0.2143 dram_eff_3=0.3063
bk0: 151154a 5174855i bk1: 152546a 4921739i bk2: 152793a 4775752i bk3: 152152a 4665963i bk4: 154468a 4361372i bk5: 157677a 3982251i bk6: 154074a 4047015i bk7: 157710a 3636401i bk8: 154134a 4959538i bk9: 155384a 4735521i bk10: 155861a 4555919i bk11: 154058a 4521769i bk12: 154948a 4319891i bk13: 153324a 4274817i bk14: 154994a 3987172i bk15: 156754a 3678746i 
bw_dist = 0.061	0.214	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8506
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=4959205 n_act=1382557 n_pre=1382545 n_req=1676548 n_req_1=188521 n_req_2=613031 n_req_3=874996 n_rd=2502824 n_write=1226046 bw_util=0.5855 bw_util_1=0.06584 bw_util_2=0.2141 bw_util_3=0.3056 blp=10.166052 blp_1= 1.788007 blp_2= 3.597539 blp_3= 4.888877
 n_activity=11446063 dram_eff=0.5859 dram_eff_1=0.06588 dram_eff_2=0.2142 dram_eff_3=0.3058
bk0: 156910a 4741423i bk1: 153408a 4785380i bk2: 155506a 4505708i bk3: 151788a 4595284i bk4: 156730a 4107533i bk5: 158310a 3822115i bk6: 158316a 3643632i bk7: 155282a 3679934i bk8: 156524a 4756768i bk9: 154082a 4706092i bk10: 164060a 3925614i bk11: 155780a 4306172i bk12: 156298a 4117769i bk13: 154782a 4029553i bk14: 157624a 3687886i bk15: 157424a 3506530i 
bw_dist = 0.066	0.214	0.306	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=5058666 n_act=1360883 n_pre=1360873 n_req=1662161 n_req_1=174752 n_req_2=612387 n_req_3=875022 n_rd=2474439 n_write=1198316 bw_util=0.5805 bw_util_1=0.06103 bw_util_2=0.2139 bw_util_3=0.3056 blp=9.893001 blp_1= 1.753013 blp_2= 3.584848 blp_3= 4.848104
 n_activity=11427101 dram_eff=0.5818 dram_eff_1=0.06117 dram_eff_2=0.2144 dram_eff_3=0.3063
bk0: 153260a 5031187i bk1: 152652a 4908973i bk2: 153518a 4709158i bk3: 152644a 4620781i bk4: 154072a 4360730i bk5: 156158a 4073055i bk6: 154730a 3992619i bk7: 157730a 3624699i bk8: 155496a 4873196i bk9: 154610a 4775730i bk10: 155054a 4593097i bk11: 153348a 4561978i bk12: 155902a 4253074i bk13: 153816a 4228433i bk14: 154183a 4057133i bk15: 157266a 3648839i 
bw_dist = 0.061	0.214	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 642656, Miss = 629969, Miss_rate = 0.980, Pending_hits = 1088, Reservation_fails = 660671
L2_cache_bank[1]: Access = 627426, Miss = 618120, Miss_rate = 0.985, Pending_hits = 582, Reservation_fails = 621724
L2_cache_bank[2]: Access = 627244, Miss = 618269, Miss_rate = 0.986, Pending_hits = 532, Reservation_fails = 564617
L2_cache_bank[3]: Access = 624410, Miss = 615789, Miss_rate = 0.986, Pending_hits = 435, Reservation_fails = 625206
L2_cache_bank[4]: Access = 627812, Miss = 619219, Miss_rate = 0.986, Pending_hits = 533, Reservation_fails = 451651
L2_cache_bank[5]: Access = 662288, Miss = 633178, Miss_rate = 0.956, Pending_hits = 907, Reservation_fails = 830195
L2_cache_bank[6]: Access = 624468, Miss = 616242, Miss_rate = 0.987, Pending_hits = 483, Reservation_fails = 514113
L2_cache_bank[7]: Access = 631533, Miss = 619826, Miss_rate = 0.981, Pending_hits = 656, Reservation_fails = 664916
L2_cache_bank[8]: Access = 643679, Miss = 631014, Miss_rate = 0.980, Pending_hits = 982, Reservation_fails = 648711
L2_cache_bank[9]: Access = 631059, Miss = 620456, Miss_rate = 0.983, Pending_hits = 576, Reservation_fails = 605950
L2_cache_bank[10]: Access = 626886, Miss = 618122, Miss_rate = 0.986, Pending_hits = 608, Reservation_fails = 558065
L2_cache_bank[11]: Access = 629839, Miss = 619132, Miss_rate = 0.983, Pending_hits = 681, Reservation_fails = 670039
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 642656, Miss = 629969 (0.98), PendingHit = 1088 (0.00169)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627426, Miss = 618120 (0.985), PendingHit = 582 (0.000928)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627244, Miss = 618269 (0.986), PendingHit = 532 (0.000848)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 624410, Miss = 615789 (0.986), PendingHit = 435 (0.000697)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627812, Miss = 619219 (0.986), PendingHit = 533 (0.000849)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662288, Miss = 633178 (0.956), PendingHit = 907 (0.00137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 624468, Miss = 616242 (0.987), PendingHit = 483 (0.000773)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 631533, Miss = 619826 (0.981), PendingHit = 656 (0.00104)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643679, Miss = 631014 (0.98), PendingHit = 982 (0.00153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 631059, Miss = 620456 (0.983), PendingHit = 576 (0.000913)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 626886, Miss = 618122 (0.986), PendingHit = 608 (0.00097)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629839, Miss = 619132 (0.983), PendingHit = 681 (0.00108)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.946
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 2541195
Stream 1: Misses  = 2404856
Stream 2: Accesses  = 2563885
Stream 2: Misses  = 2562350
Stream 3: Accesses  = 5035415
Stream 3: Misses  = 4896986
Stream 1+2: Accesses  = 5105080
Stream 1+2: Misses  = 4967206
Stream 1+2+3: Accesses  = 10140495
Stream 1+2+3: Misses  = 9864192
Total Accesses  = 7599300
MPKI-CORES
CORE_L2MPKI_0	87.635
CORE_L2MPKI_1	90.753
CORE_L2MPKI_2	90.921
CORE_L2MPKI_3	89.446
CORE_L2MPKI_4	90.602
CORE_L2MPKI_5	90.605
CORE_L2MPKI_6	87.516
CORE_L2MPKI_7	88.835
CORE_L2MPKI_8	89.866
CORE_L2MPKI_9	88.640
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.539
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	99960
CORE_MISSES_1	109926
CORE_MISSES_2	108459
CORE_MISSES_3	112064
CORE_MISSES_4	111795
CORE_MISSES_5	114351
CORE_MISSES_6	104739
CORE_MISSES_7	112682
CORE_MISSES_8	103649
CORE_MISSES_9	105330
CORE_MISSES_10	128370
CORE_MISSES_11	132014
CORE_MISSES_12	135461
CORE_MISSES_13	128661
CORE_MISSES_14	134992
CORE_MISSES_15	132869
CORE_MISSES_16	134632
CORE_MISSES_17	131031
CORE_MISSES_18	132205
CORE_MISSES_19	131666
CORE_MISSES_20	130231
CORE_MISSES_21	130412
CORE_MISSES_22	133179
CORE_MISSES_23	130234
CORE_MISSES_24	129361
CORE_MISSES_25	127721
CORE_MISSES_26	131690
CORE_MISSES_27	131062
CORE_MISSES_28	131563
CORE_MISSES_29	128850
CORE_MISSES_30	126977
CORE_MISSES_31	125052
CORE_MISSES_32	126988
CORE_MISSES_33	126311
CORE_MISSES_34	124969
CORE_MISSES_35	125686
CORE_MISSES_36	126326
CORE_MISSES_37	125029
CORE_MISSES_38	126284
CORE_MISSES_39	124425
CORE_MISSES_40	124360
CORE_MISSES_41	125651
CORE_MISSES_42	123090
CORE_MISSES_43	123743
CORE_MISSES_44	125632
CORE_MISSES_45	124983
CORE_MISSES_46	123109
CORE_MISSES_47	126945
CORE_MISSES_48	126942
CORE_MISSES_49	119781
CORE_MISSES_50	124342
CORE_MISSES_51	125621
CORE_MISSES_52	121765
CORE_MISSES_53	124941
CORE_MISSES_54	122363
CORE_MISSES_55	125622
CORE_MISSES_56	128220
CORE_MISSES_57	126940
CORE_MISSES_58	123080
CORE_MISSES_59	125000
L2_MISSES = 7459336
L2_total_cache_accesses = 7599300
L2_total_cache_misses = 7459336
L2_total_cache_miss_rate = 0.9816
L2_total_cache_pending_hits = 8063
L2_total_cache_reservation_fails = 7415858
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4908931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4873974
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2550199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2513322
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3297
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 408
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 205
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28462
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24154636
icnt_total_pkts_simt_to_mem=19032462
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3946
gpu_ipc_2 =     189.6702
gpu_ipc_3 =     271.4418
gpu_tot_sim_cycle_stream_1 = 8676649
gpu_tot_sim_cycle_stream_2 = 8674995
gpu_tot_sim_cycle_stream_3 = 8655193
gpu_sim_insn_1 = 12100576
gpu_sim_insn_2 = 1645387840
gpu_sim_insn_3 = 2349381120
gpu_sim_cycle = 8676650
gpu_sim_insn = 4006869536
gpu_ipc =     461.7991
gpu_tot_sim_cycle = 8676650
gpu_tot_sim_insn = 4006869536
gpu_tot_ipc =     461.7991
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 41722845
gpu_stall_icnt2sh    = 148166
gpu_total_sim_rate=249509

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 63327837
	L1I_total_cache_misses = 52698
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 78730
L1D_cache:
	L1D_cache_core[0]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 128393, Miss = 128393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7831338
	L1D_cache_core[11]: Access = 132030, Miss = 132030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7852858
	L1D_cache_core[12]: Access = 135481, Miss = 135481, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7842761
	L1D_cache_core[13]: Access = 128683, Miss = 128683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7855685
	L1D_cache_core[14]: Access = 135024, Miss = 135024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7827843
	L1D_cache_core[15]: Access = 132888, Miss = 132888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7779597
	L1D_cache_core[16]: Access = 134657, Miss = 134657, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7856205
	L1D_cache_core[17]: Access = 131045, Miss = 131045, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7863612
	L1D_cache_core[18]: Access = 132223, Miss = 132223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7808147
	L1D_cache_core[19]: Access = 131683, Miss = 131683, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7905852
	L1D_cache_core[20]: Access = 130247, Miss = 130247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7856286
	L1D_cache_core[21]: Access = 130434, Miss = 130434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7852492
	L1D_cache_core[22]: Access = 133197, Miss = 133197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7821586
	L1D_cache_core[23]: Access = 130250, Miss = 130250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7844218
	L1D_cache_core[24]: Access = 129377, Miss = 129377, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7890097
	L1D_cache_core[25]: Access = 127722, Miss = 127722, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7828150
	L1D_cache_core[26]: Access = 131702, Miss = 131702, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7860255
	L1D_cache_core[27]: Access = 131089, Miss = 131089, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7848484
	L1D_cache_core[28]: Access = 131583, Miss = 131583, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7886611
	L1D_cache_core[29]: Access = 128864, Miss = 128864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7828177
	L1D_cache_core[30]: Access = 126960, Miss = 126960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7738322
	L1D_cache_core[31]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7688585
	L1D_cache_core[32]: Access = 126980, Miss = 126980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7623341
	L1D_cache_core[33]: Access = 126300, Miss = 126300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7665551
	L1D_cache_core[34]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7573662
	L1D_cache_core[35]: Access = 125680, Miss = 125680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7623297
	L1D_cache_core[36]: Access = 126320, Miss = 126320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7634235
	L1D_cache_core[37]: Access = 125020, Miss = 125020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7645579
	L1D_cache_core[38]: Access = 126280, Miss = 126280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7562307
	L1D_cache_core[39]: Access = 124420, Miss = 124420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7580435
	L1D_cache_core[40]: Access = 124340, Miss = 124340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7609409
	L1D_cache_core[41]: Access = 125640, Miss = 125640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7697102
	L1D_cache_core[42]: Access = 123080, Miss = 123080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7672770
	L1D_cache_core[43]: Access = 123740, Miss = 123740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7742972
	L1D_cache_core[44]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7758548
	L1D_cache_core[45]: Access = 124980, Miss = 124980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7581315
	L1D_cache_core[46]: Access = 123100, Miss = 123100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7611491
	L1D_cache_core[47]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7549535
	L1D_cache_core[48]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7650451
	L1D_cache_core[49]: Access = 119780, Miss = 119780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7615865
	L1D_cache_core[50]: Access = 124340, Miss = 124340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713476
	L1D_cache_core[51]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7682242
	L1D_cache_core[52]: Access = 121760, Miss = 121760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7713034
	L1D_cache_core[53]: Access = 124940, Miss = 124940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7684393
	L1D_cache_core[54]: Access = 122360, Miss = 122360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7614776
	L1D_cache_core[55]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7613857
	L1D_cache_core[56]: Access = 128220, Miss = 128220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7603983
	L1D_cache_core[57]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7597215
	L1D_cache_core[58]: Access = 123080, Miss = 123080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7563629
	L1D_cache_core[59]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7688434
	L1D_total_cache_accesses = 6377870
	L1D_total_cache_misses = 6377870
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 386245094
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 316402
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3827523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312025306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 315282
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2550347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 74219788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63275139
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52698
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 78730
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1618, 1262, 1623, 1262, 1428, 1262, 1414, 1262, 1262, 1262, 1262, 1100, 1262, 1030, 1262, 987, 1262, 663, 1262, 642, 1262, 640, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 4009415296
gpgpu_n_tot_w_icount = 125294228
gpgpu_n_stall_shd_mem = 472956015
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5045472
gpgpu_n_mem_write_global = 2550294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 123686784
gpgpu_n_store_insn = 81611200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10124864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 472956015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:715728587	W0_Idle:76281235	W0_Scoreboard:123893315	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:125294863
Warp Occupancy Distribution:
Stall:248260697	W0_Idle:47054735	W0_Scoreboard:25472462	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26278106
Warp Occupancy Distribution:
Stall:235234829	W0_Idle:13328245	W0_Scoreboard:48306417	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50196509
warp_utilization0: 0.120337
warp_utilization1: 0.075715
warp_utilization2: 0.144631
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30619720 {8:3827465,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 346839984 {136:2550294,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 49153656 {40:1211536,72:2935,136:3536,}
traffic_breakdown_coretomem[INST_ACC_R] = 31280 {8:3910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520491584 {136:3827144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20400888 {8:2550111,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 49144016 {40:1211295,72:2935,136:3536,}
traffic_breakdown_memtocore[INST_ACC_R] = 531760 {136:3910,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1439 
averagemflatency_1 = 1317 
averagemflatency_2= 1491 
averagemflatency_3 = 1510 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 8676649 
mrq_lat_table:3059219 	91208 	152304 	345425 	1031419 	1770965 	2377151 	1806167 	447238 	7597 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22854 	177208 	1694754 	4599371 	1097647 	3245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32510 	42851 	164722 	301167 	387584 	1044995 	2882553 	2540673 	201110 	1324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4391605 	646612 	6461 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	81991 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	708 	16600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1133      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337914  1.348240  1.354737  1.362304  1.343304  1.351214  1.348386  1.353395  1.339142  1.349644  1.344207  1.348956  1.343670  1.354910  1.347722  1.355656 
dram[1]:  1.347914  1.357663  1.351185  1.360515  1.347829  1.348178  1.348831  1.349989  1.341898  1.342938  1.346929  1.351201  1.350081  1.349203  1.351468  1.351312 
dram[2]:  1.349219  1.347395  1.360031  1.355755  1.346347  1.333702  1.353153  1.348174  1.346361  1.345093  1.347039  1.342270  1.348622  1.342043  1.358144  1.345684 
dram[3]:  1.358070  1.353749  1.353883  1.355722  1.349273  1.341886  1.353674  1.345220  1.344367  1.342903  1.342599  1.347579  1.346768  1.353067  1.349042  1.345721 
dram[4]:  1.345213  1.356985  1.349061  1.361847  1.348226  1.344776  1.347598  1.356537  1.343405  1.353146  1.328532  1.347525  1.347319  1.354800  1.345307  1.349511 
dram[5]:  1.350906  1.352166  1.351786  1.354986  1.349792  1.348068  1.351564  1.346103  1.343369  1.346640  1.344415  1.351725  1.346451  1.351947  1.352818  1.348314 
average row locality = 11088705/8220659 = 1.348883
average row locality_1 = 4028013/3359854 = 1.198866
average row locality_2 = 3593858/2479711 = 1.449305
average row locality_3 = 3466834/2381094 = 1.455984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80001     77578     76937     75734     78722     77427     78955     78075     79271     77040     78555     77715     79046     77163     78469     77375 
dram[1]:     76907     75672     76708     75481     77225     77313     77637     77844     77953     77669     77387     77072     77116     77338     77317     77381 
dram[2]:     77319     78178     75782     77003     78313     82131     77801     79722     77566     78080     77642     78877     78114     79796     76664     79374 
dram[3]:     75577     76274     76397     76076     77236     78839     77041     78856     77067     77693     77931     77030     77476     76664     77500     78377 
dram[4]:     78455     76705     77753     75897     78366     79156     79159     77641     78263     77041     82030     77890     78151     77392     78813     78715 
dram[5]:     76630     76326     76762     76323     77037     78080     77365     78866     77749     77305     77529     76675     77952     76908     77092     78634 
total reads: 7459139
bank skew: 82131/75481 = 1.09
chip skew: 1252362/1234020 = 1.01
number of total write accesses:
dram[0]:     40054     37652     37037     35792     38805     37513     39018     38161     39390     37179     38642     37819     39159     37312     38585     37488 
dram[1]:     36987     35766     36829     35571     37327     37425     37749     37981     38093     37829     37498     37195     37245     37497     37451     37518 
dram[2]:     37370     38241     35884     37078     38389     42210     37876     39800     37697     38211     37741     38978     38234     39933     36776     39493 
dram[3]:     35653     36362     36525     36171     37354     38942     37163     38988     37223     37841     38040     37146     37606     36814     37636     38515 
dram[4]:     38522     36763     37875     35996     38448     39226     39245     37704     38407     37174     42128     37981     38292     37515     38931     38827 
dram[5]:     36711     36396     36864     36444     37148     38176     37495     38985     37904     37453     37651     36783     38110     37053     37237     38761 
total reads: 3629662
bank skew: 42210/35571 = 1.19
chip skew: 613911/595961 = 1.03
average mf latency per bank:
dram[0]:       1025       939      1028       949      1033       953      1033       958      1014       936      1022       940      1026       950      1039       960
dram[1]:        911       908       919       916       927       915       927       920       908       902       915       908       918       913       931       921
dram[2]:        969      1143       983      1154       981      1388       988      1160       969      1143       973      1145       980      1153       994      1163
dram[3]:        911       955       908       960       919       972       922       966       907       950       907       957       914       965       923       977
dram[4]:       1040      1029      1044      1035      1050      1038      1055      1046      1037      1029      1054      1027      1047      1037      1057      1050
dram[5]:        923       946       930       951       935       955       939       961       921       940       925       949       930       954       943       964
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=4983450 n_act=1377227 n_pre=1377215 n_req=1673190 n_req_1=185082 n_req_2=613061 n_req_3=875047 n_rd=2496086 n_write=1219199 bw_util=0.5843 bw_util_1=0.06464 bw_util_2=0.2141 bw_util_3=0.3056 blp=10.100394 blp_1= 1.771115 blp_2= 3.585300 blp_3= 4.880501
 n_activity=11442722 dram_eff=0.5849 dram_eff_1=0.0647 dram_eff_2=0.2143 dram_eff_3=0.3059
bk0: 160000a 4563549i bk1: 155156a 4673699i bk2: 153874a 4629243i bk3: 151464a 4637685i bk4: 157444a 4076792i bk5: 154848a 4060094i bk6: 157910a 3696248i bk7: 156148a 3625424i bk8: 158540a 4624363i bk9: 154078a 4736647i bk10: 157100a 4414081i bk11: 155430a 4352224i bk12: 158088a 4036177i bk13: 154326a 4111949i bk14: 156934a 3761335i bk15: 154746a 3720504i 
bw_dist = 0.065	0.214	0.306	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4271
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=5081756 n_act=1355764 n_pre=1355750 n_req=1658936 n_req_1=171569 n_req_2=612327 n_req_3=875040 n_rd=2467998 n_write=1191909 bw_util=0.5794 bw_util_1=0.05992 bw_util_2=0.2138 bw_util_3=0.3056 blp=9.817077 blp_1= 1.743819 blp_2= 3.573488 blp_3= 4.835768
 n_activity=11425668 dram_eff=0.5808 dram_eff_1=0.06006 dram_eff_2=0.2144 dram_eff_3=0.3063
bk0: 153810a 5043815i bk1: 151342a 5021975i bk2: 153414a 4745953i bk3: 150962a 4758153i bk4: 154450a 4379224i bk5: 154624a 4203958i bk6: 155262a 4004313i bk7: 155686a 3796892i bk8: 155904a 4874343i bk9: 155338a 4723819i bk10: 154774a 4634951i bk11: 154142a 4549482i bk12: 154230a 4390135i bk13: 154670a 4199575i bk14: 154632a 4025495i bk15: 154758a 3860201i 
bw_dist = 0.060	0.214	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7401
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=4951575 n_act=1384565 n_pre=1384551 n_req=1677489 n_req_1=189399 n_req_2=613054 n_req_3=875036 n_rd=2504676 n_write=1227810 bw_util=0.5859 bw_util_1=0.06615 bw_util_2=0.2141 bw_util_3=0.3056 blp=10.188171 blp_1= 1.805390 blp_2= 3.621214 blp_3= 4.895465
 n_activity=11447838 dram_eff=0.5861 dram_eff_1=0.06618 dram_eff_2=0.2142 dram_eff_3=0.3057
bk0: 154638a 4885240i bk1: 156354a 4592540i bk2: 151560a 4748220i bk3: 154002a 4432205i bk4: 156622a 4111866i bk5: 164262a 3406391i bk6: 155602a 3835668i bk7: 159440a 3377210i bk8: 155128a 4818890i bk9: 156158a 4586382i bk10: 155282a 4496683i bk11: 157744a 4159353i bk12: 156224a 4113948i bk13: 159590a 3694769i bk14: 153324a 3968136i bk15: 158746a 3410888i 
bw_dist = 0.066	0.214	0.306	0.414	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6978
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=5065942 n_act=1359638 n_pre=1359624 n_req=1660959 n_req_1=173579 n_req_2=612344 n_req_3=875036 n_rd=2472031 n_write=1195942 bw_util=0.5801 bw_util_1=0.06062 bw_util_2=0.2139 bw_util_3=0.3056 blp=9.868329 blp_1= 1.752682 blp_2= 3.583609 blp_3= 4.839737
 n_activity=11426981 dram_eff=0.5814 dram_eff_1=0.06076 dram_eff_2=0.2143 dram_eff_3=0.3063
bk0: 151154a 5174855i bk1: 152546a 4921739i bk2: 152793a 4775752i bk3: 152152a 4665963i bk4: 154468a 4361372i bk5: 157677a 3982251i bk6: 154074a 4047015i bk7: 157710a 3636401i bk8: 154134a 4959538i bk9: 155384a 4735521i bk10: 155861a 4555919i bk11: 154058a 4521769i bk12: 154948a 4319891i bk13: 153324a 4274817i bk14: 154994a 3987172i bk15: 156754a 3678746i 
bw_dist = 0.061	0.214	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8506
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=4959205 n_act=1382557 n_pre=1382545 n_req=1676548 n_req_1=188521 n_req_2=613031 n_req_3=874996 n_rd=2502824 n_write=1226046 bw_util=0.5855 bw_util_1=0.06584 bw_util_2=0.2141 bw_util_3=0.3056 blp=10.166052 blp_1= 1.788007 blp_2= 3.597539 blp_3= 4.888877
 n_activity=11446063 dram_eff=0.5859 dram_eff_1=0.06588 dram_eff_2=0.2142 dram_eff_3=0.3058
bk0: 156910a 4741423i bk1: 153408a 4785380i bk2: 155506a 4505708i bk3: 151788a 4595284i bk4: 156730a 4107533i bk5: 158310a 3822115i bk6: 158316a 3643632i bk7: 155282a 3679934i bk8: 156524a 4756768i bk9: 154082a 4706092i bk10: 164060a 3925614i bk11: 155780a 4306172i bk12: 156298a 4117769i bk13: 154782a 4029553i bk14: 157624a 3687886i bk15: 157424a 3506530i 
bw_dist = 0.066	0.214	0.306	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11453177 n_nop=5058666 n_act=1360883 n_pre=1360873 n_req=1662161 n_req_1=174752 n_req_2=612387 n_req_3=875022 n_rd=2474439 n_write=1198316 bw_util=0.5805 bw_util_1=0.06103 bw_util_2=0.2139 bw_util_3=0.3056 blp=9.893001 blp_1= 1.753013 blp_2= 3.584848 blp_3= 4.848104
 n_activity=11427101 dram_eff=0.5818 dram_eff_1=0.06117 dram_eff_2=0.2144 dram_eff_3=0.3063
bk0: 153260a 5031187i bk1: 152652a 4908973i bk2: 153518a 4709158i bk3: 152644a 4620781i bk4: 154072a 4360730i bk5: 156158a 4073055i bk6: 154730a 3992619i bk7: 157730a 3624699i bk8: 155496a 4873196i bk9: 154610a 4775730i bk10: 155054a 4593097i bk11: 153348a 4561978i bk12: 155902a 4253074i bk13: 153816a 4228433i bk14: 154183a 4057133i bk15: 157266a 3648839i 
bw_dist = 0.061	0.214	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 642656, Miss = 629969, Miss_rate = 0.980, Pending_hits = 1088, Reservation_fails = 660671
L2_cache_bank[1]: Access = 627426, Miss = 618120, Miss_rate = 0.985, Pending_hits = 582, Reservation_fails = 621724
L2_cache_bank[2]: Access = 627244, Miss = 618269, Miss_rate = 0.986, Pending_hits = 532, Reservation_fails = 564617
L2_cache_bank[3]: Access = 624410, Miss = 615789, Miss_rate = 0.986, Pending_hits = 435, Reservation_fails = 625206
L2_cache_bank[4]: Access = 627812, Miss = 619219, Miss_rate = 0.986, Pending_hits = 533, Reservation_fails = 451651
L2_cache_bank[5]: Access = 662288, Miss = 633178, Miss_rate = 0.956, Pending_hits = 907, Reservation_fails = 830195
L2_cache_bank[6]: Access = 624468, Miss = 616242, Miss_rate = 0.987, Pending_hits = 483, Reservation_fails = 514113
L2_cache_bank[7]: Access = 631533, Miss = 619826, Miss_rate = 0.981, Pending_hits = 656, Reservation_fails = 664916
L2_cache_bank[8]: Access = 643679, Miss = 631014, Miss_rate = 0.980, Pending_hits = 982, Reservation_fails = 648711
L2_cache_bank[9]: Access = 631059, Miss = 620456, Miss_rate = 0.983, Pending_hits = 576, Reservation_fails = 605950
L2_cache_bank[10]: Access = 626886, Miss = 618122, Miss_rate = 0.986, Pending_hits = 608, Reservation_fails = 558065
L2_cache_bank[11]: Access = 629839, Miss = 619132, Miss_rate = 0.983, Pending_hits = 681, Reservation_fails = 670039
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 642656, Miss = 629969 (0.98), PendingHit = 1088 (0.00169)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627426, Miss = 618120 (0.985), PendingHit = 582 (0.000928)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627244, Miss = 618269 (0.986), PendingHit = 532 (0.000848)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 624410, Miss = 615789 (0.986), PendingHit = 435 (0.000697)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627812, Miss = 619219 (0.986), PendingHit = 533 (0.000849)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 662288, Miss = 633178 (0.956), PendingHit = 907 (0.00137)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 624468, Miss = 616242 (0.987), PendingHit = 483 (0.000773)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 631533, Miss = 619826 (0.981), PendingHit = 656 (0.00104)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643679, Miss = 631014 (0.98), PendingHit = 982 (0.00153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 631059, Miss = 620456 (0.983), PendingHit = 576 (0.000913)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 626886, Miss = 618122 (0.986), PendingHit = 608 (0.00097)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 629839, Miss = 619132 (0.983), PendingHit = 681 (0.00108)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.946
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 2541195
Stream 1: Misses  = 2404856
Stream 2: Accesses  = 2563885
Stream 2: Misses  = 2562350
Stream 3: Accesses  = 5035415
Stream 3: Misses  = 4896986
Stream 1+2: Accesses  = 5105080
Stream 1+2: Misses  = 4967206
Stream 1+2+3: Accesses  = 10140495
Stream 1+2+3: Misses  = 9864192
Total Accesses  = 7599300
MPKI-CORES
CORE_L2MPKI_0	87.635
CORE_L2MPKI_1	90.753
CORE_L2MPKI_2	90.921
CORE_L2MPKI_3	89.446
CORE_L2MPKI_4	90.602
CORE_L2MPKI_5	90.605
CORE_L2MPKI_6	87.516
CORE_L2MPKI_7	88.835
CORE_L2MPKI_8	89.866
CORE_L2MPKI_9	88.640
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.539
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	99960
CORE_MISSES_1	109926
CORE_MISSES_2	108459
CORE_MISSES_3	112064
CORE_MISSES_4	111795
CORE_MISSES_5	114351
CORE_MISSES_6	104739
CORE_MISSES_7	112682
CORE_MISSES_8	103649
CORE_MISSES_9	105330
CORE_MISSES_10	128370
CORE_MISSES_11	132014
CORE_MISSES_12	135461
CORE_MISSES_13	128661
CORE_MISSES_14	134992
CORE_MISSES_15	132869
CORE_MISSES_16	134632
CORE_MISSES_17	131031
CORE_MISSES_18	132205
CORE_MISSES_19	131666
CORE_MISSES_20	130231
CORE_MISSES_21	130412
CORE_MISSES_22	133179
CORE_MISSES_23	130234
CORE_MISSES_24	129361
CORE_MISSES_25	127721
CORE_MISSES_26	131690
CORE_MISSES_27	131062
CORE_MISSES_28	131563
CORE_MISSES_29	128850
CORE_MISSES_30	126977
CORE_MISSES_31	125052
CORE_MISSES_32	126988
CORE_MISSES_33	126311
CORE_MISSES_34	124969
CORE_MISSES_35	125686
CORE_MISSES_36	126326
CORE_MISSES_37	125029
CORE_MISSES_38	126284
CORE_MISSES_39	124425
CORE_MISSES_40	124360
CORE_MISSES_41	125651
CORE_MISSES_42	123090
CORE_MISSES_43	123743
CORE_MISSES_44	125632
CORE_MISSES_45	124983
CORE_MISSES_46	123109
CORE_MISSES_47	126945
CORE_MISSES_48	126942
CORE_MISSES_49	119781
CORE_MISSES_50	124342
CORE_MISSES_51	125621
CORE_MISSES_52	121765
CORE_MISSES_53	124941
CORE_MISSES_54	122363
CORE_MISSES_55	125622
CORE_MISSES_56	128220
CORE_MISSES_57	126940
CORE_MISSES_58	123080
CORE_MISSES_59	125000
L2_MISSES = 7459336
L2_total_cache_accesses = 7599300
L2_total_cache_misses = 7459336
L2_total_cache_miss_rate = 0.9816
L2_total_cache_pending_hits = 8063
L2_total_cache_reservation_fails = 7415858
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4908931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4873974
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2550199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2513322
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3297
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 408
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 205
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28462
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24154636
icnt_total_pkts_simt_to_mem=19032462
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3997
gpu_ipc_2 =     189.1277
gpu_ipc_3 =     271.1190
gpu_tot_sim_cycle_stream_1 = 9409081
gpu_tot_sim_cycle_stream_2 = 9407427
gpu_tot_sim_cycle_stream_3 = 9387623
gpu_sim_insn_1 = 13170112
gpu_sim_insn_2 = 1779205408
gpu_sim_insn_3 = 2545162880
gpu_sim_cycle = 9409082
gpu_sim_insn = 4337538400
gpu_ipc =     460.9949
gpu_tot_sim_cycle = 9409082
gpu_tot_sim_insn = 4337538400
gpu_tot_ipc =     460.9949
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 45642291
gpu_stall_icnt2sh    = 156505
gpu_total_sim_rate=249699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68554170
	L1I_total_cache_misses = 57230
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 84999
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 138895, Miss = 138895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8470751
	L1D_cache_core[11]: Access = 142840, Miss = 142840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8481813
	L1D_cache_core[12]: Access = 146279, Miss = 146279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8507086
	L1D_cache_core[13]: Access = 139038, Miss = 139038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8478922
	L1D_cache_core[14]: Access = 145235, Miss = 145235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8473330
	L1D_cache_core[15]: Access = 143166, Miss = 143166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8445023
	L1D_cache_core[16]: Access = 145186, Miss = 145186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8514963
	L1D_cache_core[17]: Access = 142687, Miss = 142687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8523501
	L1D_cache_core[18]: Access = 142911, Miss = 142911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8472105
	L1D_cache_core[19]: Access = 141738, Miss = 141738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8536328
	L1D_cache_core[20]: Access = 141544, Miss = 141544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8489346
	L1D_cache_core[21]: Access = 141168, Miss = 141168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8493009
	L1D_cache_core[22]: Access = 143704, Miss = 143704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8498473
	L1D_cache_core[23]: Access = 140679, Miss = 140679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8510895
	L1D_cache_core[24]: Access = 140534, Miss = 140534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8543634
	L1D_cache_core[25]: Access = 137952, Miss = 137952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8498253
	L1D_cache_core[26]: Access = 142877, Miss = 142877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8509731
	L1D_cache_core[27]: Access = 141904, Miss = 141904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8532812
	L1D_cache_core[28]: Access = 141804, Miss = 141804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8523932
	L1D_cache_core[29]: Access = 139848, Miss = 139848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8462000
	L1D_cache_core[30]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8390732
	L1D_cache_core[31]: Access = 135460, Miss = 135460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8346184
	L1D_cache_core[32]: Access = 137400, Miss = 137400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8277035
	L1D_cache_core[33]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8328508
	L1D_cache_core[34]: Access = 136040, Miss = 136040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8222242
	L1D_cache_core[35]: Access = 135460, Miss = 135460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8269449
	L1D_cache_core[36]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8281495
	L1D_cache_core[37]: Access = 135440, Miss = 135440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8306760
	L1D_cache_core[38]: Access = 136700, Miss = 136700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8232423
	L1D_cache_core[39]: Access = 136120, Miss = 136120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8227607
	L1D_cache_core[40]: Access = 134760, Miss = 134760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8277446
	L1D_cache_core[41]: Access = 136040, Miss = 136040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8333356
	L1D_cache_core[42]: Access = 133500, Miss = 133500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8339163
	L1D_cache_core[43]: Access = 134800, Miss = 134800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8387603
	L1D_cache_core[44]: Access = 135380, Miss = 135380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8393142
	L1D_cache_core[45]: Access = 134740, Miss = 134740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205478
	L1D_cache_core[46]: Access = 133540, Miss = 133540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8274829
	L1D_cache_core[47]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8214125
	L1D_cache_core[48]: Access = 137360, Miss = 137360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8283965
	L1D_cache_core[49]: Access = 130200, Miss = 130200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8253816
	L1D_cache_core[50]: Access = 134740, Miss = 134740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8387970
	L1D_cache_core[51]: Access = 136680, Miss = 136680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8338909
	L1D_cache_core[52]: Access = 132180, Miss = 132180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8346148
	L1D_cache_core[53]: Access = 134700, Miss = 134700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8319107
	L1D_cache_core[54]: Access = 132120, Miss = 132120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8275432
	L1D_cache_core[55]: Access = 136040, Miss = 136040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8256168
	L1D_cache_core[56]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8231048
	L1D_cache_core[57]: Access = 137340, Miss = 137340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8229436
	L1D_cache_core[58]: Access = 133500, Miss = 133500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8185695
	L1D_cache_core[59]: Access = 135420, Miss = 135420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8335078
	L1D_total_cache_accesses = 6903889
	L1D_total_cache_misses = 6903889
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 418721285
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 342578
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4143195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 338320718
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 341458
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2760694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80400567
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 68496940
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57230
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 84999
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1542, 1262, 1523, 1262, 1395, 1262, 1371, 1262, 1262, 859, 1262, 782, 1262, 668, 1262, 664, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 4340294208
gpgpu_n_tot_w_icount = 135634194
gpgpu_n_stall_shd_mem = 512752909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5469876
gpgpu_n_mem_write_global = 2760623
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 133895808
gpgpu_n_store_insn = 88342304
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10962496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512752909
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:774701706	W0_Idle:83856835	W0_Scoreboard:134896547	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:135634752
Warp Occupancy Distribution:
Stall:267981240	W0_Idle:52241301	W0_Scoreboard:27753711	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28387028
Warp Occupancy Distribution:
Stall:254964448	W0_Idle:14408942	W0_Scoreboard:52617646	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:54372244
warp_utilization0: 0.120128
warp_utilization1: 0.075425
warp_utilization2: 0.144467
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33145048 {8:4143131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 375444728 {136:2760623,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 53510824 {40:1320167,72:2976,136:3602,}
traffic_breakdown_coretomem[INST_ACC_R] = 34000 {8:4250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 563434400 {136:4142900,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22083648 {8:2760456,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 53502712 {40:1319966,72:2975,136:3602,}
traffic_breakdown_memtocore[INST_ACC_R] = 578000 {136:4250,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1441 
averagemflatency_1 = 1319 
averagemflatency_2= 1493 
averagemflatency_3 = 1513 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 9409081 
mrq_lat_table:3317053 	98942 	165360 	375028 	1117797 	1920411 	2578826 	1961356 	486173 	8375 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23537 	187110 	1823863 	5000666 	1191474 	3308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34745 	45695 	174439 	319985 	419207 	1134588 	3131247 	2757802 	215554 	1324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4767292 	695343 	6576 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	292337 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	753 	18020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        22        16        14        30        18 
dram[4]:        32        32        22        40        24        20        28        20        22        18        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337610  1.347624  1.353950  1.361047  1.343494  1.350305  1.347082  1.351827  1.338783  1.348937  1.343876  1.348595  1.343039  1.353613  1.347470  1.355000 
dram[1]:  1.347143  1.356609  1.350514  1.359344  1.347246  1.347779  1.348021  1.349336  1.341255  1.341968  1.346324  1.350448  1.349018  1.347947  1.351138  1.350272 
dram[2]:  1.347484  1.346313  1.358749  1.354324  1.345802  1.333290  1.351474  1.346885  1.345124  1.344215  1.346707  1.341831  1.347536  1.341582  1.356898  1.344991 
dram[3]:  1.356567  1.352538  1.353100  1.354745  1.348628  1.341442  1.351987  1.344358  1.343500  1.341793  1.342450  1.346456  1.345955  1.351568  1.348612  1.345025 
dram[4]:  1.343895  1.355582  1.347512  1.361032  1.347650  1.345151  1.346392  1.354917  1.342181  1.351969  1.328319  1.347209  1.345801  1.353735  1.344993  1.349043 
dram[5]:  1.349994  1.350980  1.350883  1.353744  1.348900  1.347758  1.350112  1.344964  1.342241  1.346322  1.343606  1.350861  1.345563  1.350816  1.351965  1.347370 
average row locality = 12029333/8923723 = 1.348017
average row locality_1 = 4381750/3658632 = 1.197647
average row locality_2 = 3892627/2686053 = 1.449200
average row locality_3 = 3754956/2579038 = 1.455952
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     86549     84079     83444     82178     85210     83964     85558     84609     85862     83529     85156     84177     85672     83740     85046     83892 
dram[1]:     83397     82048     83228     81937     83719     83785     84139     84281     84532     84215     83953     83620     83746     83940     83815     84028 
dram[2]:     83805     84717     82268     83526     84892     88842     84304     86290     84161     84642     84177     85486     84673     86390     83211     86056 
dram[3]:     81953     82690     82840     82568     83738     85380     83577     85447     83663     84310     84460     83593     84033     83203     84072     85008 
dram[4]:     85000     83162     84352     82313     84863     85670     85763     84185     84893     83569     88694     84350     84794     83960     85429     85321 
dram[5]:     83056     82778     83314     82813     83590     84574     83875     85460     84288     83831     84196     83144     84535     83403     83684     85315 
total reads: 8087197
bank skew: 88842/81937 = 1.08
chip skew: 1357440/1338383 = 1.01
number of total write accesses:
dram[0]:     43347     40871     40261     38950     41997     40762     42373     41413     42702     40357     41980     41007     42518     40588     41887     40726 
dram[1]:     40203     38853     40055     38720     40524     40583     40985     41134     41381     41057     40792     40447     40599     40796     40665     40856 
dram[2]:     40589     41516     39090     40312     41683     45638     41104     43113     40988     41484     40994     42314     41513     43243     40033     42897 
dram[3]:     38755     39505     39667     39356     40535     42171     40411     42302     40509     41147     41286     40425     40875     40065     40912     41848 
dram[4]:     41778     39976     41167     39136     41653     42461     42563     41012     41723     40412     45515     41188     41640     40811     42266     42147 
dram[5]:     39843     39587     40100     39648     40382     41378     40716     42323     41131     40693     41017     39987     41374     40258     40517     42161 
total reads: 3942232
bank skew: 45638/38720 = 1.18
chip skew: 666511/647650 = 1.03
average mf latency per bank:
dram[0]:       1019       940      1023       950      1028       953      1028       960      1009       937      1017       941      1020       951      1033       962
dram[1]:        911       911       918       919       927       917       927       924       907       904       914       910       917       915       930       923
dram[2]:        970      1140       984      1150       981      1368       989      1158       970      1140       973      1142       981      1151       994      1160
dram[3]:        915       958       912       963       922       974       925       970       909       953       911       960       917       967       926       980
dram[4]:       1041      1028      1044      1035      1051      1038      1057      1045      1038      1027      1053      1027      1047      1037      1057      1048
dram[5]:        931       948       936       953       942       957       946       962       927       941       932       951       936       956       949       966
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5402874 n_act=1494188 n_pre=1494175 n_req=1812851 n_req_1=202122 n_req_2=662765 n_req_3=947964 n_rd=2705292 n_write=1323458 bw_util=0.5838 bw_util_1=0.06509 bw_util_2=0.2134 bw_util_3=0.3053 blp=10.102584 blp_1= 1.774056 blp_2= 3.576582 blp_3= 4.873250
 n_activity=12409272 dram_eff=0.5843 dram_eff_1=0.06515 dram_eff_2=0.2136 dram_eff_3=0.3056
bk0: 173094a 4964318i bk1: 168154a 5064624i bk2: 166888a 5009094i bk3: 164350a 5012826i bk4: 170418a 4433342i bk5: 167924a 4397069i bk6: 171116a 4010255i bk7: 169216a 3926833i bk8: 171722a 5024237i bk9: 167056a 5128478i bk10: 170310a 4779772i bk11: 168350a 4721584i bk12: 171340a 4374842i bk13: 167480a 4445319i bk14: 170090a 4075906i bk15: 167784a 4032580i 
bw_dist = 0.065	0.213	0.305	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4282
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5503489 n_act=1472249 n_pre=1472235 n_req=1798523 n_req_1=187985 n_req_2=662580 n_req_3=947958 n_rd=2676730 n_write=1295284 bw_util=0.5792 bw_util_1=0.06054 bw_util_2=0.2134 bw_util_3=0.3053 blp=9.832638 blp_1= 1.745885 blp_2= 3.566881 blp_3= 4.830343
 n_activity=12391847 dram_eff=0.5805 dram_eff_1=0.06068 dram_eff_2=0.2139 dram_eff_3=0.306
bk0: 166792a 5453629i bk1: 164096a 5433360i bk2: 166456a 5127363i bk3: 163866a 5139527i bk4: 167438a 4743415i bk5: 167566a 4558399i bk6: 168274a 4332548i bk7: 168560a 4119136i bk8: 169064a 5281283i bk9: 168426a 5114525i bk10: 167906a 5009840i bk11: 167240a 4917362i bk12: 167488a 4729410i bk13: 167876a 4534128i bk14: 167626a 4355109i bk15: 168056a 4158180i 
bw_dist = 0.061	0.213	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7777
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5366891 n_act=1502630 n_pre=1502618 n_req=1817466 n_req_1=207091 n_req_2=662417 n_req_3=947958 n_rd=2714852 n_write=1332996 bw_util=0.5853 bw_util_1=0.06669 bw_util_2=0.2133 bw_util_3=0.3053 blp=10.195517 blp_1= 1.808165 blp_2= 3.608274 blp_3= 4.890205
 n_activity=12414590 dram_eff=0.5856 dram_eff_1=0.06672 dram_eff_2=0.2134 dram_eff_3=0.3054
bk0: 167608a 5290381i bk1: 169434a 4978657i bk2: 164534a 5125823i bk3: 167052a 4791172i bk4: 169784a 4449706i bk5: 177678a 3709540i bk6: 168604a 4150397i bk7: 172578a 3669419i bk8: 168322a 5211289i bk9: 169284a 4965723i bk10: 168348a 4869459i bk11: 170970a 4511663i bk12: 169346a 4451336i bk13: 172780a 4021119i bk14: 166420a 4278413i bk15: 172110a 3692939i 
bw_dist = 0.067	0.213	0.305	0.414	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7016
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5486421 n_act=1476512 n_pre=1476496 n_req=1800510 n_req_1=190297 n_req_2=662255 n_req_3=947958 n_rd=2681044 n_write=1299514 bw_util=0.5799 bw_util_1=0.06129 bw_util_2=0.2133 bw_util_3=0.3053 blp=9.883070 blp_1= 1.756211 blp_2= 3.576745 blp_3= 4.834795
 n_activity=12393020 dram_eff=0.5811 dram_eff_1=0.06142 dram_eff_2=0.2137 dram_eff_3=0.306
bk0: 163902a 5599408i bk1: 165380a 5330557i bk2: 165680a 5172529i bk3: 165134a 5043007i bk4: 167474a 4718825i bk5: 170760a 4326775i bk6: 167154a 4370972i bk7: 170892a 3941943i bk8: 167324a 5356090i bk9: 168616a 5112628i bk10: 168920a 4936432i bk11: 167186a 4881735i bk12: 168062a 4670227i bk13: 166400a 4609498i bk14: 168144a 4312083i bk15: 170016a 3974609i 
bw_dist = 0.061	0.213	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8791
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5376131 n_act=1500192 n_pre=1500177 n_req=1816431 n_req_1=205900 n_req_2=662617 n_req_3=947914 n_rd=2712610 n_write=1330877 bw_util=0.585 bw_util_1=0.06631 bw_util_2=0.2134 bw_util_3=0.3053 blp=10.168479 blp_1= 1.791217 blp_2= 3.588609 blp_3= 4.883236
 n_activity=12412753 dram_eff=0.5853 dram_eff_1=0.06635 dram_eff_2=0.2135 dram_eff_3=0.3055
bk0: 169994a 5141804i bk1: 166322a 5185328i bk2: 168702a 4876228i bk3: 164626a 4976675i bk4: 169726a 4465970i bk5: 171340a 4161955i bk6: 171526a 3954413i bk7: 168370a 3973961i bk8: 169786a 5147461i bk9: 167138a 5094755i bk10: 177386a 4284132i bk11: 168698a 4671901i bk12: 169588a 4447929i bk13: 167914a 4352653i bk14: 170858a 3997737i bk15: 170636a 3797268i 
bw_dist = 0.066	0.213	0.305	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5478231 n_act=1477938 n_pre=1477923 n_req=1801910 n_req_1=191550 n_req_2=662419 n_req_3=947941 n_rd=2683690 n_write=1302205 bw_util=0.5803 bw_util_1=0.06169 bw_util_2=0.2133 bw_util_3=0.3053 blp=9.910489 blp_1= 1.757105 blp_2= 3.576393 blp_3= 4.845455
 n_activity=12393378 dram_eff=0.5816 dram_eff_1=0.06182 dram_eff_2=0.2138 dram_eff_3=0.306
bk0: 166106a 5454713i bk1: 165556a 5309076i bk2: 166628a 5085277i bk3: 165626a 4986367i bk4: 167180a 4713859i bk5: 169148a 4418522i bk6: 167750a 4317831i bk7: 170918a 3923330i bk8: 168576a 5279026i bk9: 167662a 5159557i bk10: 168390a 4949332i bk11: 166288a 4936878i bk12: 169064a 4595479i bk13: 166800a 4568260i bk14: 167368a 4375021i bk15: 170630a 3935501i 
bw_dist = 0.062	0.213	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 695790, Miss = 682511, Miss_rate = 0.981, Pending_hits = 1114, Reservation_fails = 713977
L2_cache_bank[1]: Access = 680100, Miss = 670182, Miss_rate = 0.985, Pending_hits = 616, Reservation_fails = 687677
L2_cache_bank[2]: Access = 680079, Miss = 670537, Miss_rate = 0.986, Pending_hits = 549, Reservation_fails = 597085
L2_cache_bank[3]: Access = 677094, Miss = 667858, Miss_rate = 0.986, Pending_hits = 464, Reservation_fails = 670462
L2_cache_bank[4]: Access = 680639, Miss = 671507, Miss_rate = 0.987, Pending_hits = 552, Reservation_fails = 489203
L2_cache_bank[5]: Access = 715832, Miss = 685962, Miss_rate = 0.958, Pending_hits = 945, Reservation_fails = 880156
L2_cache_bank[6]: Access = 677092, Miss = 668336, Miss_rate = 0.987, Pending_hits = 508, Reservation_fails = 541602
L2_cache_bank[7]: Access = 684566, Miss = 672199, Miss_rate = 0.982, Pending_hits = 689, Reservation_fails = 703188
L2_cache_bank[8]: Access = 697034, Miss = 683799, Miss_rate = 0.981, Pending_hits = 1001, Reservation_fails = 681627
L2_cache_bank[9]: Access = 683713, Miss = 672543, Miss_rate = 0.984, Pending_hits = 602, Reservation_fails = 640088
L2_cache_bank[10]: Access = 679891, Miss = 670545, Miss_rate = 0.986, Pending_hits = 633, Reservation_fails = 588857
L2_cache_bank[11]: Access = 682587, Miss = 671328, Miss_rate = 0.984, Pending_hits = 701, Reservation_fails = 705450
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 695790, Miss = 682511 (0.981), PendingHit = 1114 (0.0016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 680100, Miss = 670182 (0.985), PendingHit = 616 (0.000906)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 680079, Miss = 670537 (0.986), PendingHit = 549 (0.000807)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677094, Miss = 667858 (0.986), PendingHit = 464 (0.000685)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 680639, Miss = 671507 (0.987), PendingHit = 552 (0.000811)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 715832, Miss = 685962 (0.958), PendingHit = 945 (0.00132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677092, Miss = 668336 (0.987), PendingHit = 508 (0.00075)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 684566, Miss = 672199 (0.982), PendingHit = 689 (0.00101)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 697034, Miss = 683799 (0.981), PendingHit = 1001 (0.00144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 683713, Miss = 672543 (0.984), PendingHit = 602 (0.00088)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679891, Miss = 670545 (0.986), PendingHit = 633 (0.000931)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 682587, Miss = 671328 (0.984), PendingHit = 701 (0.00103)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.948
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 2755922
Stream 1: Misses  = 2612759
Stream 2: Accesses  = 2777095
Stream 2: Misses  = 2775409
Stream 3: Accesses  = 5457322
Stream 3: Misses  = 5311898
Stream 1+2: Accesses  = 5533017
Stream 1+2: Misses  = 5388168
Stream 1+2+3: Accesses  = 10990339
Stream 1+2+3: Misses  = 10700066
Total Accesses  = 8234417
MPKI-CORES
CORE_L2MPKI_0	88.327
CORE_L2MPKI_1	91.079
CORE_L2MPKI_2	91.239
CORE_L2MPKI_3	89.856
CORE_L2MPKI_4	91.004
CORE_L2MPKI_5	91.073
CORE_L2MPKI_6	88.236
CORE_L2MPKI_7	89.178
CORE_L2MPKI_8	90.571
CORE_L2MPKI_9	89.070
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.780
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	110139
CORE_MISSES_1	119942
CORE_MISSES_2	118400
CORE_MISSES_3	121931
CORE_MISSES_4	122205
CORE_MISSES_5	124850
CORE_MISSES_6	114970
CORE_MISSES_7	122889
CORE_MISSES_8	114227
CORE_MISSES_9	115409
CORE_MISSES_10	138880
CORE_MISSES_11	142821
CORE_MISSES_12	146266
CORE_MISSES_13	139023
CORE_MISSES_14	145212
CORE_MISSES_15	143153
CORE_MISSES_16	145159
CORE_MISSES_17	142672
CORE_MISSES_18	142895
CORE_MISSES_19	141716
CORE_MISSES_20	141532
CORE_MISSES_21	141155
CORE_MISSES_22	143679
CORE_MISSES_23	140659
CORE_MISSES_24	140518
CORE_MISSES_25	137942
CORE_MISSES_26	142861
CORE_MISSES_27	141890
CORE_MISSES_28	141794
CORE_MISSES_29	139825
CORE_MISSES_30	137397
CORE_MISSES_31	135473
CORE_MISSES_32	137408
CORE_MISSES_33	136731
CORE_MISSES_34	136051
CORE_MISSES_35	135468
CORE_MISSES_36	136747
CORE_MISSES_37	135449
CORE_MISSES_38	136705
CORE_MISSES_39	136125
CORE_MISSES_40	134780
CORE_MISSES_41	136052
CORE_MISSES_42	133511
CORE_MISSES_43	134803
CORE_MISSES_44	135392
CORE_MISSES_45	134744
CORE_MISSES_46	133550
CORE_MISSES_47	138005
CORE_MISSES_48	137362
CORE_MISSES_49	130201
CORE_MISSES_50	134745
CORE_MISSES_51	136681
CORE_MISSES_52	132185
CORE_MISSES_53	134701
CORE_MISSES_54	132123
CORE_MISSES_55	136043
CORE_MISSES_56	138000
CORE_MISSES_57	137340
CORE_MISSES_58	133500
CORE_MISSES_59	135421
L2_MISSES = 8087307
L2_total_cache_accesses = 8234417
L2_total_cache_misses = 8087307
L2_total_cache_miss_rate = 0.9821
L2_total_cache_pending_hits = 8374
L2_total_cache_reservation_fails = 7899372
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5326549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5191483
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2760534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2676175
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3580
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 447
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31614
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26163253
icnt_total_pkts_simt_to_mem=20617828
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.3997
gpu_ipc_2 =     189.1277
gpu_ipc_3 =     271.1190
gpu_tot_sim_cycle_stream_1 = 9409081
gpu_tot_sim_cycle_stream_2 = 9407427
gpu_tot_sim_cycle_stream_3 = 9387623
gpu_sim_insn_1 = 13170112
gpu_sim_insn_2 = 1779205408
gpu_sim_insn_3 = 2545162880
gpu_sim_cycle = 9409082
gpu_sim_insn = 4337538400
gpu_ipc =     460.9949
gpu_tot_sim_cycle = 9409082
gpu_tot_sim_insn = 4337538400
gpu_tot_ipc =     460.9949
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 45642291
gpu_stall_icnt2sh    = 156505
gpu_total_sim_rate=249699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68554170
	L1I_total_cache_misses = 57230
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 84999
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 150, Miss = 150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 138895, Miss = 138895, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8470751
	L1D_cache_core[11]: Access = 142840, Miss = 142840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8481813
	L1D_cache_core[12]: Access = 146279, Miss = 146279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8507086
	L1D_cache_core[13]: Access = 139038, Miss = 139038, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8478922
	L1D_cache_core[14]: Access = 145235, Miss = 145235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8473330
	L1D_cache_core[15]: Access = 143166, Miss = 143166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8445023
	L1D_cache_core[16]: Access = 145186, Miss = 145186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8514963
	L1D_cache_core[17]: Access = 142687, Miss = 142687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8523501
	L1D_cache_core[18]: Access = 142911, Miss = 142911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8472105
	L1D_cache_core[19]: Access = 141738, Miss = 141738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8536328
	L1D_cache_core[20]: Access = 141544, Miss = 141544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8489346
	L1D_cache_core[21]: Access = 141168, Miss = 141168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8493009
	L1D_cache_core[22]: Access = 143704, Miss = 143704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8498473
	L1D_cache_core[23]: Access = 140679, Miss = 140679, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8510895
	L1D_cache_core[24]: Access = 140534, Miss = 140534, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8543634
	L1D_cache_core[25]: Access = 137952, Miss = 137952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8498253
	L1D_cache_core[26]: Access = 142877, Miss = 142877, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8509731
	L1D_cache_core[27]: Access = 141904, Miss = 141904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8532812
	L1D_cache_core[28]: Access = 141804, Miss = 141804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8523932
	L1D_cache_core[29]: Access = 139848, Miss = 139848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8462000
	L1D_cache_core[30]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8390732
	L1D_cache_core[31]: Access = 135460, Miss = 135460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8346184
	L1D_cache_core[32]: Access = 137400, Miss = 137400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8277035
	L1D_cache_core[33]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8328508
	L1D_cache_core[34]: Access = 136040, Miss = 136040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8222242
	L1D_cache_core[35]: Access = 135460, Miss = 135460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8269449
	L1D_cache_core[36]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8281495
	L1D_cache_core[37]: Access = 135440, Miss = 135440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8306760
	L1D_cache_core[38]: Access = 136700, Miss = 136700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8232423
	L1D_cache_core[39]: Access = 136120, Miss = 136120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8227607
	L1D_cache_core[40]: Access = 134760, Miss = 134760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8277446
	L1D_cache_core[41]: Access = 136040, Miss = 136040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8333356
	L1D_cache_core[42]: Access = 133500, Miss = 133500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8339163
	L1D_cache_core[43]: Access = 134800, Miss = 134800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8387603
	L1D_cache_core[44]: Access = 135380, Miss = 135380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8393142
	L1D_cache_core[45]: Access = 134740, Miss = 134740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205478
	L1D_cache_core[46]: Access = 133540, Miss = 133540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8274829
	L1D_cache_core[47]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8214125
	L1D_cache_core[48]: Access = 137360, Miss = 137360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8283965
	L1D_cache_core[49]: Access = 130200, Miss = 130200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8253816
	L1D_cache_core[50]: Access = 134740, Miss = 134740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8387970
	L1D_cache_core[51]: Access = 136680, Miss = 136680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8338909
	L1D_cache_core[52]: Access = 132180, Miss = 132180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8346148
	L1D_cache_core[53]: Access = 134700, Miss = 134700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8319107
	L1D_cache_core[54]: Access = 132120, Miss = 132120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8275432
	L1D_cache_core[55]: Access = 136040, Miss = 136040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8256168
	L1D_cache_core[56]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8231048
	L1D_cache_core[57]: Access = 137340, Miss = 137340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8229436
	L1D_cache_core[58]: Access = 133500, Miss = 133500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8185695
	L1D_cache_core[59]: Access = 135420, Miss = 135420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8335078
	L1D_total_cache_accesses = 6903889
	L1D_total_cache_misses = 6903889
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 418721285
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 342578
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4143195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 338320718
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 341458
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2760694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80400567
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 68496940
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 57230
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 84999
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1542, 1262, 1523, 1262, 1395, 1262, 1371, 1262, 1262, 859, 1262, 782, 1262, 668, 1262, 664, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 4340294208
gpgpu_n_tot_w_icount = 135634194
gpgpu_n_stall_shd_mem = 512752909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5469876
gpgpu_n_mem_write_global = 2760623
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 133895808
gpgpu_n_store_insn = 88342304
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10962496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512752909
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:774701706	W0_Idle:83856835	W0_Scoreboard:134896547	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:135634752
Warp Occupancy Distribution:
Stall:267981240	W0_Idle:52241301	W0_Scoreboard:27753711	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28387028
Warp Occupancy Distribution:
Stall:254964448	W0_Idle:14408942	W0_Scoreboard:52617646	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:54372244
warp_utilization0: 0.120128
warp_utilization1: 0.075425
warp_utilization2: 0.144467
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33145048 {8:4143131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 375444728 {136:2760623,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 53510824 {40:1320167,72:2976,136:3602,}
traffic_breakdown_coretomem[INST_ACC_R] = 34000 {8:4250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 563434400 {136:4142900,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22083648 {8:2760456,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 53502712 {40:1319966,72:2975,136:3602,}
traffic_breakdown_memtocore[INST_ACC_R] = 578000 {136:4250,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1441 
averagemflatency_1 = 1319 
averagemflatency_2= 1493 
averagemflatency_3 = 1513 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 9409081 
mrq_lat_table:3317053 	98942 	165360 	375028 	1117797 	1920411 	2578826 	1961356 	486173 	8375 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23537 	187110 	1823863 	5000666 	1191474 	3308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34745 	45695 	174439 	319985 	419207 	1134588 	3131247 	2757802 	215554 	1324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4767292 	695343 	6576 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	292337 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	753 	18020 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        22        16        14        30        18 
dram[4]:        32        32        22        40        24        20        28        20        22        18        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337610  1.347624  1.353950  1.361047  1.343494  1.350305  1.347082  1.351827  1.338783  1.348937  1.343876  1.348595  1.343039  1.353613  1.347470  1.355000 
dram[1]:  1.347143  1.356609  1.350514  1.359344  1.347246  1.347779  1.348021  1.349336  1.341255  1.341968  1.346324  1.350448  1.349018  1.347947  1.351138  1.350272 
dram[2]:  1.347484  1.346313  1.358749  1.354324  1.345802  1.333290  1.351474  1.346885  1.345124  1.344215  1.346707  1.341831  1.347536  1.341582  1.356898  1.344991 
dram[3]:  1.356567  1.352538  1.353100  1.354745  1.348628  1.341442  1.351987  1.344358  1.343500  1.341793  1.342450  1.346456  1.345955  1.351568  1.348612  1.345025 
dram[4]:  1.343895  1.355582  1.347512  1.361032  1.347650  1.345151  1.346392  1.354917  1.342181  1.351969  1.328319  1.347209  1.345801  1.353735  1.344993  1.349043 
dram[5]:  1.349994  1.350980  1.350883  1.353744  1.348900  1.347758  1.350112  1.344964  1.342241  1.346322  1.343606  1.350861  1.345563  1.350816  1.351965  1.347370 
average row locality = 12029333/8923723 = 1.348017
average row locality_1 = 4381750/3658632 = 1.197647
average row locality_2 = 3892627/2686053 = 1.449200
average row locality_3 = 3754956/2579038 = 1.455952
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     86549     84079     83444     82178     85210     83964     85558     84609     85862     83529     85156     84177     85672     83740     85046     83892 
dram[1]:     83397     82048     83228     81937     83719     83785     84139     84281     84532     84215     83953     83620     83746     83940     83815     84028 
dram[2]:     83805     84717     82268     83526     84892     88842     84304     86290     84161     84642     84177     85486     84673     86390     83211     86056 
dram[3]:     81953     82690     82840     82568     83738     85380     83577     85447     83663     84310     84460     83593     84033     83203     84072     85008 
dram[4]:     85000     83162     84352     82313     84863     85670     85763     84185     84893     83569     88694     84350     84794     83960     85429     85321 
dram[5]:     83056     82778     83314     82813     83590     84574     83875     85460     84288     83831     84196     83144     84535     83403     83684     85315 
total reads: 8087197
bank skew: 88842/81937 = 1.08
chip skew: 1357440/1338383 = 1.01
number of total write accesses:
dram[0]:     43347     40871     40261     38950     41997     40762     42373     41413     42702     40357     41980     41007     42518     40588     41887     40726 
dram[1]:     40203     38853     40055     38720     40524     40583     40985     41134     41381     41057     40792     40447     40599     40796     40665     40856 
dram[2]:     40589     41516     39090     40312     41683     45638     41104     43113     40988     41484     40994     42314     41513     43243     40033     42897 
dram[3]:     38755     39505     39667     39356     40535     42171     40411     42302     40509     41147     41286     40425     40875     40065     40912     41848 
dram[4]:     41778     39976     41167     39136     41653     42461     42563     41012     41723     40412     45515     41188     41640     40811     42266     42147 
dram[5]:     39843     39587     40100     39648     40382     41378     40716     42323     41131     40693     41017     39987     41374     40258     40517     42161 
total reads: 3942232
bank skew: 45638/38720 = 1.18
chip skew: 666511/647650 = 1.03
average mf latency per bank:
dram[0]:       1019       940      1023       950      1028       953      1028       960      1009       937      1017       941      1020       951      1033       962
dram[1]:        911       911       918       919       927       917       927       924       907       904       914       910       917       915       930       923
dram[2]:        970      1140       984      1150       981      1368       989      1158       970      1140       973      1142       981      1151       994      1160
dram[3]:        915       958       912       963       922       974       925       970       909       953       911       960       917       967       926       980
dram[4]:       1041      1028      1044      1035      1051      1038      1057      1045      1038      1027      1053      1027      1047      1037      1057      1048
dram[5]:        931       948       936       953       942       957       946       962       927       941       932       951       936       956       949       966
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5402874 n_act=1494188 n_pre=1494175 n_req=1812851 n_req_1=202122 n_req_2=662765 n_req_3=947964 n_rd=2705292 n_write=1323458 bw_util=0.5838 bw_util_1=0.06509 bw_util_2=0.2134 bw_util_3=0.3053 blp=10.102584 blp_1= 1.774056 blp_2= 3.576582 blp_3= 4.873250
 n_activity=12409272 dram_eff=0.5843 dram_eff_1=0.06515 dram_eff_2=0.2136 dram_eff_3=0.3056
bk0: 173094a 4964318i bk1: 168154a 5064624i bk2: 166888a 5009094i bk3: 164350a 5012826i bk4: 170418a 4433342i bk5: 167924a 4397069i bk6: 171116a 4010255i bk7: 169216a 3926833i bk8: 171722a 5024237i bk9: 167056a 5128478i bk10: 170310a 4779772i bk11: 168350a 4721584i bk12: 171340a 4374842i bk13: 167480a 4445319i bk14: 170090a 4075906i bk15: 167784a 4032580i 
bw_dist = 0.065	0.213	0.305	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4282
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5503489 n_act=1472249 n_pre=1472235 n_req=1798523 n_req_1=187985 n_req_2=662580 n_req_3=947958 n_rd=2676730 n_write=1295284 bw_util=0.5792 bw_util_1=0.06054 bw_util_2=0.2134 bw_util_3=0.3053 blp=9.832638 blp_1= 1.745885 blp_2= 3.566881 blp_3= 4.830343
 n_activity=12391847 dram_eff=0.5805 dram_eff_1=0.06068 dram_eff_2=0.2139 dram_eff_3=0.306
bk0: 166792a 5453629i bk1: 164096a 5433360i bk2: 166456a 5127363i bk3: 163866a 5139527i bk4: 167438a 4743415i bk5: 167566a 4558399i bk6: 168274a 4332548i bk7: 168560a 4119136i bk8: 169064a 5281283i bk9: 168426a 5114525i bk10: 167906a 5009840i bk11: 167240a 4917362i bk12: 167488a 4729410i bk13: 167876a 4534128i bk14: 167626a 4355109i bk15: 168056a 4158180i 
bw_dist = 0.061	0.213	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7777
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5366891 n_act=1502630 n_pre=1502618 n_req=1817466 n_req_1=207091 n_req_2=662417 n_req_3=947958 n_rd=2714852 n_write=1332996 bw_util=0.5853 bw_util_1=0.06669 bw_util_2=0.2133 bw_util_3=0.3053 blp=10.195517 blp_1= 1.808165 blp_2= 3.608274 blp_3= 4.890205
 n_activity=12414590 dram_eff=0.5856 dram_eff_1=0.06672 dram_eff_2=0.2134 dram_eff_3=0.3054
bk0: 167608a 5290381i bk1: 169434a 4978657i bk2: 164534a 5125823i bk3: 167052a 4791172i bk4: 169784a 4449706i bk5: 177678a 3709540i bk6: 168604a 4150397i bk7: 172578a 3669419i bk8: 168322a 5211289i bk9: 169284a 4965723i bk10: 168348a 4869459i bk11: 170970a 4511663i bk12: 169346a 4451336i bk13: 172780a 4021119i bk14: 166420a 4278413i bk15: 172110a 3692939i 
bw_dist = 0.067	0.213	0.305	0.414	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7016
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5486421 n_act=1476512 n_pre=1476496 n_req=1800510 n_req_1=190297 n_req_2=662255 n_req_3=947958 n_rd=2681044 n_write=1299514 bw_util=0.5799 bw_util_1=0.06129 bw_util_2=0.2133 bw_util_3=0.3053 blp=9.883070 blp_1= 1.756211 blp_2= 3.576745 blp_3= 4.834795
 n_activity=12393020 dram_eff=0.5811 dram_eff_1=0.06142 dram_eff_2=0.2137 dram_eff_3=0.306
bk0: 163902a 5599408i bk1: 165380a 5330557i bk2: 165680a 5172529i bk3: 165134a 5043007i bk4: 167474a 4718825i bk5: 170760a 4326775i bk6: 167154a 4370972i bk7: 170892a 3941943i bk8: 167324a 5356090i bk9: 168616a 5112628i bk10: 168920a 4936432i bk11: 167186a 4881735i bk12: 168062a 4670227i bk13: 166400a 4609498i bk14: 168144a 4312083i bk15: 170016a 3974609i 
bw_dist = 0.061	0.213	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8791
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5376131 n_act=1500192 n_pre=1500177 n_req=1816431 n_req_1=205900 n_req_2=662617 n_req_3=947914 n_rd=2712610 n_write=1330877 bw_util=0.585 bw_util_1=0.06631 bw_util_2=0.2134 bw_util_3=0.3053 blp=10.168479 blp_1= 1.791217 blp_2= 3.588609 blp_3= 4.883236
 n_activity=12412753 dram_eff=0.5853 dram_eff_1=0.06635 dram_eff_2=0.2135 dram_eff_3=0.3055
bk0: 169994a 5141804i bk1: 166322a 5185328i bk2: 168702a 4876228i bk3: 164626a 4976675i bk4: 169726a 4465970i bk5: 171340a 4161955i bk6: 171526a 3954413i bk7: 168370a 3973961i bk8: 169786a 5147461i bk9: 167138a 5094755i bk10: 177386a 4284132i bk11: 168698a 4671901i bk12: 169588a 4447929i bk13: 167914a 4352653i bk14: 170858a 3997737i bk15: 170636a 3797268i 
bw_dist = 0.066	0.213	0.305	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12419987 n_nop=5478231 n_act=1477938 n_pre=1477923 n_req=1801910 n_req_1=191550 n_req_2=662419 n_req_3=947941 n_rd=2683690 n_write=1302205 bw_util=0.5803 bw_util_1=0.06169 bw_util_2=0.2133 bw_util_3=0.3053 blp=9.910489 blp_1= 1.757105 blp_2= 3.576393 blp_3= 4.845455
 n_activity=12393378 dram_eff=0.5816 dram_eff_1=0.06182 dram_eff_2=0.2138 dram_eff_3=0.306
bk0: 166106a 5454713i bk1: 165556a 5309076i bk2: 166628a 5085277i bk3: 165626a 4986367i bk4: 167180a 4713859i bk5: 169148a 4418522i bk6: 167750a 4317831i bk7: 170918a 3923330i bk8: 168576a 5279026i bk9: 167662a 5159557i bk10: 168390a 4949332i bk11: 166288a 4936878i bk12: 169064a 4595479i bk13: 166800a 4568260i bk14: 167368a 4375021i bk15: 170630a 3935501i 
bw_dist = 0.062	0.213	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 695790, Miss = 682511, Miss_rate = 0.981, Pending_hits = 1114, Reservation_fails = 713977
L2_cache_bank[1]: Access = 680100, Miss = 670182, Miss_rate = 0.985, Pending_hits = 616, Reservation_fails = 687677
L2_cache_bank[2]: Access = 680079, Miss = 670537, Miss_rate = 0.986, Pending_hits = 549, Reservation_fails = 597085
L2_cache_bank[3]: Access = 677094, Miss = 667858, Miss_rate = 0.986, Pending_hits = 464, Reservation_fails = 670462
L2_cache_bank[4]: Access = 680639, Miss = 671507, Miss_rate = 0.987, Pending_hits = 552, Reservation_fails = 489203
L2_cache_bank[5]: Access = 715832, Miss = 685962, Miss_rate = 0.958, Pending_hits = 945, Reservation_fails = 880156
L2_cache_bank[6]: Access = 677092, Miss = 668336, Miss_rate = 0.987, Pending_hits = 508, Reservation_fails = 541602
L2_cache_bank[7]: Access = 684566, Miss = 672199, Miss_rate = 0.982, Pending_hits = 689, Reservation_fails = 703188
L2_cache_bank[8]: Access = 697034, Miss = 683799, Miss_rate = 0.981, Pending_hits = 1001, Reservation_fails = 681627
L2_cache_bank[9]: Access = 683713, Miss = 672543, Miss_rate = 0.984, Pending_hits = 602, Reservation_fails = 640088
L2_cache_bank[10]: Access = 679891, Miss = 670545, Miss_rate = 0.986, Pending_hits = 633, Reservation_fails = 588857
L2_cache_bank[11]: Access = 682587, Miss = 671328, Miss_rate = 0.984, Pending_hits = 701, Reservation_fails = 705450
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 695790, Miss = 682511 (0.981), PendingHit = 1114 (0.0016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 680100, Miss = 670182 (0.985), PendingHit = 616 (0.000906)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 680079, Miss = 670537 (0.986), PendingHit = 549 (0.000807)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677094, Miss = 667858 (0.986), PendingHit = 464 (0.000685)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 680639, Miss = 671507 (0.987), PendingHit = 552 (0.000811)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 715832, Miss = 685962 (0.958), PendingHit = 945 (0.00132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677092, Miss = 668336 (0.987), PendingHit = 508 (0.00075)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 684566, Miss = 672199 (0.982), PendingHit = 689 (0.00101)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 697034, Miss = 683799 (0.981), PendingHit = 1001 (0.00144)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 683713, Miss = 672543 (0.984), PendingHit = 602 (0.00088)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679891, Miss = 670545 (0.986), PendingHit = 633 (0.000931)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 682587, Miss = 671328 (0.984), PendingHit = 701 (0.00103)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.948
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 2755922
Stream 1: Misses  = 2612759
Stream 2: Accesses  = 2777095
Stream 2: Misses  = 2775409
Stream 3: Accesses  = 5457322
Stream 3: Misses  = 5311898
Stream 1+2: Accesses  = 5533017
Stream 1+2: Misses  = 5388168
Stream 1+2+3: Accesses  = 10990339
Stream 1+2+3: Misses  = 10700066
Total Accesses  = 8234417
MPKI-CORES
CORE_L2MPKI_0	88.327
CORE_L2MPKI_1	91.079
CORE_L2MPKI_2	91.239
CORE_L2MPKI_3	89.856
CORE_L2MPKI_4	91.004
CORE_L2MPKI_5	91.073
CORE_L2MPKI_6	88.236
CORE_L2MPKI_7	89.178
CORE_L2MPKI_8	90.571
CORE_L2MPKI_9	89.070
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.780
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	110139
CORE_MISSES_1	119942
CORE_MISSES_2	118400
CORE_MISSES_3	121931
CORE_MISSES_4	122205
CORE_MISSES_5	124850
CORE_MISSES_6	114970
CORE_MISSES_7	122889
CORE_MISSES_8	114227
CORE_MISSES_9	115409
CORE_MISSES_10	138880
CORE_MISSES_11	142821
CORE_MISSES_12	146266
CORE_MISSES_13	139023
CORE_MISSES_14	145212
CORE_MISSES_15	143153
CORE_MISSES_16	145159
CORE_MISSES_17	142672
CORE_MISSES_18	142895
CORE_MISSES_19	141716
CORE_MISSES_20	141532
CORE_MISSES_21	141155
CORE_MISSES_22	143679
CORE_MISSES_23	140659
CORE_MISSES_24	140518
CORE_MISSES_25	137942
CORE_MISSES_26	142861
CORE_MISSES_27	141890
CORE_MISSES_28	141794
CORE_MISSES_29	139825
CORE_MISSES_30	137397
CORE_MISSES_31	135473
CORE_MISSES_32	137408
CORE_MISSES_33	136731
CORE_MISSES_34	136051
CORE_MISSES_35	135468
CORE_MISSES_36	136747
CORE_MISSES_37	135449
CORE_MISSES_38	136705
CORE_MISSES_39	136125
CORE_MISSES_40	134780
CORE_MISSES_41	136052
CORE_MISSES_42	133511
CORE_MISSES_43	134803
CORE_MISSES_44	135392
CORE_MISSES_45	134744
CORE_MISSES_46	133550
CORE_MISSES_47	138005
CORE_MISSES_48	137362
CORE_MISSES_49	130201
CORE_MISSES_50	134745
CORE_MISSES_51	136681
CORE_MISSES_52	132185
CORE_MISSES_53	134701
CORE_MISSES_54	132123
CORE_MISSES_55	136043
CORE_MISSES_56	138000
CORE_MISSES_57	137340
CORE_MISSES_58	133500
CORE_MISSES_59	135421
L2_MISSES = 8087307
L2_total_cache_accesses = 8234417
L2_total_cache_misses = 8087307
L2_total_cache_miss_rate = 0.9821
L2_total_cache_pending_hits = 8374
L2_total_cache_reservation_fails = 7899372
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7924
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5326549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5191483
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2760534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2676175
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3580
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 447
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31614
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26163253
icnt_total_pkts_simt_to_mem=20617828
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4021
gpu_ipc_2 =     189.3884
gpu_ipc_3 =     270.2831
gpu_tot_sim_cycle_stream_1 = 10162473
gpu_tot_sim_cycle_stream_2 = 10160819
gpu_tot_sim_cycle_stream_3 = 10141013
gpu_sim_insn_1 = 14249280
gpu_sim_insn_2 = 1924341536
gpu_sim_insn_3 = 2740944640
gpu_sim_cycle = 10162474
gpu_sim_insn = 4679535456
gpu_ipc =     460.4721
gpu_tot_sim_cycle = 10162474
gpu_tot_sim_insn = 4679535456
gpu_tot_ipc =     460.4721
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 49532233
gpu_stall_icnt2sh    = 165838
gpu_total_sim_rate=250055

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 73957874
	L1I_total_cache_misses = 60242
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 84999
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 150586, Miss = 150586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9194815
	L1D_cache_core[11]: Access = 154247, Miss = 154247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9205197
	L1D_cache_core[12]: Access = 158050, Miss = 158050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9230320
	L1D_cache_core[13]: Access = 150851, Miss = 150851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9194827
	L1D_cache_core[14]: Access = 156706, Miss = 156706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9191574
	L1D_cache_core[15]: Access = 154048, Miss = 154048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9169059
	L1D_cache_core[16]: Access = 156909, Miss = 156909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9233603
	L1D_cache_core[17]: Access = 154643, Miss = 154643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9252219
	L1D_cache_core[18]: Access = 154296, Miss = 154296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9200394
	L1D_cache_core[19]: Access = 152997, Miss = 152997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9260061
	L1D_cache_core[20]: Access = 152851, Miss = 152851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9216410
	L1D_cache_core[21]: Access = 152607, Miss = 152607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9215678
	L1D_cache_core[22]: Access = 155081, Miss = 155081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9214892
	L1D_cache_core[23]: Access = 152805, Miss = 152805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9234399
	L1D_cache_core[24]: Access = 152646, Miss = 152646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9261100
	L1D_cache_core[25]: Access = 149223, Miss = 149223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9223662
	L1D_cache_core[26]: Access = 153731, Miss = 153731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9238002
	L1D_cache_core[27]: Access = 154154, Miss = 154154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9252596
	L1D_cache_core[28]: Access = 153395, Miss = 153395, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9245860
	L1D_cache_core[29]: Access = 152007, Miss = 152007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9178334
	L1D_cache_core[30]: Access = 147820, Miss = 147820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9046503
	L1D_cache_core[31]: Access = 145880, Miss = 145880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9021796
	L1D_cache_core[32]: Access = 149100, Miss = 149100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8936523
	L1D_cache_core[33]: Access = 147120, Miss = 147120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8999803
	L1D_cache_core[34]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8907210
	L1D_cache_core[35]: Access = 146520, Miss = 146520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8959097
	L1D_cache_core[36]: Access = 147160, Miss = 147160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8981278
	L1D_cache_core[37]: Access = 145860, Miss = 145860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8953192
	L1D_cache_core[38]: Access = 146480, Miss = 146480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8881814
	L1D_cache_core[39]: Access = 146540, Miss = 146540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8918304
	L1D_cache_core[40]: Access = 145180, Miss = 145180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8924964
	L1D_cache_core[41]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9006245
	L1D_cache_core[42]: Access = 143920, Miss = 143920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9004992
	L1D_cache_core[43]: Access = 144560, Miss = 144560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9026848
	L1D_cache_core[44]: Access = 145800, Miss = 145800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9049896
	L1D_cache_core[45]: Access = 144520, Miss = 144520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8861067
	L1D_cache_core[46]: Access = 143960, Miss = 143960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8946307
	L1D_cache_core[47]: Access = 148400, Miss = 148400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8878231
	L1D_cache_core[48]: Access = 147780, Miss = 147780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8948267
	L1D_cache_core[49]: Access = 139980, Miss = 139980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8902838
	L1D_cache_core[50]: Access = 145160, Miss = 145160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9021295
	L1D_cache_core[51]: Access = 147080, Miss = 147080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9034858
	L1D_cache_core[52]: Access = 142580, Miss = 142580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9000568
	L1D_cache_core[53]: Access = 145760, Miss = 145760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8979679
	L1D_cache_core[54]: Access = 142540, Miss = 142540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8897164
	L1D_cache_core[55]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8937344
	L1D_cache_core[56]: Access = 148420, Miss = 148420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8892364
	L1D_cache_core[57]: Access = 147740, Miss = 147740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8878002
	L1D_cache_core[58]: Access = 143920, Miss = 143920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8845522
	L1D_cache_core[59]: Access = 145840, Miss = 145840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986594
	L1D_total_cache_accesses = 7448331
	L1D_total_cache_misses = 7448331
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 453046596
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 369358
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4469867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 366158915
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 368238
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2978464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86887681
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73897632
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60242
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 84999
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1889, 1262, 1262, 1262, 1262, 1215, 1262, 1082, 1262, 821, 1262, 707, 1262, 643, 1262, 642, 1262, 640, 
gpgpu_n_tot_thrd_icount = 4682509216
gpgpu_n_tot_w_icount = 146328413
gpgpu_n_stall_shd_mem = 554608504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5906314
gpgpu_n_mem_write_global = 2978396
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 144457856
gpgpu_n_store_insn = 95310944
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11819520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 554608504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:836352288	W0_Idle:91534868	W0_Scoreboard:145280631	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:146329093
Warp Occupancy Distribution:
Stall:288538527	W0_Idle:57434324	W0_Scoreboard:29846486	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30679623
Warp Occupancy Distribution:
Stall:276086270	W0_Idle:15095197	W0_Scoreboard:56599123	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58718370
warp_utilization0: 0.119991
warp_utilization1: 0.075473
warp_utilization2: 0.144449
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35758384 {8:4469798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 405061856 {136:2978396,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 57927200 {40:1429564,72:3138,136:3814,}
traffic_breakdown_coretomem[INST_ACC_R] = 35600 {8:4450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 607849552 {136:4469482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23825584 {8:2978198,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 57917960 {40:1429333,72:3138,136:3814,}
traffic_breakdown_memtocore[INST_ACC_R] = 605200 {136:4450,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1444 
averagemflatency_1 = 1321 
averagemflatency_2= 1496 
averagemflatency_3 = 1516 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 10162473 
mrq_lat_table:3582500 	106947 	178545 	405283 	1206804 	2074467 	2783604 	2118538 	526787 	9100 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24686 	197913 	1952719 	5414388 	1290876 	3442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36511 	48335 	185436 	340006 	449244 	1221616 	3387584 	2987683 	231210 	1362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5152570 	746310 	6654 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	510080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	811 	19468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        30        32        40        22        20        22        26        26        16        36        30        22        16        14        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        16        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337727  1.347170  1.352691  1.359755  1.342813  1.349769  1.347480  1.351389  1.338369  1.347956  1.343674  1.347600  1.342719  1.352757  1.346942  1.353464 
dram[1]:  1.346258  1.355868  1.350099  1.357975  1.346351  1.347173  1.347168  1.349308  1.339833  1.341230  1.345517  1.349834  1.348114  1.347688  1.349608  1.349617 
dram[2]:  1.348103  1.345968  1.358423  1.353702  1.345716  1.333174  1.350997  1.346907  1.343560  1.343637  1.346071  1.342116  1.347465  1.341397  1.355671  1.344534 
dram[3]:  1.356298  1.352105  1.351738  1.353668  1.348049  1.340763  1.351094  1.343597  1.342654  1.341286  1.341716  1.345613  1.345487  1.350562  1.346877  1.343904 
dram[4]:  1.343527  1.355019  1.347500  1.359989  1.347100  1.344693  1.346533  1.354133  1.341475  1.350484  1.328437  1.347149  1.344872  1.353033  1.344361  1.347233 
dram[5]:  1.348479  1.350782  1.349827  1.352492  1.348298  1.346082  1.349430  1.344498  1.341334  1.345555  1.343527  1.350020  1.344669  1.350014  1.350233  1.345852 
average row locality = 12992587/9643207 = 1.347330
average row locality_1 = 4745497/3964533 = 1.196988
average row locality_2 = 4204307/2901876 = 1.448824
average row locality_3 = 4042783/2776798 = 1.455915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     93282     90764     90123     88752     91948     90568     92411     91455     92654     90165     91913     90937     92484     90535     91702     90572 
dram[1]:     90053     88659     89710     88509     90397     90406     90988     91049     91326     90870     90697     90281     90475     90663     90534     90573 
dram[2]:     90468     91429     88843     90236     91616     95761     91110     93230     91046     91311     90883     92256     91467     93272     89831     92824 
dram[3]:     88447     89282     89447     89167     90329     92072     90393     92370     90324     90929     91276     90308     90763     89915     90810     91793 
dram[4]:     91804     89847     91005     88922     91562     92361     92613     91058     91606     90331     95694     91007     91590     90611     92116     92140 
dram[5]:     89835     89383     89938     89418     90188     91387     90737     92381     90973     90530     90834     89752     91318     90013     90344     92203 
total reads: 8732164
bank skew: 95761/88447 = 1.08
chip skew: 1465583/1445190 = 1.01
number of total write accesses:
dram[0]:     46671     44143     43535     42104     45364     43977     45798     44838     46085     43590     45346     44358     45902     43952     45150     44008 
dram[1]:     43446     42044     43133     41878     43818     43829     44393     44462     44797     44330     44144     43717     43909     44095     44001     44029 
dram[2]:     43857     44818     42258     43591     45024     49162     44495     46614     44495     44743     44315     45688     44883     46685     43285     46268 
dram[3]:     41839     42678     42876     42549     43757     45501     43797     45780     43791     44399     44715     43750     44189     43349     44276     45257 
dram[4]:     45174     43224     44409     42323     44973     45782     45991     44446     45039     43765     49111     44435     45016     44033     45558     45589 
dram[5]:     43214     42793     43321     42849     43605     44815     44148     45794     44432     44004     44265     43198     44750     43448     43803     45660 
total reads: 4260497
bank skew: 49162/41839 = 1.18
chip skew: 720181/700025 = 1.03
average mf latency per bank:
dram[0]:       1018       941      1021       951      1026       954      1027       961      1006       939      1015       942      1018       953      1031       962
dram[1]:        913       911       920       918       928       917       928       924       908       903       916       910       920       915       932       923
dram[2]:        976      1142       990      1152       986      1364       994      1161       974      1142       979      1145       986      1153       999      1162
dram[3]:        919       963       917       968       927       979       929       975       913       958       915       965       921       973       930       985
dram[4]:       1033      1025      1037      1031      1043      1034      1050      1041      1031      1023      1045      1024      1040      1033      1050      1044
dram[5]:        933       956       941       960       945       964       949       970       931       949       935       958       940       964       952       973
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5836104 n_act=1614115 n_pre=1614100 n_req=1956727 n_req_1=218974 n_req_2=716869 n_req_3=1020884 n_rd=2920516 n_write=1429630 bw_util=0.5835 bw_util_1=0.06529 bw_util_2=0.2138 bw_util_3=0.3044 blp=10.101341 blp_1= 1.774347 blp_2= 3.576089 blp_3= 4.862576
 n_activity=13402941 dram_eff=0.584 dram_eff_1=0.06535 dram_eff_2=0.2139 dram_eff_3=0.3047
bk0: 186564a 5380460i bk1: 181528a 5475245i bk2: 180246a 5402120i bk3: 177504a 5408832i bk4: 183896a 4797535i bk5: 181136a 4757618i bk6: 184818a 4333412i bk7: 182910a 4231233i bk8: 185306a 5430779i bk9: 180330a 5542752i bk10: 183826a 5164389i bk11: 181874a 5089200i bk12: 184962a 4720877i bk13: 181070a 4784269i bk14: 183404a 4417435i bk15: 181142a 4358885i 
bw_dist = 0.065	0.214	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4226
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5941677 n_act=1591196 n_pre=1591183 n_req=1941516 n_req_1=204239 n_req_2=716399 n_req_3=1020878 n_rd=2890365 n_write=1400044 bw_util=0.5789 bw_util_1=0.0609 bw_util_2=0.2136 bw_util_3=0.3044 blp=9.836687 blp_1= 1.748090 blp_2= 3.564155 blp_3= 4.818344
 n_activity=13384817 dram_eff=0.5802 dram_eff_1=0.06104 dram_eff_2=0.2141 dram_eff_3=0.3051
bk0: 180104a 5883113i bk1: 177318a 5857745i bk2: 179420a 5555849i bk3: 177014a 5544818i bk4: 180794a 5117434i bk5: 180812a 4921339i bk6: 181976a 4660642i bk7: 182098a 4444288i bk8: 182650a 5699026i bk9: 181740a 5523622i bk10: 181394a 5404028i bk11: 180562a 5309626i bk12: 180950a 5095571i bk13: 181326a 4890288i bk14: 181065a 4694309i bk15: 181142a 4507604i 
bw_dist = 0.061	0.214	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7915
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5796594 n_act=1623197 n_pre=1623181 n_req=1962004 n_req_1=224347 n_req_2=716783 n_req_3=1020874 n_rd=2931142 n_write=1440351 bw_util=0.585 bw_util_1=0.0669 bw_util_2=0.2137 bw_util_3=0.3044 blp=10.196754 blp_1= 1.809048 blp_2= 3.609136 blp_3= 4.878952
 n_activity=13408654 dram_eff=0.5853 dram_eff_1=0.06693 dram_eff_2=0.2138 dram_eff_3=0.3045
bk0: 180936a 5712687i bk1: 182858a 5380162i bk2: 177676a 5526827i bk3: 180472a 5169950i bk4: 183232a 4805291i bk5: 191520a 4029190i bk6: 182220a 4474044i bk7: 186458a 3958060i bk8: 182092a 5607006i bk9: 182622a 5369773i bk10: 181766a 5252409i bk11: 184512a 4877280i bk12: 182934a 4802190i bk13: 186536a 4348089i bk14: 179662a 4618680i bk15: 185646a 3997950i 
bw_dist = 0.067	0.214	0.304	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7024
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5922149 n_act=1596063 n_pre=1596048 n_req=1943901 n_req_1=206739 n_req_2=716288 n_req_3=1020874 n_rd=2895216 n_write=1404989 bw_util=0.5796 bw_util_1=0.06165 bw_util_2=0.2136 bw_util_3=0.3044 blp=9.890830 blp_1= 1.757120 blp_2= 3.575529 blp_3= 4.822940
 n_activity=13386003 dram_eff=0.5809 dram_eff_1=0.06178 dram_eff_2=0.214 dram_eff_3=0.3051
bk0: 176894a 6051515i bk1: 178554a 5761962i bk2: 178894a 5577326i bk3: 178334a 5438519i bk4: 180656a 5100717i bk5: 184144a 4678523i bk6: 180784a 4700999i bk7: 184736a 4237739i bk8: 180646a 5779084i bk9: 181852a 5527283i bk10: 182552a 5320093i bk11: 180616a 5258404i bk12: 181524a 5038194i bk13: 179828a 4961976i bk14: 181616a 4646006i bk15: 183586a 4279372i 
bw_dist = 0.062	0.214	0.304	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9043
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5806949 n_act=1620659 n_pre=1620643 n_req=1960711 n_req_1=223057 n_req_2=716822 n_req_3=1020832 n_rd=2928492 n_write=1437722 bw_util=0.5846 bw_util_1=0.06651 bw_util_2=0.2137 bw_util_3=0.3044 blp=10.166286 blp_1= 1.791184 blp_2= 3.587442 blp_3= 4.870224
 n_activity=13406689 dram_eff=0.585 dram_eff_1=0.06655 dram_eff_2=0.2139 dram_eff_3=0.3046
bk0: 183608a 5551658i bk1: 179694a 5595851i bk2: 182006a 5278114i bk3: 177838a 5371932i bk4: 183120a 4831124i bk5: 184720a 4507699i bk6: 185226a 4273199i bk7: 182108a 4272473i bk8: 183208a 5559175i bk9: 180660a 5490546i bk10: 191386a 4637994i bk11: 182012a 5059522i bk12: 183176a 4800132i bk13: 181220a 4713102i bk14: 184230a 4331299i bk15: 184280a 4093892i 
bw_dist = 0.067	0.214	0.304	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6083
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5911925 n_act=1597967 n_pre=1597954 n_req=1945530 n_req_1=208336 n_req_2=716334 n_req_3=1020860 n_rd=2898439 n_write=1408180 bw_util=0.5801 bw_util_1=0.06212 bw_util_2=0.2136 bw_util_3=0.3044 blp=9.922900 blp_1= 1.759318 blp_2= 3.577322 blp_3= 4.834703
 n_activity=13386837 dram_eff=0.5813 dram_eff_1=0.06225 dram_eff_2=0.214 dram_eff_3=0.305
bk0: 179670a 5861591i bk1: 178762a 5725526i bk2: 179874a 5486475i bk3: 178836a 5377346i bk4: 180376a 5091276i bk5: 182774a 4752364i bk6: 181474a 4632030i bk7: 184753a 4214574i bk8: 181946a 5698868i bk9: 181060a 5566910i bk10: 181664a 5353264i bk11: 179504a 5326306i bk12: 182630a 4947869i bk13: 180026a 4931690i bk14: 180687a 4715447i bk15: 184403a 4231037i 
bw_dist = 0.062	0.214	0.304	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 750571, Miss = 736519, Miss_rate = 0.981, Pending_hits = 1168, Reservation_fails = 780275
L2_cache_bank[1]: Access = 734365, Miss = 723751, Miss_rate = 0.986, Pending_hits = 649, Reservation_fails = 757946
L2_cache_bank[2]: Access = 734351, Miss = 724183, Miss_rate = 0.986, Pending_hits = 584, Reservation_fails = 644891
L2_cache_bank[3]: Access = 730861, Miss = 721012, Miss_rate = 0.987, Pending_hits = 489, Reservation_fails = 717748
L2_cache_bank[4]: Access = 735101, Miss = 725267, Miss_rate = 0.987, Pending_hits = 586, Reservation_fails = 522691
L2_cache_bank[5]: Access = 771801, Miss = 740321, Miss_rate = 0.959, Pending_hits = 995, Reservation_fails = 937091
L2_cache_bank[6]: Access = 731154, Miss = 721793, Miss_rate = 0.987, Pending_hits = 533, Reservation_fails = 603756
L2_cache_bank[7]: Access = 739031, Miss = 725857, Miss_rate = 0.982, Pending_hits = 716, Reservation_fails = 788114
L2_cache_bank[8]: Access = 752000, Miss = 738010, Miss_rate = 0.981, Pending_hits = 1054, Reservation_fails = 733296
L2_cache_bank[9]: Access = 738194, Miss = 726279, Miss_rate = 0.984, Pending_hits = 636, Reservation_fails = 695243
L2_cache_bank[10]: Access = 734172, Miss = 724177, Miss_rate = 0.986, Pending_hits = 679, Reservation_fails = 637011
L2_cache_bank[11]: Access = 737049, Miss = 725089, Miss_rate = 0.984, Pending_hits = 740, Reservation_fails = 765874
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 750571, Miss = 736519 (0.981), PendingHit = 1168 (0.00156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734365, Miss = 723751 (0.986), PendingHit = 649 (0.000884)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734351, Miss = 724183 (0.986), PendingHit = 584 (0.000795)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 730861, Miss = 721012 (0.987), PendingHit = 489 (0.000669)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 735101, Miss = 725267 (0.987), PendingHit = 586 (0.000797)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 771801, Miss = 740321 (0.959), PendingHit = 995 (0.00129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 731154, Miss = 721793 (0.987), PendingHit = 533 (0.000729)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 739031, Miss = 725857 (0.982), PendingHit = 716 (0.000969)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 752000, Miss = 738010 (0.981), PendingHit = 1054 (0.0014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 738194, Miss = 726279 (0.984), PendingHit = 636 (0.000862)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734172, Miss = 724177 (0.986), PendingHit = 679 (0.000925)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 737049, Miss = 725089 (0.984), PendingHit = 740 (0.001)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 2981059
Stream 1: Misses  = 2828805
Stream 2: Accesses  = 2998991
Stream 2: Misses  = 2997287
Stream 3: Accesses  = 5889659
Stream 3: Misses  = 5734971
Stream 1+2: Accesses  = 5980050
Stream 1+2: Misses  = 5826092
Stream 1+2+3: Accesses  = 11869709
Stream 1+2+3: Misses  = 11561063
Total Accesses  = 8888650
MPKI-CORES
CORE_L2MPKI_0	88.654
CORE_L2MPKI_1	91.387
CORE_L2MPKI_2	91.187
CORE_L2MPKI_3	90.088
CORE_L2MPKI_4	91.147
CORE_L2MPKI_5	91.260
CORE_L2MPKI_6	88.772
CORE_L2MPKI_7	89.694
CORE_L2MPKI_8	90.749
CORE_L2MPKI_9	89.255
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.908
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	119733
CORE_MISSES_1	129781
CORE_MISSES_2	128128
CORE_MISSES_3	131532
CORE_MISSES_4	132941
CORE_MISSES_5	134822
CORE_MISSES_6	125110
CORE_MISSES_7	133290
CORE_MISSES_8	124914
CORE_MISSES_9	125465
CORE_MISSES_10	150567
CORE_MISSES_11	154223
CORE_MISSES_12	158027
CORE_MISSES_13	150834
CORE_MISSES_14	156681
CORE_MISSES_15	154023
CORE_MISSES_16	156890
CORE_MISSES_17	154615
CORE_MISSES_18	154262
CORE_MISSES_19	152967
CORE_MISSES_20	152831
CORE_MISSES_21	152577
CORE_MISSES_22	155056
CORE_MISSES_23	152782
CORE_MISSES_24	152622
CORE_MISSES_25	149196
CORE_MISSES_26	153704
CORE_MISSES_27	154133
CORE_MISSES_28	153368
CORE_MISSES_29	151982
CORE_MISSES_30	147838
CORE_MISSES_31	145893
CORE_MISSES_32	149108
CORE_MISSES_33	147131
CORE_MISSES_34	146472
CORE_MISSES_35	146528
CORE_MISSES_36	147167
CORE_MISSES_37	145869
CORE_MISSES_38	146485
CORE_MISSES_39	146545
CORE_MISSES_40	145201
CORE_MISSES_41	146472
CORE_MISSES_42	143932
CORE_MISSES_43	144566
CORE_MISSES_44	145812
CORE_MISSES_45	144526
CORE_MISSES_46	143970
CORE_MISSES_47	148405
CORE_MISSES_48	147782
CORE_MISSES_49	139981
CORE_MISSES_50	145165
CORE_MISSES_51	147081
CORE_MISSES_52	142585
CORE_MISSES_53	145761
CORE_MISSES_54	142543
CORE_MISSES_55	146463
CORE_MISSES_56	148420
CORE_MISSES_57	147740
CORE_MISSES_58	143920
CORE_MISSES_59	145841
L2_MISSES = 8732258
L2_total_cache_accesses = 8888650
L2_total_cache_misses = 8732258
L2_total_cache_miss_rate = 0.9824
L2_total_cache_pending_hits = 8829
L2_total_cache_reservation_fails = 8583936
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 143752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5753772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5643318
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2978253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2907612
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3755
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 232
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32906
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28235188
icnt_total_pkts_simt_to_mem=22253900
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4021
gpu_ipc_2 =     189.3884
gpu_ipc_3 =     270.2831
gpu_tot_sim_cycle_stream_1 = 10162473
gpu_tot_sim_cycle_stream_2 = 10160819
gpu_tot_sim_cycle_stream_3 = 10141013
gpu_sim_insn_1 = 14249280
gpu_sim_insn_2 = 1924341536
gpu_sim_insn_3 = 2740944640
gpu_sim_cycle = 10162474
gpu_sim_insn = 4679535456
gpu_ipc =     460.4721
gpu_tot_sim_cycle = 10162474
gpu_tot_sim_insn = 4679535456
gpu_tot_ipc =     460.4721
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 49532233
gpu_stall_icnt2sh    = 165838
gpu_total_sim_rate=250055

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 73957874
	L1I_total_cache_misses = 60242
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 84999
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 150586, Miss = 150586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9194815
	L1D_cache_core[11]: Access = 154247, Miss = 154247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9205197
	L1D_cache_core[12]: Access = 158050, Miss = 158050, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9230320
	L1D_cache_core[13]: Access = 150851, Miss = 150851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9194827
	L1D_cache_core[14]: Access = 156706, Miss = 156706, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9191574
	L1D_cache_core[15]: Access = 154048, Miss = 154048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9169059
	L1D_cache_core[16]: Access = 156909, Miss = 156909, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9233603
	L1D_cache_core[17]: Access = 154643, Miss = 154643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9252219
	L1D_cache_core[18]: Access = 154296, Miss = 154296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9200394
	L1D_cache_core[19]: Access = 152997, Miss = 152997, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9260061
	L1D_cache_core[20]: Access = 152851, Miss = 152851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9216410
	L1D_cache_core[21]: Access = 152607, Miss = 152607, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9215678
	L1D_cache_core[22]: Access = 155081, Miss = 155081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9214892
	L1D_cache_core[23]: Access = 152805, Miss = 152805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9234399
	L1D_cache_core[24]: Access = 152646, Miss = 152646, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9261100
	L1D_cache_core[25]: Access = 149223, Miss = 149223, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9223662
	L1D_cache_core[26]: Access = 153731, Miss = 153731, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9238002
	L1D_cache_core[27]: Access = 154154, Miss = 154154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9252596
	L1D_cache_core[28]: Access = 153395, Miss = 153395, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9245860
	L1D_cache_core[29]: Access = 152007, Miss = 152007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9178334
	L1D_cache_core[30]: Access = 147820, Miss = 147820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9046503
	L1D_cache_core[31]: Access = 145880, Miss = 145880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9021796
	L1D_cache_core[32]: Access = 149100, Miss = 149100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8936523
	L1D_cache_core[33]: Access = 147120, Miss = 147120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8999803
	L1D_cache_core[34]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8907210
	L1D_cache_core[35]: Access = 146520, Miss = 146520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8959097
	L1D_cache_core[36]: Access = 147160, Miss = 147160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8981278
	L1D_cache_core[37]: Access = 145860, Miss = 145860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8953192
	L1D_cache_core[38]: Access = 146480, Miss = 146480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8881814
	L1D_cache_core[39]: Access = 146540, Miss = 146540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8918304
	L1D_cache_core[40]: Access = 145180, Miss = 145180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8924964
	L1D_cache_core[41]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9006245
	L1D_cache_core[42]: Access = 143920, Miss = 143920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9004992
	L1D_cache_core[43]: Access = 144560, Miss = 144560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9026848
	L1D_cache_core[44]: Access = 145800, Miss = 145800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9049896
	L1D_cache_core[45]: Access = 144520, Miss = 144520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8861067
	L1D_cache_core[46]: Access = 143960, Miss = 143960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8946307
	L1D_cache_core[47]: Access = 148400, Miss = 148400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8878231
	L1D_cache_core[48]: Access = 147780, Miss = 147780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8948267
	L1D_cache_core[49]: Access = 139980, Miss = 139980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8902838
	L1D_cache_core[50]: Access = 145160, Miss = 145160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9021295
	L1D_cache_core[51]: Access = 147080, Miss = 147080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9034858
	L1D_cache_core[52]: Access = 142580, Miss = 142580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9000568
	L1D_cache_core[53]: Access = 145760, Miss = 145760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8979679
	L1D_cache_core[54]: Access = 142540, Miss = 142540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8897164
	L1D_cache_core[55]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8937344
	L1D_cache_core[56]: Access = 148420, Miss = 148420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8892364
	L1D_cache_core[57]: Access = 147740, Miss = 147740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8878002
	L1D_cache_core[58]: Access = 143920, Miss = 143920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8845522
	L1D_cache_core[59]: Access = 145840, Miss = 145840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986594
	L1D_total_cache_accesses = 7448331
	L1D_total_cache_misses = 7448331
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 453046596
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 369358
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4469867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 366158915
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 368238
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2978464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86887681
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73897632
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60242
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 84999
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1889, 1262, 1262, 1262, 1262, 1215, 1262, 1082, 1262, 821, 1262, 707, 1262, 643, 1262, 642, 1262, 640, 
gpgpu_n_tot_thrd_icount = 4682509216
gpgpu_n_tot_w_icount = 146328413
gpgpu_n_stall_shd_mem = 554608504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5906314
gpgpu_n_mem_write_global = 2978396
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 144457856
gpgpu_n_store_insn = 95310944
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11819520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 554608504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:836352288	W0_Idle:91534868	W0_Scoreboard:145280631	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:146329093
Warp Occupancy Distribution:
Stall:288538527	W0_Idle:57434324	W0_Scoreboard:29846486	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30679623
Warp Occupancy Distribution:
Stall:276086270	W0_Idle:15095197	W0_Scoreboard:56599123	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58718370
warp_utilization0: 0.119991
warp_utilization1: 0.075473
warp_utilization2: 0.144449
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35758384 {8:4469798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 405061856 {136:2978396,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 57927200 {40:1429564,72:3138,136:3814,}
traffic_breakdown_coretomem[INST_ACC_R] = 35600 {8:4450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 607849552 {136:4469482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23825584 {8:2978198,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 57917960 {40:1429333,72:3138,136:3814,}
traffic_breakdown_memtocore[INST_ACC_R] = 605200 {136:4450,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1444 
averagemflatency_1 = 1321 
averagemflatency_2= 1496 
averagemflatency_3 = 1516 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 10162473 
mrq_lat_table:3582500 	106947 	178545 	405283 	1206804 	2074467 	2783604 	2118538 	526787 	9100 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24686 	197913 	1952719 	5414388 	1290876 	3442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36511 	48335 	185436 	340006 	449244 	1221616 	3387584 	2987683 	231210 	1362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5152570 	746310 	6654 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	510080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	811 	19468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        30        32        40        22        20        22        26        26        16        36        30        22        16        14        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        16        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337727  1.347170  1.352691  1.359755  1.342813  1.349769  1.347480  1.351389  1.338369  1.347956  1.343674  1.347600  1.342719  1.352757  1.346942  1.353464 
dram[1]:  1.346258  1.355868  1.350099  1.357975  1.346351  1.347173  1.347168  1.349308  1.339833  1.341230  1.345517  1.349834  1.348114  1.347688  1.349608  1.349617 
dram[2]:  1.348103  1.345968  1.358423  1.353702  1.345716  1.333174  1.350997  1.346907  1.343560  1.343637  1.346071  1.342116  1.347465  1.341397  1.355671  1.344534 
dram[3]:  1.356298  1.352105  1.351738  1.353668  1.348049  1.340763  1.351094  1.343597  1.342654  1.341286  1.341716  1.345613  1.345487  1.350562  1.346877  1.343904 
dram[4]:  1.343527  1.355019  1.347500  1.359989  1.347100  1.344693  1.346533  1.354133  1.341475  1.350484  1.328437  1.347149  1.344872  1.353033  1.344361  1.347233 
dram[5]:  1.348479  1.350782  1.349827  1.352492  1.348298  1.346082  1.349430  1.344498  1.341334  1.345555  1.343527  1.350020  1.344669  1.350014  1.350233  1.345852 
average row locality = 12992587/9643207 = 1.347330
average row locality_1 = 4745497/3964533 = 1.196988
average row locality_2 = 4204307/2901876 = 1.448824
average row locality_3 = 4042783/2776798 = 1.455915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     93282     90764     90123     88752     91948     90568     92411     91455     92654     90165     91913     90937     92484     90535     91702     90572 
dram[1]:     90053     88659     89710     88509     90397     90406     90988     91049     91326     90870     90697     90281     90475     90663     90534     90573 
dram[2]:     90468     91429     88843     90236     91616     95761     91110     93230     91046     91311     90883     92256     91467     93272     89831     92824 
dram[3]:     88447     89282     89447     89167     90329     92072     90393     92370     90324     90929     91276     90308     90763     89915     90810     91793 
dram[4]:     91804     89847     91005     88922     91562     92361     92613     91058     91606     90331     95694     91007     91590     90611     92116     92140 
dram[5]:     89835     89383     89938     89418     90188     91387     90737     92381     90973     90530     90834     89752     91318     90013     90344     92203 
total reads: 8732164
bank skew: 95761/88447 = 1.08
chip skew: 1465583/1445190 = 1.01
number of total write accesses:
dram[0]:     46671     44143     43535     42104     45364     43977     45798     44838     46085     43590     45346     44358     45902     43952     45150     44008 
dram[1]:     43446     42044     43133     41878     43818     43829     44393     44462     44797     44330     44144     43717     43909     44095     44001     44029 
dram[2]:     43857     44818     42258     43591     45024     49162     44495     46614     44495     44743     44315     45688     44883     46685     43285     46268 
dram[3]:     41839     42678     42876     42549     43757     45501     43797     45780     43791     44399     44715     43750     44189     43349     44276     45257 
dram[4]:     45174     43224     44409     42323     44973     45782     45991     44446     45039     43765     49111     44435     45016     44033     45558     45589 
dram[5]:     43214     42793     43321     42849     43605     44815     44148     45794     44432     44004     44265     43198     44750     43448     43803     45660 
total reads: 4260497
bank skew: 49162/41839 = 1.18
chip skew: 720181/700025 = 1.03
average mf latency per bank:
dram[0]:       1018       941      1021       951      1026       954      1027       961      1006       939      1015       942      1018       953      1031       962
dram[1]:        913       911       920       918       928       917       928       924       908       903       916       910       920       915       932       923
dram[2]:        976      1142       990      1152       986      1364       994      1161       974      1142       979      1145       986      1153       999      1162
dram[3]:        919       963       917       968       927       979       929       975       913       958       915       965       921       973       930       985
dram[4]:       1033      1025      1037      1031      1043      1034      1050      1041      1031      1023      1045      1024      1040      1033      1050      1044
dram[5]:        933       956       941       960       945       964       949       970       931       949       935       958       940       964       952       973
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5836104 n_act=1614115 n_pre=1614100 n_req=1956727 n_req_1=218974 n_req_2=716869 n_req_3=1020884 n_rd=2920516 n_write=1429630 bw_util=0.5835 bw_util_1=0.06529 bw_util_2=0.2138 bw_util_3=0.3044 blp=10.101341 blp_1= 1.774347 blp_2= 3.576089 blp_3= 4.862576
 n_activity=13402941 dram_eff=0.584 dram_eff_1=0.06535 dram_eff_2=0.2139 dram_eff_3=0.3047
bk0: 186564a 5380460i bk1: 181528a 5475245i bk2: 180246a 5402120i bk3: 177504a 5408832i bk4: 183896a 4797535i bk5: 181136a 4757618i bk6: 184818a 4333412i bk7: 182910a 4231233i bk8: 185306a 5430779i bk9: 180330a 5542752i bk10: 183826a 5164389i bk11: 181874a 5089200i bk12: 184962a 4720877i bk13: 181070a 4784269i bk14: 183404a 4417435i bk15: 181142a 4358885i 
bw_dist = 0.065	0.214	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4226
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5941677 n_act=1591196 n_pre=1591183 n_req=1941516 n_req_1=204239 n_req_2=716399 n_req_3=1020878 n_rd=2890365 n_write=1400044 bw_util=0.5789 bw_util_1=0.0609 bw_util_2=0.2136 bw_util_3=0.3044 blp=9.836687 blp_1= 1.748090 blp_2= 3.564155 blp_3= 4.818344
 n_activity=13384817 dram_eff=0.5802 dram_eff_1=0.06104 dram_eff_2=0.2141 dram_eff_3=0.3051
bk0: 180104a 5883113i bk1: 177318a 5857745i bk2: 179420a 5555849i bk3: 177014a 5544818i bk4: 180794a 5117434i bk5: 180812a 4921339i bk6: 181976a 4660642i bk7: 182098a 4444288i bk8: 182650a 5699026i bk9: 181740a 5523622i bk10: 181394a 5404028i bk11: 180562a 5309626i bk12: 180950a 5095571i bk13: 181326a 4890288i bk14: 181065a 4694309i bk15: 181142a 4507604i 
bw_dist = 0.061	0.214	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7915
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5796594 n_act=1623197 n_pre=1623181 n_req=1962004 n_req_1=224347 n_req_2=716783 n_req_3=1020874 n_rd=2931142 n_write=1440351 bw_util=0.585 bw_util_1=0.0669 bw_util_2=0.2137 bw_util_3=0.3044 blp=10.196754 blp_1= 1.809048 blp_2= 3.609136 blp_3= 4.878952
 n_activity=13408654 dram_eff=0.5853 dram_eff_1=0.06693 dram_eff_2=0.2138 dram_eff_3=0.3045
bk0: 180936a 5712687i bk1: 182858a 5380162i bk2: 177676a 5526827i bk3: 180472a 5169950i bk4: 183232a 4805291i bk5: 191520a 4029190i bk6: 182220a 4474044i bk7: 186458a 3958060i bk8: 182092a 5607006i bk9: 182622a 5369773i bk10: 181766a 5252409i bk11: 184512a 4877280i bk12: 182934a 4802190i bk13: 186536a 4348089i bk14: 179662a 4618680i bk15: 185646a 3997950i 
bw_dist = 0.067	0.214	0.304	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7024
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5922149 n_act=1596063 n_pre=1596048 n_req=1943901 n_req_1=206739 n_req_2=716288 n_req_3=1020874 n_rd=2895216 n_write=1404989 bw_util=0.5796 bw_util_1=0.06165 bw_util_2=0.2136 bw_util_3=0.3044 blp=9.890830 blp_1= 1.757120 blp_2= 3.575529 blp_3= 4.822940
 n_activity=13386003 dram_eff=0.5809 dram_eff_1=0.06178 dram_eff_2=0.214 dram_eff_3=0.3051
bk0: 176894a 6051515i bk1: 178554a 5761962i bk2: 178894a 5577326i bk3: 178334a 5438519i bk4: 180656a 5100717i bk5: 184144a 4678523i bk6: 180784a 4700999i bk7: 184736a 4237739i bk8: 180646a 5779084i bk9: 181852a 5527283i bk10: 182552a 5320093i bk11: 180616a 5258404i bk12: 181524a 5038194i bk13: 179828a 4961976i bk14: 181616a 4646006i bk15: 183586a 4279372i 
bw_dist = 0.062	0.214	0.304	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9043
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5806949 n_act=1620659 n_pre=1620643 n_req=1960711 n_req_1=223057 n_req_2=716822 n_req_3=1020832 n_rd=2928492 n_write=1437722 bw_util=0.5846 bw_util_1=0.06651 bw_util_2=0.2137 bw_util_3=0.3044 blp=10.166286 blp_1= 1.791184 blp_2= 3.587442 blp_3= 4.870224
 n_activity=13406689 dram_eff=0.585 dram_eff_1=0.06655 dram_eff_2=0.2139 dram_eff_3=0.3046
bk0: 183608a 5551658i bk1: 179694a 5595851i bk2: 182006a 5278114i bk3: 177838a 5371932i bk4: 183120a 4831124i bk5: 184720a 4507699i bk6: 185226a 4273199i bk7: 182108a 4272473i bk8: 183208a 5559175i bk9: 180660a 5490546i bk10: 191386a 4637994i bk11: 182012a 5059522i bk12: 183176a 4800132i bk13: 181220a 4713102i bk14: 184230a 4331299i bk15: 184280a 4093892i 
bw_dist = 0.067	0.214	0.304	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6083
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13414465 n_nop=5911925 n_act=1597967 n_pre=1597954 n_req=1945530 n_req_1=208336 n_req_2=716334 n_req_3=1020860 n_rd=2898439 n_write=1408180 bw_util=0.5801 bw_util_1=0.06212 bw_util_2=0.2136 bw_util_3=0.3044 blp=9.922900 blp_1= 1.759318 blp_2= 3.577322 blp_3= 4.834703
 n_activity=13386837 dram_eff=0.5813 dram_eff_1=0.06225 dram_eff_2=0.214 dram_eff_3=0.305
bk0: 179670a 5861591i bk1: 178762a 5725526i bk2: 179874a 5486475i bk3: 178836a 5377346i bk4: 180376a 5091276i bk5: 182774a 4752364i bk6: 181474a 4632030i bk7: 184753a 4214574i bk8: 181946a 5698868i bk9: 181060a 5566910i bk10: 181664a 5353264i bk11: 179504a 5326306i bk12: 182630a 4947869i bk13: 180026a 4931690i bk14: 180687a 4715447i bk15: 184403a 4231037i 
bw_dist = 0.062	0.214	0.304	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 750571, Miss = 736519, Miss_rate = 0.981, Pending_hits = 1168, Reservation_fails = 780275
L2_cache_bank[1]: Access = 734365, Miss = 723751, Miss_rate = 0.986, Pending_hits = 649, Reservation_fails = 757946
L2_cache_bank[2]: Access = 734351, Miss = 724183, Miss_rate = 0.986, Pending_hits = 584, Reservation_fails = 644891
L2_cache_bank[3]: Access = 730861, Miss = 721012, Miss_rate = 0.987, Pending_hits = 489, Reservation_fails = 717748
L2_cache_bank[4]: Access = 735101, Miss = 725267, Miss_rate = 0.987, Pending_hits = 586, Reservation_fails = 522691
L2_cache_bank[5]: Access = 771801, Miss = 740321, Miss_rate = 0.959, Pending_hits = 995, Reservation_fails = 937091
L2_cache_bank[6]: Access = 731154, Miss = 721793, Miss_rate = 0.987, Pending_hits = 533, Reservation_fails = 603756
L2_cache_bank[7]: Access = 739031, Miss = 725857, Miss_rate = 0.982, Pending_hits = 716, Reservation_fails = 788114
L2_cache_bank[8]: Access = 752000, Miss = 738010, Miss_rate = 0.981, Pending_hits = 1054, Reservation_fails = 733296
L2_cache_bank[9]: Access = 738194, Miss = 726279, Miss_rate = 0.984, Pending_hits = 636, Reservation_fails = 695243
L2_cache_bank[10]: Access = 734172, Miss = 724177, Miss_rate = 0.986, Pending_hits = 679, Reservation_fails = 637011
L2_cache_bank[11]: Access = 737049, Miss = 725089, Miss_rate = 0.984, Pending_hits = 740, Reservation_fails = 765874
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 750571, Miss = 736519 (0.981), PendingHit = 1168 (0.00156)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734365, Miss = 723751 (0.986), PendingHit = 649 (0.000884)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734351, Miss = 724183 (0.986), PendingHit = 584 (0.000795)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 730861, Miss = 721012 (0.987), PendingHit = 489 (0.000669)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 735101, Miss = 725267 (0.987), PendingHit = 586 (0.000797)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 771801, Miss = 740321 (0.959), PendingHit = 995 (0.00129)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 731154, Miss = 721793 (0.987), PendingHit = 533 (0.000729)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 739031, Miss = 725857 (0.982), PendingHit = 716 (0.000969)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 752000, Miss = 738010 (0.981), PendingHit = 1054 (0.0014)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 738194, Miss = 726279 (0.984), PendingHit = 636 (0.000862)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 734172, Miss = 724177 (0.986), PendingHit = 679 (0.000925)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 737049, Miss = 725089 (0.984), PendingHit = 740 (0.001)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 2981059
Stream 1: Misses  = 2828805
Stream 2: Accesses  = 2998991
Stream 2: Misses  = 2997287
Stream 3: Accesses  = 5889659
Stream 3: Misses  = 5734971
Stream 1+2: Accesses  = 5980050
Stream 1+2: Misses  = 5826092
Stream 1+2+3: Accesses  = 11869709
Stream 1+2+3: Misses  = 11561063
Total Accesses  = 8888650
MPKI-CORES
CORE_L2MPKI_0	88.654
CORE_L2MPKI_1	91.387
CORE_L2MPKI_2	91.187
CORE_L2MPKI_3	90.088
CORE_L2MPKI_4	91.147
CORE_L2MPKI_5	91.260
CORE_L2MPKI_6	88.772
CORE_L2MPKI_7	89.694
CORE_L2MPKI_8	90.749
CORE_L2MPKI_9	89.255
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.908
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	119733
CORE_MISSES_1	129781
CORE_MISSES_2	128128
CORE_MISSES_3	131532
CORE_MISSES_4	132941
CORE_MISSES_5	134822
CORE_MISSES_6	125110
CORE_MISSES_7	133290
CORE_MISSES_8	124914
CORE_MISSES_9	125465
CORE_MISSES_10	150567
CORE_MISSES_11	154223
CORE_MISSES_12	158027
CORE_MISSES_13	150834
CORE_MISSES_14	156681
CORE_MISSES_15	154023
CORE_MISSES_16	156890
CORE_MISSES_17	154615
CORE_MISSES_18	154262
CORE_MISSES_19	152967
CORE_MISSES_20	152831
CORE_MISSES_21	152577
CORE_MISSES_22	155056
CORE_MISSES_23	152782
CORE_MISSES_24	152622
CORE_MISSES_25	149196
CORE_MISSES_26	153704
CORE_MISSES_27	154133
CORE_MISSES_28	153368
CORE_MISSES_29	151982
CORE_MISSES_30	147838
CORE_MISSES_31	145893
CORE_MISSES_32	149108
CORE_MISSES_33	147131
CORE_MISSES_34	146472
CORE_MISSES_35	146528
CORE_MISSES_36	147167
CORE_MISSES_37	145869
CORE_MISSES_38	146485
CORE_MISSES_39	146545
CORE_MISSES_40	145201
CORE_MISSES_41	146472
CORE_MISSES_42	143932
CORE_MISSES_43	144566
CORE_MISSES_44	145812
CORE_MISSES_45	144526
CORE_MISSES_46	143970
CORE_MISSES_47	148405
CORE_MISSES_48	147782
CORE_MISSES_49	139981
CORE_MISSES_50	145165
CORE_MISSES_51	147081
CORE_MISSES_52	142585
CORE_MISSES_53	145761
CORE_MISSES_54	142543
CORE_MISSES_55	146463
CORE_MISSES_56	148420
CORE_MISSES_57	147740
CORE_MISSES_58	143920
CORE_MISSES_59	145841
L2_MISSES = 8732258
L2_total_cache_accesses = 8888650
L2_total_cache_misses = 8732258
L2_total_cache_miss_rate = 0.9824
L2_total_cache_pending_hits = 8829
L2_total_cache_reservation_fails = 8583936
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 143752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5753772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5643318
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2978253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2907612
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3755
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 232
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32906
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28235188
icnt_total_pkts_simt_to_mem=22253900
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4067
gpu_ipc_2 =     188.8652
gpu_ipc_3 =     270.0303
gpu_tot_sim_cycle_stream_1 = 10897006
gpu_tot_sim_cycle_stream_2 = 10895352
gpu_tot_sim_cycle_stream_3 = 10875544
gpu_sim_insn_1 = 15328480
gpu_sim_insn_2 = 2057752832
gpu_sim_insn_3 = 2936726400
gpu_sim_cycle = 10897007
gpu_sim_insn = 5009807712
gpu_ipc =     459.7416
gpu_tot_sim_cycle = 10897007
gpu_tot_sim_insn = 5009807712
gpu_tot_ipc =     459.7416
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 53063515
gpu_stall_icnt2sh    = 175748
gpu_total_sim_rate=250515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79178005
	L1I_total_cache_misses = 64861
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 102323
L1D_cache:
	L1D_cache_core[0]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 161152, Miss = 161152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9833998
	L1D_cache_core[11]: Access = 165752, Miss = 165752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9836610
	L1D_cache_core[12]: Access = 168573, Miss = 168573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9865070
	L1D_cache_core[13]: Access = 161798, Miss = 161798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9837780
	L1D_cache_core[14]: Access = 166890, Miss = 166890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9821341
	L1D_cache_core[15]: Access = 163729, Miss = 163729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9820218
	L1D_cache_core[16]: Access = 168286, Miss = 168286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9866806
	L1D_cache_core[17]: Access = 165941, Miss = 165941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9863125
	L1D_cache_core[18]: Access = 165391, Miss = 165391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9847905
	L1D_cache_core[19]: Access = 163397, Miss = 163397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9907468
	L1D_cache_core[20]: Access = 164241, Miss = 164241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9878615
	L1D_cache_core[21]: Access = 163037, Miss = 163037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9885666
	L1D_cache_core[22]: Access = 165723, Miss = 165723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9864638
	L1D_cache_core[23]: Access = 163896, Miss = 163896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9831430
	L1D_cache_core[24]: Access = 163101, Miss = 163101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9881105
	L1D_cache_core[25]: Access = 159674, Miss = 159674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9893505
	L1D_cache_core[26]: Access = 164033, Miss = 164033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9892958
	L1D_cache_core[27]: Access = 164016, Miss = 164016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9923006
	L1D_cache_core[28]: Access = 163753, Miss = 163753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9919768
	L1D_cache_core[29]: Access = 162324, Miss = 162324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9837372
	L1D_cache_core[30]: Access = 157580, Miss = 157580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9670205
	L1D_cache_core[31]: Access = 156960, Miss = 156960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9684142
	L1D_cache_core[32]: Access = 160840, Miss = 160840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9578983
	L1D_cache_core[33]: Access = 156880, Miss = 156880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9670556
	L1D_cache_core[34]: Access = 156860, Miss = 156860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9568649
	L1D_cache_core[35]: Access = 156940, Miss = 156940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9601186
	L1D_cache_core[36]: Access = 156920, Miss = 156920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9635071
	L1D_cache_core[37]: Access = 156280, Miss = 156280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9611232
	L1D_cache_core[38]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9538806
	L1D_cache_core[39]: Access = 156960, Miss = 156960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9560430
	L1D_cache_core[40]: Access = 156260, Miss = 156260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9584177
	L1D_cache_core[41]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9654083
	L1D_cache_core[42]: Access = 155000, Miss = 155000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9663981
	L1D_cache_core[43]: Access = 153680, Miss = 153680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9657427
	L1D_cache_core[44]: Access = 156860, Miss = 156860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9703624
	L1D_cache_core[45]: Access = 154280, Miss = 154280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9517521
	L1D_cache_core[46]: Access = 155020, Miss = 155020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9605906
	L1D_cache_core[47]: Access = 158800, Miss = 158800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9533677
	L1D_cache_core[48]: Access = 158200, Miss = 158200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9593865
	L1D_cache_core[49]: Access = 149740, Miss = 149740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9545976
	L1D_cache_core[50]: Access = 155580, Miss = 155580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9661589
	L1D_cache_core[51]: Access = 156200, Miss = 156200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9676941
	L1D_cache_core[52]: Access = 152980, Miss = 152980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9664451
	L1D_cache_core[53]: Access = 157500, Miss = 157500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9620078
	L1D_cache_core[54]: Access = 153600, Miss = 153600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9543582
	L1D_cache_core[55]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9570315
	L1D_cache_core[56]: Access = 158180, Miss = 158180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9523276
	L1D_cache_core[57]: Access = 159480, Miss = 159480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9518173
	L1D_cache_core[58]: Access = 154320, Miss = 154320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9484259
	L1D_cache_core[59]: Access = 156260, Miss = 156260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9653324
	L1D_total_cache_accesses = 7973819
	L1D_total_cache_misses = 7973819
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 485408898
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 395242
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4785209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 392346792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 394122
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3188610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93062106
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 79113144
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64861
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 102323
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1281, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1732, 1262, 1718, 1262, 1274, 1262, 1274, 1262, 1262, 1182, 1262, 1086, 1262, 1063, 1262, 911, 
gpgpu_n_tot_thrd_icount = 5012990816
gpgpu_n_tot_w_icount = 156655963
gpgpu_n_stall_shd_mem = 594312492
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6331007
gpgpu_n_mem_write_global = 3188541
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 154656384
gpgpu_n_store_insn = 102035712
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12647744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 594312492
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:895256130	W0_Idle:99506901	W0_Scoreboard:156221217	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156656592
Warp Occupancy Distribution:
Stall:307887161	W0_Idle:62971853	W0_Scoreboard:32200210	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32821056
Warp Occupancy Distribution:
Stall:295921791	W0_Idle:16239364	W0_Scoreboard:60895777	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62823348
warp_utilization0: 0.119801
warp_utilization1: 0.075298
warp_utilization2: 0.144130
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38281048 {8:4785131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433641576 {136:3188541,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 62306272 {40:1538858,72:3164,136:3854,}
traffic_breakdown_coretomem[INST_ACC_R] = 38480 {8:4810,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 650738512 {136:4784842,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25506824 {8:3188353,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 62296952 {40:1538625,72:3164,136:3854,}
traffic_breakdown_memtocore[INST_ACC_R] = 654160 {136:4810,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1444 
averagemflatency_1 = 1320 
averagemflatency_2= 1498 
averagemflatency_3 = 1517 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 10897006 
mrq_lat_table:3841223 	114837 	191755 	434705 	1293540 	2224701 	2984346 	2271238 	565498 	9747 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25759 	211500 	2094123 	5797763 	1386159 	3593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38738 	51547 	197921 	364517 	482967 	1309728 	3627308 	3201348 	248730 	1372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5525945 	797524 	6783 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	720235 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	858 	20891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        20        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337518  1.346809  1.352371  1.358760  1.342370  1.349183  1.346766  1.350841  1.337659  1.346977  1.343169  1.346352  1.342930  1.352361  1.346474  1.353132 
dram[1]:  1.345916  1.355340  1.350359  1.356967  1.345855  1.346387  1.346110  1.349065  1.339012  1.340704  1.344329  1.348884  1.348082  1.347168  1.349069  1.349335 
dram[2]:  1.347778  1.345601  1.357789  1.353244  1.344951  1.332904  1.350193  1.346436  1.342312  1.342877  1.344743  1.341510  1.347177  1.341241  1.354476  1.343964 
dram[3]:  1.355326  1.351658  1.351964  1.353356  1.347008  1.340286  1.349861  1.343144  1.341943  1.341184  1.340835  1.344275  1.344913  1.350036  1.346294  1.343036 
dram[4]:  1.343546  1.354224  1.347919  1.358762  1.346074  1.343999  1.346126  1.352763  1.341470  1.350154  1.328478  1.346111  1.344464  1.351710  1.343754  1.347128 
dram[5]:  1.347314  1.350162  1.349254  1.351944  1.347274  1.345648  1.348766  1.343863  1.340563  1.344649  1.342148  1.348790  1.344418  1.350160  1.348943  1.345157 
average row locality = 13931605/10344841 = 1.346720
average row locality_1 = 5100623/4264003 = 1.196205
average row locality_2 = 4498227/3104734 = 1.448828
average row locality_3 = 4332755/2976104 = 1.455848
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99849     97257     96580     95205     98516     97015     98979     97921     99252     96688     98444     97519     99007     97030     98305     97111 
dram[1]:     96528     95053     96072     94944     96855     96824     97604     97550     97892     97429     97239     96811     96964     97235     97076     97060 
dram[2]:     96967     97944     95226     96729     98169    102459     97703     99824     97688     97908     97495     98866     98010     99948     96387     99538 
dram[3]:     94874     95706     95829     95618     96778     98605     96935     98932     96898     97489     97759     96898     97322     96402     97418     98438 
dram[4]:     98231     96337     97431     95351     98039     98892     99152     97710     98108     96795    102313     97612     98206     97317     98685     98805 
dram[5]:     96321     95816     96350     95862     96677     97869     97272     99020     97533     97062     97460     96321     97851     96476     97057     98897 
total reads: 9359404
bank skew: 102459/94874 = 1.08
chip skew: 1570861/1549136 = 1.01
number of total write accesses:
dram[0]:     49941     47358     46701     45269     48640     47125     49076     48032     49390     46831     48590     47651     49147     47182     48458     47261 
dram[1]:     46629     45166     46214     45038     46998     46958     47719     47690     48072     47607     47392     46948     47120     47405     47246     47223 
dram[2]:     47041     48049     45354     46817     48276     52572     47787     49929     47826     48048     47623     49006     48152     50110     46538     49693 
dram[3]:     44975     45822     45969     45720     46912     48738     47052     49067     47067     47666     47904     47052     47474     46581     47590     48612 
dram[4]:     48323     46430     47566     45486     48154     49003     49256     47823     48246     46941     52446     47737     48351     47465     48834     48953 
dram[5]:     46432     45929     46451     46007     46807     48006     47399     49161     47713     47243     47598     46474     48015     46646     47230     49073 
total reads: 4572297
bank skew: 52572/44975 = 1.17
chip skew: 772821/751425 = 1.03
average mf latency per bank:
dram[0]:       1013       938      1016       947      1020       951      1022       957      1001       936      1010       939      1013       949      1025       958
dram[1]:        911       910       918       917       926       917       926       924       906       903       914       910       918       914       930       923
dram[2]:        980      1142       995      1152       991      1353       998      1161       978      1144       984      1146       990      1152      1003      1163
dram[3]:        919       966       918       971       926       981       929       977       913       961       915       968       921       975       930       987
dram[4]:       1028      1025      1032      1031      1037      1035      1044      1041      1026      1024      1039      1025      1033      1033      1044      1044
dram[5]:        936       957       944       962       948       965       953       971       933       950       939       959       943       965       956       975
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6259974 n_act=1730738 n_pre=1730725 n_req=2096191 n_req_1=235757 n_req_2=766629 n_req_3=1093805 n_rd=3129329 n_write=1533282 bw_util=0.5829 bw_util_1=0.06556 bw_util_2=0.2132 bw_util_3=0.3042 blp=10.094038 blp_1= 1.777317 blp_2= 3.570715 blp_3= 4.857617
 n_activity=14371451 dram_eff=0.5834 dram_eff_1=0.06562 dram_eff_2=0.2134 dram_eff_3=0.3044
bk0: 199698a 5784746i bk1: 194514a 5872381i bk2: 193154a 5797308i bk3: 190410a 5793360i bk4: 197032a 5151246i bk5: 194030a 5114993i bk6: 197956a 4661817i bk7: 195842a 4556415i bk8: 198504a 5832673i bk9: 193376a 5942688i bk10: 196888a 5550795i bk11: 195036a 5452147i bk12: 198010a 5081200i bk13: 194055a 5133127i bk14: 196608a 4738633i bk15: 194216a 4673490i 
bw_dist = 0.066	0.213	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3985
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6368733 n_act=1707129 n_pre=1707117 n_req=2080475 n_req_1=220661 n_req_2=766018 n_req_3=1093796 n_rd=3098234 n_write=1502835 bw_util=0.5785 bw_util_1=0.06136 bw_util_2=0.213 bw_util_3=0.3042 blp=9.841773 blp_1= 1.752941 blp_2= 3.559553 blp_3= 4.813931
 n_activity=14352652 dram_eff=0.5798 dram_eff_1=0.0615 dram_eff_2=0.2135 dram_eff_3=0.3048
bk0: 193056a 6302598i bk1: 190098a 6273044i bk2: 192144a 5968455i bk3: 189888a 5931028i bk4: 193710a 5485306i bk5: 193648a 5280707i bk6: 195200a 4987009i bk7: 195096a 4762101i bk8: 195780a 6105580i bk9: 194856a 5915616i bk10: 194478a 5786395i bk11: 193616a 5680008i bk12: 193924a 5466378i bk13: 194470a 5229601i bk14: 194150a 5027112i bk15: 194120a 4836778i 
bw_dist = 0.061	0.213	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7958
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6214179 n_act=1741287 n_pre=1741271 n_req=2102347 n_req_1=241983 n_req_2=766568 n_req_3=1093796 n_rd=3141683 n_write=1545628 bw_util=0.5846 bw_util_1=0.06729 bw_util_2=0.2132 bw_util_3=0.3042 blp=10.197247 blp_1= 1.813974 blp_2= 3.605449 blp_3= 4.877648
 n_activity=14378223 dram_eff=0.5849 dram_eff_1=0.06732 dram_eff_2=0.2133 dram_eff_3=0.3043
bk0: 193929a 6125987i bk1: 195884a 5771971i bk2: 190450a 5924031i bk3: 193454a 5543188i bk4: 196336a 5162036i bk5: 204916a 4343281i bk6: 195406a 4790710i bk7: 199644a 4257352i bk8: 195372a 6000711i bk9: 195814a 5749723i bk10: 194990a 5615128i bk11: 197732a 5229119i bk12: 196020a 5155295i bk13: 199896a 4667708i bk14: 192770a 4938128i bk15: 199070a 4275508i 
bw_dist = 0.067	0.213	0.304	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7019
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6346595 n_act=1712657 n_pre=1712648 n_req=2083210 n_req_1=223466 n_req_2=765948 n_req_3=1093796 n_rd=3103770 n_write=1508378 bw_util=0.5793 bw_util_1=0.06214 bw_util_2=0.213 bw_util_3=0.3042 blp=9.898957 blp_1= 1.762316 blp_2= 3.570630 blp_3= 4.820119
 n_activity=14354194 dram_eff=0.5805 dram_eff_1=0.06227 dram_eff_2=0.2134 dram_eff_3=0.3048
bk0: 189746a 6476933i bk1: 191410a 6169240i bk2: 191658a 5980970i bk3: 191230a 5820708i bk4: 193552a 5472408i bk5: 197210a 5021182i bk6: 193868a 5025564i bk7: 197858a 4548761i bk8: 193796a 6182274i bk9: 194976a 5917063i bk10: 195516a 5710801i bk11: 193794a 5616905i bk12: 194644a 5393956i bk13: 192802a 5308649i bk14: 194836a 4964705i bk15: 196874a 4575491i 
bw_dist = 0.062	0.213	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9222
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6228514 n_act=1737801 n_pre=1737788 n_req=2100450 n_req_1=240175 n_req_2=766525 n_req_3=1093750 n_rd=3137937 n_write=1542008 bw_util=0.5841 bw_util_1=0.06679 bw_util_2=0.2132 bw_util_3=0.3042 blp=10.159257 blp_1= 1.794049 blp_2= 3.582868 blp_3= 4.864831
 n_activity=14375486 dram_eff=0.5844 dram_eff_1=0.06683 dram_eff_2=0.2133 dram_eff_3=0.3043
bk0: 196462a 5972302i bk1: 192672a 5998350i bk2: 194862a 5677087i bk3: 190700a 5757437i bk4: 196078a 5197556i bk5: 197782a 4853754i bk6: 198298a 4603553i bk7: 195420a 4570437i bk8: 196213a 5974413i bk9: 193590a 5894179i bk10: 204624a 5006623i bk11: 195224a 5418566i bk12: 196408a 5144720i bk13: 194632a 5029224i bk14: 197366a 4655741i bk15: 197606a 4382249i 
bw_dist = 0.067	0.213	0.304	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.593
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6333641 n_act=1715206 n_pre=1715193 n_req=2085118 n_req_1=225453 n_req_2=765884 n_req_3=1093781 n_rd=3107662 n_write=1512346 bw_util=0.5798 bw_util_1=0.06269 bw_util_2=0.213 bw_util_3=0.3042 blp=9.934400 blp_1= 1.763886 blp_2= 3.572575 blp_3= 4.830822
 n_activity=14355679 dram_eff=0.581 dram_eff_1=0.06282 dram_eff_2=0.2134 dram_eff_3=0.3048
bk0: 192640a 6273375i bk1: 191626a 6135501i bk2: 192700a 5884016i bk3: 191724a 5756250i bk4: 193352a 5455247i bk5: 195738a 5099158i bk6: 194543a 4963624i bk7: 198040a 4503474i bk8: 195066a 6104599i bk9: 194124a 5959452i bk10: 194920a 5717400i bk11: 192634a 5687165i bk12: 195698a 5298862i bk13: 192950a 5279703i bk14: 194113a 5017475i bk15: 197794a 4516264i 
bw_dist = 0.063	0.213	0.304	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0039

========= L2 cache stats =========
L2_cache_bank[0]: Access = 803628, Miss = 788949, Miss_rate = 0.982, Pending_hits = 1188, Reservation_fails = 846364
L2_cache_bank[1]: Access = 787129, Miss = 775770, Miss_rate = 0.986, Pending_hits = 667, Reservation_fails = 826647
L2_cache_bank[2]: Access = 787073, Miss = 776247, Miss_rate = 0.986, Pending_hits = 594, Reservation_fails = 686627
L2_cache_bank[3]: Access = 783439, Miss = 772921, Miss_rate = 0.987, Pending_hits = 507, Reservation_fails = 769013
L2_cache_bank[4]: Access = 788082, Miss = 777661, Miss_rate = 0.987, Pending_hits = 601, Reservation_fails = 538843
L2_cache_bank[5]: Access = 825534, Miss = 793232, Miss_rate = 0.961, Pending_hits = 1018, Reservation_fails = 967941
L2_cache_bank[6]: Access = 783780, Miss = 773831, Miss_rate = 0.987, Pending_hits = 541, Reservation_fails = 653175
L2_cache_bank[7]: Access = 791934, Miss = 778105, Miss_rate = 0.983, Pending_hits = 742, Reservation_fails = 850951
L2_cache_bank[8]: Access = 804880, Miss = 790180, Miss_rate = 0.982, Pending_hits = 1079, Reservation_fails = 767970
L2_cache_bank[9]: Access = 791390, Miss = 778839, Miss_rate = 0.984, Pending_hits = 652, Reservation_fails = 738613
L2_cache_bank[10]: Access = 787220, Miss = 776544, Miss_rate = 0.986, Pending_hits = 702, Reservation_fails = 685582
L2_cache_bank[11]: Access = 789947, Miss = 777346, Miss_rate = 0.984, Pending_hits = 756, Reservation_fails = 821583
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 803628, Miss = 788949 (0.982), PendingHit = 1188 (0.00148)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787129, Miss = 775770 (0.986), PendingHit = 667 (0.000847)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787073, Miss = 776247 (0.986), PendingHit = 594 (0.000755)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 783439, Miss = 772921 (0.987), PendingHit = 507 (0.000647)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 788082, Miss = 777661 (0.987), PendingHit = 601 (0.000763)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 825534, Miss = 793232 (0.961), PendingHit = 1018 (0.00123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 783780, Miss = 773831 (0.987), PendingHit = 541 (0.00069)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 791934, Miss = 778105 (0.983), PendingHit = 742 (0.000937)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 804880, Miss = 790180 (0.982), PendingHit = 1079 (0.00134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 791390, Miss = 778839 (0.984), PendingHit = 652 (0.000824)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787220, Miss = 776544 (0.986), PendingHit = 702 (0.000892)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 789947, Miss = 777346 (0.984), PendingHit = 756 (0.000957)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.950
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 3198192
Stream 1: Misses  = 3038255
Stream 2: Accesses  = 3208744
Stream 2: Misses  = 3206875
Stream 3: Accesses  = 6315292
Stream 3: Misses  = 6152750
Stream 1+2: Accesses  = 6406936
Stream 1+2: Misses  = 6245130
Stream 1+2+3: Accesses  = 12722228
Stream 1+2+3: Misses  = 12397880
Total Accesses  = 9524036
MPKI-CORES
CORE_L2MPKI_0	89.079
CORE_L2MPKI_1	91.659
CORE_L2MPKI_2	91.220
CORE_L2MPKI_3	90.374
CORE_L2MPKI_4	91.455
CORE_L2MPKI_5	91.376
CORE_L2MPKI_6	89.137
CORE_L2MPKI_7	90.093
CORE_L2MPKI_8	91.024
CORE_L2MPKI_9	89.695
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.054
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	129542
CORE_MISSES_1	140122
CORE_MISSES_2	137819
CORE_MISSES_3	141634
CORE_MISSES_4	143117
CORE_MISSES_5	145278
CORE_MISSES_6	135326
CORE_MISSES_7	143408
CORE_MISSES_8	135505
CORE_MISSES_9	135803
CORE_MISSES_10	161130
CORE_MISSES_11	165738
CORE_MISSES_12	168557
CORE_MISSES_13	161771
CORE_MISSES_14	166875
CORE_MISSES_15	163699
CORE_MISSES_16	168267
CORE_MISSES_17	165917
CORE_MISSES_18	165375
CORE_MISSES_19	163372
CORE_MISSES_20	164233
CORE_MISSES_21	163024
CORE_MISSES_22	165715
CORE_MISSES_23	163877
CORE_MISSES_24	163082
CORE_MISSES_25	159655
CORE_MISSES_26	164014
CORE_MISSES_27	163997
CORE_MISSES_28	163738
CORE_MISSES_29	162311
CORE_MISSES_30	157599
CORE_MISSES_31	156974
CORE_MISSES_32	160851
CORE_MISSES_33	156894
CORE_MISSES_34	156872
CORE_MISSES_35	156949
CORE_MISSES_36	156928
CORE_MISSES_37	156290
CORE_MISSES_38	156905
CORE_MISSES_39	156967
CORE_MISSES_40	156283
CORE_MISSES_41	156233
CORE_MISSES_42	155013
CORE_MISSES_43	153687
CORE_MISSES_44	156873
CORE_MISSES_45	154286
CORE_MISSES_46	155030
CORE_MISSES_47	158805
CORE_MISSES_48	158202
CORE_MISSES_49	149742
CORE_MISSES_50	155587
CORE_MISSES_51	156201
CORE_MISSES_52	152985
CORE_MISSES_53	157501
CORE_MISSES_54	153603
CORE_MISSES_55	156223
CORE_MISSES_56	158180
CORE_MISSES_57	159480
CORE_MISSES_58	154320
CORE_MISSES_59	156261
L2_MISSES = 9359625
L2_total_cache_accesses = 9524036
L2_total_cache_misses = 9359625
L2_total_cache_miss_rate = 0.9827
L2_total_cache_pending_hits = 9047
L2_total_cache_reservation_fails = 9153309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6170927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6018320
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3188441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3098267
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4049
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36622
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30242805
icnt_total_pkts_simt_to_mem=23839184
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4067
gpu_ipc_2 =     188.8652
gpu_ipc_3 =     270.0303
gpu_tot_sim_cycle_stream_1 = 10897006
gpu_tot_sim_cycle_stream_2 = 10895352
gpu_tot_sim_cycle_stream_3 = 10875544
gpu_sim_insn_1 = 15328480
gpu_sim_insn_2 = 2057752832
gpu_sim_insn_3 = 2936726400
gpu_sim_cycle = 10897007
gpu_sim_insn = 5009807712
gpu_ipc =     459.7416
gpu_tot_sim_cycle = 10897007
gpu_tot_sim_insn = 5009807712
gpu_tot_ipc =     459.7416
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 53063515
gpu_stall_icnt2sh    = 175748
gpu_total_sim_rate=250515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79178005
	L1I_total_cache_misses = 64861
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 102323
L1D_cache:
	L1D_cache_core[0]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 161152, Miss = 161152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9833998
	L1D_cache_core[11]: Access = 165752, Miss = 165752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9836610
	L1D_cache_core[12]: Access = 168573, Miss = 168573, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9865070
	L1D_cache_core[13]: Access = 161798, Miss = 161798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9837780
	L1D_cache_core[14]: Access = 166890, Miss = 166890, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9821341
	L1D_cache_core[15]: Access = 163729, Miss = 163729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9820218
	L1D_cache_core[16]: Access = 168286, Miss = 168286, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9866806
	L1D_cache_core[17]: Access = 165941, Miss = 165941, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9863125
	L1D_cache_core[18]: Access = 165391, Miss = 165391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9847905
	L1D_cache_core[19]: Access = 163397, Miss = 163397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9907468
	L1D_cache_core[20]: Access = 164241, Miss = 164241, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9878615
	L1D_cache_core[21]: Access = 163037, Miss = 163037, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9885666
	L1D_cache_core[22]: Access = 165723, Miss = 165723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9864638
	L1D_cache_core[23]: Access = 163896, Miss = 163896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9831430
	L1D_cache_core[24]: Access = 163101, Miss = 163101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9881105
	L1D_cache_core[25]: Access = 159674, Miss = 159674, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9893505
	L1D_cache_core[26]: Access = 164033, Miss = 164033, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9892958
	L1D_cache_core[27]: Access = 164016, Miss = 164016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9923006
	L1D_cache_core[28]: Access = 163753, Miss = 163753, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9919768
	L1D_cache_core[29]: Access = 162324, Miss = 162324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9837372
	L1D_cache_core[30]: Access = 157580, Miss = 157580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9670205
	L1D_cache_core[31]: Access = 156960, Miss = 156960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9684142
	L1D_cache_core[32]: Access = 160840, Miss = 160840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9578983
	L1D_cache_core[33]: Access = 156880, Miss = 156880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9670556
	L1D_cache_core[34]: Access = 156860, Miss = 156860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9568649
	L1D_cache_core[35]: Access = 156940, Miss = 156940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9601186
	L1D_cache_core[36]: Access = 156920, Miss = 156920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9635071
	L1D_cache_core[37]: Access = 156280, Miss = 156280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9611232
	L1D_cache_core[38]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9538806
	L1D_cache_core[39]: Access = 156960, Miss = 156960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9560430
	L1D_cache_core[40]: Access = 156260, Miss = 156260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9584177
	L1D_cache_core[41]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9654083
	L1D_cache_core[42]: Access = 155000, Miss = 155000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9663981
	L1D_cache_core[43]: Access = 153680, Miss = 153680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9657427
	L1D_cache_core[44]: Access = 156860, Miss = 156860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9703624
	L1D_cache_core[45]: Access = 154280, Miss = 154280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9517521
	L1D_cache_core[46]: Access = 155020, Miss = 155020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9605906
	L1D_cache_core[47]: Access = 158800, Miss = 158800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9533677
	L1D_cache_core[48]: Access = 158200, Miss = 158200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9593865
	L1D_cache_core[49]: Access = 149740, Miss = 149740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9545976
	L1D_cache_core[50]: Access = 155580, Miss = 155580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9661589
	L1D_cache_core[51]: Access = 156200, Miss = 156200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9676941
	L1D_cache_core[52]: Access = 152980, Miss = 152980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9664451
	L1D_cache_core[53]: Access = 157500, Miss = 157500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9620078
	L1D_cache_core[54]: Access = 153600, Miss = 153600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9543582
	L1D_cache_core[55]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9570315
	L1D_cache_core[56]: Access = 158180, Miss = 158180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9523276
	L1D_cache_core[57]: Access = 159480, Miss = 159480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9518173
	L1D_cache_core[58]: Access = 154320, Miss = 154320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9484259
	L1D_cache_core[59]: Access = 156260, Miss = 156260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9653324
	L1D_total_cache_accesses = 7973819
	L1D_total_cache_misses = 7973819
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 485408898
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 395242
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4785209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 392346792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 394122
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3188610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93062106
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 79113144
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64861
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 102323
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1281, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1732, 1262, 1718, 1262, 1274, 1262, 1274, 1262, 1262, 1182, 1262, 1086, 1262, 1063, 1262, 911, 
gpgpu_n_tot_thrd_icount = 5012990816
gpgpu_n_tot_w_icount = 156655963
gpgpu_n_stall_shd_mem = 594312492
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6331007
gpgpu_n_mem_write_global = 3188541
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 154656384
gpgpu_n_store_insn = 102035712
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12647744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 594312492
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:895256130	W0_Idle:99506901	W0_Scoreboard:156221217	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:156656592
Warp Occupancy Distribution:
Stall:307887161	W0_Idle:62971853	W0_Scoreboard:32200210	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32821056
Warp Occupancy Distribution:
Stall:295921791	W0_Idle:16239364	W0_Scoreboard:60895777	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62823348
warp_utilization0: 0.119801
warp_utilization1: 0.075298
warp_utilization2: 0.144130
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38281048 {8:4785131,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 433641576 {136:3188541,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 62306272 {40:1538858,72:3164,136:3854,}
traffic_breakdown_coretomem[INST_ACC_R] = 38480 {8:4810,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 650738512 {136:4784842,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25506824 {8:3188353,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 62296952 {40:1538625,72:3164,136:3854,}
traffic_breakdown_memtocore[INST_ACC_R] = 654160 {136:4810,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1444 
averagemflatency_1 = 1320 
averagemflatency_2= 1498 
averagemflatency_3 = 1517 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 10897006 
mrq_lat_table:3841223 	114837 	191755 	434705 	1293540 	2224701 	2984346 	2271238 	565498 	9747 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25759 	211500 	2094123 	5797763 	1386159 	3593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38738 	51547 	197921 	364517 	482967 	1309728 	3627308 	3201348 	248730 	1372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5525945 	797524 	6783 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	720235 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	858 	20891 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        20        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337518  1.346809  1.352371  1.358760  1.342370  1.349183  1.346766  1.350841  1.337659  1.346977  1.343169  1.346352  1.342930  1.352361  1.346474  1.353132 
dram[1]:  1.345916  1.355340  1.350359  1.356967  1.345855  1.346387  1.346110  1.349065  1.339012  1.340704  1.344329  1.348884  1.348082  1.347168  1.349069  1.349335 
dram[2]:  1.347778  1.345601  1.357789  1.353244  1.344951  1.332904  1.350193  1.346436  1.342312  1.342877  1.344743  1.341510  1.347177  1.341241  1.354476  1.343964 
dram[3]:  1.355326  1.351658  1.351964  1.353356  1.347008  1.340286  1.349861  1.343144  1.341943  1.341184  1.340835  1.344275  1.344913  1.350036  1.346294  1.343036 
dram[4]:  1.343546  1.354224  1.347919  1.358762  1.346074  1.343999  1.346126  1.352763  1.341470  1.350154  1.328478  1.346111  1.344464  1.351710  1.343754  1.347128 
dram[5]:  1.347314  1.350162  1.349254  1.351944  1.347274  1.345648  1.348766  1.343863  1.340563  1.344649  1.342148  1.348790  1.344418  1.350160  1.348943  1.345157 
average row locality = 13931605/10344841 = 1.346720
average row locality_1 = 5100623/4264003 = 1.196205
average row locality_2 = 4498227/3104734 = 1.448828
average row locality_3 = 4332755/2976104 = 1.455848
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99849     97257     96580     95205     98516     97015     98979     97921     99252     96688     98444     97519     99007     97030     98305     97111 
dram[1]:     96528     95053     96072     94944     96855     96824     97604     97550     97892     97429     97239     96811     96964     97235     97076     97060 
dram[2]:     96967     97944     95226     96729     98169    102459     97703     99824     97688     97908     97495     98866     98010     99948     96387     99538 
dram[3]:     94874     95706     95829     95618     96778     98605     96935     98932     96898     97489     97759     96898     97322     96402     97418     98438 
dram[4]:     98231     96337     97431     95351     98039     98892     99152     97710     98108     96795    102313     97612     98206     97317     98685     98805 
dram[5]:     96321     95816     96350     95862     96677     97869     97272     99020     97533     97062     97460     96321     97851     96476     97057     98897 
total reads: 9359404
bank skew: 102459/94874 = 1.08
chip skew: 1570861/1549136 = 1.01
number of total write accesses:
dram[0]:     49941     47358     46701     45269     48640     47125     49076     48032     49390     46831     48590     47651     49147     47182     48458     47261 
dram[1]:     46629     45166     46214     45038     46998     46958     47719     47690     48072     47607     47392     46948     47120     47405     47246     47223 
dram[2]:     47041     48049     45354     46817     48276     52572     47787     49929     47826     48048     47623     49006     48152     50110     46538     49693 
dram[3]:     44975     45822     45969     45720     46912     48738     47052     49067     47067     47666     47904     47052     47474     46581     47590     48612 
dram[4]:     48323     46430     47566     45486     48154     49003     49256     47823     48246     46941     52446     47737     48351     47465     48834     48953 
dram[5]:     46432     45929     46451     46007     46807     48006     47399     49161     47713     47243     47598     46474     48015     46646     47230     49073 
total reads: 4572297
bank skew: 52572/44975 = 1.17
chip skew: 772821/751425 = 1.03
average mf latency per bank:
dram[0]:       1013       938      1016       947      1020       951      1022       957      1001       936      1010       939      1013       949      1025       958
dram[1]:        911       910       918       917       926       917       926       924       906       903       914       910       918       914       930       923
dram[2]:        980      1142       995      1152       991      1353       998      1161       978      1144       984      1146       990      1152      1003      1163
dram[3]:        919       966       918       971       926       981       929       977       913       961       915       968       921       975       930       987
dram[4]:       1028      1025      1032      1031      1037      1035      1044      1041      1026      1024      1039      1025      1033      1033      1044      1044
dram[5]:        936       957       944       962       948       965       953       971       933       950       939       959       943       965       956       975
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6259974 n_act=1730738 n_pre=1730725 n_req=2096191 n_req_1=235757 n_req_2=766629 n_req_3=1093805 n_rd=3129329 n_write=1533282 bw_util=0.5829 bw_util_1=0.06556 bw_util_2=0.2132 bw_util_3=0.3042 blp=10.094038 blp_1= 1.777317 blp_2= 3.570715 blp_3= 4.857617
 n_activity=14371451 dram_eff=0.5834 dram_eff_1=0.06562 dram_eff_2=0.2134 dram_eff_3=0.3044
bk0: 199698a 5784746i bk1: 194514a 5872381i bk2: 193154a 5797308i bk3: 190410a 5793360i bk4: 197032a 5151246i bk5: 194030a 5114993i bk6: 197956a 4661817i bk7: 195842a 4556415i bk8: 198504a 5832673i bk9: 193376a 5942688i bk10: 196888a 5550795i bk11: 195036a 5452147i bk12: 198010a 5081200i bk13: 194055a 5133127i bk14: 196608a 4738633i bk15: 194216a 4673490i 
bw_dist = 0.066	0.213	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3985
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6368733 n_act=1707129 n_pre=1707117 n_req=2080475 n_req_1=220661 n_req_2=766018 n_req_3=1093796 n_rd=3098234 n_write=1502835 bw_util=0.5785 bw_util_1=0.06136 bw_util_2=0.213 bw_util_3=0.3042 blp=9.841773 blp_1= 1.752941 blp_2= 3.559553 blp_3= 4.813931
 n_activity=14352652 dram_eff=0.5798 dram_eff_1=0.0615 dram_eff_2=0.2135 dram_eff_3=0.3048
bk0: 193056a 6302598i bk1: 190098a 6273044i bk2: 192144a 5968455i bk3: 189888a 5931028i bk4: 193710a 5485306i bk5: 193648a 5280707i bk6: 195200a 4987009i bk7: 195096a 4762101i bk8: 195780a 6105580i bk9: 194856a 5915616i bk10: 194478a 5786395i bk11: 193616a 5680008i bk12: 193924a 5466378i bk13: 194470a 5229601i bk14: 194150a 5027112i bk15: 194120a 4836778i 
bw_dist = 0.061	0.213	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7958
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6214179 n_act=1741287 n_pre=1741271 n_req=2102347 n_req_1=241983 n_req_2=766568 n_req_3=1093796 n_rd=3141683 n_write=1545628 bw_util=0.5846 bw_util_1=0.06729 bw_util_2=0.2132 bw_util_3=0.3042 blp=10.197247 blp_1= 1.813974 blp_2= 3.605449 blp_3= 4.877648
 n_activity=14378223 dram_eff=0.5849 dram_eff_1=0.06732 dram_eff_2=0.2133 dram_eff_3=0.3043
bk0: 193929a 6125987i bk1: 195884a 5771971i bk2: 190450a 5924031i bk3: 193454a 5543188i bk4: 196336a 5162036i bk5: 204916a 4343281i bk6: 195406a 4790710i bk7: 199644a 4257352i bk8: 195372a 6000711i bk9: 195814a 5749723i bk10: 194990a 5615128i bk11: 197732a 5229119i bk12: 196020a 5155295i bk13: 199896a 4667708i bk14: 192770a 4938128i bk15: 199070a 4275508i 
bw_dist = 0.067	0.213	0.304	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7019
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6346595 n_act=1712657 n_pre=1712648 n_req=2083210 n_req_1=223466 n_req_2=765948 n_req_3=1093796 n_rd=3103770 n_write=1508378 bw_util=0.5793 bw_util_1=0.06214 bw_util_2=0.213 bw_util_3=0.3042 blp=9.898957 blp_1= 1.762316 blp_2= 3.570630 blp_3= 4.820119
 n_activity=14354194 dram_eff=0.5805 dram_eff_1=0.06227 dram_eff_2=0.2134 dram_eff_3=0.3048
bk0: 189746a 6476933i bk1: 191410a 6169240i bk2: 191658a 5980970i bk3: 191230a 5820708i bk4: 193552a 5472408i bk5: 197210a 5021182i bk6: 193868a 5025564i bk7: 197858a 4548761i bk8: 193796a 6182274i bk9: 194976a 5917063i bk10: 195516a 5710801i bk11: 193794a 5616905i bk12: 194644a 5393956i bk13: 192802a 5308649i bk14: 194836a 4964705i bk15: 196874a 4575491i 
bw_dist = 0.062	0.213	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9222
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6228514 n_act=1737801 n_pre=1737788 n_req=2100450 n_req_1=240175 n_req_2=766525 n_req_3=1093750 n_rd=3137937 n_write=1542008 bw_util=0.5841 bw_util_1=0.06679 bw_util_2=0.2132 bw_util_3=0.3042 blp=10.159257 blp_1= 1.794049 blp_2= 3.582868 blp_3= 4.864831
 n_activity=14375486 dram_eff=0.5844 dram_eff_1=0.06683 dram_eff_2=0.2133 dram_eff_3=0.3043
bk0: 196462a 5972302i bk1: 192672a 5998350i bk2: 194862a 5677087i bk3: 190700a 5757437i bk4: 196078a 5197556i bk5: 197782a 4853754i bk6: 198298a 4603553i bk7: 195420a 4570437i bk8: 196213a 5974413i bk9: 193590a 5894179i bk10: 204624a 5006623i bk11: 195224a 5418566i bk12: 196408a 5144720i bk13: 194632a 5029224i bk14: 197366a 4655741i bk15: 197606a 4382249i 
bw_dist = 0.067	0.213	0.304	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.593
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14384048 n_nop=6333641 n_act=1715206 n_pre=1715193 n_req=2085118 n_req_1=225453 n_req_2=765884 n_req_3=1093781 n_rd=3107662 n_write=1512346 bw_util=0.5798 bw_util_1=0.06269 bw_util_2=0.213 bw_util_3=0.3042 blp=9.934400 blp_1= 1.763886 blp_2= 3.572575 blp_3= 4.830822
 n_activity=14355679 dram_eff=0.581 dram_eff_1=0.06282 dram_eff_2=0.2134 dram_eff_3=0.3048
bk0: 192640a 6273375i bk1: 191626a 6135501i bk2: 192700a 5884016i bk3: 191724a 5756250i bk4: 193352a 5455247i bk5: 195738a 5099158i bk6: 194543a 4963624i bk7: 198040a 4503474i bk8: 195066a 6104599i bk9: 194124a 5959452i bk10: 194920a 5717400i bk11: 192634a 5687165i bk12: 195698a 5298862i bk13: 192950a 5279703i bk14: 194113a 5017475i bk15: 197794a 4516264i 
bw_dist = 0.063	0.213	0.304	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0039

========= L2 cache stats =========
L2_cache_bank[0]: Access = 803628, Miss = 788949, Miss_rate = 0.982, Pending_hits = 1188, Reservation_fails = 846364
L2_cache_bank[1]: Access = 787129, Miss = 775770, Miss_rate = 0.986, Pending_hits = 667, Reservation_fails = 826647
L2_cache_bank[2]: Access = 787073, Miss = 776247, Miss_rate = 0.986, Pending_hits = 594, Reservation_fails = 686627
L2_cache_bank[3]: Access = 783439, Miss = 772921, Miss_rate = 0.987, Pending_hits = 507, Reservation_fails = 769013
L2_cache_bank[4]: Access = 788082, Miss = 777661, Miss_rate = 0.987, Pending_hits = 601, Reservation_fails = 538843
L2_cache_bank[5]: Access = 825534, Miss = 793232, Miss_rate = 0.961, Pending_hits = 1018, Reservation_fails = 967941
L2_cache_bank[6]: Access = 783780, Miss = 773831, Miss_rate = 0.987, Pending_hits = 541, Reservation_fails = 653175
L2_cache_bank[7]: Access = 791934, Miss = 778105, Miss_rate = 0.983, Pending_hits = 742, Reservation_fails = 850951
L2_cache_bank[8]: Access = 804880, Miss = 790180, Miss_rate = 0.982, Pending_hits = 1079, Reservation_fails = 767970
L2_cache_bank[9]: Access = 791390, Miss = 778839, Miss_rate = 0.984, Pending_hits = 652, Reservation_fails = 738613
L2_cache_bank[10]: Access = 787220, Miss = 776544, Miss_rate = 0.986, Pending_hits = 702, Reservation_fails = 685582
L2_cache_bank[11]: Access = 789947, Miss = 777346, Miss_rate = 0.984, Pending_hits = 756, Reservation_fails = 821583
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 803628, Miss = 788949 (0.982), PendingHit = 1188 (0.00148)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787129, Miss = 775770 (0.986), PendingHit = 667 (0.000847)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787073, Miss = 776247 (0.986), PendingHit = 594 (0.000755)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 783439, Miss = 772921 (0.987), PendingHit = 507 (0.000647)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 788082, Miss = 777661 (0.987), PendingHit = 601 (0.000763)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 825534, Miss = 793232 (0.961), PendingHit = 1018 (0.00123)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 783780, Miss = 773831 (0.987), PendingHit = 541 (0.00069)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 791934, Miss = 778105 (0.983), PendingHit = 742 (0.000937)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 804880, Miss = 790180 (0.982), PendingHit = 1079 (0.00134)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 791390, Miss = 778839 (0.984), PendingHit = 652 (0.000824)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787220, Miss = 776544 (0.986), PendingHit = 702 (0.000892)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 789947, Miss = 777346 (0.984), PendingHit = 756 (0.000957)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.950
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 3198192
Stream 1: Misses  = 3038255
Stream 2: Accesses  = 3208744
Stream 2: Misses  = 3206875
Stream 3: Accesses  = 6315292
Stream 3: Misses  = 6152750
Stream 1+2: Accesses  = 6406936
Stream 1+2: Misses  = 6245130
Stream 1+2+3: Accesses  = 12722228
Stream 1+2+3: Misses  = 12397880
Total Accesses  = 9524036
MPKI-CORES
CORE_L2MPKI_0	89.079
CORE_L2MPKI_1	91.659
CORE_L2MPKI_2	91.220
CORE_L2MPKI_3	90.374
CORE_L2MPKI_4	91.455
CORE_L2MPKI_5	91.376
CORE_L2MPKI_6	89.137
CORE_L2MPKI_7	90.093
CORE_L2MPKI_8	91.024
CORE_L2MPKI_9	89.695
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.054
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	129542
CORE_MISSES_1	140122
CORE_MISSES_2	137819
CORE_MISSES_3	141634
CORE_MISSES_4	143117
CORE_MISSES_5	145278
CORE_MISSES_6	135326
CORE_MISSES_7	143408
CORE_MISSES_8	135505
CORE_MISSES_9	135803
CORE_MISSES_10	161130
CORE_MISSES_11	165738
CORE_MISSES_12	168557
CORE_MISSES_13	161771
CORE_MISSES_14	166875
CORE_MISSES_15	163699
CORE_MISSES_16	168267
CORE_MISSES_17	165917
CORE_MISSES_18	165375
CORE_MISSES_19	163372
CORE_MISSES_20	164233
CORE_MISSES_21	163024
CORE_MISSES_22	165715
CORE_MISSES_23	163877
CORE_MISSES_24	163082
CORE_MISSES_25	159655
CORE_MISSES_26	164014
CORE_MISSES_27	163997
CORE_MISSES_28	163738
CORE_MISSES_29	162311
CORE_MISSES_30	157599
CORE_MISSES_31	156974
CORE_MISSES_32	160851
CORE_MISSES_33	156894
CORE_MISSES_34	156872
CORE_MISSES_35	156949
CORE_MISSES_36	156928
CORE_MISSES_37	156290
CORE_MISSES_38	156905
CORE_MISSES_39	156967
CORE_MISSES_40	156283
CORE_MISSES_41	156233
CORE_MISSES_42	155013
CORE_MISSES_43	153687
CORE_MISSES_44	156873
CORE_MISSES_45	154286
CORE_MISSES_46	155030
CORE_MISSES_47	158805
CORE_MISSES_48	158202
CORE_MISSES_49	149742
CORE_MISSES_50	155587
CORE_MISSES_51	156201
CORE_MISSES_52	152985
CORE_MISSES_53	157501
CORE_MISSES_54	153603
CORE_MISSES_55	156223
CORE_MISSES_56	158180
CORE_MISSES_57	159480
CORE_MISSES_58	154320
CORE_MISSES_59	156261
L2_MISSES = 9359625
L2_total_cache_accesses = 9524036
L2_total_cache_misses = 9359625
L2_total_cache_miss_rate = 0.9827
L2_total_cache_pending_hits = 9047
L2_total_cache_reservation_fails = 9153309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6170927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6018320
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3188441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3098267
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4049
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 505
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36622
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30242805
icnt_total_pkts_simt_to_mem=23839184
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4123
gpu_ipc_2 =     188.1531
gpu_ipc_3 =     270.0496
gpu_tot_sim_cycle_stream_1 = 11621216
gpu_tot_sim_cycle_stream_2 = 11619562
gpu_tot_sim_cycle_stream_3 = 11599752
gpu_sim_insn_1 = 16412288
gpu_sim_insn_2 = 2186256672
gpu_sim_insn_3 = 3132508160
gpu_sim_cycle = 11621217
gpu_sim_insn = 5335177120
gpu_ipc =     459.0894
gpu_tot_sim_cycle = 11621217
gpu_tot_sim_insn = 5335177120
gpu_tot_ipc =     459.0894
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56965900
gpu_stall_icnt2sh    = 184698
gpu_total_sim_rate=251019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 84320699
	L1I_total_cache_misses = 69460
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112906
L1D_cache:
	L1D_cache_core[0]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 171140, Miss = 171140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10454140
	L1D_cache_core[11]: Access = 175891, Miss = 175891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10432945
	L1D_cache_core[12]: Access = 178932, Miss = 178932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10461282
	L1D_cache_core[13]: Access = 171717, Miss = 171717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10459174
	L1D_cache_core[14]: Access = 177279, Miss = 177279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441574
	L1D_cache_core[15]: Access = 174342, Miss = 174342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441193
	L1D_cache_core[16]: Access = 178567, Miss = 178567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10455440
	L1D_cache_core[17]: Access = 176892, Miss = 176892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10532045
	L1D_cache_core[18]: Access = 175410, Miss = 175410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10452387
	L1D_cache_core[19]: Access = 173333, Miss = 173333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10502262
	L1D_cache_core[20]: Access = 173810, Miss = 173810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10474070
	L1D_cache_core[21]: Access = 172943, Miss = 172943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10501849
	L1D_cache_core[22]: Access = 175738, Miss = 175738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10491674
	L1D_cache_core[23]: Access = 174751, Miss = 174751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10447198
	L1D_cache_core[24]: Access = 173553, Miss = 173553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10526589
	L1D_cache_core[25]: Access = 170129, Miss = 170129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10492106
	L1D_cache_core[26]: Access = 174202, Miss = 174202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10486787
	L1D_cache_core[27]: Access = 174643, Miss = 174643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10521899
	L1D_cache_core[28]: Access = 174391, Miss = 174391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10548655
	L1D_cache_core[29]: Access = 172250, Miss = 172250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10452640
	L1D_cache_core[30]: Access = 168660, Miss = 168660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10328627
	L1D_cache_core[31]: Access = 167380, Miss = 167380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10319783
	L1D_cache_core[32]: Access = 171260, Miss = 171260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10193120
	L1D_cache_core[33]: Access = 167300, Miss = 167300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10299516
	L1D_cache_core[34]: Access = 167940, Miss = 167940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10227563
	L1D_cache_core[35]: Access = 167360, Miss = 167360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10257098
	L1D_cache_core[36]: Access = 167340, Miss = 167340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10274288
	L1D_cache_core[37]: Access = 166700, Miss = 166700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10235957
	L1D_cache_core[38]: Access = 167300, Miss = 167300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10202415
	L1D_cache_core[39]: Access = 167380, Miss = 167380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10215094
	L1D_cache_core[40]: Access = 166680, Miss = 166680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10221288
	L1D_cache_core[41]: Access = 166640, Miss = 166640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10297552
	L1D_cache_core[42]: Access = 164780, Miss = 164780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10279110
	L1D_cache_core[43]: Access = 164740, Miss = 164740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10314118
	L1D_cache_core[44]: Access = 167280, Miss = 167280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10338834
	L1D_cache_core[45]: Access = 164700, Miss = 164700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10153587
	L1D_cache_core[46]: Access = 165440, Miss = 165440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10257829
	L1D_cache_core[47]: Access = 169220, Miss = 169220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10170941
	L1D_cache_core[48]: Access = 169260, Miss = 169260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234448
	L1D_cache_core[49]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10197747
	L1D_cache_core[50]: Access = 165980, Miss = 165980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10316764
	L1D_cache_core[51]: Access = 165960, Miss = 165960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10300280
	L1D_cache_core[52]: Access = 162740, Miss = 162740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10292741
	L1D_cache_core[53]: Access = 167260, Miss = 167260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10239607
	L1D_cache_core[54]: Access = 164020, Miss = 164020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191892
	L1D_cache_core[55]: Access = 167280, Miss = 167280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10220958
	L1D_cache_core[56]: Access = 168600, Miss = 168600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10141208
	L1D_cache_core[57]: Access = 169240, Miss = 169240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10145079
	L1D_cache_core[58]: Access = 164740, Miss = 164740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10105997
	L1D_cache_core[59]: Access = 166680, Miss = 166680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10296788
	L1D_total_cache_accesses = 8491631
	L1D_total_cache_misses = 8491631
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 516851167
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 420794
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5095900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 417755738
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 419674
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3395731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99095429
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84251239
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69460
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112906
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1618, 1893, 1408, 1893, 1337, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1831, 1262, 1808, 1262, 1561, 1262, 1528, 1262, 1319, 1262, 1300, 1271, 
gpgpu_n_tot_thrd_icount = 5338568384
gpgpu_n_tot_w_icount = 166830262
gpgpu_n_stall_shd_mem = 632993197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6751646
gpgpu_n_mem_write_global = 3395696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 164706880
gpgpu_n_store_insn = 108663392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13465408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 632993197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:952154335	W0_Idle:108056182	W0_Scoreboard:167504681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:166830842
Warp Occupancy Distribution:
Stall:326782962	W0_Idle:68598213	W0_Scoreboard:34603708	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34863797
Warp Occupancy Distribution:
Stall:314812962	W0_Idle:17819467	W0_Scoreboard:65316626	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66899625
warp_utilization0: 0.119631
warp_utilization1: 0.075000
warp_utilization2: 0.143917
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40766824 {8:5095853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 461814656 {136:3395696,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 66714568 {40:1648610,72:3230,136:3953,}
traffic_breakdown_coretomem[INST_ACC_R] = 41328 {8:5166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 692996704 {136:5095564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27164160 {8:3395520,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 66704128 {40:1648349,72:3230,136:3953,}
traffic_breakdown_memtocore[INST_ACC_R] = 702576 {136:5166,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1446 
averagemflatency_1 = 1320 
averagemflatency_2= 1500 
averagemflatency_3 = 1518 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 11621216 
mrq_lat_table:4095847 	122418 	204768 	463805 	1379090 	2372996 	3183549 	2424768 	604514 	10435 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26536 	221718 	2223234 	6195460 	1476085 	3643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41238 	54135 	207797 	383643 	514406 	1401457 	3875372 	3411066 	261861 	1377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5897687 	846305 	6872 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	927402 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	902 	22295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336902  1.346022  1.351500  1.357441  1.342865  1.349301  1.345894  1.349870  1.337404  1.346557  1.342390  1.345512  1.342296  1.351193  1.345946  1.352548 
dram[1]:  1.345105  1.354315  1.350183  1.355435  1.345725  1.346138  1.344884  1.348500  1.337597  1.340217  1.343927  1.347633  1.346906  1.346689  1.347962  1.348705 
dram[2]:  1.347002  1.344607  1.356964  1.352020  1.345183  1.333102  1.349351  1.345780  1.341825  1.342291  1.344295  1.340412  1.346246  1.340669  1.353610  1.343262 
dram[3]:  1.354575  1.350372  1.351310  1.352335  1.347554  1.340767  1.348809  1.342317  1.341388  1.340372  1.340116  1.343551  1.344254  1.348694  1.346104  1.342390 
dram[4]:  1.343408  1.353033  1.347130  1.357743  1.346029  1.344488  1.345382  1.351957  1.340922  1.349020  1.329002  1.345340  1.343856  1.350171  1.343483  1.346433 
dram[5]:  1.346375  1.348919  1.348926  1.351155  1.347186  1.345434  1.347929  1.342832  1.339773  1.343779  1.341668  1.347787  1.343688  1.349478  1.348657  1.344409 
average row locality = 14862205/11041249 = 1.346062
average row locality_1 = 5451205/4560750 = 1.195243
average row locality_2 = 4789860/3306151 = 1.448772
average row locality_3 = 4621140/3174348 = 1.455776
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    106306    103668    102969    101573    104972    103422    105528    104461    105741    103110    104966    104066    105559    103537    104792    103640 
dram[1]:    102923    101350    102388    101353    103332    103300    104113    103931    104480    103918    103638    103357    103422    103615    103578    103530 
dram[2]:    103324    104392    101534    103217    104643    109032    104167    106358    104195    104400    103909    105485    104500    106460    102870    106170 
dram[3]:    101072    102060    102152    102060    103143    105039    103399    105474    103386    104041    104269    103361    103811    102916    103874    105025 
dram[4]:    104569    102762    103883    101666    104567    105419    105653    104199    104656    103299    108891    104065    104711    103850    105309    105379 
dram[5]:    102724    102149    102647    102210    103103    104261    103732    105605    104095    103534    103915    102755    104313    102849    103516    105528 
total reads: 9980090
bank skew: 109032/101072 = 1.08
chip skew: 1674656/1652228 = 1.01
number of total write accesses:
dram[0]:     53173     50535     49864     48393     51837     50294     52410     51345     52629     50003     51852     50941     52491     50472     51689     50537 
dram[1]:     49811     48226     49297     48207     50222     50189     51010     50839     51421     50853     50544     50261     50361     50562     50486     50449 
dram[2]:     50183     51257     48435     50052     51518     55898     51038     53234     51089     51291     50783     52366     51437     53388     49782     53063 
dram[3]:     47957     48943     49065     48916     50025     51934     50289     52371     50329     50977     51164     50271     50750     49857     50797     51938 
dram[4]:     51446     49622     50785     48552     51432     52276     52536     51076     51557     50183     55779     50940     51648     50777     52214     52260 
dram[5]:     49621     49027     49528     49114     50002     51142     50645     52492     51044     50459     50829     49650     51270     49781     50440     52432 
total reads: 4882159
bank skew: 55898/47957 = 1.17
chip skew: 824814/802738 = 1.03
average mf latency per bank:
dram[0]:       1014       940      1018       950      1022       953      1023       959      1003       938      1012       941      1016       951      1027       960
dram[1]:        912       910       919       916       926       917       927       924       906       903       915       910       918       914       930       923
dram[2]:        981      1135       996      1145       992      1334       999      1154       979      1137       985      1138       990      1145      1003      1156
dram[3]:        918       966       917       971       925       981       928       977       912       960       913       967       920       974       928       987
dram[4]:       1029      1026      1032      1033      1037      1037      1045      1042      1026      1025      1039      1027      1033      1034      1044      1046
dram[5]:        938       959       945       964       950       968       954       973       935       953       940       962       945       967       957       977
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6672486 n_act=1846999 n_pre=1846983 n_req=2234347 n_req_1=253092 n_req_2=814526 n_req_3=1166729 n_rd=3336610 n_write=1636928 bw_util=0.5826 bw_util_1=0.066 bw_util_2=0.2124 bw_util_3=0.3042 blp=10.101385 blp_1= 1.780202 blp_2= 3.565244 blp_3= 4.859966
 n_activity=15327092 dram_eff=0.5831 dram_eff_1=0.06605 dram_eff_2=0.2126 dram_eff_3=0.3045
bk0: 212612a 6181373i bk1: 207336a 6256810i bk2: 205938a 6172629i bk3: 203146a 6161665i bk4: 209944a 5500798i bk5: 206834a 5453641i bk6: 211056a 4959997i bk7: 208922a 4843197i bk8: 211482a 6223744i bk9: 206220a 6331466i bk10: 209932a 5914132i bk11: 208132a 5796443i bk12: 211118a 5408795i bk13: 207074a 5454675i bk14: 209584a 5048665i bk15: 207280a 4967263i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.41
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6784511 n_act=1822791 n_pre=1822776 n_req=2218101 n_req_1=237448 n_req_2=813935 n_req_3=1166718 n_rd=3304454 n_write=1605474 bw_util=0.5784 bw_util_1=0.06192 bw_util_2=0.2122 bw_util_3=0.3042 blp=9.857064 blp_1= 1.756222 blp_2= 3.552742 blp_3= 4.817929
 n_activity=15307266 dram_eff=0.5796 dram_eff_1=0.06205 dram_eff_2=0.2127 dram_eff_3=0.3049
bk0: 205846a 6706807i bk1: 202700a 6680842i bk2: 204776a 6363319i bk3: 202706a 6296168i bk4: 206664a 5827964i bk5: 206598a 5617476i bk6: 208226a 5295341i bk7: 207862a 5074095i bk8: 208960a 6487061i bk9: 207836a 6296319i bk10: 207276a 6163628i bk11: 206714a 6029770i bk12: 206844a 5809922i bk13: 207230a 5570308i bk14: 207156a 5343419i bk15: 207060a 5146724i 
bw_dist = 0.062	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8248
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6625190 n_act=1857946 n_pre=1857930 n_req=2240628 n_req_1=259522 n_req_2=814392 n_req_3=1166714 n_rd=3349312 n_write=1649628 bw_util=0.5843 bw_util_1=0.06767 bw_util_2=0.2124 bw_util_3=0.3042 blp=10.201445 blp_1= 1.815139 blp_2= 3.597703 blp_3= 4.878014
 n_activity=15334017 dram_eff=0.5845 dram_eff_1=0.0677 dram_eff_2=0.2124 dram_eff_3=0.3043
bk0: 206648a 6533506i bk1: 208784a 6156355i bk2: 203068a 6308962i bk3: 206434a 5895011i bk4: 209286a 5504306i bk5: 218064a 4655655i bk6: 208334a 5098869i bk7: 212716a 4538056i bk8: 208390a 6391062i bk9: 208800a 6124741i bk10: 207818a 5990002i bk11: 210970a 5565231i bk12: 209000a 5488866i bk13: 212920a 4987925i bk14: 205740a 5245582i bk15: 212340a 4551314i 
bw_dist = 0.068	0.212	0.304	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6993
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6762116 n_act=1828312 n_pre=1828298 n_req=2220863 n_req_1=240420 n_req_2=813729 n_req_3=1166714 n_rd=3310134 n_write=1611146 bw_util=0.5791 bw_util_1=0.06269 bw_util_2=0.2122 bw_util_3=0.3042 blp=9.910524 blp_1= 1.764781 blp_2= 3.562256 blp_3= 4.821231
 n_activity=15309478 dram_eff=0.5803 dram_eff_1=0.06281 dram_eff_2=0.2126 dram_eff_3=0.3048
bk0: 202144a 6908785i bk1: 204116a 6571170i bk2: 204302a 6368393i bk3: 204120a 6187204i bk4: 206284a 5841110i bk5: 210078a 5361932i bk6: 206796a 5338303i bk7: 210940a 4836805i bk8: 206772a 6576971i bk9: 208082a 6290078i bk10: 208534a 6075157i bk11: 206720a 5979771i bk12: 207622a 5733242i bk13: 205830a 5627584i bk14: 207744a 5289275i bk15: 210050a 4864604i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9525
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6639327 n_act=1854409 n_pre=1854393 n_req=2238912 n_req_1=257734 n_req_2=814510 n_req_3=1166668 n_rd=3345722 n_write=1646155 bw_util=0.5838 bw_util_1=0.0672 bw_util_2=0.2124 bw_util_3=0.3042 blp=10.165888 blp_1= 1.797573 blp_2= 3.578859 blp_3= 4.866231
 n_activity=15331289 dram_eff=0.5841 dram_eff_1=0.06724 dram_eff_2=0.2125 dram_eff_3=0.3044
bk0: 209134a 6378987i bk1: 205524a 6387614i bk2: 207764a 6049628i bk3: 203332a 6130854i bk4: 209132a 5532738i bk5: 210838a 5177506i bk6: 211302a 4904895i bk7: 208398a 4861434i bk8: 209310a 6359936i bk9: 206598a 6266238i bk10: 217772a 5359282i bk11: 208126a 5769308i bk12: 209420a 5480385i bk13: 207700a 5339453i bk14: 210614a 4953629i bk15: 210758a 4668167i 
bw_dist = 0.067	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5987
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6749643 n_act=1830788 n_pre=1830772 n_req=2222775 n_req_1=242199 n_req_2=813874 n_req_3=1166702 n_rd=3313864 n_write=1614939 bw_util=0.5796 bw_util_1=0.06315 bw_util_2=0.2122 bw_util_3=0.3042 blp=9.943394 blp_1= 1.765923 blp_2= 3.567335 blp_3= 4.832704
 n_activity=15311243 dram_eff=0.5807 dram_eff_1=0.06327 dram_eff_2=0.2126 dram_eff_3=0.3048
bk0: 205448a 6681209i bk1: 204298a 6533127i bk2: 205294a 6278041i bk3: 204420a 6133369i bk4: 206206a 5808382i bk5: 208522a 5439741i bk6: 207464a 5275792i bk7: 211210a 4784182i bk8: 208190a 6491030i bk9: 207068a 6349042i bk10: 207830a 6090614i bk11: 205504a 6050612i bk12: 208626a 5639489i bk13: 205698a 5625143i bk14: 207030a 5343339i bk15: 211056a 4796334i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 856138, Miss = 840845, Miss_rate = 0.982, Pending_hits = 1218, Reservation_fails = 881966
L2_cache_bank[1]: Access = 839482, Miss = 827480, Miss_rate = 0.986, Pending_hits = 691, Reservation_fails = 869450
L2_cache_bank[2]: Access = 839279, Miss = 827885, Miss_rate = 0.986, Pending_hits = 608, Reservation_fails = 724392
L2_cache_bank[3]: Access = 835512, Miss = 824361, Miss_rate = 0.987, Pending_hits = 531, Reservation_fails = 813954
L2_cache_bank[4]: Access = 840207, Miss = 829147, Miss_rate = 0.987, Pending_hits = 607, Reservation_fails = 569125
L2_cache_bank[5]: Access = 878582, Miss = 845525, Miss_rate = 0.962, Pending_hits = 1057, Reservation_fails = 1014855
L2_cache_bank[6]: Access = 835637, Miss = 825123, Miss_rate = 0.987, Pending_hits = 570, Reservation_fails = 687229
L2_cache_bank[7]: Access = 844466, Miss = 829998, Miss_rate = 0.983, Pending_hits = 771, Reservation_fails = 904070
L2_cache_bank[8]: Access = 857530, Miss = 842244, Miss_rate = 0.982, Pending_hits = 1103, Reservation_fails = 803695
L2_cache_bank[9]: Access = 843818, Miss = 830650, Miss_rate = 0.984, Pending_hits = 669, Reservation_fails = 781204
L2_cache_bank[10]: Access = 839323, Miss = 828057, Miss_rate = 0.987, Pending_hits = 727, Reservation_fails = 718498
L2_cache_bank[11]: Access = 842039, Miss = 828902, Miss_rate = 0.984, Pending_hits = 779, Reservation_fails = 871371
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 856138, Miss = 840845 (0.982), PendingHit = 1218 (0.00142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 839482, Miss = 827480 (0.986), PendingHit = 691 (0.000823)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 839279, Miss = 827885 (0.986), PendingHit = 608 (0.000724)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 835512, Miss = 824361 (0.987), PendingHit = 531 (0.000636)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 840207, Miss = 829147 (0.987), PendingHit = 607 (0.000722)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 878582, Miss = 845525 (0.962), PendingHit = 1057 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 835637, Miss = 825123 (0.987), PendingHit = 570 (0.000682)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 844466, Miss = 829998 (0.983), PendingHit = 771 (0.000913)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 857530, Miss = 842244 (0.982), PendingHit = 1103 (0.00129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 843818, Miss = 830650 (0.984), PendingHit = 669 (0.000793)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 839323, Miss = 828057 (0.987), PendingHit = 727 (0.000866)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 842039, Miss = 828902 (0.984), PendingHit = 779 (0.000925)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3410748
Stream 1: Misses  = 3243760
Stream 2: Accesses  = 3416985
Stream 2: Misses  = 3414953
Stream 3: Accesses  = 6735028
Stream 3: Misses  = 6565264
Stream 1+2: Accesses  = 6827733
Stream 1+2: Misses  = 6658713
Stream 1+2+3: Accesses  = 13562761
Stream 1+2+3: Misses  = 13223977
Total Accesses  = 10152013
MPKI-CORES
CORE_L2MPKI_0	89.315
CORE_L2MPKI_1	91.801
CORE_L2MPKI_2	91.484
CORE_L2MPKI_3	90.706
CORE_L2MPKI_4	91.771
CORE_L2MPKI_5	91.632
CORE_L2MPKI_6	89.602
CORE_L2MPKI_7	90.398
CORE_L2MPKI_8	91.199
CORE_L2MPKI_9	90.137
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.200
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	139738
CORE_MISSES_1	150168
CORE_MISSES_2	147671
CORE_MISSES_3	151937
CORE_MISSES_4	153283
CORE_MISSES_5	155604
CORE_MISSES_6	145563
CORE_MISSES_7	154009
CORE_MISSES_8	145761
CORE_MISSES_9	146725
CORE_MISSES_10	171115
CORE_MISSES_11	175882
CORE_MISSES_12	178918
CORE_MISSES_13	171696
CORE_MISSES_14	177255
CORE_MISSES_15	174324
CORE_MISSES_16	178545
CORE_MISSES_17	176869
CORE_MISSES_18	175386
CORE_MISSES_19	173311
CORE_MISSES_20	173788
CORE_MISSES_21	172920
CORE_MISSES_22	175718
CORE_MISSES_23	174721
CORE_MISSES_24	173530
CORE_MISSES_25	170119
CORE_MISSES_26	174189
CORE_MISSES_27	174626
CORE_MISSES_28	174374
CORE_MISSES_29	172227
CORE_MISSES_30	168681
CORE_MISSES_31	167398
CORE_MISSES_32	171271
CORE_MISSES_33	167315
CORE_MISSES_34	167953
CORE_MISSES_35	167370
CORE_MISSES_36	167349
CORE_MISSES_37	166710
CORE_MISSES_38	167305
CORE_MISSES_39	167389
CORE_MISSES_40	166705
CORE_MISSES_41	166654
CORE_MISSES_42	164793
CORE_MISSES_43	164747
CORE_MISSES_44	167293
CORE_MISSES_45	164709
CORE_MISSES_46	165451
CORE_MISSES_47	169225
CORE_MISSES_48	169262
CORE_MISSES_49	160142
CORE_MISSES_50	165987
CORE_MISSES_51	165961
CORE_MISSES_52	162745
CORE_MISSES_53	167261
CORE_MISSES_54	164025
CORE_MISSES_55	167283
CORE_MISSES_56	168600
CORE_MISSES_57	169240
CORE_MISSES_58	164740
CORE_MISSES_59	166681
L2_MISSES = 9980217
L2_total_cache_accesses = 10152013
L2_total_cache_misses = 9980217
L2_total_cache_miss_rate = 0.9831
L2_total_cache_pending_hits = 9331
L2_total_cache_reservation_fails = 9639809
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 158061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6584374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6339297
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3395564
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3262052
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4348
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 278
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38360
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32225503
icnt_total_pkts_simt_to_mem=25406234
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4123
gpu_ipc_2 =     188.1531
gpu_ipc_3 =     270.0496
gpu_tot_sim_cycle_stream_1 = 11621216
gpu_tot_sim_cycle_stream_2 = 11619562
gpu_tot_sim_cycle_stream_3 = 11599752
gpu_sim_insn_1 = 16412288
gpu_sim_insn_2 = 2186256672
gpu_sim_insn_3 = 3132508160
gpu_sim_cycle = 11621217
gpu_sim_insn = 5335177120
gpu_ipc =     459.0894
gpu_tot_sim_cycle = 11621217
gpu_tot_sim_insn = 5335177120
gpu_tot_ipc =     459.0894
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56965900
gpu_stall_icnt2sh    = 184698
gpu_total_sim_rate=251019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 84320699
	L1I_total_cache_misses = 69460
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112906
L1D_cache:
	L1D_cache_core[0]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 171140, Miss = 171140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10454140
	L1D_cache_core[11]: Access = 175891, Miss = 175891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10432945
	L1D_cache_core[12]: Access = 178932, Miss = 178932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10461282
	L1D_cache_core[13]: Access = 171717, Miss = 171717, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10459174
	L1D_cache_core[14]: Access = 177279, Miss = 177279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441574
	L1D_cache_core[15]: Access = 174342, Miss = 174342, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10441193
	L1D_cache_core[16]: Access = 178567, Miss = 178567, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10455440
	L1D_cache_core[17]: Access = 176892, Miss = 176892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10532045
	L1D_cache_core[18]: Access = 175410, Miss = 175410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10452387
	L1D_cache_core[19]: Access = 173333, Miss = 173333, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10502262
	L1D_cache_core[20]: Access = 173810, Miss = 173810, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10474070
	L1D_cache_core[21]: Access = 172943, Miss = 172943, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10501849
	L1D_cache_core[22]: Access = 175738, Miss = 175738, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10491674
	L1D_cache_core[23]: Access = 174751, Miss = 174751, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10447198
	L1D_cache_core[24]: Access = 173553, Miss = 173553, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10526589
	L1D_cache_core[25]: Access = 170129, Miss = 170129, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10492106
	L1D_cache_core[26]: Access = 174202, Miss = 174202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10486787
	L1D_cache_core[27]: Access = 174643, Miss = 174643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10521899
	L1D_cache_core[28]: Access = 174391, Miss = 174391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10548655
	L1D_cache_core[29]: Access = 172250, Miss = 172250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10452640
	L1D_cache_core[30]: Access = 168660, Miss = 168660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10328627
	L1D_cache_core[31]: Access = 167380, Miss = 167380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10319783
	L1D_cache_core[32]: Access = 171260, Miss = 171260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10193120
	L1D_cache_core[33]: Access = 167300, Miss = 167300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10299516
	L1D_cache_core[34]: Access = 167940, Miss = 167940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10227563
	L1D_cache_core[35]: Access = 167360, Miss = 167360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10257098
	L1D_cache_core[36]: Access = 167340, Miss = 167340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10274288
	L1D_cache_core[37]: Access = 166700, Miss = 166700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10235957
	L1D_cache_core[38]: Access = 167300, Miss = 167300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10202415
	L1D_cache_core[39]: Access = 167380, Miss = 167380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10215094
	L1D_cache_core[40]: Access = 166680, Miss = 166680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10221288
	L1D_cache_core[41]: Access = 166640, Miss = 166640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10297552
	L1D_cache_core[42]: Access = 164780, Miss = 164780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10279110
	L1D_cache_core[43]: Access = 164740, Miss = 164740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10314118
	L1D_cache_core[44]: Access = 167280, Miss = 167280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10338834
	L1D_cache_core[45]: Access = 164700, Miss = 164700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10153587
	L1D_cache_core[46]: Access = 165440, Miss = 165440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10257829
	L1D_cache_core[47]: Access = 169220, Miss = 169220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10170941
	L1D_cache_core[48]: Access = 169260, Miss = 169260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234448
	L1D_cache_core[49]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10197747
	L1D_cache_core[50]: Access = 165980, Miss = 165980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10316764
	L1D_cache_core[51]: Access = 165960, Miss = 165960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10300280
	L1D_cache_core[52]: Access = 162740, Miss = 162740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10292741
	L1D_cache_core[53]: Access = 167260, Miss = 167260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10239607
	L1D_cache_core[54]: Access = 164020, Miss = 164020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191892
	L1D_cache_core[55]: Access = 167280, Miss = 167280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10220958
	L1D_cache_core[56]: Access = 168600, Miss = 168600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10141208
	L1D_cache_core[57]: Access = 169240, Miss = 169240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10145079
	L1D_cache_core[58]: Access = 164740, Miss = 164740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10105997
	L1D_cache_core[59]: Access = 166680, Miss = 166680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10296788
	L1D_total_cache_accesses = 8491631
	L1D_total_cache_misses = 8491631
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 516851167
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 420794
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5095900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 417755738
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 419674
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3395731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99095429
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84251239
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 69460
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112906
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1618, 1893, 1408, 1893, 1337, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1831, 1262, 1808, 1262, 1561, 1262, 1528, 1262, 1319, 1262, 1300, 1271, 
gpgpu_n_tot_thrd_icount = 5338568384
gpgpu_n_tot_w_icount = 166830262
gpgpu_n_stall_shd_mem = 632993197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6751646
gpgpu_n_mem_write_global = 3395696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 164706880
gpgpu_n_store_insn = 108663392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13465408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 632993197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:952154335	W0_Idle:108056182	W0_Scoreboard:167504681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:166830842
Warp Occupancy Distribution:
Stall:326782962	W0_Idle:68598213	W0_Scoreboard:34603708	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34863797
Warp Occupancy Distribution:
Stall:314812962	W0_Idle:17819467	W0_Scoreboard:65316626	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66899625
warp_utilization0: 0.119631
warp_utilization1: 0.075000
warp_utilization2: 0.143917
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40766824 {8:5095853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 461814656 {136:3395696,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 66714568 {40:1648610,72:3230,136:3953,}
traffic_breakdown_coretomem[INST_ACC_R] = 41328 {8:5166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 692996704 {136:5095564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27164160 {8:3395520,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 66704128 {40:1648349,72:3230,136:3953,}
traffic_breakdown_memtocore[INST_ACC_R] = 702576 {136:5166,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1446 
averagemflatency_1 = 1320 
averagemflatency_2= 1500 
averagemflatency_3 = 1518 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 11621216 
mrq_lat_table:4095847 	122418 	204768 	463805 	1379090 	2372996 	3183549 	2424768 	604514 	10435 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26536 	221718 	2223234 	6195460 	1476085 	3643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41238 	54135 	207797 	383643 	514406 	1401457 	3875372 	3411066 	261861 	1377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5897687 	846305 	6872 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	927402 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	902 	22295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336902  1.346022  1.351500  1.357441  1.342865  1.349301  1.345894  1.349870  1.337404  1.346557  1.342390  1.345512  1.342296  1.351193  1.345946  1.352548 
dram[1]:  1.345105  1.354315  1.350183  1.355435  1.345725  1.346138  1.344884  1.348500  1.337597  1.340217  1.343927  1.347633  1.346906  1.346689  1.347962  1.348705 
dram[2]:  1.347002  1.344607  1.356964  1.352020  1.345183  1.333102  1.349351  1.345780  1.341825  1.342291  1.344295  1.340412  1.346246  1.340669  1.353610  1.343262 
dram[3]:  1.354575  1.350372  1.351310  1.352335  1.347554  1.340767  1.348809  1.342317  1.341388  1.340372  1.340116  1.343551  1.344254  1.348694  1.346104  1.342390 
dram[4]:  1.343408  1.353033  1.347130  1.357743  1.346029  1.344488  1.345382  1.351957  1.340922  1.349020  1.329002  1.345340  1.343856  1.350171  1.343483  1.346433 
dram[5]:  1.346375  1.348919  1.348926  1.351155  1.347186  1.345434  1.347929  1.342832  1.339773  1.343779  1.341668  1.347787  1.343688  1.349478  1.348657  1.344409 
average row locality = 14862205/11041249 = 1.346062
average row locality_1 = 5451205/4560750 = 1.195243
average row locality_2 = 4789860/3306151 = 1.448772
average row locality_3 = 4621140/3174348 = 1.455776
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    106306    103668    102969    101573    104972    103422    105528    104461    105741    103110    104966    104066    105559    103537    104792    103640 
dram[1]:    102923    101350    102388    101353    103332    103300    104113    103931    104480    103918    103638    103357    103422    103615    103578    103530 
dram[2]:    103324    104392    101534    103217    104643    109032    104167    106358    104195    104400    103909    105485    104500    106460    102870    106170 
dram[3]:    101072    102060    102152    102060    103143    105039    103399    105474    103386    104041    104269    103361    103811    102916    103874    105025 
dram[4]:    104569    102762    103883    101666    104567    105419    105653    104199    104656    103299    108891    104065    104711    103850    105309    105379 
dram[5]:    102724    102149    102647    102210    103103    104261    103732    105605    104095    103534    103915    102755    104313    102849    103516    105528 
total reads: 9980090
bank skew: 109032/101072 = 1.08
chip skew: 1674656/1652228 = 1.01
number of total write accesses:
dram[0]:     53173     50535     49864     48393     51837     50294     52410     51345     52629     50003     51852     50941     52491     50472     51689     50537 
dram[1]:     49811     48226     49297     48207     50222     50189     51010     50839     51421     50853     50544     50261     50361     50562     50486     50449 
dram[2]:     50183     51257     48435     50052     51518     55898     51038     53234     51089     51291     50783     52366     51437     53388     49782     53063 
dram[3]:     47957     48943     49065     48916     50025     51934     50289     52371     50329     50977     51164     50271     50750     49857     50797     51938 
dram[4]:     51446     49622     50785     48552     51432     52276     52536     51076     51557     50183     55779     50940     51648     50777     52214     52260 
dram[5]:     49621     49027     49528     49114     50002     51142     50645     52492     51044     50459     50829     49650     51270     49781     50440     52432 
total reads: 4882159
bank skew: 55898/47957 = 1.17
chip skew: 824814/802738 = 1.03
average mf latency per bank:
dram[0]:       1014       940      1018       950      1022       953      1023       959      1003       938      1012       941      1016       951      1027       960
dram[1]:        912       910       919       916       926       917       927       924       906       903       915       910       918       914       930       923
dram[2]:        981      1135       996      1145       992      1334       999      1154       979      1137       985      1138       990      1145      1003      1156
dram[3]:        918       966       917       971       925       981       928       977       912       960       913       967       920       974       928       987
dram[4]:       1029      1026      1032      1033      1037      1037      1045      1042      1026      1025      1039      1027      1033      1034      1044      1046
dram[5]:        938       959       945       964       950       968       954       973       935       953       940       962       945       967       957       977
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6672486 n_act=1846999 n_pre=1846983 n_req=2234347 n_req_1=253092 n_req_2=814526 n_req_3=1166729 n_rd=3336610 n_write=1636928 bw_util=0.5826 bw_util_1=0.066 bw_util_2=0.2124 bw_util_3=0.3042 blp=10.101385 blp_1= 1.780202 blp_2= 3.565244 blp_3= 4.859966
 n_activity=15327092 dram_eff=0.5831 dram_eff_1=0.06605 dram_eff_2=0.2126 dram_eff_3=0.3045
bk0: 212612a 6181373i bk1: 207336a 6256810i bk2: 205938a 6172629i bk3: 203146a 6161665i bk4: 209944a 5500798i bk5: 206834a 5453641i bk6: 211056a 4959997i bk7: 208922a 4843197i bk8: 211482a 6223744i bk9: 206220a 6331466i bk10: 209932a 5914132i bk11: 208132a 5796443i bk12: 211118a 5408795i bk13: 207074a 5454675i bk14: 209584a 5048665i bk15: 207280a 4967263i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.41
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6784511 n_act=1822791 n_pre=1822776 n_req=2218101 n_req_1=237448 n_req_2=813935 n_req_3=1166718 n_rd=3304454 n_write=1605474 bw_util=0.5784 bw_util_1=0.06192 bw_util_2=0.2122 bw_util_3=0.3042 blp=9.857064 blp_1= 1.756222 blp_2= 3.552742 blp_3= 4.817929
 n_activity=15307266 dram_eff=0.5796 dram_eff_1=0.06205 dram_eff_2=0.2127 dram_eff_3=0.3049
bk0: 205846a 6706807i bk1: 202700a 6680842i bk2: 204776a 6363319i bk3: 202706a 6296168i bk4: 206664a 5827964i bk5: 206598a 5617476i bk6: 208226a 5295341i bk7: 207862a 5074095i bk8: 208960a 6487061i bk9: 207836a 6296319i bk10: 207276a 6163628i bk11: 206714a 6029770i bk12: 206844a 5809922i bk13: 207230a 5570308i bk14: 207156a 5343419i bk15: 207060a 5146724i 
bw_dist = 0.062	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8248
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6625190 n_act=1857946 n_pre=1857930 n_req=2240628 n_req_1=259522 n_req_2=814392 n_req_3=1166714 n_rd=3349312 n_write=1649628 bw_util=0.5843 bw_util_1=0.06767 bw_util_2=0.2124 bw_util_3=0.3042 blp=10.201445 blp_1= 1.815139 blp_2= 3.597703 blp_3= 4.878014
 n_activity=15334017 dram_eff=0.5845 dram_eff_1=0.0677 dram_eff_2=0.2124 dram_eff_3=0.3043
bk0: 206648a 6533506i bk1: 208784a 6156355i bk2: 203068a 6308962i bk3: 206434a 5895011i bk4: 209286a 5504306i bk5: 218064a 4655655i bk6: 208334a 5098869i bk7: 212716a 4538056i bk8: 208390a 6391062i bk9: 208800a 6124741i bk10: 207818a 5990002i bk11: 210970a 5565231i bk12: 209000a 5488866i bk13: 212920a 4987925i bk14: 205740a 5245582i bk15: 212340a 4551314i 
bw_dist = 0.068	0.212	0.304	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6993
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6762116 n_act=1828312 n_pre=1828298 n_req=2220863 n_req_1=240420 n_req_2=813729 n_req_3=1166714 n_rd=3310134 n_write=1611146 bw_util=0.5791 bw_util_1=0.06269 bw_util_2=0.2122 bw_util_3=0.3042 blp=9.910524 blp_1= 1.764781 blp_2= 3.562256 blp_3= 4.821231
 n_activity=15309478 dram_eff=0.5803 dram_eff_1=0.06281 dram_eff_2=0.2126 dram_eff_3=0.3048
bk0: 202144a 6908785i bk1: 204116a 6571170i bk2: 204302a 6368393i bk3: 204120a 6187204i bk4: 206284a 5841110i bk5: 210078a 5361932i bk6: 206796a 5338303i bk7: 210940a 4836805i bk8: 206772a 6576971i bk9: 208082a 6290078i bk10: 208534a 6075157i bk11: 206720a 5979771i bk12: 207622a 5733242i bk13: 205830a 5627584i bk14: 207744a 5289275i bk15: 210050a 4864604i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9525
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6639327 n_act=1854409 n_pre=1854393 n_req=2238912 n_req_1=257734 n_req_2=814510 n_req_3=1166668 n_rd=3345722 n_write=1646155 bw_util=0.5838 bw_util_1=0.0672 bw_util_2=0.2124 bw_util_3=0.3042 blp=10.165888 blp_1= 1.797573 blp_2= 3.578859 blp_3= 4.866231
 n_activity=15331289 dram_eff=0.5841 dram_eff_1=0.06724 dram_eff_2=0.2125 dram_eff_3=0.3044
bk0: 209134a 6378987i bk1: 205524a 6387614i bk2: 207764a 6049628i bk3: 203332a 6130854i bk4: 209132a 5532738i bk5: 210838a 5177506i bk6: 211302a 4904895i bk7: 208398a 4861434i bk8: 209310a 6359936i bk9: 206598a 6266238i bk10: 217772a 5359282i bk11: 208126a 5769308i bk12: 209420a 5480385i bk13: 207700a 5339453i bk14: 210614a 4953629i bk15: 210758a 4668167i 
bw_dist = 0.067	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5987
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15340006 n_nop=6749643 n_act=1830788 n_pre=1830772 n_req=2222775 n_req_1=242199 n_req_2=813874 n_req_3=1166702 n_rd=3313864 n_write=1614939 bw_util=0.5796 bw_util_1=0.06315 bw_util_2=0.2122 bw_util_3=0.3042 blp=9.943394 blp_1= 1.765923 blp_2= 3.567335 blp_3= 4.832704
 n_activity=15311243 dram_eff=0.5807 dram_eff_1=0.06327 dram_eff_2=0.2126 dram_eff_3=0.3048
bk0: 205448a 6681209i bk1: 204298a 6533127i bk2: 205294a 6278041i bk3: 204420a 6133369i bk4: 206206a 5808382i bk5: 208522a 5439741i bk6: 207464a 5275792i bk7: 211210a 4784182i bk8: 208190a 6491030i bk9: 207068a 6349042i bk10: 207830a 6090614i bk11: 205504a 6050612i bk12: 208626a 5639489i bk13: 205698a 5625143i bk14: 207030a 5343339i bk15: 211056a 4796334i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 856138, Miss = 840845, Miss_rate = 0.982, Pending_hits = 1218, Reservation_fails = 881966
L2_cache_bank[1]: Access = 839482, Miss = 827480, Miss_rate = 0.986, Pending_hits = 691, Reservation_fails = 869450
L2_cache_bank[2]: Access = 839279, Miss = 827885, Miss_rate = 0.986, Pending_hits = 608, Reservation_fails = 724392
L2_cache_bank[3]: Access = 835512, Miss = 824361, Miss_rate = 0.987, Pending_hits = 531, Reservation_fails = 813954
L2_cache_bank[4]: Access = 840207, Miss = 829147, Miss_rate = 0.987, Pending_hits = 607, Reservation_fails = 569125
L2_cache_bank[5]: Access = 878582, Miss = 845525, Miss_rate = 0.962, Pending_hits = 1057, Reservation_fails = 1014855
L2_cache_bank[6]: Access = 835637, Miss = 825123, Miss_rate = 0.987, Pending_hits = 570, Reservation_fails = 687229
L2_cache_bank[7]: Access = 844466, Miss = 829998, Miss_rate = 0.983, Pending_hits = 771, Reservation_fails = 904070
L2_cache_bank[8]: Access = 857530, Miss = 842244, Miss_rate = 0.982, Pending_hits = 1103, Reservation_fails = 803695
L2_cache_bank[9]: Access = 843818, Miss = 830650, Miss_rate = 0.984, Pending_hits = 669, Reservation_fails = 781204
L2_cache_bank[10]: Access = 839323, Miss = 828057, Miss_rate = 0.987, Pending_hits = 727, Reservation_fails = 718498
L2_cache_bank[11]: Access = 842039, Miss = 828902, Miss_rate = 0.984, Pending_hits = 779, Reservation_fails = 871371
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 856138, Miss = 840845 (0.982), PendingHit = 1218 (0.00142)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 839482, Miss = 827480 (0.986), PendingHit = 691 (0.000823)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 839279, Miss = 827885 (0.986), PendingHit = 608 (0.000724)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 835512, Miss = 824361 (0.987), PendingHit = 531 (0.000636)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 840207, Miss = 829147 (0.987), PendingHit = 607 (0.000722)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 878582, Miss = 845525 (0.962), PendingHit = 1057 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 835637, Miss = 825123 (0.987), PendingHit = 570 (0.000682)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 844466, Miss = 829998 (0.983), PendingHit = 771 (0.000913)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 857530, Miss = 842244 (0.982), PendingHit = 1103 (0.00129)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 843818, Miss = 830650 (0.984), PendingHit = 669 (0.000793)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 839323, Miss = 828057 (0.987), PendingHit = 727 (0.000866)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 842039, Miss = 828902 (0.984), PendingHit = 779 (0.000925)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3410748
Stream 1: Misses  = 3243760
Stream 2: Accesses  = 3416985
Stream 2: Misses  = 3414953
Stream 3: Accesses  = 6735028
Stream 3: Misses  = 6565264
Stream 1+2: Accesses  = 6827733
Stream 1+2: Misses  = 6658713
Stream 1+2+3: Accesses  = 13562761
Stream 1+2+3: Misses  = 13223977
Total Accesses  = 10152013
MPKI-CORES
CORE_L2MPKI_0	89.315
CORE_L2MPKI_1	91.801
CORE_L2MPKI_2	91.484
CORE_L2MPKI_3	90.706
CORE_L2MPKI_4	91.771
CORE_L2MPKI_5	91.632
CORE_L2MPKI_6	89.602
CORE_L2MPKI_7	90.398
CORE_L2MPKI_8	91.199
CORE_L2MPKI_9	90.137
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.200
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	139738
CORE_MISSES_1	150168
CORE_MISSES_2	147671
CORE_MISSES_3	151937
CORE_MISSES_4	153283
CORE_MISSES_5	155604
CORE_MISSES_6	145563
CORE_MISSES_7	154009
CORE_MISSES_8	145761
CORE_MISSES_9	146725
CORE_MISSES_10	171115
CORE_MISSES_11	175882
CORE_MISSES_12	178918
CORE_MISSES_13	171696
CORE_MISSES_14	177255
CORE_MISSES_15	174324
CORE_MISSES_16	178545
CORE_MISSES_17	176869
CORE_MISSES_18	175386
CORE_MISSES_19	173311
CORE_MISSES_20	173788
CORE_MISSES_21	172920
CORE_MISSES_22	175718
CORE_MISSES_23	174721
CORE_MISSES_24	173530
CORE_MISSES_25	170119
CORE_MISSES_26	174189
CORE_MISSES_27	174626
CORE_MISSES_28	174374
CORE_MISSES_29	172227
CORE_MISSES_30	168681
CORE_MISSES_31	167398
CORE_MISSES_32	171271
CORE_MISSES_33	167315
CORE_MISSES_34	167953
CORE_MISSES_35	167370
CORE_MISSES_36	167349
CORE_MISSES_37	166710
CORE_MISSES_38	167305
CORE_MISSES_39	167389
CORE_MISSES_40	166705
CORE_MISSES_41	166654
CORE_MISSES_42	164793
CORE_MISSES_43	164747
CORE_MISSES_44	167293
CORE_MISSES_45	164709
CORE_MISSES_46	165451
CORE_MISSES_47	169225
CORE_MISSES_48	169262
CORE_MISSES_49	160142
CORE_MISSES_50	165987
CORE_MISSES_51	165961
CORE_MISSES_52	162745
CORE_MISSES_53	167261
CORE_MISSES_54	164025
CORE_MISSES_55	167283
CORE_MISSES_56	168600
CORE_MISSES_57	169240
CORE_MISSES_58	164740
CORE_MISSES_59	166681
L2_MISSES = 9980217
L2_total_cache_accesses = 10152013
L2_total_cache_misses = 9980217
L2_total_cache_miss_rate = 0.9831
L2_total_cache_pending_hits = 9331
L2_total_cache_reservation_fails = 9639809
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 158061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6584374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6339297
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3395564
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3262052
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4348
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 540
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 278
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38360
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32225503
icnt_total_pkts_simt_to_mem=25406234
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4145
gpu_ipc_2 =     188.3181
gpu_ipc_3 =     269.3346
gpu_tot_sim_cycle_stream_1 = 12378920
gpu_tot_sim_cycle_stream_2 = 12377266
gpu_tot_sim_cycle_stream_3 = 12357454
gpu_sim_insn_1 = 17509792
gpu_sim_insn_2 = 2330863968
gpu_sim_insn_3 = 3328289920
gpu_sim_cycle = 12378921
gpu_sim_insn = 5676663680
gpu_ipc =     458.5750
gpu_tot_sim_cycle = 12378921
gpu_tot_sim_insn = 5676663680
gpu_tot_ipc =     458.5750
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 60880186
gpu_stall_icnt2sh    = 193240
gpu_total_sim_rate=251302

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 89716130
	L1I_total_cache_misses = 72224
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112906
L1D_cache:
	L1D_cache_core[0]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 182364, Miss = 182364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11183909
	L1D_cache_core[11]: Access = 187798, Miss = 187798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11158498
	L1D_cache_core[12]: Access = 190167, Miss = 190167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11183475
	L1D_cache_core[13]: Access = 182910, Miss = 182910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11190128
	L1D_cache_core[14]: Access = 188788, Miss = 188788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11169339
	L1D_cache_core[15]: Access = 185510, Miss = 185510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11171382
	L1D_cache_core[16]: Access = 189832, Miss = 189832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11187583
	L1D_cache_core[17]: Access = 188281, Miss = 188281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11263625
	L1D_cache_core[18]: Access = 187210, Miss = 187210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11176355
	L1D_cache_core[19]: Access = 184699, Miss = 184699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11230660
	L1D_cache_core[20]: Access = 186428, Miss = 186428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11189637
	L1D_cache_core[21]: Access = 184429, Miss = 184429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11229705
	L1D_cache_core[22]: Access = 188444, Miss = 188444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11214145
	L1D_cache_core[23]: Access = 186842, Miss = 186842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11175572
	L1D_cache_core[24]: Access = 184472, Miss = 184472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11253013
	L1D_cache_core[25]: Access = 181082, Miss = 181082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11221039
	L1D_cache_core[26]: Access = 185816, Miss = 185816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11210505
	L1D_cache_core[27]: Access = 186128, Miss = 186128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11251071
	L1D_cache_core[28]: Access = 186057, Miss = 186057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11275389
	L1D_cache_core[29]: Access = 183469, Miss = 183469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11183150
	L1D_cache_core[30]: Access = 179060, Miss = 179060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11015091
	L1D_cache_core[31]: Access = 177780, Miss = 177780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11009660
	L1D_cache_core[32]: Access = 181020, Miss = 181020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10873387
	L1D_cache_core[33]: Access = 177720, Miss = 177720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10972146
	L1D_cache_core[34]: Access = 179000, Miss = 179000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10915384
	L1D_cache_core[35]: Access = 179080, Miss = 179080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10937499
	L1D_cache_core[36]: Access = 177760, Miss = 177760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10941474
	L1D_cache_core[37]: Access = 177120, Miss = 177120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10888697
	L1D_cache_core[38]: Access = 177700, Miss = 177700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10884800
	L1D_cache_core[39]: Access = 178440, Miss = 178440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10889612
	L1D_cache_core[40]: Access = 177100, Miss = 177100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10892954
	L1D_cache_core[41]: Access = 177060, Miss = 177060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10972624
	L1D_cache_core[42]: Access = 174540, Miss = 174540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10929209
	L1D_cache_core[43]: Access = 175160, Miss = 175160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10995804
	L1D_cache_core[44]: Access = 177040, Miss = 177040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11020602
	L1D_cache_core[45]: Access = 175760, Miss = 175760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10808290
	L1D_cache_core[46]: Access = 175860, Miss = 175860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10939172
	L1D_cache_core[47]: Access = 179640, Miss = 179640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10841710
	L1D_cache_core[48]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10904653
	L1D_cache_core[49]: Access = 170560, Miss = 170560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10852465
	L1D_cache_core[50]: Access = 177040, Miss = 177040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11008648
	L1D_cache_core[51]: Access = 176380, Miss = 176380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10948815
	L1D_cache_core[52]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10978170
	L1D_cache_core[53]: Access = 177660, Miss = 177660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10921924
	L1D_cache_core[54]: Access = 174460, Miss = 174460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10860252
	L1D_cache_core[55]: Access = 177060, Miss = 177060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10865545
	L1D_cache_core[56]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10815413
	L1D_cache_core[57]: Access = 179660, Miss = 179660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10823037
	L1D_cache_core[58]: Access = 175180, Miss = 175180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10757213
	L1D_cache_core[59]: Access = 176460, Miss = 176460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10946486
	L1D_total_cache_accesses = 9035052
	L1D_total_cache_misses = 9035052
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 551533945
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 447760
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5422036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 445741963
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 446640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3613016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105791982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 89643906
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112906
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1893, 1893, 1813, 1893, 1680, 1893, 1471, 1893, 1451, 1893, 1395, 1893, 1271, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1889, 1262, 1870, 1271, 
gpgpu_n_tot_thrd_icount = 5680271488
gpgpu_n_tot_w_icount = 177508484
gpgpu_n_stall_shd_mem = 675249301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7189718
gpgpu_n_mem_write_global = 3612956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 175253568
gpgpu_n_store_insn = 115616576
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14328320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 675249301
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1014713010	W0_Idle:115177967	W0_Scoreboard:178070421	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177509122
Warp Occupancy Distribution:
Stall:347745167	W0_Idle:73589219	W0_Scoreboard:36689857	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37132597
Warp Occupancy Distribution:
Stall:336067746	W0_Idle:18434007	W0_Scoreboard:69390226	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:71264861
warp_utilization0: 0.119497
warp_utilization1: 0.074992
warp_utilization2: 0.143924
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43375680 {8:5421960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491362016 {136:3612956,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 71195888 {40:1760540,72:3240,136:3978,}
traffic_breakdown_coretomem[INST_ACC_R] = 42800 {8:5350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737346304 {136:5421664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28902144 {8:3612768,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 71185408 {40:1760278,72:3240,136:3978,}
traffic_breakdown_memtocore[INST_ACC_R] = 727600 {136:5350,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1448 
averagemflatency_1 = 1322 
averagemflatency_2= 1502 
averagemflatency_3 = 1522 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 12378920 
mrq_lat_table:4362675 	130426 	218306 	494101 	1468113 	2527589 	3391508 	2584339 	644549 	11196 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27524 	232223 	2352592 	6606518 	1579396 	3734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42520 	56793 	218023 	403108 	544856 	1491316 	4128381 	3642344 	279135 	1380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6285268 	896710 	6949 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1144650 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	963 	23749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337181  1.345623  1.351086  1.355804  1.342376  1.348435  1.345133  1.348684  1.335983  1.345095  1.341920  1.345127  1.341678  1.350260  1.344949  1.351467 
dram[1]:  1.344751  1.353228  1.349102  1.354063  1.345123  1.345495  1.343942  1.347837  1.336845  1.339112  1.343227  1.346504  1.345408  1.345443  1.346708  1.347600 
dram[2]:  1.346315  1.344548  1.355292  1.350806  1.344712  1.333039  1.348464  1.344595  1.340788  1.340738  1.343715  1.340230  1.344791  1.340247  1.351783  1.342902 
dram[3]:  1.353590  1.350158  1.350487  1.351213  1.346996  1.340323  1.347682  1.341786  1.340265  1.339169  1.339410  1.343276  1.343210  1.347686  1.345173  1.341367 
dram[4]:  1.343083  1.352741  1.346640  1.356401  1.345924  1.344332  1.344536  1.350628  1.339892  1.347187  1.328595  1.344600  1.343260  1.348802  1.342682  1.345691 
dram[5]:  1.345857  1.348333  1.347595  1.349828  1.346549  1.344589  1.347049  1.342032  1.338526  1.342599  1.341062  1.346879  1.342546  1.348701  1.347712  1.343480 
average row locality = 15832817/11769749 = 1.345213
average row locality_1 = 5821769/4874347 = 1.194369
average row locality_2 = 5102539/3523264 = 1.448242
average row locality_3 = 4908509/3372138 = 1.455607
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    113010    110348    109677    108312    111730    110120    112324    111306    112623    109893    111728    110763    112311    110252    111526    110369 
dram[1]:    109596    108111    109089    108068    110011    109971    110878    110670    111215    110645    110348    110125    110272    110476    110354    110269 
dram[2]:    110088    111073    108262    109945    111338    115757    110954    113297    110991    111220    110606    112238    111345    113253    109682    112893 
dram[3]:    107792    108678    108854    108743    109775    111815    110254    112290    110144    110849    111038    110154    110604    109714    110631    111829 
dram[4]:    111306    109366    110579    108347    111204    112103    112434    111061    111399    110091    115766    110837    111531    110680    112107    112095 
dram[5]:    109460    108863    109401    108978    109802    110992    110510    112416    110885    110268    110602    109577    111176    109555    110206    112336 
total reads: 10628429
bank skew: 115766/107792 = 1.07
chip skew: 1782942/1760098 = 1.01
number of total write accesses:
dram[0]:     56487     53823     53144     51719     55224     53611     55788     54771     56105     53384     55236     54270     55808     53758     55057     53895 
dram[1]:     53101     51605     52586     51512     53521     53477     54361     54157     54749     54189     53881     53653     53791     53999     53904     53808 
dram[2]:     53568     54545     51738     53359     54855     59243     54427     56762     54490     54708     54116     55739     54856     56756     53220     56413 
dram[3]:     51286     52169     52355     52186     53290     55322     53740     55762     53683     54371     54573     53684     54133     53230     54189     55364 
dram[4]:     54782     52832     54069     51810     54703     55589     55906     54526     54902     53568     59275     54335     55048     54176     55641     55614 
dram[5]:     52950     52345     52871     52457     53321     54500     53998     55901     54432     53803     54136     53099     54705     53068     53754     55862 
total reads: 5204484
bank skew: 59275/51286 = 1.16
chip skew: 878795/856294 = 1.03
average mf latency per bank:
dram[0]:       1012       942      1017       950      1021       954      1022       961      1002       939      1011       942      1015       953      1026       961
dram[1]:        913       912       921       919       928       919       928       927       908       906       917       913       920       917       931       926
dram[2]:        981      1131       996      1140       993      1320      1000      1149       980      1132       986      1134       991      1141      1003      1152
dram[3]:        925       975       925       980       933       989       936       987       920       969       921       976       928       984       936       995
dram[4]:       1024      1023      1028      1029      1034      1033      1041      1038      1022      1021      1033      1023      1029      1031      1039      1042
dram[5]:        939       961       947       966       951       970       956       975       937       955       942       964       946       970       958       979
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7107146 n_act=1968174 n_pre=1968159 n_req=2378530 n_req_1=270516 n_req_2=868365 n_req_3=1239649 n_rd=3552564 n_write=1744132 bw_util=0.5822 bw_util_1=0.06622 bw_util_2=0.2126 bw_util_3=0.3035 blp=10.102338 blp_1= 1.782017 blp_2= 3.563163 blp_3= 4.851296
 n_activity=16326388 dram_eff=0.5827 dram_eff_1=0.06628 dram_eff_2=0.2127 dram_eff_3=0.3037
bk0: 226020a 6603678i bk1: 220694a 6668770i bk2: 219348a 6573183i bk3: 216624a 6542506i bk4: 223456a 5865088i bk5: 220240a 5807320i bk6: 224648a 5290900i bk7: 222612a 5145043i bk8: 225246a 6616716i bk9: 219786a 6730691i bk10: 223456a 6298789i bk11: 221526a 6179065i bk12: 224620a 5777958i bk13: 220502a 5808388i bk14: 223048a 5379671i bk15: 220738a 5285792i 
bw_dist = 0.066	0.213	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4095
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7219394 n_act=1944030 n_pre=1944018 n_req=2362143 n_req_1=254823 n_req_2=867682 n_req_3=1239638 n_rd=3520170 n_write=1712563 bw_util=0.5782 bw_util_1=0.06238 bw_util_2=0.2124 bw_util_3=0.3035 blp=9.868911 blp_1= 1.759425 blp_2= 3.551425 blp_3= 4.807846
 n_activity=16307049 dram_eff=0.5794 dram_eff_1=0.06251 dram_eff_2=0.2128 dram_eff_3=0.3041
bk0: 219190a 7140173i bk1: 216218a 7087071i bk2: 218178a 6759601i bk3: 216134a 6677600i bk4: 220020a 6203673i bk5: 219942a 5975186i bk6: 221754a 5631378i bk7: 221338a 5401332i bk8: 222430a 6914289i bk9: 221290a 6699174i bk10: 220694a 6559285i bk11: 220250a 6409510i bk12: 220538a 6162456i bk13: 220948a 5909848i bk14: 220708a 5668127i bk15: 220538a 5468706i 
bw_dist = 0.062	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8436
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7057204 n_act=1979782 n_pre=1979767 n_req=2385162 n_req_1=277218 n_req_2=868310 n_req_3=1239634 n_rd=3565854 n_write=1757568 bw_util=0.5839 bw_util_1=0.06786 bw_util_2=0.2126 bw_util_3=0.3035 blp=10.200825 blp_1= 1.816413 blp_2= 3.597345 blp_3= 4.869328
 n_activity=16333603 dram_eff=0.5841 dram_eff_1=0.06789 dram_eff_2=0.2126 dram_eff_3=0.3036
bk0: 220174a 6951088i bk1: 222144a 6562562i bk2: 216524a 6701443i bk3: 219888a 6275756i bk4: 222676a 5869713i bk5: 231514a 5006271i bk6: 221908a 5424576i bk7: 226586a 4825656i bk8: 221978a 6804092i bk9: 222438a 6514720i bk10: 221212a 6384848i bk11: 224472a 5938119i bk12: 222688a 5835570i bk13: 226504a 5325971i bk14: 219364a 5566305i bk15: 225784a 4866747i 
bw_dist = 0.068	0.213	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6895
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7195749 n_act=1949745 n_pre=1949729 n_req=2365167 n_req_1=257951 n_req_2=867582 n_req_3=1239634 n_rd=3526300 n_write=1718652 bw_util=0.579 bw_util_1=0.06314 bw_util_2=0.2124 bw_util_3=0.3035 blp=9.924287 blp_1= 1.770408 blp_2= 3.564397 blp_3= 4.812010
 n_activity=16309357 dram_eff=0.5801 dram_eff_1=0.06326 dram_eff_2=0.2128 dram_eff_3=0.304
bk0: 215584a 7333788i bk1: 217356a 6991601i bk2: 217708a 6764303i bk3: 217480a 6571307i bk4: 219544a 6216722i bk5: 223628a 5705860i bk6: 220508a 5652126i bk7: 224580a 5148232i bk8: 220286a 6991987i bk9: 221698a 6682368i bk10: 222074a 6457433i bk11: 220308a 6350905i bk12: 221204a 6088534i bk13: 219424a 5972308i bk14: 221262a 5622772i bk15: 223656a 5171779i 
bw_dist = 0.063	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9826
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7073511 n_act=1975683 n_pre=1975670 n_req=2383157 n_req_1=275188 n_req_2=868387 n_req_3=1239582 n_rd=3561785 n_write=1753526 bw_util=0.5834 bw_util_1=0.06736 bw_util_2=0.2126 bw_util_3=0.3034 blp=10.162504 blp_1= 1.797277 blp_2= 3.576751 blp_3= 4.856776
 n_activity=16330914 dram_eff=0.5837 dram_eff_1=0.0674 dram_eff_2=0.2127 dram_eff_3=0.3036
bk0: 222610a 6799986i bk1: 218728a 6814456i bk2: 221156a 6453895i bk3: 216692a 6522730i bk4: 222404a 5912676i bk5: 224204a 5532383i bk6: 224868a 5235868i bk7: 222122a 5165166i bk8: 222793a 6777373i bk9: 220182a 6658144i bk10: 231532a 5725054i bk11: 221674a 6140280i bk12: 223062a 5835475i bk13: 221360a 5680060i bk14: 224214a 5278017i bk15: 224184a 4987856i 
bw_dist = 0.067	0.213	0.303	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5845
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7183145 n_act=1952322 n_pre=1952306 n_req=2367082 n_req_1=259760 n_req_2=867705 n_req_3=1239617 n_rd=3530012 n_write=1722390 bw_util=0.5794 bw_util_1=0.06359 bw_util_2=0.2124 bw_util_3=0.3035 blp=9.952396 blp_1= 1.767930 blp_2= 3.567072 blp_3= 4.820967
 n_activity=16311167 dram_eff=0.5805 dram_eff_1=0.0637 dram_eff_2=0.2128 dram_eff_3=0.304
bk0: 218918a 7106264i bk1: 217726a 6942473i bk2: 218802a 6665876i bk3: 217952a 6513374i bk4: 219600a 6172880i bk5: 221982a 5786895i bk6: 221016a 5608743i bk7: 224828a 5097624i bk8: 221764a 6908672i bk9: 220536a 6754021i bk10: 221200a 6490794i bk11: 219152a 6416147i bk12: 222350a 5992183i bk13: 219106a 5987282i bk14: 220412a 5690928i bk15: 224668a 5101815i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 910821, Miss = 894943, Miss_rate = 0.983, Pending_hits = 1232, Reservation_fails = 914121
L2_cache_bank[1]: Access = 894001, Miss = 881382, Miss_rate = 0.986, Pending_hits = 705, Reservation_fails = 905518
L2_cache_bank[2]: Access = 893735, Miss = 881778, Miss_rate = 0.987, Pending_hits = 620, Reservation_fails = 761499
L2_cache_bank[3]: Access = 890124, Miss = 878352, Miss_rate = 0.987, Pending_hits = 550, Reservation_fails = 858362
L2_cache_bank[4]: Access = 894923, Miss = 883285, Miss_rate = 0.987, Pending_hits = 616, Reservation_fails = 610759
L2_cache_bank[5]: Access = 933372, Miss = 899696, Miss_rate = 0.964, Pending_hits = 1071, Reservation_fails = 1070890
L2_cache_bank[6]: Access = 890181, Miss = 879105, Miss_rate = 0.988, Pending_hits = 587, Reservation_fails = 712057
L2_cache_bank[7]: Access = 899190, Miss = 884089, Miss_rate = 0.983, Pending_hits = 786, Reservation_fails = 940682
L2_cache_bank[8]: Access = 912226, Miss = 896340, Miss_rate = 0.983, Pending_hits = 1117, Reservation_fails = 862618
L2_cache_bank[9]: Access = 898367, Miss = 884592, Miss_rate = 0.985, Pending_hits = 679, Reservation_fails = 852272
L2_cache_bank[10]: Access = 893925, Miss = 882057, Miss_rate = 0.987, Pending_hits = 746, Reservation_fails = 769958
L2_cache_bank[11]: Access = 896757, Miss = 882997, Miss_rate = 0.985, Pending_hits = 786, Reservation_fails = 929749
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 910821, Miss = 894943 (0.983), PendingHit = 1232 (0.00135)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 894001, Miss = 881382 (0.986), PendingHit = 705 (0.000789)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 893735, Miss = 881778 (0.987), PendingHit = 620 (0.000694)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 890124, Miss = 878352 (0.987), PendingHit = 550 (0.000618)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 894923, Miss = 883285 (0.987), PendingHit = 616 (0.000688)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 933372, Miss = 899696 (0.964), PendingHit = 1071 (0.00115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 890181, Miss = 879105 (0.988), PendingHit = 587 (0.000659)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 899190, Miss = 884089 (0.983), PendingHit = 786 (0.000874)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 912226, Miss = 896340 (0.983), PendingHit = 1117 (0.00122)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 898367, Miss = 884592 (0.985), PendingHit = 679 (0.000756)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 893925, Miss = 882057 (0.987), PendingHit = 746 (0.000835)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 896757, Miss = 882997 (0.985), PendingHit = 786 (0.000876)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.952
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3636897
Stream 1: Misses  = 3462874
Stream 2: Accesses  = 3639825
Stream 2: Misses  = 3637790
Stream 3: Accesses  = 7167797
Stream 3: Misses  = 6990826
Stream 1+2: Accesses  = 7276722
Stream 1+2: Misses  = 7100664
Stream 1+2+3: Accesses  = 14444519
Stream 1+2+3: Misses  = 14091490
Total Accesses  = 10807622
MPKI-CORES
CORE_L2MPKI_0	89.926
CORE_L2MPKI_1	92.097
CORE_L2MPKI_2	91.699
CORE_L2MPKI_3	91.102
CORE_L2MPKI_4	91.956
CORE_L2MPKI_5	91.795
CORE_L2MPKI_6	89.955
CORE_L2MPKI_7	90.817
CORE_L2MPKI_8	91.415
CORE_L2MPKI_9	90.379
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.355
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	150877
CORE_MISSES_1	160785
CORE_MISSES_2	157952
CORE_MISSES_3	162640
CORE_MISSES_4	163725
CORE_MISSES_5	166057
CORE_MISSES_6	155889
CORE_MISSES_7	164288
CORE_MISSES_8	156125
CORE_MISSES_9	157182
CORE_MISSES_10	182347
CORE_MISSES_11	187786
CORE_MISSES_12	190142
CORE_MISSES_13	182879
CORE_MISSES_14	188776
CORE_MISSES_15	185492
CORE_MISSES_16	189813
CORE_MISSES_17	188249
CORE_MISSES_18	187189
CORE_MISSES_19	184681
CORE_MISSES_20	186417
CORE_MISSES_21	184408
CORE_MISSES_22	188427
CORE_MISSES_23	186820
CORE_MISSES_24	184460
CORE_MISSES_25	181069
CORE_MISSES_26	185787
CORE_MISSES_27	186106
CORE_MISSES_28	186041
CORE_MISSES_29	183453
CORE_MISSES_30	179081
CORE_MISSES_31	177798
CORE_MISSES_32	181031
CORE_MISSES_33	177735
CORE_MISSES_34	179013
CORE_MISSES_35	179090
CORE_MISSES_36	177769
CORE_MISSES_37	177131
CORE_MISSES_38	177705
CORE_MISSES_39	178449
CORE_MISSES_40	177126
CORE_MISSES_41	177076
CORE_MISSES_42	174553
CORE_MISSES_43	175168
CORE_MISSES_44	177053
CORE_MISSES_45	175769
CORE_MISSES_46	175871
CORE_MISSES_47	179645
CORE_MISSES_48	179022
CORE_MISSES_49	170562
CORE_MISSES_50	177047
CORE_MISSES_51	176381
CORE_MISSES_52	173165
CORE_MISSES_53	177661
CORE_MISSES_54	174465
CORE_MISSES_55	177063
CORE_MISSES_56	179020
CORE_MISSES_57	179663
CORE_MISSES_58	175180
CORE_MISSES_59	176462
L2_MISSES = 10628616
L2_total_cache_accesses = 10807622
L2_total_cache_misses = 10628616
L2_total_cache_miss_rate = 0.9834
L2_total_cache_pending_hits = 9495
L2_total_cache_reservation_fails = 10188485
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7015474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6702206
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3612854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3446265
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4500
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 563
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 287
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39914
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34298184
icnt_total_pkts_simt_to_mem=27042840
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4145
gpu_ipc_2 =     188.3181
gpu_ipc_3 =     269.3346
gpu_tot_sim_cycle_stream_1 = 12378920
gpu_tot_sim_cycle_stream_2 = 12377266
gpu_tot_sim_cycle_stream_3 = 12357454
gpu_sim_insn_1 = 17509792
gpu_sim_insn_2 = 2330863968
gpu_sim_insn_3 = 3328289920
gpu_sim_cycle = 12378921
gpu_sim_insn = 5676663680
gpu_ipc =     458.5750
gpu_tot_sim_cycle = 12378921
gpu_tot_sim_insn = 5676663680
gpu_tot_ipc =     458.5750
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 60880186
gpu_stall_icnt2sh    = 193240
gpu_total_sim_rate=251302

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 89716130
	L1I_total_cache_misses = 72224
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112906
L1D_cache:
	L1D_cache_core[0]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 182364, Miss = 182364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11183909
	L1D_cache_core[11]: Access = 187798, Miss = 187798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11158498
	L1D_cache_core[12]: Access = 190167, Miss = 190167, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11183475
	L1D_cache_core[13]: Access = 182910, Miss = 182910, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11190128
	L1D_cache_core[14]: Access = 188788, Miss = 188788, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11169339
	L1D_cache_core[15]: Access = 185510, Miss = 185510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11171382
	L1D_cache_core[16]: Access = 189832, Miss = 189832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11187583
	L1D_cache_core[17]: Access = 188281, Miss = 188281, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11263625
	L1D_cache_core[18]: Access = 187210, Miss = 187210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11176355
	L1D_cache_core[19]: Access = 184699, Miss = 184699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11230660
	L1D_cache_core[20]: Access = 186428, Miss = 186428, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11189637
	L1D_cache_core[21]: Access = 184429, Miss = 184429, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11229705
	L1D_cache_core[22]: Access = 188444, Miss = 188444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11214145
	L1D_cache_core[23]: Access = 186842, Miss = 186842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11175572
	L1D_cache_core[24]: Access = 184472, Miss = 184472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11253013
	L1D_cache_core[25]: Access = 181082, Miss = 181082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11221039
	L1D_cache_core[26]: Access = 185816, Miss = 185816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11210505
	L1D_cache_core[27]: Access = 186128, Miss = 186128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11251071
	L1D_cache_core[28]: Access = 186057, Miss = 186057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11275389
	L1D_cache_core[29]: Access = 183469, Miss = 183469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11183150
	L1D_cache_core[30]: Access = 179060, Miss = 179060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11015091
	L1D_cache_core[31]: Access = 177780, Miss = 177780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11009660
	L1D_cache_core[32]: Access = 181020, Miss = 181020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10873387
	L1D_cache_core[33]: Access = 177720, Miss = 177720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10972146
	L1D_cache_core[34]: Access = 179000, Miss = 179000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10915384
	L1D_cache_core[35]: Access = 179080, Miss = 179080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10937499
	L1D_cache_core[36]: Access = 177760, Miss = 177760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10941474
	L1D_cache_core[37]: Access = 177120, Miss = 177120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10888697
	L1D_cache_core[38]: Access = 177700, Miss = 177700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10884800
	L1D_cache_core[39]: Access = 178440, Miss = 178440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10889612
	L1D_cache_core[40]: Access = 177100, Miss = 177100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10892954
	L1D_cache_core[41]: Access = 177060, Miss = 177060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10972624
	L1D_cache_core[42]: Access = 174540, Miss = 174540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10929209
	L1D_cache_core[43]: Access = 175160, Miss = 175160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10995804
	L1D_cache_core[44]: Access = 177040, Miss = 177040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11020602
	L1D_cache_core[45]: Access = 175760, Miss = 175760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10808290
	L1D_cache_core[46]: Access = 175860, Miss = 175860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10939172
	L1D_cache_core[47]: Access = 179640, Miss = 179640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10841710
	L1D_cache_core[48]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10904653
	L1D_cache_core[49]: Access = 170560, Miss = 170560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10852465
	L1D_cache_core[50]: Access = 177040, Miss = 177040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11008648
	L1D_cache_core[51]: Access = 176380, Miss = 176380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10948815
	L1D_cache_core[52]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10978170
	L1D_cache_core[53]: Access = 177660, Miss = 177660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10921924
	L1D_cache_core[54]: Access = 174460, Miss = 174460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10860252
	L1D_cache_core[55]: Access = 177060, Miss = 177060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10865545
	L1D_cache_core[56]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10815413
	L1D_cache_core[57]: Access = 179660, Miss = 179660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10823037
	L1D_cache_core[58]: Access = 175180, Miss = 175180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10757213
	L1D_cache_core[59]: Access = 176460, Miss = 176460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10946486
	L1D_total_cache_accesses = 9035052
	L1D_total_cache_misses = 9035052
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 551533945
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 447760
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5422036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 445741963
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 446640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3613016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 105791982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 89643906
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 72224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112906
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1893, 1893, 1813, 1893, 1680, 1893, 1471, 1893, 1451, 1893, 1395, 1893, 1271, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1889, 1262, 1870, 1271, 
gpgpu_n_tot_thrd_icount = 5680271488
gpgpu_n_tot_w_icount = 177508484
gpgpu_n_stall_shd_mem = 675249301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7189718
gpgpu_n_mem_write_global = 3612956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 175253568
gpgpu_n_store_insn = 115616576
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14328320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 675249301
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1014713010	W0_Idle:115177967	W0_Scoreboard:178070421	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177509122
Warp Occupancy Distribution:
Stall:347745167	W0_Idle:73589219	W0_Scoreboard:36689857	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37132597
Warp Occupancy Distribution:
Stall:336067746	W0_Idle:18434007	W0_Scoreboard:69390226	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:71264861
warp_utilization0: 0.119497
warp_utilization1: 0.074992
warp_utilization2: 0.143924
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43375680 {8:5421960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491362016 {136:3612956,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 71195888 {40:1760540,72:3240,136:3978,}
traffic_breakdown_coretomem[INST_ACC_R] = 42800 {8:5350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737346304 {136:5421664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28902144 {8:3612768,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 71185408 {40:1760278,72:3240,136:3978,}
traffic_breakdown_memtocore[INST_ACC_R] = 727600 {136:5350,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1448 
averagemflatency_1 = 1322 
averagemflatency_2= 1502 
averagemflatency_3 = 1522 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 12378920 
mrq_lat_table:4362675 	130426 	218306 	494101 	1468113 	2527589 	3391508 	2584339 	644549 	11196 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27524 	232223 	2352592 	6606518 	1579396 	3734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42520 	56793 	218023 	403108 	544856 	1491316 	4128381 	3642344 	279135 	1380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6285268 	896710 	6949 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1144650 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	963 	23749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337181  1.345623  1.351086  1.355804  1.342376  1.348435  1.345133  1.348684  1.335983  1.345095  1.341920  1.345127  1.341678  1.350260  1.344949  1.351467 
dram[1]:  1.344751  1.353228  1.349102  1.354063  1.345123  1.345495  1.343942  1.347837  1.336845  1.339112  1.343227  1.346504  1.345408  1.345443  1.346708  1.347600 
dram[2]:  1.346315  1.344548  1.355292  1.350806  1.344712  1.333039  1.348464  1.344595  1.340788  1.340738  1.343715  1.340230  1.344791  1.340247  1.351783  1.342902 
dram[3]:  1.353590  1.350158  1.350487  1.351213  1.346996  1.340323  1.347682  1.341786  1.340265  1.339169  1.339410  1.343276  1.343210  1.347686  1.345173  1.341367 
dram[4]:  1.343083  1.352741  1.346640  1.356401  1.345924  1.344332  1.344536  1.350628  1.339892  1.347187  1.328595  1.344600  1.343260  1.348802  1.342682  1.345691 
dram[5]:  1.345857  1.348333  1.347595  1.349828  1.346549  1.344589  1.347049  1.342032  1.338526  1.342599  1.341062  1.346879  1.342546  1.348701  1.347712  1.343480 
average row locality = 15832817/11769749 = 1.345213
average row locality_1 = 5821769/4874347 = 1.194369
average row locality_2 = 5102539/3523264 = 1.448242
average row locality_3 = 4908509/3372138 = 1.455607
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    113010    110348    109677    108312    111730    110120    112324    111306    112623    109893    111728    110763    112311    110252    111526    110369 
dram[1]:    109596    108111    109089    108068    110011    109971    110878    110670    111215    110645    110348    110125    110272    110476    110354    110269 
dram[2]:    110088    111073    108262    109945    111338    115757    110954    113297    110991    111220    110606    112238    111345    113253    109682    112893 
dram[3]:    107792    108678    108854    108743    109775    111815    110254    112290    110144    110849    111038    110154    110604    109714    110631    111829 
dram[4]:    111306    109366    110579    108347    111204    112103    112434    111061    111399    110091    115766    110837    111531    110680    112107    112095 
dram[5]:    109460    108863    109401    108978    109802    110992    110510    112416    110885    110268    110602    109577    111176    109555    110206    112336 
total reads: 10628429
bank skew: 115766/107792 = 1.07
chip skew: 1782942/1760098 = 1.01
number of total write accesses:
dram[0]:     56487     53823     53144     51719     55224     53611     55788     54771     56105     53384     55236     54270     55808     53758     55057     53895 
dram[1]:     53101     51605     52586     51512     53521     53477     54361     54157     54749     54189     53881     53653     53791     53999     53904     53808 
dram[2]:     53568     54545     51738     53359     54855     59243     54427     56762     54490     54708     54116     55739     54856     56756     53220     56413 
dram[3]:     51286     52169     52355     52186     53290     55322     53740     55762     53683     54371     54573     53684     54133     53230     54189     55364 
dram[4]:     54782     52832     54069     51810     54703     55589     55906     54526     54902     53568     59275     54335     55048     54176     55641     55614 
dram[5]:     52950     52345     52871     52457     53321     54500     53998     55901     54432     53803     54136     53099     54705     53068     53754     55862 
total reads: 5204484
bank skew: 59275/51286 = 1.16
chip skew: 878795/856294 = 1.03
average mf latency per bank:
dram[0]:       1012       942      1017       950      1021       954      1022       961      1002       939      1011       942      1015       953      1026       961
dram[1]:        913       912       921       919       928       919       928       927       908       906       917       913       920       917       931       926
dram[2]:        981      1131       996      1140       993      1320      1000      1149       980      1132       986      1134       991      1141      1003      1152
dram[3]:        925       975       925       980       933       989       936       987       920       969       921       976       928       984       936       995
dram[4]:       1024      1023      1028      1029      1034      1033      1041      1038      1022      1021      1033      1023      1029      1031      1039      1042
dram[5]:        939       961       947       966       951       970       956       975       937       955       942       964       946       970       958       979
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7107146 n_act=1968174 n_pre=1968159 n_req=2378530 n_req_1=270516 n_req_2=868365 n_req_3=1239649 n_rd=3552564 n_write=1744132 bw_util=0.5822 bw_util_1=0.06622 bw_util_2=0.2126 bw_util_3=0.3035 blp=10.102338 blp_1= 1.782017 blp_2= 3.563163 blp_3= 4.851296
 n_activity=16326388 dram_eff=0.5827 dram_eff_1=0.06628 dram_eff_2=0.2127 dram_eff_3=0.3037
bk0: 226020a 6603678i bk1: 220694a 6668770i bk2: 219348a 6573183i bk3: 216624a 6542506i bk4: 223456a 5865088i bk5: 220240a 5807320i bk6: 224648a 5290900i bk7: 222612a 5145043i bk8: 225246a 6616716i bk9: 219786a 6730691i bk10: 223456a 6298789i bk11: 221526a 6179065i bk12: 224620a 5777958i bk13: 220502a 5808388i bk14: 223048a 5379671i bk15: 220738a 5285792i 
bw_dist = 0.066	0.213	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4095
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7219394 n_act=1944030 n_pre=1944018 n_req=2362143 n_req_1=254823 n_req_2=867682 n_req_3=1239638 n_rd=3520170 n_write=1712563 bw_util=0.5782 bw_util_1=0.06238 bw_util_2=0.2124 bw_util_3=0.3035 blp=9.868911 blp_1= 1.759425 blp_2= 3.551425 blp_3= 4.807846
 n_activity=16307049 dram_eff=0.5794 dram_eff_1=0.06251 dram_eff_2=0.2128 dram_eff_3=0.3041
bk0: 219190a 7140173i bk1: 216218a 7087071i bk2: 218178a 6759601i bk3: 216134a 6677600i bk4: 220020a 6203673i bk5: 219942a 5975186i bk6: 221754a 5631378i bk7: 221338a 5401332i bk8: 222430a 6914289i bk9: 221290a 6699174i bk10: 220694a 6559285i bk11: 220250a 6409510i bk12: 220538a 6162456i bk13: 220948a 5909848i bk14: 220708a 5668127i bk15: 220538a 5468706i 
bw_dist = 0.062	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8436
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7057204 n_act=1979782 n_pre=1979767 n_req=2385162 n_req_1=277218 n_req_2=868310 n_req_3=1239634 n_rd=3565854 n_write=1757568 bw_util=0.5839 bw_util_1=0.06786 bw_util_2=0.2126 bw_util_3=0.3035 blp=10.200825 blp_1= 1.816413 blp_2= 3.597345 blp_3= 4.869328
 n_activity=16333603 dram_eff=0.5841 dram_eff_1=0.06789 dram_eff_2=0.2126 dram_eff_3=0.3036
bk0: 220174a 6951088i bk1: 222144a 6562562i bk2: 216524a 6701443i bk3: 219888a 6275756i bk4: 222676a 5869713i bk5: 231514a 5006271i bk6: 221908a 5424576i bk7: 226586a 4825656i bk8: 221978a 6804092i bk9: 222438a 6514720i bk10: 221212a 6384848i bk11: 224472a 5938119i bk12: 222688a 5835570i bk13: 226504a 5325971i bk14: 219364a 5566305i bk15: 225784a 4866747i 
bw_dist = 0.068	0.213	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6895
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7195749 n_act=1949745 n_pre=1949729 n_req=2365167 n_req_1=257951 n_req_2=867582 n_req_3=1239634 n_rd=3526300 n_write=1718652 bw_util=0.579 bw_util_1=0.06314 bw_util_2=0.2124 bw_util_3=0.3035 blp=9.924287 blp_1= 1.770408 blp_2= 3.564397 blp_3= 4.812010
 n_activity=16309357 dram_eff=0.5801 dram_eff_1=0.06326 dram_eff_2=0.2128 dram_eff_3=0.304
bk0: 215584a 7333788i bk1: 217356a 6991601i bk2: 217708a 6764303i bk3: 217480a 6571307i bk4: 219544a 6216722i bk5: 223628a 5705860i bk6: 220508a 5652126i bk7: 224580a 5148232i bk8: 220286a 6991987i bk9: 221698a 6682368i bk10: 222074a 6457433i bk11: 220308a 6350905i bk12: 221204a 6088534i bk13: 219424a 5972308i bk14: 221262a 5622772i bk15: 223656a 5171779i 
bw_dist = 0.063	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9826
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7073511 n_act=1975683 n_pre=1975670 n_req=2383157 n_req_1=275188 n_req_2=868387 n_req_3=1239582 n_rd=3561785 n_write=1753526 bw_util=0.5834 bw_util_1=0.06736 bw_util_2=0.2126 bw_util_3=0.3034 blp=10.162504 blp_1= 1.797277 blp_2= 3.576751 blp_3= 4.856776
 n_activity=16330914 dram_eff=0.5837 dram_eff_1=0.0674 dram_eff_2=0.2127 dram_eff_3=0.3036
bk0: 222610a 6799986i bk1: 218728a 6814456i bk2: 221156a 6453895i bk3: 216692a 6522730i bk4: 222404a 5912676i bk5: 224204a 5532383i bk6: 224868a 5235868i bk7: 222122a 5165166i bk8: 222793a 6777373i bk9: 220182a 6658144i bk10: 231532a 5725054i bk11: 221674a 6140280i bk12: 223062a 5835475i bk13: 221360a 5680060i bk14: 224214a 5278017i bk15: 224184a 4987856i 
bw_dist = 0.067	0.213	0.303	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5845
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16340175 n_nop=7183145 n_act=1952322 n_pre=1952306 n_req=2367082 n_req_1=259760 n_req_2=867705 n_req_3=1239617 n_rd=3530012 n_write=1722390 bw_util=0.5794 bw_util_1=0.06359 bw_util_2=0.2124 bw_util_3=0.3035 blp=9.952396 blp_1= 1.767930 blp_2= 3.567072 blp_3= 4.820967
 n_activity=16311167 dram_eff=0.5805 dram_eff_1=0.0637 dram_eff_2=0.2128 dram_eff_3=0.304
bk0: 218918a 7106264i bk1: 217726a 6942473i bk2: 218802a 6665876i bk3: 217952a 6513374i bk4: 219600a 6172880i bk5: 221982a 5786895i bk6: 221016a 5608743i bk7: 224828a 5097624i bk8: 221764a 6908672i bk9: 220536a 6754021i bk10: 221200a 6490794i bk11: 219152a 6416147i bk12: 222350a 5992183i bk13: 219106a 5987282i bk14: 220412a 5690928i bk15: 224668a 5101815i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 910821, Miss = 894943, Miss_rate = 0.983, Pending_hits = 1232, Reservation_fails = 914121
L2_cache_bank[1]: Access = 894001, Miss = 881382, Miss_rate = 0.986, Pending_hits = 705, Reservation_fails = 905518
L2_cache_bank[2]: Access = 893735, Miss = 881778, Miss_rate = 0.987, Pending_hits = 620, Reservation_fails = 761499
L2_cache_bank[3]: Access = 890124, Miss = 878352, Miss_rate = 0.987, Pending_hits = 550, Reservation_fails = 858362
L2_cache_bank[4]: Access = 894923, Miss = 883285, Miss_rate = 0.987, Pending_hits = 616, Reservation_fails = 610759
L2_cache_bank[5]: Access = 933372, Miss = 899696, Miss_rate = 0.964, Pending_hits = 1071, Reservation_fails = 1070890
L2_cache_bank[6]: Access = 890181, Miss = 879105, Miss_rate = 0.988, Pending_hits = 587, Reservation_fails = 712057
L2_cache_bank[7]: Access = 899190, Miss = 884089, Miss_rate = 0.983, Pending_hits = 786, Reservation_fails = 940682
L2_cache_bank[8]: Access = 912226, Miss = 896340, Miss_rate = 0.983, Pending_hits = 1117, Reservation_fails = 862618
L2_cache_bank[9]: Access = 898367, Miss = 884592, Miss_rate = 0.985, Pending_hits = 679, Reservation_fails = 852272
L2_cache_bank[10]: Access = 893925, Miss = 882057, Miss_rate = 0.987, Pending_hits = 746, Reservation_fails = 769958
L2_cache_bank[11]: Access = 896757, Miss = 882997, Miss_rate = 0.985, Pending_hits = 786, Reservation_fails = 929749
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 910821, Miss = 894943 (0.983), PendingHit = 1232 (0.00135)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 894001, Miss = 881382 (0.986), PendingHit = 705 (0.000789)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 893735, Miss = 881778 (0.987), PendingHit = 620 (0.000694)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 890124, Miss = 878352 (0.987), PendingHit = 550 (0.000618)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 894923, Miss = 883285 (0.987), PendingHit = 616 (0.000688)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 933372, Miss = 899696 (0.964), PendingHit = 1071 (0.00115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 890181, Miss = 879105 (0.988), PendingHit = 587 (0.000659)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 899190, Miss = 884089 (0.983), PendingHit = 786 (0.000874)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 912226, Miss = 896340 (0.983), PendingHit = 1117 (0.00122)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 898367, Miss = 884592 (0.985), PendingHit = 679 (0.000756)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 893925, Miss = 882057 (0.987), PendingHit = 746 (0.000835)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 896757, Miss = 882997 (0.985), PendingHit = 786 (0.000876)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.952
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3636897
Stream 1: Misses  = 3462874
Stream 2: Accesses  = 3639825
Stream 2: Misses  = 3637790
Stream 3: Accesses  = 7167797
Stream 3: Misses  = 6990826
Stream 1+2: Accesses  = 7276722
Stream 1+2: Misses  = 7100664
Stream 1+2+3: Accesses  = 14444519
Stream 1+2+3: Misses  = 14091490
Total Accesses  = 10807622
MPKI-CORES
CORE_L2MPKI_0	89.926
CORE_L2MPKI_1	92.097
CORE_L2MPKI_2	91.699
CORE_L2MPKI_3	91.102
CORE_L2MPKI_4	91.956
CORE_L2MPKI_5	91.795
CORE_L2MPKI_6	89.955
CORE_L2MPKI_7	90.817
CORE_L2MPKI_8	91.415
CORE_L2MPKI_9	90.379
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.355
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	150877
CORE_MISSES_1	160785
CORE_MISSES_2	157952
CORE_MISSES_3	162640
CORE_MISSES_4	163725
CORE_MISSES_5	166057
CORE_MISSES_6	155889
CORE_MISSES_7	164288
CORE_MISSES_8	156125
CORE_MISSES_9	157182
CORE_MISSES_10	182347
CORE_MISSES_11	187786
CORE_MISSES_12	190142
CORE_MISSES_13	182879
CORE_MISSES_14	188776
CORE_MISSES_15	185492
CORE_MISSES_16	189813
CORE_MISSES_17	188249
CORE_MISSES_18	187189
CORE_MISSES_19	184681
CORE_MISSES_20	186417
CORE_MISSES_21	184408
CORE_MISSES_22	188427
CORE_MISSES_23	186820
CORE_MISSES_24	184460
CORE_MISSES_25	181069
CORE_MISSES_26	185787
CORE_MISSES_27	186106
CORE_MISSES_28	186041
CORE_MISSES_29	183453
CORE_MISSES_30	179081
CORE_MISSES_31	177798
CORE_MISSES_32	181031
CORE_MISSES_33	177735
CORE_MISSES_34	179013
CORE_MISSES_35	179090
CORE_MISSES_36	177769
CORE_MISSES_37	177131
CORE_MISSES_38	177705
CORE_MISSES_39	178449
CORE_MISSES_40	177126
CORE_MISSES_41	177076
CORE_MISSES_42	174553
CORE_MISSES_43	175168
CORE_MISSES_44	177053
CORE_MISSES_45	175769
CORE_MISSES_46	175871
CORE_MISSES_47	179645
CORE_MISSES_48	179022
CORE_MISSES_49	170562
CORE_MISSES_50	177047
CORE_MISSES_51	176381
CORE_MISSES_52	173165
CORE_MISSES_53	177661
CORE_MISSES_54	174465
CORE_MISSES_55	177063
CORE_MISSES_56	179020
CORE_MISSES_57	179663
CORE_MISSES_58	175180
CORE_MISSES_59	176462
L2_MISSES = 10628616
L2_total_cache_accesses = 10807622
L2_total_cache_misses = 10628616
L2_total_cache_miss_rate = 0.9834
L2_total_cache_pending_hits = 9495
L2_total_cache_reservation_fails = 10188485
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164955
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7015474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6702206
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3612854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3446265
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4500
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 563
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 287
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 39914
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34298184
icnt_total_pkts_simt_to_mem=27042840
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4164
gpu_ipc_2 =     188.1540
gpu_ipc_3 =     269.2506
gpu_tot_sim_cycle_stream_1 = 13109911
gpu_tot_sim_cycle_stream_2 = 13108257
gpu_tot_sim_cycle_stream_3 = 13088443
gpu_sim_insn_1 = 18568704
gpu_sim_insn_2 = 2466370784
gpu_sim_insn_3 = 3524071680
gpu_sim_cycle = 13109912
gpu_sim_insn = 6009011168
gpu_ipc =     458.3563
gpu_tot_sim_cycle = 13109912
gpu_tot_sim_insn = 6009011168
gpu_tot_ipc =     458.3563
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64827451
gpu_stall_icnt2sh    = 202141
gpu_total_sim_rate=252013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 94968780
	L1I_total_cache_misses = 76587
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 123719
L1D_cache:
	L1D_cache_core[0]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 192532, Miss = 192532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11833333
	L1D_cache_core[11]: Access = 199078, Miss = 199078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11783136
	L1D_cache_core[12]: Access = 201362, Miss = 201362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11842537
	L1D_cache_core[13]: Access = 193460, Miss = 193460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11830039
	L1D_cache_core[14]: Access = 199205, Miss = 199205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11816138
	L1D_cache_core[15]: Access = 195611, Miss = 195611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11817567
	L1D_cache_core[16]: Access = 201716, Miss = 201716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11843257
	L1D_cache_core[17]: Access = 199353, Miss = 199353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11892888
	L1D_cache_core[18]: Access = 198477, Miss = 198477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11841505
	L1D_cache_core[19]: Access = 195180, Miss = 195180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11898768
	L1D_cache_core[20]: Access = 197624, Miss = 197624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11842244
	L1D_cache_core[21]: Access = 195820, Miss = 195820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11885624
	L1D_cache_core[22]: Access = 199331, Miss = 199331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872794
	L1D_cache_core[23]: Access = 197273, Miss = 197273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11810398
	L1D_cache_core[24]: Access = 195100, Miss = 195100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11901498
	L1D_cache_core[25]: Access = 192420, Miss = 192420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11849247
	L1D_cache_core[26]: Access = 196819, Miss = 196819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872881
	L1D_cache_core[27]: Access = 196374, Miss = 196374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11896055
	L1D_cache_core[28]: Access = 196595, Miss = 196595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11928442
	L1D_cache_core[29]: Access = 193750, Miss = 193750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11832512
	L1D_cache_core[30]: Access = 190120, Miss = 190120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11682193
	L1D_cache_core[31]: Access = 188200, Miss = 188200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11656412
	L1D_cache_core[32]: Access = 191420, Miss = 191420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11510894
	L1D_cache_core[33]: Access = 188140, Miss = 188140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11642574
	L1D_cache_core[34]: Access = 190080, Miss = 190080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11566331
	L1D_cache_core[35]: Access = 189500, Miss = 189500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11587149
	L1D_cache_core[36]: Access = 188180, Miss = 188180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11603106
	L1D_cache_core[37]: Access = 187540, Miss = 187540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11532910
	L1D_cache_core[38]: Access = 188120, Miss = 188120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11553851
	L1D_cache_core[39]: Access = 188860, Miss = 188860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11530956
	L1D_cache_core[40]: Access = 187500, Miss = 187500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11559607
	L1D_cache_core[41]: Access = 187480, Miss = 187480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11620410
	L1D_cache_core[42]: Access = 184960, Miss = 184960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11577456
	L1D_cache_core[43]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11657650
	L1D_cache_core[44]: Access = 188100, Miss = 188100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11691631
	L1D_cache_core[45]: Access = 185520, Miss = 185520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11440118
	L1D_cache_core[46]: Access = 186280, Miss = 186280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11574372
	L1D_cache_core[47]: Access = 189420, Miss = 189420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11477720
	L1D_cache_core[48]: Access = 189420, Miss = 189420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11555259
	L1D_cache_core[49]: Access = 180980, Miss = 180980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11483143
	L1D_cache_core[50]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11666044
	L1D_cache_core[51]: Access = 186820, Miss = 186820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11579247
	L1D_cache_core[52]: Access = 183580, Miss = 183580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11621674
	L1D_cache_core[53]: Access = 188080, Miss = 188080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11565072
	L1D_cache_core[54]: Access = 184880, Miss = 184880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11519680
	L1D_cache_core[55]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11522884
	L1D_cache_core[56]: Access = 189440, Miss = 189440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11456005
	L1D_cache_core[57]: Access = 189440, Miss = 189440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11460821
	L1D_cache_core[58]: Access = 185580, Miss = 185580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11417904
	L1D_cache_core[59]: Access = 186880, Miss = 186880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11607017
	L1D_total_cache_accesses = 9564004
	L1D_total_cache_misses = 9564004
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 584015982
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 473730
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5739439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 472070684
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 472610
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3824565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 111945298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 94892193
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76587
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 123719
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2368, 1893, 2368, 1893, 1950, 1893, 1964, 1893, 1893, 1893, 1893, 1812, 1893, 1718, 1893, 1599, 1893, 1299, 1893, 1273, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 6012828992
gpgpu_n_tot_w_icount = 187900906
gpgpu_n_stall_shd_mem = 715037675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7614919
gpgpu_n_mem_write_global = 3824519
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 185516992
gpgpu_n_store_insn = 122386144
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15159360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 715037675
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1073009977	W0_Idle:122914809	W0_Scoreboard:189363120	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:187901534
Warp Occupancy Distribution:
Stall:366890497	W0_Idle:79039501	W0_Scoreboard:39177339	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39289143
Warp Occupancy Distribution:
Stall:355657225	W0_Idle:19437888	W0_Scoreboard:73856260	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75445107
warp_utilization0: 0.119440
warp_utilization1: 0.074923
warp_utilization2: 0.143870
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45915040 {8:5739380,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 520134584 {136:3824519,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 75521816 {40:1868114,72:3321,136:4104,}
traffic_breakdown_coretomem[INST_ACC_R] = 45680 {8:5710,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 780507128 {136:5739023,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30594480 {8:3824310,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 75511016 {40:1867844,72:3321,136:4104,}
traffic_breakdown_memtocore[INST_ACC_R] = 776560 {136:5710,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1323 
averagemflatency_2= 1503 
averagemflatency_3 = 1524 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 13109911 
mrq_lat_table:4619870 	138291 	231197 	523634 	1554573 	2676723 	3592651 	2739726 	683553 	11967 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28263 	242210 	2478843 	7012791 	1672748 	3806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45141 	59543 	227816 	422146 	575129 	1581936 	4378983 	3859900 	293010 	1389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6660983 	946035 	7041 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1356192 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	1014 	25160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336655  1.345253  1.350542  1.355124  1.341919  1.348461  1.345368  1.349130  1.335768  1.344591  1.341812  1.344738  1.341271  1.350056  1.344287  1.350797 
dram[1]:  1.344517  1.352531  1.348689  1.353711  1.344967  1.345113  1.344035  1.347922  1.336560  1.338490  1.342760  1.345626  1.345606  1.345399  1.346046  1.347201 
dram[2]:  1.346014  1.344450  1.354559  1.350780  1.344316  1.332695  1.348379  1.344517  1.340625  1.340275  1.343144  1.340127  1.344866  1.340440  1.350476  1.342886 
dram[3]:  1.352801  1.349599  1.349856  1.351099  1.346105  1.339927  1.347527  1.342016  1.339870  1.338857  1.339310  1.343298  1.343085  1.346847  1.344715  1.341330 
dram[4]:  1.342891  1.352645  1.346631  1.355433  1.344949  1.344039  1.344524  1.351114  1.339877  1.346612  1.328487  1.344206  1.343007  1.348477  1.342494  1.344786 
dram[5]:  1.345599  1.348447  1.346905  1.349623  1.345691  1.344090  1.346901  1.342237  1.338131  1.342148  1.341083  1.346271  1.341730  1.348269  1.347038  1.342933 
average row locality = 16772200/12471055 = 1.344890
average row locality_1 = 6173710/5170969 = 1.193917
average row locality_2 = 5401756/3730006 = 1.448190
average row locality_3 = 5196734/3570080 = 1.455635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    119650    116816    116111    114713    118349    116490    118981    117863    119242    116452    118263    117335    118956    116777    118174    116873 
dram[1]:    116056    114535    115528    114459    116497    116459    117427    117171    117844    117214    116968    116712    116792    116953    116915    116778 
dram[2]:    116576    117538    114671    116379    117856    122497    117477    119994    117549    117778    117252    118837    117910    119864    116296    119403 
dram[3]:    114245    115141    115326    115137    116331    118440    116818    118958    116690    117457    117587    116698    117128    116344    117175    118298 
dram[4]:    117762    115822    117006    114833    117759    118603    119085    117557    117874    116657    122574    117516    118126    117248    118647    118778 
dram[5]:    115847    115286    115862    115376    116306    117619    117089    119049    117423    116931    117118    116203    117834    116190    116742    118991 
total reads: 11256716
bank skew: 122574/114245 = 1.07
chip skew: 1887877/1864308 = 1.01
number of total write accesses:
dram[0]:     59806     56988     56288     54836     58532     56684     59139     58042     59433     56660     58455     57528     59150     56990     58394     57111 
dram[1]:     56224     54716     55716     54610     56693     56658     57601     57362     58066     57461     57188     56935     56997     57186     57149     57023 
dram[2]:     56730     57707     54853     56514     58040     62690     57637     60174     57735     57988     57436     59035     58098     60075     56519     59636 
dram[3]:     54410     55335     55505     55296     56517     58635     56987     59149     56916     57696     57791     56928     57324     56573     57403     58556 
dram[4]:     57919     55991     57205     55015     57960     58790     59255     57723     58084     56858     62755     57713     58333     57454     58879     58997 
dram[5]:     56017     55461     56022     55578     56510     57821     57270     59235     57651     57155     57323     56424     58050     56409     56976     59227 
total reads: 5515569
bank skew: 62755/54410 = 1.15
chip skew: 930867/907585 = 1.03
average mf latency per bank:
dram[0]:       1014       943      1019       953      1023       957      1025       962      1006       941      1013       944      1017       955      1028       963
dram[1]:        914       910       922       918       929       918       929       925       908       904       917       911       920       916       931       924
dram[2]:        981      1125       996      1133       993      1302      1000      1141       980      1125       986      1126       991      1134      1003      1145
dram[3]:        925       975       926       980       933       989       937       986       920       968       922       976       928       982       936       994
dram[4]:       1028      1027      1031      1034      1037      1037      1044      1042      1026      1025      1036      1026      1033      1034      1043      1046
dram[5]:        941       965       948       970       951       975       956       980       938       960       943       968       947       974       959       984
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7524704 n_act=2085127 n_pre=2085112 n_req=2518541 n_req_1=287188 n_req_2=918781 n_req_3=1312572 n_rd=3762074 n_write=1848066 bw_util=0.5821 bw_util_1=0.06638 bw_util_2=0.2124 bw_util_3=0.3034 blp=10.106420 blp_1= 1.782399 blp_2= 3.560488 blp_3= 4.849752
 n_activity=17290926 dram_eff=0.5826 dram_eff_1=0.06644 dram_eff_2=0.2125 dram_eff_3=0.3036
bk0: 239294a 6992194i bk1: 233632a 7063888i bk2: 232220a 6962690i bk3: 229426a 6921454i bk4: 236698a 6202557i bk5: 232976a 6159305i bk6: 237960a 5599531i bk7: 235724a 5446162i bk8: 238484a 7009763i bk9: 232904a 7110056i bk10: 236526a 6669087i bk11: 234670a 6532169i bk12: 237912a 6107997i bk13: 233554a 6147916i bk14: 236348a 5682875i bk15: 233746a 5591089i 
bw_dist = 0.066	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4209
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7641226 n_act=2060068 n_pre=2060057 n_req=2501698 n_req_1=270755 n_req_2=918383 n_req_3=1312560 n_rd=3728586 n_write=1815146 bw_util=0.5783 bw_util_1=0.06258 bw_util_2=0.2123 bw_util_3=0.3034 blp=9.875710 blp_1= 1.759392 blp_2= 3.549808 blp_3= 4.806063
 n_activity=17270979 dram_eff=0.5794 dram_eff_1=0.06271 dram_eff_2=0.2127 dram_eff_3=0.304
bk0: 232108a 7560365i bk1: 229066a 7497596i bk2: 231054a 7157034i bk3: 228916a 7066073i bk4: 232994a 6565839i bk5: 232916a 6322164i bk6: 234852a 5958057i bk7: 234342a 5721188i bk8: 235688a 7308348i bk9: 234424a 7084153i bk10: 233936a 6926085i bk11: 233420a 6765696i bk12: 233582a 6523095i bk13: 233906a 6253750i bk14: 233828a 5986325i bk15: 233554a 5784587i 
bw_dist = 0.063	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8521
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7473687 n_act=2096985 n_pre=2096972 n_req=2525349 n_req_1=294068 n_req_2=918729 n_req_3=1312552 n_rd=3775725 n_write=1861714 bw_util=0.5837 bw_util_1=0.06797 bw_util_2=0.2124 bw_util_3=0.3034 blp=10.199862 blp_1= 1.815482 blp_2= 3.591670 blp_3= 4.865337
 n_activity=17298390 dram_eff=0.5839 dram_eff_1=0.068 dram_eff_2=0.2124 dram_eff_3=0.3035
bk0: 233152a 7363114i bk1: 235074a 6959034i bk2: 229340a 7092501i bk3: 232754a 6649870i bk4: 235708a 6220523i bk5: 244990a 5306829i bk6: 234948a 5747606i bk7: 239988a 5104866i bk8: 235098a 7202882i bk9: 235554a 6897665i bk10: 234504a 6742162i bk11: 237672a 6291346i bk12: 235820a 6185090i bk13: 239725a 5652694i bk14: 232592a 5878942i bk15: 238806a 5172485i 
bw_dist = 0.068	0.212	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6874
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7614623 n_act=2066470 n_pre=2066455 n_req=2505108 n_req_1=274273 n_req_2=918283 n_req_3=1312552 n_rd=3735510 n_write=1822025 bw_util=0.579 bw_util_1=0.0634 bw_util_2=0.2123 bw_util_3=0.3034 blp=9.935546 blp_1= 1.770798 blp_2= 3.562592 blp_3= 4.811146
 n_activity=17273952 dram_eff=0.5801 dram_eff_1=0.06351 dram_eff_2=0.2126 dram_eff_3=0.3039
bk0: 228490a 7753463i bk1: 230282a 7390416i bk2: 230652a 7146671i bk3: 230274a 6952064i bk4: 232662a 6569166i bk5: 236876a 6025580i bk6: 233632a 5967737i bk7: 237914a 5436245i bk8: 233376a 7395763i bk9: 234910a 7058336i bk10: 235172a 6833539i bk11: 233392a 6707760i bk12: 234254a 6440054i bk13: 232684a 6293011i bk14: 234346a 5939512i bk15: 236594a 5487186i 
bw_dist = 0.063	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0029
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7489736 n_act=2092929 n_pre=2092916 n_req=2523227 n_req_1=292203 n_req_2=918524 n_req_3=1312500 n_rd=3771660 n_write=1857842 bw_util=0.5832 bw_util_1=0.06754 bw_util_2=0.2123 bw_util_3=0.3034 blp=10.167203 blp_1= 1.799959 blp_2= 3.575291 blp_3= 4.855383
 n_activity=17295453 dram_eff=0.5836 dram_eff_1=0.06758 dram_eff_2=0.2124 dram_eff_3=0.3035
bk0: 235524a 7212438i bk1: 231644a 7209172i bk2: 234012a 6837267i bk3: 229666a 6885844i bk4: 235516a 6255000i bk5: 237204a 5862720i bk6: 238168a 5539629i bk7: 235108a 5472648i bk8: 235740a 7186076i bk9: 233314a 7038268i bk10: 245138a 6061629i bk11: 235032a 6481329i bk12: 236252a 6173858i bk13: 234496a 6004068i bk14: 237294a 5589688i bk15: 237552a 5265716i 
bw_dist = 0.068	0.212	0.303	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.592
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7600244 n_act=2069461 n_pre=2069445 n_req=2507135 n_req_1=276443 n_req_2=918154 n_req_3=1312538 n_rd=3739691 n_write=1826242 bw_util=0.5795 bw_util_1=0.0639 bw_util_2=0.2122 bw_util_3=0.3034 blp=9.965213 blp_1= 1.769352 blp_2= 3.565247 blp_3= 4.820006
 n_activity=17275648 dram_eff=0.5805 dram_eff_1=0.06401 dram_eff_2=0.2126 dram_eff_3=0.3039
bk0: 231693a 7524080i bk1: 230566a 7347651i bk2: 231722a 7053172i bk3: 230752a 6890557i bk4: 232608a 6527694i bk5: 235236a 6107994i bk6: 234178a 5924496i bk7: 238092a 5384294i bk8: 234844a 7311552i bk9: 233860a 7123834i bk10: 234232a 6869787i bk11: 232404a 6760656i bk12: 235664a 6320366i bk13: 232376a 6310891i bk14: 233482a 6008840i bk15: 237982a 5390662i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0743

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964229, Miss = 947732, Miss_rate = 0.983, Pending_hits = 1261, Reservation_fails = 968991
L2_cache_bank[1]: Access = 946599, Miss = 933332, Miss_rate = 0.986, Pending_hits = 738, Reservation_fails = 960396
L2_cache_bank[2]: Access = 946587, Miss = 934051, Miss_rate = 0.987, Pending_hits = 637, Reservation_fails = 812416
L2_cache_bank[3]: Access = 942676, Miss = 930300, Miss_rate = 0.987, Pending_hits = 578, Reservation_fails = 902991
L2_cache_bank[4]: Access = 947803, Miss = 935598, Miss_rate = 0.987, Pending_hits = 635, Reservation_fails = 636976
L2_cache_bank[5]: Access = 987169, Miss = 952305, Miss_rate = 0.965, Pending_hits = 1162, Reservation_fails = 1108918
L2_cache_bank[6]: Access = 942950, Miss = 931316, Miss_rate = 0.988, Pending_hits = 604, Reservation_fails = 763491
L2_cache_bank[7]: Access = 952521, Miss = 936489, Miss_rate = 0.983, Pending_hits = 863, Reservation_fails = 1005074
L2_cache_bank[8]: Access = 965366, Miss = 948849, Miss_rate = 0.983, Pending_hits = 1151, Reservation_fails = 901043
L2_cache_bank[9]: Access = 951680, Miss = 937029, Miss_rate = 0.985, Pending_hits = 720, Reservation_fails = 905851
L2_cache_bank[10]: Access = 946742, Miss = 934239, Miss_rate = 0.987, Pending_hits = 773, Reservation_fails = 814801
L2_cache_bank[11]: Access = 950330, Miss = 935662, Miss_rate = 0.985, Pending_hits = 842, Reservation_fails = 995420
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 964229, Miss = 947732 (0.983), PendingHit = 1261 (0.00131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 946599, Miss = 933332 (0.986), PendingHit = 738 (0.00078)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 946587, Miss = 934051 (0.987), PendingHit = 637 (0.000673)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 942676, Miss = 930300 (0.987), PendingHit = 578 (0.000613)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 947803, Miss = 935598 (0.987), PendingHit = 635 (0.00067)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 987169, Miss = 952305 (0.965), PendingHit = 1162 (0.00118)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 942950, Miss = 931316 (0.988), PendingHit = 604 (0.000641)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 952521, Miss = 936489 (0.983), PendingHit = 863 (0.000906)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 965366, Miss = 948849 (0.983), PendingHit = 1151 (0.00119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 951680, Miss = 937029 (0.985), PendingHit = 720 (0.000757)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 946742, Miss = 934239 (0.987), PendingHit = 773 (0.000816)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 950330, Miss = 935662 (0.985), PendingHit = 842 (0.000886)
L2 Cache Total Miss Rate = 0.984
Stream 1: L2 Cache Miss Rate = 0.953
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.976
Stream 1: Accesses  = 3853147
Stream 1: Misses  = 3670718
Stream 2: Accesses  = 3853405
Stream 2: Misses  = 3851203
Stream 3: Accesses  = 7591247
Stream 3: Misses  = 7405699
Stream 1+2: Accesses  = 7706552
Stream 1+2: Misses  = 7521921
Stream 1+2+3: Accesses  = 15297799
Stream 1+2+3: Misses  = 14927620
Total Accesses  = 11444652
MPKI-CORES
CORE_L2MPKI_0	90.070
CORE_L2MPKI_1	92.380
CORE_L2MPKI_2	91.738
CORE_L2MPKI_3	91.311
CORE_L2MPKI_4	92.102
CORE_L2MPKI_5	91.994
CORE_L2MPKI_6	90.159
CORE_L2MPKI_7	90.939
CORE_L2MPKI_8	91.538
CORE_L2MPKI_9	90.520
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.436
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	161201
CORE_MISSES_1	170948
CORE_MISSES_2	167412
CORE_MISSES_3	172590
CORE_MISSES_4	173947
CORE_MISSES_5	175295
CORE_MISSES_6	165537
CORE_MISSES_7	174615
CORE_MISSES_8	165910
CORE_MISSES_9	167518
CORE_MISSES_10	192505
CORE_MISSES_11	199052
CORE_MISSES_12	201336
CORE_MISSES_13	193441
CORE_MISSES_14	199178
CORE_MISSES_15	195591
CORE_MISSES_16	201693
CORE_MISSES_17	199338
CORE_MISSES_18	198445
CORE_MISSES_19	195166
CORE_MISSES_20	197607
CORE_MISSES_21	195809
CORE_MISSES_22	199322
CORE_MISSES_23	197253
CORE_MISSES_24	195083
CORE_MISSES_25	192397
CORE_MISSES_26	196795
CORE_MISSES_27	196349
CORE_MISSES_28	196572
CORE_MISSES_29	193723
CORE_MISSES_30	190142
CORE_MISSES_31	188220
CORE_MISSES_32	191434
CORE_MISSES_33	188156
CORE_MISSES_34	190093
CORE_MISSES_35	189513
CORE_MISSES_36	188189
CORE_MISSES_37	187551
CORE_MISSES_38	188125
CORE_MISSES_39	188870
CORE_MISSES_40	187528
CORE_MISSES_41	187497
CORE_MISSES_42	184973
CORE_MISSES_43	185568
CORE_MISSES_44	188114
CORE_MISSES_45	185529
CORE_MISSES_46	186293
CORE_MISSES_47	189427
CORE_MISSES_48	189422
CORE_MISSES_49	180982
CORE_MISSES_50	187467
CORE_MISSES_51	186821
CORE_MISSES_52	183585
CORE_MISSES_53	188082
CORE_MISSES_54	184885
CORE_MISSES_55	187463
CORE_MISSES_56	189440
CORE_MISSES_57	189443
CORE_MISSES_58	185580
CORE_MISSES_59	186882
L2_MISSES = 11256902
L2_total_cache_accesses = 11444652
L2_total_cache_misses = 11256902
L2_total_cache_miss_rate = 0.9836
L2_total_cache_pending_hits = 9964
L2_total_cache_reservation_fails = 10776368
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7432202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7087982
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3824390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3646213
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4799
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 602
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 309
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42073
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36314326
icnt_total_pkts_simt_to_mem=28634456
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4164
gpu_ipc_2 =     188.1540
gpu_ipc_3 =     269.2506
gpu_tot_sim_cycle_stream_1 = 13109911
gpu_tot_sim_cycle_stream_2 = 13108257
gpu_tot_sim_cycle_stream_3 = 13088443
gpu_sim_insn_1 = 18568704
gpu_sim_insn_2 = 2466370784
gpu_sim_insn_3 = 3524071680
gpu_sim_cycle = 13109912
gpu_sim_insn = 6009011168
gpu_ipc =     458.3563
gpu_tot_sim_cycle = 13109912
gpu_tot_sim_insn = 6009011168
gpu_tot_ipc =     458.3563
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64827451
gpu_stall_icnt2sh    = 202141
gpu_total_sim_rate=252013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 94968780
	L1I_total_cache_misses = 76587
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 123719
L1D_cache:
	L1D_cache_core[0]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 192532, Miss = 192532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11833333
	L1D_cache_core[11]: Access = 199078, Miss = 199078, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11783136
	L1D_cache_core[12]: Access = 201362, Miss = 201362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11842537
	L1D_cache_core[13]: Access = 193460, Miss = 193460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11830039
	L1D_cache_core[14]: Access = 199205, Miss = 199205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11816138
	L1D_cache_core[15]: Access = 195611, Miss = 195611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11817567
	L1D_cache_core[16]: Access = 201716, Miss = 201716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11843257
	L1D_cache_core[17]: Access = 199353, Miss = 199353, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11892888
	L1D_cache_core[18]: Access = 198477, Miss = 198477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11841505
	L1D_cache_core[19]: Access = 195180, Miss = 195180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11898768
	L1D_cache_core[20]: Access = 197624, Miss = 197624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11842244
	L1D_cache_core[21]: Access = 195820, Miss = 195820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11885624
	L1D_cache_core[22]: Access = 199331, Miss = 199331, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872794
	L1D_cache_core[23]: Access = 197273, Miss = 197273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11810398
	L1D_cache_core[24]: Access = 195100, Miss = 195100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11901498
	L1D_cache_core[25]: Access = 192420, Miss = 192420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11849247
	L1D_cache_core[26]: Access = 196819, Miss = 196819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11872881
	L1D_cache_core[27]: Access = 196374, Miss = 196374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11896055
	L1D_cache_core[28]: Access = 196595, Miss = 196595, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11928442
	L1D_cache_core[29]: Access = 193750, Miss = 193750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11832512
	L1D_cache_core[30]: Access = 190120, Miss = 190120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11682193
	L1D_cache_core[31]: Access = 188200, Miss = 188200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11656412
	L1D_cache_core[32]: Access = 191420, Miss = 191420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11510894
	L1D_cache_core[33]: Access = 188140, Miss = 188140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11642574
	L1D_cache_core[34]: Access = 190080, Miss = 190080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11566331
	L1D_cache_core[35]: Access = 189500, Miss = 189500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11587149
	L1D_cache_core[36]: Access = 188180, Miss = 188180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11603106
	L1D_cache_core[37]: Access = 187540, Miss = 187540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11532910
	L1D_cache_core[38]: Access = 188120, Miss = 188120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11553851
	L1D_cache_core[39]: Access = 188860, Miss = 188860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11530956
	L1D_cache_core[40]: Access = 187500, Miss = 187500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11559607
	L1D_cache_core[41]: Access = 187480, Miss = 187480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11620410
	L1D_cache_core[42]: Access = 184960, Miss = 184960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11577456
	L1D_cache_core[43]: Access = 185560, Miss = 185560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11657650
	L1D_cache_core[44]: Access = 188100, Miss = 188100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11691631
	L1D_cache_core[45]: Access = 185520, Miss = 185520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11440118
	L1D_cache_core[46]: Access = 186280, Miss = 186280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11574372
	L1D_cache_core[47]: Access = 189420, Miss = 189420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11477720
	L1D_cache_core[48]: Access = 189420, Miss = 189420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11555259
	L1D_cache_core[49]: Access = 180980, Miss = 180980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11483143
	L1D_cache_core[50]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11666044
	L1D_cache_core[51]: Access = 186820, Miss = 186820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11579247
	L1D_cache_core[52]: Access = 183580, Miss = 183580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11621674
	L1D_cache_core[53]: Access = 188080, Miss = 188080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11565072
	L1D_cache_core[54]: Access = 184880, Miss = 184880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11519680
	L1D_cache_core[55]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11522884
	L1D_cache_core[56]: Access = 189440, Miss = 189440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11456005
	L1D_cache_core[57]: Access = 189440, Miss = 189440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11460821
	L1D_cache_core[58]: Access = 185580, Miss = 185580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11417904
	L1D_cache_core[59]: Access = 186880, Miss = 186880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11607017
	L1D_total_cache_accesses = 9564004
	L1D_total_cache_misses = 9564004
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 584015982
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 473730
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5739439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 472070684
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 472610
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3824565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 111945298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 94892193
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 76587
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 123719
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2368, 1893, 2368, 1893, 1950, 1893, 1964, 1893, 1893, 1893, 1893, 1812, 1893, 1718, 1893, 1599, 1893, 1299, 1893, 1273, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 6012828992
gpgpu_n_tot_w_icount = 187900906
gpgpu_n_stall_shd_mem = 715037675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7614919
gpgpu_n_mem_write_global = 3824519
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 185516992
gpgpu_n_store_insn = 122386144
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15159360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 715037675
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1073009977	W0_Idle:122914809	W0_Scoreboard:189363120	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:187901534
Warp Occupancy Distribution:
Stall:366890497	W0_Idle:79039501	W0_Scoreboard:39177339	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39289143
Warp Occupancy Distribution:
Stall:355657225	W0_Idle:19437888	W0_Scoreboard:73856260	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75445107
warp_utilization0: 0.119440
warp_utilization1: 0.074923
warp_utilization2: 0.143870
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45915040 {8:5739380,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 520134584 {136:3824519,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 75521816 {40:1868114,72:3321,136:4104,}
traffic_breakdown_coretomem[INST_ACC_R] = 45680 {8:5710,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 780507128 {136:5739023,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30594480 {8:3824310,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 75511016 {40:1867844,72:3321,136:4104,}
traffic_breakdown_memtocore[INST_ACC_R] = 776560 {136:5710,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1323 
averagemflatency_2= 1503 
averagemflatency_3 = 1524 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 13109911 
mrq_lat_table:4619870 	138291 	231197 	523634 	1554573 	2676723 	3592651 	2739726 	683553 	11967 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28263 	242210 	2478843 	7012791 	1672748 	3806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45141 	59543 	227816 	422146 	575129 	1581936 	4378983 	3859900 	293010 	1389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6660983 	946035 	7041 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1356192 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	1014 	25160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336655  1.345253  1.350542  1.355124  1.341919  1.348461  1.345368  1.349130  1.335768  1.344591  1.341812  1.344738  1.341271  1.350056  1.344287  1.350797 
dram[1]:  1.344517  1.352531  1.348689  1.353711  1.344967  1.345113  1.344035  1.347922  1.336560  1.338490  1.342760  1.345626  1.345606  1.345399  1.346046  1.347201 
dram[2]:  1.346014  1.344450  1.354559  1.350780  1.344316  1.332695  1.348379  1.344517  1.340625  1.340275  1.343144  1.340127  1.344866  1.340440  1.350476  1.342886 
dram[3]:  1.352801  1.349599  1.349856  1.351099  1.346105  1.339927  1.347527  1.342016  1.339870  1.338857  1.339310  1.343298  1.343085  1.346847  1.344715  1.341330 
dram[4]:  1.342891  1.352645  1.346631  1.355433  1.344949  1.344039  1.344524  1.351114  1.339877  1.346612  1.328487  1.344206  1.343007  1.348477  1.342494  1.344786 
dram[5]:  1.345599  1.348447  1.346905  1.349623  1.345691  1.344090  1.346901  1.342237  1.338131  1.342148  1.341083  1.346271  1.341730  1.348269  1.347038  1.342933 
average row locality = 16772200/12471055 = 1.344890
average row locality_1 = 6173710/5170969 = 1.193917
average row locality_2 = 5401756/3730006 = 1.448190
average row locality_3 = 5196734/3570080 = 1.455635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    119650    116816    116111    114713    118349    116490    118981    117863    119242    116452    118263    117335    118956    116777    118174    116873 
dram[1]:    116056    114535    115528    114459    116497    116459    117427    117171    117844    117214    116968    116712    116792    116953    116915    116778 
dram[2]:    116576    117538    114671    116379    117856    122497    117477    119994    117549    117778    117252    118837    117910    119864    116296    119403 
dram[3]:    114245    115141    115326    115137    116331    118440    116818    118958    116690    117457    117587    116698    117128    116344    117175    118298 
dram[4]:    117762    115822    117006    114833    117759    118603    119085    117557    117874    116657    122574    117516    118126    117248    118647    118778 
dram[5]:    115847    115286    115862    115376    116306    117619    117089    119049    117423    116931    117118    116203    117834    116190    116742    118991 
total reads: 11256716
bank skew: 122574/114245 = 1.07
chip skew: 1887877/1864308 = 1.01
number of total write accesses:
dram[0]:     59806     56988     56288     54836     58532     56684     59139     58042     59433     56660     58455     57528     59150     56990     58394     57111 
dram[1]:     56224     54716     55716     54610     56693     56658     57601     57362     58066     57461     57188     56935     56997     57186     57149     57023 
dram[2]:     56730     57707     54853     56514     58040     62690     57637     60174     57735     57988     57436     59035     58098     60075     56519     59636 
dram[3]:     54410     55335     55505     55296     56517     58635     56987     59149     56916     57696     57791     56928     57324     56573     57403     58556 
dram[4]:     57919     55991     57205     55015     57960     58790     59255     57723     58084     56858     62755     57713     58333     57454     58879     58997 
dram[5]:     56017     55461     56022     55578     56510     57821     57270     59235     57651     57155     57323     56424     58050     56409     56976     59227 
total reads: 5515569
bank skew: 62755/54410 = 1.15
chip skew: 930867/907585 = 1.03
average mf latency per bank:
dram[0]:       1014       943      1019       953      1023       957      1025       962      1006       941      1013       944      1017       955      1028       963
dram[1]:        914       910       922       918       929       918       929       925       908       904       917       911       920       916       931       924
dram[2]:        981      1125       996      1133       993      1302      1000      1141       980      1125       986      1126       991      1134      1003      1145
dram[3]:        925       975       926       980       933       989       937       986       920       968       922       976       928       982       936       994
dram[4]:       1028      1027      1031      1034      1037      1037      1044      1042      1026      1025      1036      1026      1033      1034      1043      1046
dram[5]:        941       965       948       970       951       975       956       980       938       960       943       968       947       974       959       984
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7524704 n_act=2085127 n_pre=2085112 n_req=2518541 n_req_1=287188 n_req_2=918781 n_req_3=1312572 n_rd=3762074 n_write=1848066 bw_util=0.5821 bw_util_1=0.06638 bw_util_2=0.2124 bw_util_3=0.3034 blp=10.106420 blp_1= 1.782399 blp_2= 3.560488 blp_3= 4.849752
 n_activity=17290926 dram_eff=0.5826 dram_eff_1=0.06644 dram_eff_2=0.2125 dram_eff_3=0.3036
bk0: 239294a 6992194i bk1: 233632a 7063888i bk2: 232220a 6962690i bk3: 229426a 6921454i bk4: 236698a 6202557i bk5: 232976a 6159305i bk6: 237960a 5599531i bk7: 235724a 5446162i bk8: 238484a 7009763i bk9: 232904a 7110056i bk10: 236526a 6669087i bk11: 234670a 6532169i bk12: 237912a 6107997i bk13: 233554a 6147916i bk14: 236348a 5682875i bk15: 233746a 5591089i 
bw_dist = 0.066	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4209
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7641226 n_act=2060068 n_pre=2060057 n_req=2501698 n_req_1=270755 n_req_2=918383 n_req_3=1312560 n_rd=3728586 n_write=1815146 bw_util=0.5783 bw_util_1=0.06258 bw_util_2=0.2123 bw_util_3=0.3034 blp=9.875710 blp_1= 1.759392 blp_2= 3.549808 blp_3= 4.806063
 n_activity=17270979 dram_eff=0.5794 dram_eff_1=0.06271 dram_eff_2=0.2127 dram_eff_3=0.304
bk0: 232108a 7560365i bk1: 229066a 7497596i bk2: 231054a 7157034i bk3: 228916a 7066073i bk4: 232994a 6565839i bk5: 232916a 6322164i bk6: 234852a 5958057i bk7: 234342a 5721188i bk8: 235688a 7308348i bk9: 234424a 7084153i bk10: 233936a 6926085i bk11: 233420a 6765696i bk12: 233582a 6523095i bk13: 233906a 6253750i bk14: 233828a 5986325i bk15: 233554a 5784587i 
bw_dist = 0.063	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8521
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7473687 n_act=2096985 n_pre=2096972 n_req=2525349 n_req_1=294068 n_req_2=918729 n_req_3=1312552 n_rd=3775725 n_write=1861714 bw_util=0.5837 bw_util_1=0.06797 bw_util_2=0.2124 bw_util_3=0.3034 blp=10.199862 blp_1= 1.815482 blp_2= 3.591670 blp_3= 4.865337
 n_activity=17298390 dram_eff=0.5839 dram_eff_1=0.068 dram_eff_2=0.2124 dram_eff_3=0.3035
bk0: 233152a 7363114i bk1: 235074a 6959034i bk2: 229340a 7092501i bk3: 232754a 6649870i bk4: 235708a 6220523i bk5: 244990a 5306829i bk6: 234948a 5747606i bk7: 239988a 5104866i bk8: 235098a 7202882i bk9: 235554a 6897665i bk10: 234504a 6742162i bk11: 237672a 6291346i bk12: 235820a 6185090i bk13: 239725a 5652694i bk14: 232592a 5878942i bk15: 238806a 5172485i 
bw_dist = 0.068	0.212	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6874
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7614623 n_act=2066470 n_pre=2066455 n_req=2505108 n_req_1=274273 n_req_2=918283 n_req_3=1312552 n_rd=3735510 n_write=1822025 bw_util=0.579 bw_util_1=0.0634 bw_util_2=0.2123 bw_util_3=0.3034 blp=9.935546 blp_1= 1.770798 blp_2= 3.562592 blp_3= 4.811146
 n_activity=17273952 dram_eff=0.5801 dram_eff_1=0.06351 dram_eff_2=0.2126 dram_eff_3=0.3039
bk0: 228490a 7753463i bk1: 230282a 7390416i bk2: 230652a 7146671i bk3: 230274a 6952064i bk4: 232662a 6569166i bk5: 236876a 6025580i bk6: 233632a 5967737i bk7: 237914a 5436245i bk8: 233376a 7395763i bk9: 234910a 7058336i bk10: 235172a 6833539i bk11: 233392a 6707760i bk12: 234254a 6440054i bk13: 232684a 6293011i bk14: 234346a 5939512i bk15: 236594a 5487186i 
bw_dist = 0.063	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0029
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7489736 n_act=2092929 n_pre=2092916 n_req=2523227 n_req_1=292203 n_req_2=918524 n_req_3=1312500 n_rd=3771660 n_write=1857842 bw_util=0.5832 bw_util_1=0.06754 bw_util_2=0.2123 bw_util_3=0.3034 blp=10.167203 blp_1= 1.799959 blp_2= 3.575291 blp_3= 4.855383
 n_activity=17295453 dram_eff=0.5836 dram_eff_1=0.06758 dram_eff_2=0.2124 dram_eff_3=0.3035
bk0: 235524a 7212438i bk1: 231644a 7209172i bk2: 234012a 6837267i bk3: 229666a 6885844i bk4: 235516a 6255000i bk5: 237204a 5862720i bk6: 238168a 5539629i bk7: 235108a 5472648i bk8: 235740a 7186076i bk9: 233314a 7038268i bk10: 245138a 6061629i bk11: 235032a 6481329i bk12: 236252a 6173858i bk13: 234496a 6004068i bk14: 237294a 5589688i bk15: 237552a 5265716i 
bw_dist = 0.068	0.212	0.303	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.592
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17305083 n_nop=7600244 n_act=2069461 n_pre=2069445 n_req=2507135 n_req_1=276443 n_req_2=918154 n_req_3=1312538 n_rd=3739691 n_write=1826242 bw_util=0.5795 bw_util_1=0.0639 bw_util_2=0.2122 bw_util_3=0.3034 blp=9.965213 blp_1= 1.769352 blp_2= 3.565247 blp_3= 4.820006
 n_activity=17275648 dram_eff=0.5805 dram_eff_1=0.06401 dram_eff_2=0.2126 dram_eff_3=0.3039
bk0: 231693a 7524080i bk1: 230566a 7347651i bk2: 231722a 7053172i bk3: 230752a 6890557i bk4: 232608a 6527694i bk5: 235236a 6107994i bk6: 234178a 5924496i bk7: 238092a 5384294i bk8: 234844a 7311552i bk9: 233860a 7123834i bk10: 234232a 6869787i bk11: 232404a 6760656i bk12: 235664a 6320366i bk13: 232376a 6310891i bk14: 233482a 6008840i bk15: 237982a 5390662i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0743

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964229, Miss = 947732, Miss_rate = 0.983, Pending_hits = 1261, Reservation_fails = 968991
L2_cache_bank[1]: Access = 946599, Miss = 933332, Miss_rate = 0.986, Pending_hits = 738, Reservation_fails = 960396
L2_cache_bank[2]: Access = 946587, Miss = 934051, Miss_rate = 0.987, Pending_hits = 637, Reservation_fails = 812416
L2_cache_bank[3]: Access = 942676, Miss = 930300, Miss_rate = 0.987, Pending_hits = 578, Reservation_fails = 902991
L2_cache_bank[4]: Access = 947803, Miss = 935598, Miss_rate = 0.987, Pending_hits = 635, Reservation_fails = 636976
L2_cache_bank[5]: Access = 987169, Miss = 952305, Miss_rate = 0.965, Pending_hits = 1162, Reservation_fails = 1108918
L2_cache_bank[6]: Access = 942950, Miss = 931316, Miss_rate = 0.988, Pending_hits = 604, Reservation_fails = 763491
L2_cache_bank[7]: Access = 952521, Miss = 936489, Miss_rate = 0.983, Pending_hits = 863, Reservation_fails = 1005074
L2_cache_bank[8]: Access = 965366, Miss = 948849, Miss_rate = 0.983, Pending_hits = 1151, Reservation_fails = 901043
L2_cache_bank[9]: Access = 951680, Miss = 937029, Miss_rate = 0.985, Pending_hits = 720, Reservation_fails = 905851
L2_cache_bank[10]: Access = 946742, Miss = 934239, Miss_rate = 0.987, Pending_hits = 773, Reservation_fails = 814801
L2_cache_bank[11]: Access = 950330, Miss = 935662, Miss_rate = 0.985, Pending_hits = 842, Reservation_fails = 995420
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 964229, Miss = 947732 (0.983), PendingHit = 1261 (0.00131)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 946599, Miss = 933332 (0.986), PendingHit = 738 (0.00078)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 946587, Miss = 934051 (0.987), PendingHit = 637 (0.000673)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 942676, Miss = 930300 (0.987), PendingHit = 578 (0.000613)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 947803, Miss = 935598 (0.987), PendingHit = 635 (0.00067)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 987169, Miss = 952305 (0.965), PendingHit = 1162 (0.00118)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 942950, Miss = 931316 (0.988), PendingHit = 604 (0.000641)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 952521, Miss = 936489 (0.983), PendingHit = 863 (0.000906)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 965366, Miss = 948849 (0.983), PendingHit = 1151 (0.00119)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 951680, Miss = 937029 (0.985), PendingHit = 720 (0.000757)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 946742, Miss = 934239 (0.987), PendingHit = 773 (0.000816)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 950330, Miss = 935662 (0.985), PendingHit = 842 (0.000886)
L2 Cache Total Miss Rate = 0.984
Stream 1: L2 Cache Miss Rate = 0.953
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.976
Stream 1: Accesses  = 3853147
Stream 1: Misses  = 3670718
Stream 2: Accesses  = 3853405
Stream 2: Misses  = 3851203
Stream 3: Accesses  = 7591247
Stream 3: Misses  = 7405699
Stream 1+2: Accesses  = 7706552
Stream 1+2: Misses  = 7521921
Stream 1+2+3: Accesses  = 15297799
Stream 1+2+3: Misses  = 14927620
Total Accesses  = 11444652
MPKI-CORES
CORE_L2MPKI_0	90.070
CORE_L2MPKI_1	92.380
CORE_L2MPKI_2	91.738
CORE_L2MPKI_3	91.311
CORE_L2MPKI_4	92.102
CORE_L2MPKI_5	91.994
CORE_L2MPKI_6	90.159
CORE_L2MPKI_7	90.939
CORE_L2MPKI_8	91.538
CORE_L2MPKI_9	90.520
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.436
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	161201
CORE_MISSES_1	170948
CORE_MISSES_2	167412
CORE_MISSES_3	172590
CORE_MISSES_4	173947
CORE_MISSES_5	175295
CORE_MISSES_6	165537
CORE_MISSES_7	174615
CORE_MISSES_8	165910
CORE_MISSES_9	167518
CORE_MISSES_10	192505
CORE_MISSES_11	199052
CORE_MISSES_12	201336
CORE_MISSES_13	193441
CORE_MISSES_14	199178
CORE_MISSES_15	195591
CORE_MISSES_16	201693
CORE_MISSES_17	199338
CORE_MISSES_18	198445
CORE_MISSES_19	195166
CORE_MISSES_20	197607
CORE_MISSES_21	195809
CORE_MISSES_22	199322
CORE_MISSES_23	197253
CORE_MISSES_24	195083
CORE_MISSES_25	192397
CORE_MISSES_26	196795
CORE_MISSES_27	196349
CORE_MISSES_28	196572
CORE_MISSES_29	193723
CORE_MISSES_30	190142
CORE_MISSES_31	188220
CORE_MISSES_32	191434
CORE_MISSES_33	188156
CORE_MISSES_34	190093
CORE_MISSES_35	189513
CORE_MISSES_36	188189
CORE_MISSES_37	187551
CORE_MISSES_38	188125
CORE_MISSES_39	188870
CORE_MISSES_40	187528
CORE_MISSES_41	187497
CORE_MISSES_42	184973
CORE_MISSES_43	185568
CORE_MISSES_44	188114
CORE_MISSES_45	185529
CORE_MISSES_46	186293
CORE_MISSES_47	189427
CORE_MISSES_48	189422
CORE_MISSES_49	180982
CORE_MISSES_50	187467
CORE_MISSES_51	186821
CORE_MISSES_52	183585
CORE_MISSES_53	188082
CORE_MISSES_54	184885
CORE_MISSES_55	187463
CORE_MISSES_56	189440
CORE_MISSES_57	189443
CORE_MISSES_58	185580
CORE_MISSES_59	186882
L2_MISSES = 11256902
L2_total_cache_accesses = 11444652
L2_total_cache_misses = 11256902
L2_total_cache_miss_rate = 0.9836
L2_total_cache_pending_hits = 9964
L2_total_cache_reservation_fails = 10776368
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7432202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7087982
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3824390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3646213
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4799
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 602
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 309
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 42073
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36314326
icnt_total_pkts_simt_to_mem=28634456
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4220
gpu_ipc_2 =     187.9892
gpu_ipc_3 =     269.3491
gpu_tot_sim_cycle_stream_1 = 13831998
gpu_tot_sim_cycle_stream_2 = 13830344
gpu_tot_sim_cycle_stream_3 = 13810528
gpu_sim_insn_1 = 19669504
gpu_sim_insn_2 = 2599955776
gpu_sim_insn_3 = 3719853440
gpu_sim_cycle = 13831999
gpu_sim_insn = 6339478720
gpu_ipc =     458.3198
gpu_tot_sim_cycle = 13831999
gpu_tot_sim_insn = 6339478720
gpu_tot_ipc =     458.3198
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 68564444
gpu_stall_icnt2sh    = 211780
gpu_total_sim_rate=252096

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 100191862
	L1I_total_cache_misses = 81006
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133353
L1D_cache:
	L1D_cache_core[0]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 203572, Miss = 203572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12475184
	L1D_cache_core[11]: Access = 209152, Miss = 209152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12406330
	L1D_cache_core[12]: Access = 211417, Miss = 211417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12469010
	L1D_cache_core[13]: Access = 204273, Miss = 204273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12463072
	L1D_cache_core[14]: Access = 209557, Miss = 209557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12453806
	L1D_cache_core[15]: Access = 205947, Miss = 205947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12446738
	L1D_cache_core[16]: Access = 212269, Miss = 212269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12461313
	L1D_cache_core[17]: Access = 210110, Miss = 210110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12527497
	L1D_cache_core[18]: Access = 209329, Miss = 209329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12457993
	L1D_cache_core[19]: Access = 205470, Miss = 205470, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12540553
	L1D_cache_core[20]: Access = 208266, Miss = 208266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12443481
	L1D_cache_core[21]: Access = 206924, Miss = 206924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12528335
	L1D_cache_core[22]: Access = 210269, Miss = 210269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12524176
	L1D_cache_core[23]: Access = 207447, Miss = 207447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12430349
	L1D_cache_core[24]: Access = 206434, Miss = 206434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12538433
	L1D_cache_core[25]: Access = 202496, Miss = 202496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12456387
	L1D_cache_core[26]: Access = 208624, Miss = 208624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12508973
	L1D_cache_core[27]: Access = 207237, Miss = 207237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12539923
	L1D_cache_core[28]: Access = 207451, Miss = 207451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12589575
	L1D_cache_core[29]: Access = 203953, Miss = 203953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12457934
	L1D_cache_core[30]: Access = 201200, Miss = 201200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12301307
	L1D_cache_core[31]: Access = 198620, Miss = 198620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12292968
	L1D_cache_core[32]: Access = 201840, Miss = 201840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12129888
	L1D_cache_core[33]: Access = 198560, Miss = 198560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286412
	L1D_cache_core[34]: Access = 201160, Miss = 201160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12190275
	L1D_cache_core[35]: Access = 199900, Miss = 199900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12237840
	L1D_cache_core[36]: Access = 199260, Miss = 199260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242605
	L1D_cache_core[37]: Access = 198620, Miss = 198620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12168172
	L1D_cache_core[38]: Access = 198540, Miss = 198540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12177372
	L1D_cache_core[39]: Access = 198620, Miss = 198620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12158066
	L1D_cache_core[40]: Access = 198560, Miss = 198560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12201721
	L1D_cache_core[41]: Access = 197900, Miss = 197900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12265981
	L1D_cache_core[42]: Access = 195380, Miss = 195380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12221296
	L1D_cache_core[43]: Access = 195340, Miss = 195340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286971
	L1D_cache_core[44]: Access = 198540, Miss = 198540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12311872
	L1D_cache_core[45]: Access = 195920, Miss = 195920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12097482
	L1D_cache_core[46]: Access = 196700, Miss = 196700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12224412
	L1D_cache_core[47]: Access = 199820, Miss = 199820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123867
	L1D_cache_core[48]: Access = 199840, Miss = 199840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12186652
	L1D_cache_core[49]: Access = 191380, Miss = 191380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12124035
	L1D_cache_core[50]: Access = 197220, Miss = 197220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12275341
	L1D_cache_core[51]: Access = 197880, Miss = 197880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12224372
	L1D_cache_core[52]: Access = 194000, Miss = 194000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12279449
	L1D_cache_core[53]: Access = 197840, Miss = 197840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12193923
	L1D_cache_core[54]: Access = 195300, Miss = 195300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12142056
	L1D_cache_core[55]: Access = 197880, Miss = 197880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12165297
	L1D_cache_core[56]: Access = 200500, Miss = 200500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12099972
	L1D_cache_core[57]: Access = 199840, Miss = 199840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12112444
	L1D_cache_core[58]: Access = 195340, Miss = 195340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12046958
	L1D_cache_core[59]: Access = 196000, Miss = 196000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12223837
	L1D_total_cache_accesses = 10089745
	L1D_total_cache_misses = 10089745
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 615716934
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 499803
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6054942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497750139
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 498683
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4034803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117966795
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 100110856
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 81006
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1893, 2524, 1893, 2515, 1893, 2501, 1893, 2292, 1893, 2310, 1893, 2007, 1893, 2026, 1893, 1893, 1580, 1893, 1432, 1893, 1273, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 6343506848
gpgpu_n_tot_w_icount = 198234589
gpgpu_n_stall_shd_mem = 753955771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8040324
gpgpu_n_mem_write_global = 4034744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 195722560
gpgpu_n_store_insn = 129113824
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15993696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 753955771
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1130540304	W0_Idle:130651000	W0_Scoreboard:200413368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:198235208
Warp Occupancy Distribution:
Stall:386243030	W0_Idle:84083910	W0_Scoreboard:41569223	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41383797
Warp Occupancy Distribution:
Stall:374553909	W0_Idle:20834956	W0_Scoreboard:78249272	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:79641823
warp_utilization0: 0.119430
warp_utilization1: 0.074797
warp_utilization2: 0.143945
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48438912 {8:6054864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 548725184 {136:4034744,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 79961952 {40:1977386,72:3618,136:4456,}
traffic_breakdown_coretomem[INST_ACC_R] = 48560 {8:6070,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 823422336 {136:6054576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32276416 {8:4034552,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 79952680 {40:1977156,72:3617,136:4456,}
traffic_breakdown_memtocore[INST_ACC_R] = 825520 {136:6070,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1322 
averagemflatency_2= 1502 
averagemflatency_3 = 1524 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 13831998 
mrq_lat_table:4875611 	145820 	244061 	552662 	1640192 	2824225 	3789690 	2890450 	722032 	12680 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29862 	254922 	2613366 	7416584 	1755830 	3852 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47218 	62519 	238778 	441287 	605907 	1674774 	4633996 	4070628 	304442 	1390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7035428 	996975 	7170 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1566433 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	1084 	26534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1186      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1488      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336566  1.345242  1.351154  1.355543  1.342101  1.348407  1.345101  1.349189  1.335904  1.344641  1.341447  1.344563  1.341262  1.349756  1.344743  1.351043 
dram[1]:  1.344212  1.351908  1.348796  1.353591  1.344993  1.345335  1.343704  1.347494  1.336980  1.338266  1.342537  1.345580  1.345132  1.344885  1.346325  1.347243 
dram[2]:  1.345768  1.344056  1.354483  1.350770  1.344714  1.332630  1.348280  1.344203  1.340846  1.339949  1.343121  1.339950  1.344104  1.340092  1.351278  1.343206 
dram[3]:  1.352520  1.348970  1.349384  1.351047  1.346021  1.339630  1.346713  1.341591  1.340184  1.338673  1.339404  1.343167  1.343087  1.346352  1.345063  1.342048 
dram[4]:  1.342767  1.351678  1.346678  1.355097  1.344653  1.343672  1.344344  1.350677  1.339852  1.346603  1.328690  1.343757  1.343282  1.348476  1.342950  1.345392 
dram[5]:  1.344843  1.347885  1.346721  1.349562  1.345490  1.343620  1.347050  1.341792  1.338547  1.342137  1.340684  1.346276  1.341333  1.348152  1.347827  1.343611 
average row locality = 17697445/13159818 = 1.344809
average row locality_1 = 6511361/5454571 = 1.193744
average row locality_2 = 5701996/3937426 = 1.448153
average row locality_3 = 5484088/3767821 = 1.455507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    126192    123198    122416    120995    124906    122953    125439    124235    125779    122932    124815    123855    125394    123241    124764    123388 
dram[1]:    122484    120877    121903    120757    122982    122839    123816    123637    124286    123820    123402    123062    123172    123433    123436    123352 
dram[2]:    123014    124051    121022    122810    124275    129214    123800    126480    123971    124342    123693    125290    124465    126472    122754    125984 
dram[3]:    120539    121503    121723    121514    122839    125058    123268    125472    123086    123923    124060    123053    123529    122767    123804    124785 
dram[4]:    124248    122344    123450    121274    124327    125185    125619    123941    124418    123142    129280    124013    124569    123591    125238    125339 
dram[5]:    122334    121696    122309    121816    122751    124143    123420    125504    123907    123452    123587    122581    124292    122514    123125    125461 
total reads: 11877190
bank skew: 129280/120539 = 1.07
chip skew: 1991637/1967258 = 1.01
number of total write accesses:
dram[0]:     63053     60072     59328     57835     61783     59830     62325     61154     62669     59845     61688     60736     62321     60203     61682     60313 
dram[1]:     59365     57777     58833     57649     59863     59736     60739     60567     61208     60755     60305     59988     60118     60402     60367     60288 
dram[2]:     59884     60926     57939     59656     61149     66071     60706     63382     60876     61243     60565     62165     61391     63415     59682     62899 
dram[3]:     57427     58401     58663     58382     59742     61942     60192     62395     60022     60838     60980     59979     60482     59729     60748     61720 
dram[4]:     61121     59204     60378     58172     61195     62049     62530     60841     61321     60023     66153     60888     61528     60534     62166     62249 
dram[5]:     59236     58585     59198     58733     59647     61028     60350     62430     60844     60363     60506     59485     61267     59474     60073     62392 
total reads: 5820351
bank skew: 66153/57427 = 1.15
chip skew: 981949/957960 = 1.03
average mf latency per bank:
dram[0]:       1011       943      1017       952      1021       956      1022       962      1003       940      1012       944      1014       954      1026       963
dram[1]:        916       911       923       918       931       918       931       925       910       904       919       912       922       916       933       925
dram[2]:        981      1126       995      1130       993      1293      1000      1139       979      1122       986      1124       990      1135      1002      1143
dram[3]:        927       975       926       982       935       991       938       986       921       969       924       977       930       982       938       995
dram[4]:       1031      1030      1033      1036      1039      1038      1047      1042      1028      1025      1038      1027      1035      1034      1045      1046
dram[5]:        939       963       946       967       950       974       955       977       936       960       942       966       945       972       958       982
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=7940235 n_act=2199696 n_pre=2199681 n_req=2657099 n_req_1=302914 n_req_2=968688 n_req_3=1385497 n_rd=3968968 n_write=1949658 bw_util=0.5821 bw_util_1=0.06636 bw_util_2=0.2122 bw_util_3=0.3035 blp=10.101285 blp_1= 1.780765 blp_2= 3.558501 blp_3= 4.851912
 n_activity=18243523 dram_eff=0.5826 dram_eff_1=0.06642 dram_eff_2=0.2124 dram_eff_3=0.3038
bk0: 252378a 7390155i bk1: 246392a 7464641i bk2: 244824a 7361960i bk3: 241990a 7313031i bk4: 249812a 6543629i bk5: 245904a 6500038i bk6: 250878a 5925717i bk7: 248464a 5759842i bk8: 251558a 7404531i bk9: 245862a 7498829i bk10: 249624a 7036853i bk11: 247710a 6893203i bk12: 250788a 6462741i bk13: 246482a 6483879i bk14: 249528a 5986412i bk15: 246774a 5893879i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4133
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=8059376 n_act=2174241 n_pre=2174228 n_req=2639651 n_req_1=286183 n_req_2=967986 n_req_3=1385482 n_rd=3934484 n_write=1915909 bw_util=0.5783 bw_util_1=0.0627 bw_util_2=0.2121 bw_util_3=0.3035 blp=9.878815 blp_1= 1.758799 blp_2= 3.546462 blp_3= 4.807947
 n_activity=18223175 dram_eff=0.5794 dram_eff_1=0.06282 dram_eff_2=0.2125 dram_eff_3=0.3041
bk0: 244966a 7969877i bk1: 241750a 7901760i bk2: 243806a 7547523i bk3: 241514a 7451798i bk4: 245964a 6921053i bk5: 245676a 6675990i bk6: 247632a 6291381i bk7: 247262a 6028414i bk8: 248572a 7717447i bk9: 247640a 7454533i bk10: 246802a 7312617i bk11: 246122a 7148094i bk12: 246336a 6884410i bk13: 246866a 6583374i bk14: 246872a 6306076i bk15: 246704a 6081691i 
bw_dist = 0.063	0.212	0.304	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8645
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=7886540 n_act=2212294 n_pre=2212280 n_req=2664102 n_req_1=310202 n_req_2=968426 n_req_3=1385474 n_rd=3983240 n_write=1963884 bw_util=0.5836 bw_util_1=0.06796 bw_util_2=0.2122 bw_util_3=0.3035 blp=10.197438 blp_1= 1.813645 blp_2= 3.588801 blp_3= 4.868813
 n_activity=18251280 dram_eff=0.5839 dram_eff_1=0.06798 dram_eff_2=0.2122 dram_eff_3=0.3036
bk0: 246028a 7764974i bk1: 248100a 7338821i bk2: 242044a 7475090i bk3: 245620a 7014303i bk4: 248550a 6571420i bk5: 258418a 5605820i bk6: 247596a 6081613i bk7: 252958a 5404766i bk8: 247940a 7605975i bk9: 248680a 7265761i bk10: 247382a 7114857i bk11: 250580a 6653037i bk12: 248930a 6517912i bk13: 252938a 5963193i bk14: 245508a 6202703i bk15: 251968a 5464040i 
bw_dist = 0.068	0.212	0.304	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6852
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=8031048 n_act=2181060 n_pre=2181044 n_req=2643178 n_req_1=290003 n_req_2=967701 n_req_3=1385474 n_rd=3941820 n_write=1923266 bw_util=0.5791 bw_util_1=0.06353 bw_util_2=0.212 bw_util_3=0.3035 blp=9.938161 blp_1= 1.770215 blp_2= 3.558776 blp_3= 4.812153
 n_activity=18226281 dram_eff=0.5801 dram_eff_1=0.06364 dram_eff_2=0.2124 dram_eff_3=0.3041
bk0: 241078a 8176550i bk1: 243006a 7792517i bk2: 243442a 7533335i bk3: 243026a 7328370i bk4: 245674a 6914638i bk5: 250114a 6343101i bk6: 246534a 6290604i bk7: 250942a 5737333i bk8: 246172a 7807792i bk9: 247846a 7446755i bk10: 248120a 7213296i bk11: 246106a 7086005i bk12: 247058a 6797879i bk13: 245532a 6633916i bk14: 247608a 6243068i bk15: 249562a 5796829i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0161
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=7900140 n_act=2208748 n_pre=2208733 n_req=2662516 n_req_1=308530 n_req_2=968572 n_req_3=1385414 n_rd=3979929 n_write=1960688 bw_util=0.5833 bw_util_1=0.06759 bw_util_2=0.2122 bw_util_3=0.3035 blp=10.172351 blp_1= 1.799549 blp_2= 3.575430 blp_3= 4.860939
 n_activity=18248205 dram_eff=0.5836 dram_eff_1=0.06763 dram_eff_2=0.2123 dram_eff_3=0.3037
bk0: 248496a 7608853i bk1: 244688a 7584252i bk2: 246898a 7208749i bk3: 242542a 7241466i bk4: 248645a 6584421i bk5: 250368a 6176045i bk6: 251238a 5844520i bk7: 247882a 5773658i bk8: 248832a 7573583i bk9: 246284a 7421478i bk10: 258560a 6401919i bk11: 248026a 6832557i bk12: 249138a 6514144i bk13: 247182a 6343155i bk14: 250472a 5885383i bk15: 250678a 5552047i 
bw_dist = 0.068	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5976
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=8017772 n_act=2183764 n_pre=2183751 n_req=2645230 n_req_1=291877 n_req_2=967898 n_req_3=1385455 n_rd=3945748 n_write=1927203 bw_util=0.5795 bw_util_1=0.06394 bw_util_2=0.212 bw_util_3=0.3035 blp=9.965029 blp_1= 1.768075 blp_2= 3.562750 blp_3= 4.820735
 n_activity=18228010 dram_eff=0.5805 dram_eff_1=0.06405 dram_eff_2=0.2124 dram_eff_3=0.304
bk0: 244668a 7917696i bk1: 243390a 7742882i bk2: 244618a 7427092i bk3: 243624a 7259883i bk4: 245498a 6879665i bk5: 248284a 6442841i bk6: 246838a 6266212i bk7: 251008a 5693182i bk8: 247810a 7715684i bk9: 246904a 7509702i bk10: 247174a 7244560i bk11: 245158a 7138808i bk12: 248580a 6673115i bk13: 245024a 6667304i bk14: 246250a 6348329i bk15: 250920a 5698911i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1017154, Miss = 999723, Miss_rate = 0.983, Pending_hits = 1340, Reservation_fails = 1004517
L2_cache_bank[1]: Access = 999051, Miss = 984816, Miss_rate = 0.986, Pending_hits = 821, Reservation_fails = 1001841
L2_cache_bank[2]: Access = 998956, Miss = 985498, Miss_rate = 0.987, Pending_hits = 710, Reservation_fails = 854880
L2_cache_bank[3]: Access = 995188, Miss = 981795, Miss_rate = 0.987, Pending_hits = 672, Reservation_fails = 951158
L2_cache_bank[4]: Access = 1000149, Miss = 987019, Miss_rate = 0.987, Pending_hits = 710, Reservation_fails = 662132
L2_cache_bank[5]: Access = 1041824, Miss = 1004663, Miss_rate = 0.964, Pending_hits = 1248, Reservation_fails = 1149828
L2_cache_bank[6]: Access = 995347, Miss = 982865, Miss_rate = 0.987, Pending_hits = 675, Reservation_fails = 797700
L2_cache_bank[7]: Access = 1006126, Miss = 988093, Miss_rate = 0.982, Pending_hits = 959, Reservation_fails = 1058188
L2_cache_bank[8]: Access = 1018729, Miss = 1001169, Miss_rate = 0.983, Pending_hits = 1229, Reservation_fails = 935040
L2_cache_bank[9]: Access = 1005379, Miss = 988849, Miss_rate = 0.984, Pending_hits = 798, Reservation_fails = 940797
L2_cache_bank[10]: Access = 999240, Miss = 985745, Miss_rate = 0.986, Pending_hits = 873, Reservation_fails = 850421
L2_cache_bank[11]: Access = 1003674, Miss = 987185, Miss_rate = 0.984, Pending_hits = 927, Reservation_fails = 1038908
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1017154, Miss = 999723 (0.983), PendingHit = 1340 (0.00132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999051, Miss = 984816 (0.986), PendingHit = 821 (0.000822)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 998956, Miss = 985498 (0.987), PendingHit = 710 (0.000711)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 995188, Miss = 981795 (0.987), PendingHit = 672 (0.000675)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1000149, Miss = 987019 (0.987), PendingHit = 710 (0.00071)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1041824, Miss = 1004663 (0.964), PendingHit = 1248 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 995347, Miss = 982865 (0.987), PendingHit = 675 (0.000678)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1006126, Miss = 988093 (0.982), PendingHit = 959 (0.000953)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1018729, Miss = 1001169 (0.983), PendingHit = 1229 (0.00121)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1005379, Miss = 988849 (0.984), PendingHit = 798 (0.000794)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999240, Miss = 985745 (0.986), PendingHit = 873 (0.000874)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1003674, Miss = 987185 (0.984), PendingHit = 927 (0.000924)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 4068408
Stream 1: Misses  = 3870668
Stream 2: Accesses  = 4067789
Stream 2: Misses  = 4065422
Stream 3: Accesses  = 8013028
Stream 3: Misses  = 7811998
Stream 1+2: Accesses  = 8136197
Stream 1+2: Misses  = 7936090
Stream 1+2+3: Accesses  = 16149225
Stream 1+2+3: Misses  = 15748088
Total Accesses  = 12080817
MPKI-CORES
CORE_L2MPKI_0	89.936
CORE_L2MPKI_1	92.002
CORE_L2MPKI_2	90.891
CORE_L2MPKI_3	90.958
CORE_L2MPKI_4	92.039
CORE_L2MPKI_5	91.840
CORE_L2MPKI_6	89.582
CORE_L2MPKI_7	90.987
CORE_L2MPKI_8	91.293
CORE_L2MPKI_9	90.303
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.290
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	170942
CORE_MISSES_1	181122
CORE_MISSES_2	175615
CORE_MISSES_3	181652
CORE_MISSES_4	184013
CORE_MISSES_5	184733
CORE_MISSES_6	174101
CORE_MISSES_7	185122
CORE_MISSES_8	175782
CORE_MISSES_9	176685
CORE_MISSES_10	203561
CORE_MISSES_11	209129
CORE_MISSES_12	211397
CORE_MISSES_13	204254
CORE_MISSES_14	209538
CORE_MISSES_15	205916
CORE_MISSES_16	212251
CORE_MISSES_17	210092
CORE_MISSES_18	209311
CORE_MISSES_19	205452
CORE_MISSES_20	208258
CORE_MISSES_21	206907
CORE_MISSES_22	210254
CORE_MISSES_23	207428
CORE_MISSES_24	206423
CORE_MISSES_25	202478
CORE_MISSES_26	208613
CORE_MISSES_27	207222
CORE_MISSES_28	207434
CORE_MISSES_29	203939
CORE_MISSES_30	201224
CORE_MISSES_31	198640
CORE_MISSES_32	201854
CORE_MISSES_33	198577
CORE_MISSES_34	201174
CORE_MISSES_35	199916
CORE_MISSES_36	199270
CORE_MISSES_37	198633
CORE_MISSES_38	198546
CORE_MISSES_39	198632
CORE_MISSES_40	198590
CORE_MISSES_41	197917
CORE_MISSES_42	195393
CORE_MISSES_43	195351
CORE_MISSES_44	198555
CORE_MISSES_45	195930
CORE_MISSES_46	196713
CORE_MISSES_47	199827
CORE_MISSES_48	199842
CORE_MISSES_49	191383
CORE_MISSES_50	197227
CORE_MISSES_51	197882
CORE_MISSES_52	194005
CORE_MISSES_53	197842
CORE_MISSES_54	195305
CORE_MISSES_55	197883
CORE_MISSES_56	200500
CORE_MISSES_57	199843
CORE_MISSES_58	195340
CORE_MISSES_59	196002
L2_MISSES = 11877420
L2_total_cache_accesses = 12080817
L2_total_cache_misses = 11877420
L2_total_cache_miss_rate = 0.9832
L2_total_cache_pending_hits = 10962
L2_total_cache_reservation_fails = 11245410
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 187283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7842429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7396452
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4034657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3804482
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5096
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 641
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 333
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44376
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=38325405
icnt_total_pkts_simt_to_mem=30222620
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4220
gpu_ipc_2 =     187.9892
gpu_ipc_3 =     269.3491
gpu_tot_sim_cycle_stream_1 = 13831998
gpu_tot_sim_cycle_stream_2 = 13830344
gpu_tot_sim_cycle_stream_3 = 13810528
gpu_sim_insn_1 = 19669504
gpu_sim_insn_2 = 2599955776
gpu_sim_insn_3 = 3719853440
gpu_sim_cycle = 13831999
gpu_sim_insn = 6339478720
gpu_ipc =     458.3198
gpu_tot_sim_cycle = 13831999
gpu_tot_sim_insn = 6339478720
gpu_tot_ipc =     458.3198
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 68564444
gpu_stall_icnt2sh    = 211780
gpu_total_sim_rate=252096

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 100191862
	L1I_total_cache_misses = 81006
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133353
L1D_cache:
	L1D_cache_core[0]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 203572, Miss = 203572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12475184
	L1D_cache_core[11]: Access = 209152, Miss = 209152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12406330
	L1D_cache_core[12]: Access = 211417, Miss = 211417, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12469010
	L1D_cache_core[13]: Access = 204273, Miss = 204273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12463072
	L1D_cache_core[14]: Access = 209557, Miss = 209557, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12453806
	L1D_cache_core[15]: Access = 205947, Miss = 205947, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12446738
	L1D_cache_core[16]: Access = 212269, Miss = 212269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12461313
	L1D_cache_core[17]: Access = 210110, Miss = 210110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12527497
	L1D_cache_core[18]: Access = 209329, Miss = 209329, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12457993
	L1D_cache_core[19]: Access = 205470, Miss = 205470, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12540553
	L1D_cache_core[20]: Access = 208266, Miss = 208266, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12443481
	L1D_cache_core[21]: Access = 206924, Miss = 206924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12528335
	L1D_cache_core[22]: Access = 210269, Miss = 210269, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12524176
	L1D_cache_core[23]: Access = 207447, Miss = 207447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12430349
	L1D_cache_core[24]: Access = 206434, Miss = 206434, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12538433
	L1D_cache_core[25]: Access = 202496, Miss = 202496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12456387
	L1D_cache_core[26]: Access = 208624, Miss = 208624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12508973
	L1D_cache_core[27]: Access = 207237, Miss = 207237, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12539923
	L1D_cache_core[28]: Access = 207451, Miss = 207451, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12589575
	L1D_cache_core[29]: Access = 203953, Miss = 203953, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12457934
	L1D_cache_core[30]: Access = 201200, Miss = 201200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12301307
	L1D_cache_core[31]: Access = 198620, Miss = 198620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12292968
	L1D_cache_core[32]: Access = 201840, Miss = 201840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12129888
	L1D_cache_core[33]: Access = 198560, Miss = 198560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286412
	L1D_cache_core[34]: Access = 201160, Miss = 201160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12190275
	L1D_cache_core[35]: Access = 199900, Miss = 199900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12237840
	L1D_cache_core[36]: Access = 199260, Miss = 199260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12242605
	L1D_cache_core[37]: Access = 198620, Miss = 198620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12168172
	L1D_cache_core[38]: Access = 198540, Miss = 198540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12177372
	L1D_cache_core[39]: Access = 198620, Miss = 198620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12158066
	L1D_cache_core[40]: Access = 198560, Miss = 198560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12201721
	L1D_cache_core[41]: Access = 197900, Miss = 197900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12265981
	L1D_cache_core[42]: Access = 195380, Miss = 195380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12221296
	L1D_cache_core[43]: Access = 195340, Miss = 195340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286971
	L1D_cache_core[44]: Access = 198540, Miss = 198540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12311872
	L1D_cache_core[45]: Access = 195920, Miss = 195920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12097482
	L1D_cache_core[46]: Access = 196700, Miss = 196700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12224412
	L1D_cache_core[47]: Access = 199820, Miss = 199820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123867
	L1D_cache_core[48]: Access = 199840, Miss = 199840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12186652
	L1D_cache_core[49]: Access = 191380, Miss = 191380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12124035
	L1D_cache_core[50]: Access = 197220, Miss = 197220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12275341
	L1D_cache_core[51]: Access = 197880, Miss = 197880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12224372
	L1D_cache_core[52]: Access = 194000, Miss = 194000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12279449
	L1D_cache_core[53]: Access = 197840, Miss = 197840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12193923
	L1D_cache_core[54]: Access = 195300, Miss = 195300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12142056
	L1D_cache_core[55]: Access = 197880, Miss = 197880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12165297
	L1D_cache_core[56]: Access = 200500, Miss = 200500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12099972
	L1D_cache_core[57]: Access = 199840, Miss = 199840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12112444
	L1D_cache_core[58]: Access = 195340, Miss = 195340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12046958
	L1D_cache_core[59]: Access = 196000, Miss = 196000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12223837
	L1D_total_cache_accesses = 10089745
	L1D_total_cache_misses = 10089745
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 615716934
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 499803
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6054942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497750139
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 498683
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4034803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117966795
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 100110856
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 81006
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1893, 2524, 1893, 2515, 1893, 2501, 1893, 2292, 1893, 2310, 1893, 2007, 1893, 2026, 1893, 1893, 1580, 1893, 1432, 1893, 1273, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 6343506848
gpgpu_n_tot_w_icount = 198234589
gpgpu_n_stall_shd_mem = 753955771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8040324
gpgpu_n_mem_write_global = 4034744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 195722560
gpgpu_n_store_insn = 129113824
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15993696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 753955771
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1130540304	W0_Idle:130651000	W0_Scoreboard:200413368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:198235208
Warp Occupancy Distribution:
Stall:386243030	W0_Idle:84083910	W0_Scoreboard:41569223	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41383797
Warp Occupancy Distribution:
Stall:374553909	W0_Idle:20834956	W0_Scoreboard:78249272	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:79641823
warp_utilization0: 0.119430
warp_utilization1: 0.074797
warp_utilization2: 0.143945
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48438912 {8:6054864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 548725184 {136:4034744,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 79961952 {40:1977386,72:3618,136:4456,}
traffic_breakdown_coretomem[INST_ACC_R] = 48560 {8:6070,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 823422336 {136:6054576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32276416 {8:4034552,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 79952680 {40:1977156,72:3617,136:4456,}
traffic_breakdown_memtocore[INST_ACC_R] = 825520 {136:6070,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1322 
averagemflatency_2= 1502 
averagemflatency_3 = 1524 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 13831998 
mrq_lat_table:4875611 	145820 	244061 	552662 	1640192 	2824225 	3789690 	2890450 	722032 	12680 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29862 	254922 	2613366 	7416584 	1755830 	3852 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47218 	62519 	238778 	441287 	605907 	1674774 	4633996 	4070628 	304442 	1390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7035428 	996975 	7170 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1566433 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	1084 	26534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1186      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1488      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336566  1.345242  1.351154  1.355543  1.342101  1.348407  1.345101  1.349189  1.335904  1.344641  1.341447  1.344563  1.341262  1.349756  1.344743  1.351043 
dram[1]:  1.344212  1.351908  1.348796  1.353591  1.344993  1.345335  1.343704  1.347494  1.336980  1.338266  1.342537  1.345580  1.345132  1.344885  1.346325  1.347243 
dram[2]:  1.345768  1.344056  1.354483  1.350770  1.344714  1.332630  1.348280  1.344203  1.340846  1.339949  1.343121  1.339950  1.344104  1.340092  1.351278  1.343206 
dram[3]:  1.352520  1.348970  1.349384  1.351047  1.346021  1.339630  1.346713  1.341591  1.340184  1.338673  1.339404  1.343167  1.343087  1.346352  1.345063  1.342048 
dram[4]:  1.342767  1.351678  1.346678  1.355097  1.344653  1.343672  1.344344  1.350677  1.339852  1.346603  1.328690  1.343757  1.343282  1.348476  1.342950  1.345392 
dram[5]:  1.344843  1.347885  1.346721  1.349562  1.345490  1.343620  1.347050  1.341792  1.338547  1.342137  1.340684  1.346276  1.341333  1.348152  1.347827  1.343611 
average row locality = 17697445/13159818 = 1.344809
average row locality_1 = 6511361/5454571 = 1.193744
average row locality_2 = 5701996/3937426 = 1.448153
average row locality_3 = 5484088/3767821 = 1.455507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    126192    123198    122416    120995    124906    122953    125439    124235    125779    122932    124815    123855    125394    123241    124764    123388 
dram[1]:    122484    120877    121903    120757    122982    122839    123816    123637    124286    123820    123402    123062    123172    123433    123436    123352 
dram[2]:    123014    124051    121022    122810    124275    129214    123800    126480    123971    124342    123693    125290    124465    126472    122754    125984 
dram[3]:    120539    121503    121723    121514    122839    125058    123268    125472    123086    123923    124060    123053    123529    122767    123804    124785 
dram[4]:    124248    122344    123450    121274    124327    125185    125619    123941    124418    123142    129280    124013    124569    123591    125238    125339 
dram[5]:    122334    121696    122309    121816    122751    124143    123420    125504    123907    123452    123587    122581    124292    122514    123125    125461 
total reads: 11877190
bank skew: 129280/120539 = 1.07
chip skew: 1991637/1967258 = 1.01
number of total write accesses:
dram[0]:     63053     60072     59328     57835     61783     59830     62325     61154     62669     59845     61688     60736     62321     60203     61682     60313 
dram[1]:     59365     57777     58833     57649     59863     59736     60739     60567     61208     60755     60305     59988     60118     60402     60367     60288 
dram[2]:     59884     60926     57939     59656     61149     66071     60706     63382     60876     61243     60565     62165     61391     63415     59682     62899 
dram[3]:     57427     58401     58663     58382     59742     61942     60192     62395     60022     60838     60980     59979     60482     59729     60748     61720 
dram[4]:     61121     59204     60378     58172     61195     62049     62530     60841     61321     60023     66153     60888     61528     60534     62166     62249 
dram[5]:     59236     58585     59198     58733     59647     61028     60350     62430     60844     60363     60506     59485     61267     59474     60073     62392 
total reads: 5820351
bank skew: 66153/57427 = 1.15
chip skew: 981949/957960 = 1.03
average mf latency per bank:
dram[0]:       1011       943      1017       952      1021       956      1022       962      1003       940      1012       944      1014       954      1026       963
dram[1]:        916       911       923       918       931       918       931       925       910       904       919       912       922       916       933       925
dram[2]:        981      1126       995      1130       993      1293      1000      1139       979      1122       986      1124       990      1135      1002      1143
dram[3]:        927       975       926       982       935       991       938       986       921       969       924       977       930       982       938       995
dram[4]:       1031      1030      1033      1036      1039      1038      1047      1042      1028      1025      1038      1027      1035      1034      1045      1046
dram[5]:        939       963       946       967       950       974       955       977       936       960       942       966       945       972       958       982
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=7940235 n_act=2199696 n_pre=2199681 n_req=2657099 n_req_1=302914 n_req_2=968688 n_req_3=1385497 n_rd=3968968 n_write=1949658 bw_util=0.5821 bw_util_1=0.06636 bw_util_2=0.2122 bw_util_3=0.3035 blp=10.101285 blp_1= 1.780765 blp_2= 3.558501 blp_3= 4.851912
 n_activity=18243523 dram_eff=0.5826 dram_eff_1=0.06642 dram_eff_2=0.2124 dram_eff_3=0.3038
bk0: 252378a 7390155i bk1: 246392a 7464641i bk2: 244824a 7361960i bk3: 241990a 7313031i bk4: 249812a 6543629i bk5: 245904a 6500038i bk6: 250878a 5925717i bk7: 248464a 5759842i bk8: 251558a 7404531i bk9: 245862a 7498829i bk10: 249624a 7036853i bk11: 247710a 6893203i bk12: 250788a 6462741i bk13: 246482a 6483879i bk14: 249528a 5986412i bk15: 246774a 5893879i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4133
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=8059376 n_act=2174241 n_pre=2174228 n_req=2639651 n_req_1=286183 n_req_2=967986 n_req_3=1385482 n_rd=3934484 n_write=1915909 bw_util=0.5783 bw_util_1=0.0627 bw_util_2=0.2121 bw_util_3=0.3035 blp=9.878815 blp_1= 1.758799 blp_2= 3.546462 blp_3= 4.807947
 n_activity=18223175 dram_eff=0.5794 dram_eff_1=0.06282 dram_eff_2=0.2125 dram_eff_3=0.3041
bk0: 244966a 7969877i bk1: 241750a 7901760i bk2: 243806a 7547523i bk3: 241514a 7451798i bk4: 245964a 6921053i bk5: 245676a 6675990i bk6: 247632a 6291381i bk7: 247262a 6028414i bk8: 248572a 7717447i bk9: 247640a 7454533i bk10: 246802a 7312617i bk11: 246122a 7148094i bk12: 246336a 6884410i bk13: 246866a 6583374i bk14: 246872a 6306076i bk15: 246704a 6081691i 
bw_dist = 0.063	0.212	0.304	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8645
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=7886540 n_act=2212294 n_pre=2212280 n_req=2664102 n_req_1=310202 n_req_2=968426 n_req_3=1385474 n_rd=3983240 n_write=1963884 bw_util=0.5836 bw_util_1=0.06796 bw_util_2=0.2122 bw_util_3=0.3035 blp=10.197438 blp_1= 1.813645 blp_2= 3.588801 blp_3= 4.868813
 n_activity=18251280 dram_eff=0.5839 dram_eff_1=0.06798 dram_eff_2=0.2122 dram_eff_3=0.3036
bk0: 246028a 7764974i bk1: 248100a 7338821i bk2: 242044a 7475090i bk3: 245620a 7014303i bk4: 248550a 6571420i bk5: 258418a 5605820i bk6: 247596a 6081613i bk7: 252958a 5404766i bk8: 247940a 7605975i bk9: 248680a 7265761i bk10: 247382a 7114857i bk11: 250580a 6653037i bk12: 248930a 6517912i bk13: 252938a 5963193i bk14: 245508a 6202703i bk15: 251968a 5464040i 
bw_dist = 0.068	0.212	0.304	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6852
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=8031048 n_act=2181060 n_pre=2181044 n_req=2643178 n_req_1=290003 n_req_2=967701 n_req_3=1385474 n_rd=3941820 n_write=1923266 bw_util=0.5791 bw_util_1=0.06353 bw_util_2=0.212 bw_util_3=0.3035 blp=9.938161 blp_1= 1.770215 blp_2= 3.558776 blp_3= 4.812153
 n_activity=18226281 dram_eff=0.5801 dram_eff_1=0.06364 dram_eff_2=0.2124 dram_eff_3=0.3041
bk0: 241078a 8176550i bk1: 243006a 7792517i bk2: 243442a 7533335i bk3: 243026a 7328370i bk4: 245674a 6914638i bk5: 250114a 6343101i bk6: 246534a 6290604i bk7: 250942a 5737333i bk8: 246172a 7807792i bk9: 247846a 7446755i bk10: 248120a 7213296i bk11: 246106a 7086005i bk12: 247058a 6797879i bk13: 245532a 6633916i bk14: 247608a 6243068i bk15: 249562a 5796829i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0161
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=7900140 n_act=2208748 n_pre=2208733 n_req=2662516 n_req_1=308530 n_req_2=968572 n_req_3=1385414 n_rd=3979929 n_write=1960688 bw_util=0.5833 bw_util_1=0.06759 bw_util_2=0.2122 bw_util_3=0.3035 blp=10.172351 blp_1= 1.799549 blp_2= 3.575430 blp_3= 4.860939
 n_activity=18248205 dram_eff=0.5836 dram_eff_1=0.06763 dram_eff_2=0.2123 dram_eff_3=0.3037
bk0: 248496a 7608853i bk1: 244688a 7584252i bk2: 246898a 7208749i bk3: 242542a 7241466i bk4: 248645a 6584421i bk5: 250368a 6176045i bk6: 251238a 5844520i bk7: 247882a 5773658i bk8: 248832a 7573583i bk9: 246284a 7421478i bk10: 258560a 6401919i bk11: 248026a 6832557i bk12: 249138a 6514144i bk13: 247182a 6343155i bk14: 250472a 5885383i bk15: 250678a 5552047i 
bw_dist = 0.068	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5976
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18258238 n_nop=8017772 n_act=2183764 n_pre=2183751 n_req=2645230 n_req_1=291877 n_req_2=967898 n_req_3=1385455 n_rd=3945748 n_write=1927203 bw_util=0.5795 bw_util_1=0.06394 bw_util_2=0.212 bw_util_3=0.3035 blp=9.965029 blp_1= 1.768075 blp_2= 3.562750 blp_3= 4.820735
 n_activity=18228010 dram_eff=0.5805 dram_eff_1=0.06405 dram_eff_2=0.2124 dram_eff_3=0.304
bk0: 244668a 7917696i bk1: 243390a 7742882i bk2: 244618a 7427092i bk3: 243624a 7259883i bk4: 245498a 6879665i bk5: 248284a 6442841i bk6: 246838a 6266212i bk7: 251008a 5693182i bk8: 247810a 7715684i bk9: 246904a 7509702i bk10: 247174a 7244560i bk11: 245158a 7138808i bk12: 248580a 6673115i bk13: 245024a 6667304i bk14: 246250a 6348329i bk15: 250920a 5698911i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1017154, Miss = 999723, Miss_rate = 0.983, Pending_hits = 1340, Reservation_fails = 1004517
L2_cache_bank[1]: Access = 999051, Miss = 984816, Miss_rate = 0.986, Pending_hits = 821, Reservation_fails = 1001841
L2_cache_bank[2]: Access = 998956, Miss = 985498, Miss_rate = 0.987, Pending_hits = 710, Reservation_fails = 854880
L2_cache_bank[3]: Access = 995188, Miss = 981795, Miss_rate = 0.987, Pending_hits = 672, Reservation_fails = 951158
L2_cache_bank[4]: Access = 1000149, Miss = 987019, Miss_rate = 0.987, Pending_hits = 710, Reservation_fails = 662132
L2_cache_bank[5]: Access = 1041824, Miss = 1004663, Miss_rate = 0.964, Pending_hits = 1248, Reservation_fails = 1149828
L2_cache_bank[6]: Access = 995347, Miss = 982865, Miss_rate = 0.987, Pending_hits = 675, Reservation_fails = 797700
L2_cache_bank[7]: Access = 1006126, Miss = 988093, Miss_rate = 0.982, Pending_hits = 959, Reservation_fails = 1058188
L2_cache_bank[8]: Access = 1018729, Miss = 1001169, Miss_rate = 0.983, Pending_hits = 1229, Reservation_fails = 935040
L2_cache_bank[9]: Access = 1005379, Miss = 988849, Miss_rate = 0.984, Pending_hits = 798, Reservation_fails = 940797
L2_cache_bank[10]: Access = 999240, Miss = 985745, Miss_rate = 0.986, Pending_hits = 873, Reservation_fails = 850421
L2_cache_bank[11]: Access = 1003674, Miss = 987185, Miss_rate = 0.984, Pending_hits = 927, Reservation_fails = 1038908
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1017154, Miss = 999723 (0.983), PendingHit = 1340 (0.00132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999051, Miss = 984816 (0.986), PendingHit = 821 (0.000822)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 998956, Miss = 985498 (0.987), PendingHit = 710 (0.000711)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 995188, Miss = 981795 (0.987), PendingHit = 672 (0.000675)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1000149, Miss = 987019 (0.987), PendingHit = 710 (0.00071)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1041824, Miss = 1004663 (0.964), PendingHit = 1248 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 995347, Miss = 982865 (0.987), PendingHit = 675 (0.000678)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1006126, Miss = 988093 (0.982), PendingHit = 959 (0.000953)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1018729, Miss = 1001169 (0.983), PendingHit = 1229 (0.00121)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1005379, Miss = 988849 (0.984), PendingHit = 798 (0.000794)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999240, Miss = 985745 (0.986), PendingHit = 873 (0.000874)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1003674, Miss = 987185 (0.984), PendingHit = 927 (0.000924)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 4068408
Stream 1: Misses  = 3870668
Stream 2: Accesses  = 4067789
Stream 2: Misses  = 4065422
Stream 3: Accesses  = 8013028
Stream 3: Misses  = 7811998
Stream 1+2: Accesses  = 8136197
Stream 1+2: Misses  = 7936090
Stream 1+2+3: Accesses  = 16149225
Stream 1+2+3: Misses  = 15748088
Total Accesses  = 12080817
MPKI-CORES
CORE_L2MPKI_0	89.936
CORE_L2MPKI_1	92.002
CORE_L2MPKI_2	90.891
CORE_L2MPKI_3	90.958
CORE_L2MPKI_4	92.039
CORE_L2MPKI_5	91.840
CORE_L2MPKI_6	89.582
CORE_L2MPKI_7	90.987
CORE_L2MPKI_8	91.293
CORE_L2MPKI_9	90.303
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.290
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	170942
CORE_MISSES_1	181122
CORE_MISSES_2	175615
CORE_MISSES_3	181652
CORE_MISSES_4	184013
CORE_MISSES_5	184733
CORE_MISSES_6	174101
CORE_MISSES_7	185122
CORE_MISSES_8	175782
CORE_MISSES_9	176685
CORE_MISSES_10	203561
CORE_MISSES_11	209129
CORE_MISSES_12	211397
CORE_MISSES_13	204254
CORE_MISSES_14	209538
CORE_MISSES_15	205916
CORE_MISSES_16	212251
CORE_MISSES_17	210092
CORE_MISSES_18	209311
CORE_MISSES_19	205452
CORE_MISSES_20	208258
CORE_MISSES_21	206907
CORE_MISSES_22	210254
CORE_MISSES_23	207428
CORE_MISSES_24	206423
CORE_MISSES_25	202478
CORE_MISSES_26	208613
CORE_MISSES_27	207222
CORE_MISSES_28	207434
CORE_MISSES_29	203939
CORE_MISSES_30	201224
CORE_MISSES_31	198640
CORE_MISSES_32	201854
CORE_MISSES_33	198577
CORE_MISSES_34	201174
CORE_MISSES_35	199916
CORE_MISSES_36	199270
CORE_MISSES_37	198633
CORE_MISSES_38	198546
CORE_MISSES_39	198632
CORE_MISSES_40	198590
CORE_MISSES_41	197917
CORE_MISSES_42	195393
CORE_MISSES_43	195351
CORE_MISSES_44	198555
CORE_MISSES_45	195930
CORE_MISSES_46	196713
CORE_MISSES_47	199827
CORE_MISSES_48	199842
CORE_MISSES_49	191383
CORE_MISSES_50	197227
CORE_MISSES_51	197882
CORE_MISSES_52	194005
CORE_MISSES_53	197842
CORE_MISSES_54	195305
CORE_MISSES_55	197883
CORE_MISSES_56	200500
CORE_MISSES_57	199843
CORE_MISSES_58	195340
CORE_MISSES_59	196002
L2_MISSES = 11877420
L2_total_cache_accesses = 12080817
L2_total_cache_misses = 11877420
L2_total_cache_miss_rate = 0.9832
L2_total_cache_pending_hits = 10962
L2_total_cache_reservation_fails = 11245410
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 187283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7842429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7396452
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4034657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3804482
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5096
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 641
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 333
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44376
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=38325405
icnt_total_pkts_simt_to_mem=30222620
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4278
gpu_ipc_2 =     187.9636
gpu_ipc_3 =     268.9536
gpu_tot_sim_cycle_stream_1 = 14580246
gpu_tot_sim_cycle_stream_2 = 14578592
gpu_tot_sim_cycle_stream_3 = 14558774
gpu_sim_insn_1 = 20818208
gpu_sim_insn_2 = 2740244416
gpu_sim_insn_3 = 3915635200
gpu_sim_cycle = 14580247
gpu_sim_insn = 6676697824
gpu_ipc =     457.9276
gpu_tot_sim_cycle = 14580247
gpu_tot_sim_insn = 6676697824
gpu_tot_ipc =     457.9276
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 72384164
gpu_stall_icnt2sh    = 220970
gpu_total_sim_rate=252093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105519571
	L1I_total_cache_misses = 83830
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133353
L1D_cache:
	L1D_cache_core[0]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 214, Miss = 214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 214, Miss = 214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 220, Miss = 220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 214122, Miss = 214122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13184282
	L1D_cache_core[11]: Access = 220017, Miss = 220017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13113211
	L1D_cache_core[12]: Access = 222445, Miss = 222445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13175557
	L1D_cache_core[13]: Access = 216059, Miss = 216059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13161618
	L1D_cache_core[14]: Access = 221380, Miss = 221380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13136667
	L1D_cache_core[15]: Access = 217432, Miss = 217432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13155997
	L1D_cache_core[16]: Access = 223338, Miss = 223338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13167806
	L1D_cache_core[17]: Access = 220708, Miss = 220708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13231155
	L1D_cache_core[18]: Access = 220688, Miss = 220688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13162508
	L1D_cache_core[19]: Access = 216820, Miss = 216820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232436
	L1D_cache_core[20]: Access = 219440, Miss = 219440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13138126
	L1D_cache_core[21]: Access = 218588, Miss = 218588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13234467
	L1D_cache_core[22]: Access = 221235, Miss = 221235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13230283
	L1D_cache_core[23]: Access = 218060, Miss = 218060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13119432
	L1D_cache_core[24]: Access = 217314, Miss = 217314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13243628
	L1D_cache_core[25]: Access = 213520, Miss = 213520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13152192
	L1D_cache_core[26]: Access = 219998, Miss = 219998, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13208833
	L1D_cache_core[27]: Access = 218700, Miss = 218700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232530
	L1D_cache_core[28]: Access = 218647, Miss = 218647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13296503
	L1D_cache_core[29]: Access = 215460, Miss = 215460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13151321
	L1D_cache_core[30]: Access = 211620, Miss = 211620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12981589
	L1D_cache_core[31]: Access = 209040, Miss = 209040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12986244
	L1D_cache_core[32]: Access = 212920, Miss = 212920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12805880
	L1D_cache_core[33]: Access = 208340, Miss = 208340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12930992
	L1D_cache_core[34]: Access = 211580, Miss = 211580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12822665
	L1D_cache_core[35]: Access = 211600, Miss = 211600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12902156
	L1D_cache_core[36]: Access = 209680, Miss = 209680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12888595
	L1D_cache_core[37]: Access = 209680, Miss = 209680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12819497
	L1D_cache_core[38]: Access = 208320, Miss = 208320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12817416
	L1D_cache_core[39]: Access = 209700, Miss = 209700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12825752
	L1D_cache_core[40]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12884460
	L1D_cache_core[41]: Access = 208320, Miss = 208320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12935283
	L1D_cache_core[42]: Access = 205800, Miss = 205800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12874861
	L1D_cache_core[43]: Access = 206400, Miss = 206400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12975131
	L1D_cache_core[44]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12983798
	L1D_cache_core[45]: Access = 206320, Miss = 206320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12789796
	L1D_cache_core[46]: Access = 207140, Miss = 207140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12857818
	L1D_cache_core[47]: Access = 209580, Miss = 209580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12803506
	L1D_cache_core[48]: Access = 209620, Miss = 209620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12869815
	L1D_cache_core[49]: Access = 201800, Miss = 201800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12759192
	L1D_cache_core[50]: Access = 207640, Miss = 207640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12941128
	L1D_cache_core[51]: Access = 208280, Miss = 208280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12893894
	L1D_cache_core[52]: Access = 204420, Miss = 204420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12952391
	L1D_cache_core[53]: Access = 208260, Miss = 208260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12843648
	L1D_cache_core[54]: Access = 205060, Miss = 205060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12802028
	L1D_cache_core[55]: Access = 207640, Miss = 207640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12844044
	L1D_cache_core[56]: Access = 210920, Miss = 210920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775328
	L1D_cache_core[57]: Access = 210260, Miss = 210260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12779028
	L1D_cache_core[58]: Access = 205740, Miss = 205740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12701130
	L1D_cache_core[59]: Access = 206400, Miss = 206400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12883507
	L1D_total_cache_accesses = 10626153
	L1D_total_cache_misses = 10626153
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 649664153
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 525502
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6376616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525163139
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 524382
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4249537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 124501014
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 105435741
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83830
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1930, 2524, 1904, 2524, 1912, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 1923, 1893, 1923, 1893, 1893, 1637, 1893, 1547, 1893, 1580, 1893, 1433, 1893, 1332, 1893, 1332, 
gpgpu_n_tot_thrd_icount = 6680940896
gpgpu_n_tot_w_icount = 208779403
gpgpu_n_stall_shd_mem = 795381579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8477825
gpgpu_n_mem_write_global = 4249537
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 206129696
gpgpu_n_store_insn = 135985184
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16816064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 795381579
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1191714879	W0_Idle:137936640	W0_Scoreboard:211198537	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:208779584
Warp Occupancy Distribution:
Stall:406544650	W0_Idle:89261064	W0_Scoreboard:43790507	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43613659
Warp Occupancy Distribution:
Stall:395208384	W0_Idle:21654046	W0_Scoreboard:82433417	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:83914033
warp_utilization0: 0.119328
warp_utilization1: 0.074782
warp_utilization2: 0.143883
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51012920 {8:6376615,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 577937032 {136:4249537,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 84601616 {40:2092986,72:3692,136:4532,}
traffic_breakdown_coretomem[INST_ACC_R] = 50000 {8:6250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 867210936 {136:6376551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33995920 {8:4249490,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 84588536 {40:2092659,72:3692,136:4532,}
traffic_breakdown_memtocore[INST_ACC_R] = 850000 {136:6250,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1321 
averagemflatency_2= 1503 
averagemflatency_3 = 1526 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 14580246 
mrq_lat_table:5139038 	153646 	257202 	582627 	1728665 	2976861 	3994130 	3048240 	761093 	13421 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33613 	271881 	2742405 	7820408 	1854722 	3955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	51598 	67028 	254388 	461120 	635373 	1761654 	4881449 	4298344 	321193 	1405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7421020 	1048665 	7516 	293 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1781372 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	56 	1136 	27966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1186      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1437      1488      1710      1420      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336637  1.344407  1.350505  1.354385  1.341961  1.347756  1.344381  1.348948  1.335466  1.343645  1.341201  1.344402  1.340954  1.349045  1.343698  1.350141 
dram[1]:  1.343585  1.351166  1.347824  1.352701  1.345316  1.345190  1.343298  1.346877  1.336423  1.337402  1.341844  1.345427  1.344255  1.344501  1.345905  1.346420 
dram[2]:  1.345108  1.343407  1.353494  1.349859  1.344015  1.332773  1.347863  1.344108  1.340500  1.339546  1.342889  1.339966  1.343489  1.339864  1.350698  1.343055 
dram[3]:  1.351798  1.348384  1.348573  1.350227  1.345926  1.339532  1.345814  1.341558  1.339579  1.338129  1.338874  1.342650  1.342700  1.345902  1.344482  1.341793 
dram[4]:  1.342320  1.350765  1.346217  1.354219  1.344429  1.343520  1.343717  1.350081  1.339152  1.345625  1.328919  1.343592  1.342785  1.347962  1.342693  1.344986 
dram[5]:  1.344105  1.347594  1.345930  1.348609  1.345297  1.343554  1.346446  1.341625  1.337863  1.341621  1.340249  1.345969  1.340690  1.347497  1.347625  1.343334 
average row locality = 18654945/13876893 = 1.344317
average row locality_1 = 6875358/5761775 = 1.193271
average row locality_2 = 6008190/4149739 = 1.447848
average row locality_3 = 5771397/3965379 = 1.455446
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    132780    129860    128951    127593    131516    129613    132176    130876    132513    129655    131516    130473    132125    130048    131534    130047 
dram[1]:    129130    127445    128619    127354    129477    129401    130544    130374    131003    130523    130131    129668    130013    130196    130098    130001 
dram[2]:    129642    130799    127675    129509    130981    135874    130526    133075    130593    130958    130302    131936    131277    133275    129391    132599 
dram[3]:    127133    128133    128392    128217    129414    131741    130015    132155    129813    130653    130800    129777    130243    129491    130558    131403 
dram[4]:    130917    129004    130010    127930    130914    131802    132418    130605    131163    129885    135938    130637    131351    130278    131870    132014 
dram[5]:    128940    128299    128970    128423    129360    130822    130137    132155    130642    130119    130404    129212    131120    129231    129746    132058 
total reads: 12517977
bank skew: 135938/127133 = 1.07
chip skew: 2098412/2073977 = 1.01
number of total write accesses:
dram[0]:     66290     63369     62472     61022     65035     63135     65692     64401     66035     63185     65041     63992     65655     63598     65092     63599 
dram[1]:     62661     60966     62158     60827     63031     62941     64070     63909     64535     64053     63698     63234     63561     63763     63676     63561 
dram[2]:     63159     64307     61202     62969     64510     69399     64036     66603     64124     64476     63830     65453     64816     66831     62943     66153 
dram[3]:     60652     61656     61921     61688     62940     65284     63542     65698     63349     64184     64357     63331     63801     63047     64127     64957 
dram[4]:     64414     62521     63541     61449     64441     65334     65929     64124     64696     63406     69470     64157     64897     63819     65420     65560 
dram[5]:     62474     61829     62463     61952     62896     64341     63667     65677     64184     63654     63975     62773     64674     62788     63314     65621 
total reads: 6137062
bank skew: 69470/60652 = 1.15
chip skew: 1034811/1010644 = 1.02
average mf latency per bank:
dram[0]:       1008       945      1014       953      1016       958      1019       965       999       942      1007       946      1011       955      1021       964
dram[1]:        921       912       928       919       935       920       936       927       914       906       923       913       927       917       937       927
dram[2]:        981      1120       995      1123       992      1278      1000      1133       980      1115       986      1118       991      1129      1002      1136
dram[3]:        929       975       929       983       937       991       941       986       923       969       925       976       932       982       940       994
dram[4]:       1033      1030      1035      1036      1041      1037      1048      1042      1029      1024      1040      1026      1036      1034      1046      1045
dram[5]:        943       966       950       970       954       978       959       980       940       963       945       968       949       975       961       985
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4632      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8369684 n_act=2319264 n_pre=2319250 n_req=2799568 n_req_1=320440 n_req_2=1020715 n_req_3=1458413 n_rd=4182521 n_write=2055206 bw_util=0.5818 bw_util_1=0.0666 bw_util_2=0.2121 bw_util_3=0.3031 blp=10.100639 blp_1= 1.784454 blp_2= 3.553933 blp_3= 4.845431
 n_activity=19230109 dram_eff=0.5823 dram_eff_1=0.06665 dram_eff_2=0.2123 dram_eff_3=0.3034
bk0: 265558a 7816663i bk1: 259719a 7865090i bk2: 257900a 7770878i bk3: 255182a 7696357i bk4: 263030a 6912311i bk5: 259224a 6848833i bk6: 264348a 6248568i bk7: 261750a 6077135i bk8: 265018a 7806845i bk9: 259310a 7892162i bk10: 263032a 7419480i bk11: 260946a 7275306i bk12: 264250a 6815966i bk13: 260096a 6819499i bk14: 263068a 6298603i bk15: 260090a 6210146i 
bw_dist = 0.067	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4032
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8489429 n_act=2293662 n_pre=2293648 n_req=2782176 n_req_1=303375 n_req_2=1020403 n_req_3=1458398 n_rd=4147914 n_write=2021272 bw_util=0.5782 bw_util_1=0.06305 bw_util_2=0.2121 bw_util_3=0.3031 blp=9.887037 blp_1= 1.762579 blp_2= 3.543372 blp_3= 4.800210
 n_activity=19210496 dram_eff=0.5793 dram_eff_1=0.06317 dram_eff_2=0.2125 dram_eff_3=0.3037
bk0: 258258a 8383395i bk1: 254886a 8321463i bk2: 257236a 7931910i bk3: 254706a 7839904i bk4: 258952a 7306137i bk5: 258800a 7041812i bk6: 261084a 6614151i bk7: 260748a 6340750i bk8: 262002a 8129632i bk9: 261044a 7850428i bk10: 260260a 7689974i bk11: 259336a 7534406i bk12: 260026a 7224389i bk13: 260392a 6920098i bk14: 260194a 6639123i bk15: 259990a 6402069i 
bw_dist = 0.063	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.886
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8315991 n_act=2331776 n_pre=2331769 n_req=2806707 n_req_1=327598 n_req_2=1020715 n_req_3=1458394 n_rd=4196797 n_write=2069592 bw_util=0.5833 bw_util_1=0.06808 bw_util_2=0.2121 bw_util_3=0.3031 blp=10.191979 blp_1= 1.814636 blp_2= 3.584138 blp_3= 4.862324
 n_activity=19237701 dram_eff=0.5836 dram_eff_1=0.06811 dram_eff_2=0.2122 dram_eff_3=0.3032
bk0: 259284a 8178387i bk1: 261594a 7730292i bk2: 255350a 7867572i bk3: 259014a 7378535i bk4: 261962a 6928088i bk5: 271746a 5947847i bk6: 261048a 6411320i bk7: 266148a 5729333i bk8: 261186a 8026928i bk9: 261914a 7673818i bk10: 260604a 7513615i bk11: 263872a 7031713i bk12: 262553a 6863187i bk13: 266548a 6292332i bk14: 258776a 6541069i bk15: 265198a 5783198i 
bw_dist = 0.068	0.212	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.668
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8459397 n_act=2300825 n_pre=2300816 n_req=2786147 n_req_1=307320 n_req_2=1020433 n_req_3=1458394 n_rd=4155837 n_write=2029050 bw_util=0.5791 bw_util_1=0.06387 bw_util_2=0.2121 bw_util_3=0.3031 blp=9.948306 blp_1= 1.773488 blp_2= 3.556099 blp_3= 4.806684
 n_activity=19213367 dram_eff=0.58 dram_eff_1=0.06398 dram_eff_2=0.2124 dram_eff_3=0.3036
bk0: 254264a 8601447i bk1: 256258a 8198909i bk2: 256782a 7923187i bk3: 256432a 7697389i bk4: 258828a 7285010i bk5: 263481a 6686932i bk6: 260026a 6607530i bk7: 264308a 6046934i bk8: 259626a 8209947i bk9: 261306a 7837955i bk10: 261594a 7586215i bk11: 259554a 7453617i bk12: 260484a 7155545i bk13: 258980a 6975481i bk14: 261114a 6559981i bk15: 262800a 6118167i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0351
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8329725 n_act=2328218 n_pre=2328206 n_req=2805034 n_req_1=325984 n_req_2=1020718 n_req_3=1458332 n_rd=4193436 n_write=2066340 bw_util=0.583 bw_util_1=0.06775 bw_util_2=0.2121 bw_util_3=0.3031 blp=10.169769 blp_1= 1.802073 blp_2= 3.572726 blp_3= 4.854423
 n_activity=19234640 dram_eff=0.5833 dram_eff_1=0.06779 dram_eff_2=0.2123 dram_eff_3=0.3033
bk0: 261828a 8024637i bk1: 258008a 7981818i bk2: 260020a 7609955i bk3: 255858a 7615009i bk4: 261828a 6950562i bk5: 263602a 6524795i bk6: 264834a 6156383i bk7: 261210a 6088430i bk8: 262324a 7975801i bk9: 259770a 7811656i bk10: 271874a 6782024i bk11: 261272a 7213509i bk12: 262696a 6860056i bk13: 260548a 6688435i bk14: 263738a 6221429i bk15: 264026a 5867177i 
bw_dist = 0.068	0.212	0.303	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5883
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8447912 n_act=2303122 n_pre=2303107 n_req=2787850 n_req_1=309030 n_req_2=1020446 n_req_3=1458374 n_rd=4159242 n_write=2032542 bw_util=0.5794 bw_util_1=0.06423 bw_util_2=0.2121 bw_util_3=0.3031 blp=9.970834 blp_1= 1.771016 blp_2= 3.561013 blp_3= 4.815739
 n_activity=19214765 dram_eff=0.5804 dram_eff_1=0.06433 dram_eff_2=0.2124 dram_eff_3=0.3036
bk0: 257880a 8343296i bk1: 256598a 8150909i bk2: 257940a 7811689i bk3: 256844a 7641389i bk4: 258720a 7249271i bk5: 261642a 6792315i bk6: 260272a 6593690i bk7: 264308a 6016622i bk8: 261280a 8122659i bk9: 260236a 7910808i bk10: 260808a 7612756i bk11: 258424a 7508423i bk12: 262236a 7014353i bk13: 258458a 7008872i bk14: 259484a 6685277i bk15: 264112a 6026894i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1071510, Miss = 1053122, Miss_rate = 0.983, Pending_hits = 1362, Reservation_fails = 1035798
L2_cache_bank[1]: Access = 1053310, Miss = 1038171, Miss_rate = 0.986, Pending_hits = 844, Reservation_fails = 1045322
L2_cache_bank[2]: Access = 1053247, Miss = 1039028, Miss_rate = 0.986, Pending_hits = 730, Reservation_fails = 898095
L2_cache_bank[3]: Access = 1049222, Miss = 1034976, Miss_rate = 0.986, Pending_hits = 711, Reservation_fails = 993473
L2_cache_bank[4]: Access = 1054375, Miss = 1040398, Miss_rate = 0.987, Pending_hits = 740, Reservation_fails = 704857
L2_cache_bank[5]: Access = 1096491, Miss = 1058031, Miss_rate = 0.965, Pending_hits = 1314, Reservation_fails = 1198994
L2_cache_bank[6]: Access = 1049741, Miss = 1036385, Miss_rate = 0.987, Pending_hits = 700, Reservation_fails = 848986
L2_cache_bank[7]: Access = 1060845, Miss = 1041589, Miss_rate = 0.982, Pending_hits = 1012, Reservation_fails = 1113013
L2_cache_bank[8]: Access = 1073098, Miss = 1054588, Miss_rate = 0.983, Pending_hits = 1261, Reservation_fails = 966542
L2_cache_bank[9]: Access = 1059971, Miss = 1042163, Miss_rate = 0.983, Pending_hits = 861, Reservation_fails = 972509
L2_cache_bank[10]: Access = 1053701, Miss = 1039334, Miss_rate = 0.986, Pending_hits = 898, Reservation_fails = 879352
L2_cache_bank[11]: Access = 1057987, Miss = 1040335, Miss_rate = 0.983, Pending_hits = 958, Reservation_fails = 1069547
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1071510, Miss = 1053122 (0.983), PendingHit = 1362 (0.00127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1053310, Miss = 1038171 (0.986), PendingHit = 844 (0.000801)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1053247, Miss = 1039028 (0.986), PendingHit = 730 (0.000693)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1049222, Miss = 1034976 (0.986), PendingHit = 711 (0.000678)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1054375, Miss = 1040398 (0.987), PendingHit = 740 (0.000702)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1096491, Miss = 1058031 (0.965), PendingHit = 1314 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1049741, Miss = 1036385 (0.987), PendingHit = 700 (0.000667)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1060845, Miss = 1041589 (0.982), PendingHit = 1012 (0.000954)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1073098, Miss = 1054588 (0.983), PendingHit = 1261 (0.00118)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1059971, Miss = 1042163 (0.983), PendingHit = 861 (0.000812)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1053701, Miss = 1039334 (0.986), PendingHit = 898 (0.000852)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1057987, Miss = 1040335 (0.983), PendingHit = 958 (0.000905)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 4296392
Stream 1: Misses  = 4086842
Stream 2: Accesses  = 4285966
Stream 2: Misses  = 4283599
Stream 3: Accesses  = 8447532
Stream 3: Misses  = 8234521
Stream 1+2: Accesses  = 8582358
Stream 1+2: Misses  = 8370441
Stream 1+2+3: Accesses  = 17029890
Stream 1+2+3: Misses  = 16604962
Total Accesses  = 12733498
MPKI-CORES
CORE_L2MPKI_0	89.788
CORE_L2MPKI_1	91.911
CORE_L2MPKI_2	90.514
CORE_L2MPKI_3	91.036
CORE_L2MPKI_4	92.160
CORE_L2MPKI_5	91.693
CORE_L2MPKI_6	89.805
CORE_L2MPKI_7	91.108
CORE_L2MPKI_8	91.326
CORE_L2MPKI_9	90.281
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.279
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	181134
CORE_MISSES_1	191102
CORE_MISSES_2	185619
CORE_MISSES_3	192085
CORE_MISSES_4	194760
CORE_MISSES_5	194873
CORE_MISSES_6	184854
CORE_MISSES_7	195642
CORE_MISSES_8	186203
CORE_MISSES_9	187582
CORE_MISSES_10	214118
CORE_MISSES_11	220011
CORE_MISSES_12	222441
CORE_MISSES_13	216059
CORE_MISSES_14	221382
CORE_MISSES_15	217432
CORE_MISSES_16	223335
CORE_MISSES_17	220703
CORE_MISSES_18	220687
CORE_MISSES_19	216820
CORE_MISSES_20	219450
CORE_MISSES_21	218584
CORE_MISSES_22	221241
CORE_MISSES_23	218060
CORE_MISSES_24	217315
CORE_MISSES_25	213524
CORE_MISSES_26	219997
CORE_MISSES_27	218700
CORE_MISSES_28	218642
CORE_MISSES_29	215460
CORE_MISSES_30	211644
CORE_MISSES_31	209060
CORE_MISSES_32	212934
CORE_MISSES_33	208357
CORE_MISSES_34	211594
CORE_MISSES_35	211616
CORE_MISSES_36	209690
CORE_MISSES_37	209693
CORE_MISSES_38	208326
CORE_MISSES_39	209712
CORE_MISSES_40	208992
CORE_MISSES_41	208337
CORE_MISSES_42	205813
CORE_MISSES_43	206411
CORE_MISSES_44	208978
CORE_MISSES_45	206330
CORE_MISSES_46	207154
CORE_MISSES_47	209587
CORE_MISSES_48	209622
CORE_MISSES_49	201803
CORE_MISSES_50	207647
CORE_MISSES_51	208282
CORE_MISSES_52	204425
CORE_MISSES_53	208262
CORE_MISSES_54	205066
CORE_MISSES_55	207645
CORE_MISSES_56	210920
CORE_MISSES_57	210263
CORE_MISSES_58	205740
CORE_MISSES_59	206402
L2_MISSES = 12518120
L2_total_cache_accesses = 12733498
L2_total_cache_misses = 12518120
L2_total_cache_miss_rate = 0.9831
L2_total_cache_pending_hits = 11391
L2_total_cache_reservation_fails = 11726488
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 198689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8268259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7714198
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4249518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3965748
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5242
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 666
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 342
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 46442
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=40382729
icnt_total_pkts_simt_to_mem=31850318
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =       1.4278
gpu_ipc_2 =     187.9636
gpu_ipc_3 =     268.9536
gpu_tot_sim_cycle_stream_1 = 14580246
gpu_tot_sim_cycle_stream_2 = 14578592
gpu_tot_sim_cycle_stream_3 = 14558774
gpu_sim_insn_1 = 20818208
gpu_sim_insn_2 = 2740244416
gpu_sim_insn_3 = 3915635200
gpu_sim_cycle = 14580247
gpu_sim_insn = 6676697824
gpu_ipc =     457.9276
gpu_tot_sim_cycle = 14580247
gpu_tot_sim_insn = 6676697824
gpu_tot_ipc =     457.9276
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 72384164
gpu_stall_icnt2sh    = 220970
gpu_total_sim_rate=252093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105519571
	L1I_total_cache_misses = 83830
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133353
L1D_cache:
	L1D_cache_core[0]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 214, Miss = 214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 214, Miss = 214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 220, Miss = 220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 214122, Miss = 214122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13184282
	L1D_cache_core[11]: Access = 220017, Miss = 220017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13113211
	L1D_cache_core[12]: Access = 222445, Miss = 222445, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13175557
	L1D_cache_core[13]: Access = 216059, Miss = 216059, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13161618
	L1D_cache_core[14]: Access = 221380, Miss = 221380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13136667
	L1D_cache_core[15]: Access = 217432, Miss = 217432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13155997
	L1D_cache_core[16]: Access = 223338, Miss = 223338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13167806
	L1D_cache_core[17]: Access = 220708, Miss = 220708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13231155
	L1D_cache_core[18]: Access = 220688, Miss = 220688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13162508
	L1D_cache_core[19]: Access = 216820, Miss = 216820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232436
	L1D_cache_core[20]: Access = 219440, Miss = 219440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13138126
	L1D_cache_core[21]: Access = 218588, Miss = 218588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13234467
	L1D_cache_core[22]: Access = 221235, Miss = 221235, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13230283
	L1D_cache_core[23]: Access = 218060, Miss = 218060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13119432
	L1D_cache_core[24]: Access = 217314, Miss = 217314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13243628
	L1D_cache_core[25]: Access = 213520, Miss = 213520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13152192
	L1D_cache_core[26]: Access = 219998, Miss = 219998, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13208833
	L1D_cache_core[27]: Access = 218700, Miss = 218700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232530
	L1D_cache_core[28]: Access = 218647, Miss = 218647, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13296503
	L1D_cache_core[29]: Access = 215460, Miss = 215460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13151321
	L1D_cache_core[30]: Access = 211620, Miss = 211620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12981589
	L1D_cache_core[31]: Access = 209040, Miss = 209040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12986244
	L1D_cache_core[32]: Access = 212920, Miss = 212920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12805880
	L1D_cache_core[33]: Access = 208340, Miss = 208340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12930992
	L1D_cache_core[34]: Access = 211580, Miss = 211580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12822665
	L1D_cache_core[35]: Access = 211600, Miss = 211600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12902156
	L1D_cache_core[36]: Access = 209680, Miss = 209680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12888595
	L1D_cache_core[37]: Access = 209680, Miss = 209680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12819497
	L1D_cache_core[38]: Access = 208320, Miss = 208320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12817416
	L1D_cache_core[39]: Access = 209700, Miss = 209700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12825752
	L1D_cache_core[40]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12884460
	L1D_cache_core[41]: Access = 208320, Miss = 208320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12935283
	L1D_cache_core[42]: Access = 205800, Miss = 205800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12874861
	L1D_cache_core[43]: Access = 206400, Miss = 206400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12975131
	L1D_cache_core[44]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12983798
	L1D_cache_core[45]: Access = 206320, Miss = 206320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12789796
	L1D_cache_core[46]: Access = 207140, Miss = 207140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12857818
	L1D_cache_core[47]: Access = 209580, Miss = 209580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12803506
	L1D_cache_core[48]: Access = 209620, Miss = 209620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12869815
	L1D_cache_core[49]: Access = 201800, Miss = 201800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12759192
	L1D_cache_core[50]: Access = 207640, Miss = 207640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12941128
	L1D_cache_core[51]: Access = 208280, Miss = 208280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12893894
	L1D_cache_core[52]: Access = 204420, Miss = 204420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12952391
	L1D_cache_core[53]: Access = 208260, Miss = 208260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12843648
	L1D_cache_core[54]: Access = 205060, Miss = 205060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12802028
	L1D_cache_core[55]: Access = 207640, Miss = 207640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12844044
	L1D_cache_core[56]: Access = 210920, Miss = 210920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12775328
	L1D_cache_core[57]: Access = 210260, Miss = 210260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12779028
	L1D_cache_core[58]: Access = 205740, Miss = 205740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12701130
	L1D_cache_core[59]: Access = 206400, Miss = 206400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12883507
	L1D_total_cache_accesses = 10626153
	L1D_total_cache_misses = 10626153
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 649664153
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 525502
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6376616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525163139
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 524382
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4249537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 124501014
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 105435741
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83830
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1930, 2524, 1904, 2524, 1912, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 1923, 1893, 1923, 1893, 1893, 1637, 1893, 1547, 1893, 1580, 1893, 1433, 1893, 1332, 1893, 1332, 
gpgpu_n_tot_thrd_icount = 6680940896
gpgpu_n_tot_w_icount = 208779403
gpgpu_n_stall_shd_mem = 795381579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8477825
gpgpu_n_mem_write_global = 4249537
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 206129696
gpgpu_n_store_insn = 135985184
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16816064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 795381579
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1191714879	W0_Idle:137936640	W0_Scoreboard:211198537	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:208779584
Warp Occupancy Distribution:
Stall:406544650	W0_Idle:89261064	W0_Scoreboard:43790507	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43613659
Warp Occupancy Distribution:
Stall:395208384	W0_Idle:21654046	W0_Scoreboard:82433417	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:83914033
warp_utilization0: 0.119328
warp_utilization1: 0.074782
warp_utilization2: 0.143883
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51012920 {8:6376615,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 577937032 {136:4249537,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 84601616 {40:2092986,72:3692,136:4532,}
traffic_breakdown_coretomem[INST_ACC_R] = 50000 {8:6250,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 867210936 {136:6376551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33995920 {8:4249490,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 84588536 {40:2092659,72:3692,136:4532,}
traffic_breakdown_memtocore[INST_ACC_R] = 850000 {136:6250,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1321 
averagemflatency_2= 1503 
averagemflatency_3 = 1526 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 14580246 
mrq_lat_table:5139038 	153646 	257202 	582627 	1728665 	2976861 	3994130 	3048240 	761093 	13421 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33613 	271881 	2742405 	7820408 	1854722 	3955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	51598 	67028 	254388 	461120 	635373 	1761654 	4881449 	4298344 	321193 	1405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7421020 	1048665 	7516 	293 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1781372 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	56 	1136 	27966 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1186      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1437      1488      1710      1420      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336637  1.344407  1.350505  1.354385  1.341961  1.347756  1.344381  1.348948  1.335466  1.343645  1.341201  1.344402  1.340954  1.349045  1.343698  1.350141 
dram[1]:  1.343585  1.351166  1.347824  1.352701  1.345316  1.345190  1.343298  1.346877  1.336423  1.337402  1.341844  1.345427  1.344255  1.344501  1.345905  1.346420 
dram[2]:  1.345108  1.343407  1.353494  1.349859  1.344015  1.332773  1.347863  1.344108  1.340500  1.339546  1.342889  1.339966  1.343489  1.339864  1.350698  1.343055 
dram[3]:  1.351798  1.348384  1.348573  1.350227  1.345926  1.339532  1.345814  1.341558  1.339579  1.338129  1.338874  1.342650  1.342700  1.345902  1.344482  1.341793 
dram[4]:  1.342320  1.350765  1.346217  1.354219  1.344429  1.343520  1.343717  1.350081  1.339152  1.345625  1.328919  1.343592  1.342785  1.347962  1.342693  1.344986 
dram[5]:  1.344105  1.347594  1.345930  1.348609  1.345297  1.343554  1.346446  1.341625  1.337863  1.341621  1.340249  1.345969  1.340690  1.347497  1.347625  1.343334 
average row locality = 18654945/13876893 = 1.344317
average row locality_1 = 6875358/5761775 = 1.193271
average row locality_2 = 6008190/4149739 = 1.447848
average row locality_3 = 5771397/3965379 = 1.455446
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    132780    129860    128951    127593    131516    129613    132176    130876    132513    129655    131516    130473    132125    130048    131534    130047 
dram[1]:    129130    127445    128619    127354    129477    129401    130544    130374    131003    130523    130131    129668    130013    130196    130098    130001 
dram[2]:    129642    130799    127675    129509    130981    135874    130526    133075    130593    130958    130302    131936    131277    133275    129391    132599 
dram[3]:    127133    128133    128392    128217    129414    131741    130015    132155    129813    130653    130800    129777    130243    129491    130558    131403 
dram[4]:    130917    129004    130010    127930    130914    131802    132418    130605    131163    129885    135938    130637    131351    130278    131870    132014 
dram[5]:    128940    128299    128970    128423    129360    130822    130137    132155    130642    130119    130404    129212    131120    129231    129746    132058 
total reads: 12517977
bank skew: 135938/127133 = 1.07
chip skew: 2098412/2073977 = 1.01
number of total write accesses:
dram[0]:     66290     63369     62472     61022     65035     63135     65692     64401     66035     63185     65041     63992     65655     63598     65092     63599 
dram[1]:     62661     60966     62158     60827     63031     62941     64070     63909     64535     64053     63698     63234     63561     63763     63676     63561 
dram[2]:     63159     64307     61202     62969     64510     69399     64036     66603     64124     64476     63830     65453     64816     66831     62943     66153 
dram[3]:     60652     61656     61921     61688     62940     65284     63542     65698     63349     64184     64357     63331     63801     63047     64127     64957 
dram[4]:     64414     62521     63541     61449     64441     65334     65929     64124     64696     63406     69470     64157     64897     63819     65420     65560 
dram[5]:     62474     61829     62463     61952     62896     64341     63667     65677     64184     63654     63975     62773     64674     62788     63314     65621 
total reads: 6137062
bank skew: 69470/60652 = 1.15
chip skew: 1034811/1010644 = 1.02
average mf latency per bank:
dram[0]:       1008       945      1014       953      1016       958      1019       965       999       942      1007       946      1011       955      1021       964
dram[1]:        921       912       928       919       935       920       936       927       914       906       923       913       927       917       937       927
dram[2]:        981      1120       995      1123       992      1278      1000      1133       980      1115       986      1118       991      1129      1002      1136
dram[3]:        929       975       929       983       937       991       941       986       923       969       925       976       932       982       940       994
dram[4]:       1033      1030      1035      1036      1041      1037      1048      1042      1029      1024      1040      1026      1036      1034      1046      1045
dram[5]:        943       966       950       970       954       978       959       980       940       963       945       968       949       975       961       985
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4632      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8369684 n_act=2319264 n_pre=2319250 n_req=2799568 n_req_1=320440 n_req_2=1020715 n_req_3=1458413 n_rd=4182521 n_write=2055206 bw_util=0.5818 bw_util_1=0.0666 bw_util_2=0.2121 bw_util_3=0.3031 blp=10.100639 blp_1= 1.784454 blp_2= 3.553933 blp_3= 4.845431
 n_activity=19230109 dram_eff=0.5823 dram_eff_1=0.06665 dram_eff_2=0.2123 dram_eff_3=0.3034
bk0: 265558a 7816663i bk1: 259719a 7865090i bk2: 257900a 7770878i bk3: 255182a 7696357i bk4: 263030a 6912311i bk5: 259224a 6848833i bk6: 264348a 6248568i bk7: 261750a 6077135i bk8: 265018a 7806845i bk9: 259310a 7892162i bk10: 263032a 7419480i bk11: 260946a 7275306i bk12: 264250a 6815966i bk13: 260096a 6819499i bk14: 263068a 6298603i bk15: 260090a 6210146i 
bw_dist = 0.067	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4032
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8489429 n_act=2293662 n_pre=2293648 n_req=2782176 n_req_1=303375 n_req_2=1020403 n_req_3=1458398 n_rd=4147914 n_write=2021272 bw_util=0.5782 bw_util_1=0.06305 bw_util_2=0.2121 bw_util_3=0.3031 blp=9.887037 blp_1= 1.762579 blp_2= 3.543372 blp_3= 4.800210
 n_activity=19210496 dram_eff=0.5793 dram_eff_1=0.06317 dram_eff_2=0.2125 dram_eff_3=0.3037
bk0: 258258a 8383395i bk1: 254886a 8321463i bk2: 257236a 7931910i bk3: 254706a 7839904i bk4: 258952a 7306137i bk5: 258800a 7041812i bk6: 261084a 6614151i bk7: 260748a 6340750i bk8: 262002a 8129632i bk9: 261044a 7850428i bk10: 260260a 7689974i bk11: 259336a 7534406i bk12: 260026a 7224389i bk13: 260392a 6920098i bk14: 260194a 6639123i bk15: 259990a 6402069i 
bw_dist = 0.063	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.886
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8315991 n_act=2331776 n_pre=2331769 n_req=2806707 n_req_1=327598 n_req_2=1020715 n_req_3=1458394 n_rd=4196797 n_write=2069592 bw_util=0.5833 bw_util_1=0.06808 bw_util_2=0.2121 bw_util_3=0.3031 blp=10.191979 blp_1= 1.814636 blp_2= 3.584138 blp_3= 4.862324
 n_activity=19237701 dram_eff=0.5836 dram_eff_1=0.06811 dram_eff_2=0.2122 dram_eff_3=0.3032
bk0: 259284a 8178387i bk1: 261594a 7730292i bk2: 255350a 7867572i bk3: 259014a 7378535i bk4: 261962a 6928088i bk5: 271746a 5947847i bk6: 261048a 6411320i bk7: 266148a 5729333i bk8: 261186a 8026928i bk9: 261914a 7673818i bk10: 260604a 7513615i bk11: 263872a 7031713i bk12: 262553a 6863187i bk13: 266548a 6292332i bk14: 258776a 6541069i bk15: 265198a 5783198i 
bw_dist = 0.068	0.212	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.668
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8459397 n_act=2300825 n_pre=2300816 n_req=2786147 n_req_1=307320 n_req_2=1020433 n_req_3=1458394 n_rd=4155837 n_write=2029050 bw_util=0.5791 bw_util_1=0.06387 bw_util_2=0.2121 bw_util_3=0.3031 blp=9.948306 blp_1= 1.773488 blp_2= 3.556099 blp_3= 4.806684
 n_activity=19213367 dram_eff=0.58 dram_eff_1=0.06398 dram_eff_2=0.2124 dram_eff_3=0.3036
bk0: 254264a 8601447i bk1: 256258a 8198909i bk2: 256782a 7923187i bk3: 256432a 7697389i bk4: 258828a 7285010i bk5: 263481a 6686932i bk6: 260026a 6607530i bk7: 264308a 6046934i bk8: 259626a 8209947i bk9: 261306a 7837955i bk10: 261594a 7586215i bk11: 259554a 7453617i bk12: 260484a 7155545i bk13: 258980a 6975481i bk14: 261114a 6559981i bk15: 262800a 6118167i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0351
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8329725 n_act=2328218 n_pre=2328206 n_req=2805034 n_req_1=325984 n_req_2=1020718 n_req_3=1458332 n_rd=4193436 n_write=2066340 bw_util=0.583 bw_util_1=0.06775 bw_util_2=0.2121 bw_util_3=0.3031 blp=10.169769 blp_1= 1.802073 blp_2= 3.572726 blp_3= 4.854423
 n_activity=19234640 dram_eff=0.5833 dram_eff_1=0.06779 dram_eff_2=0.2123 dram_eff_3=0.3033
bk0: 261828a 8024637i bk1: 258008a 7981818i bk2: 260020a 7609955i bk3: 255858a 7615009i bk4: 261828a 6950562i bk5: 263602a 6524795i bk6: 264834a 6156383i bk7: 261210a 6088430i bk8: 262324a 7975801i bk9: 259770a 7811656i bk10: 271874a 6782024i bk11: 261272a 7213509i bk12: 262696a 6860056i bk13: 260548a 6688435i bk14: 263738a 6221429i bk15: 264026a 5867177i 
bw_dist = 0.068	0.212	0.303	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5883
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19245925 n_nop=8447912 n_act=2303122 n_pre=2303107 n_req=2787850 n_req_1=309030 n_req_2=1020446 n_req_3=1458374 n_rd=4159242 n_write=2032542 bw_util=0.5794 bw_util_1=0.06423 bw_util_2=0.2121 bw_util_3=0.3031 blp=9.970834 blp_1= 1.771016 blp_2= 3.561013 blp_3= 4.815739
 n_activity=19214765 dram_eff=0.5804 dram_eff_1=0.06433 dram_eff_2=0.2124 dram_eff_3=0.3036
bk0: 257880a 8343296i bk1: 256598a 8150909i bk2: 257940a 7811689i bk3: 256844a 7641389i bk4: 258720a 7249271i bk5: 261642a 6792315i bk6: 260272a 6593690i bk7: 264308a 6016622i bk8: 261280a 8122659i bk9: 260236a 7910808i bk10: 260808a 7612756i bk11: 258424a 7508423i bk12: 262236a 7014353i bk13: 258458a 7008872i bk14: 259484a 6685277i bk15: 264112a 6026894i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1071510, Miss = 1053122, Miss_rate = 0.983, Pending_hits = 1362, Reservation_fails = 1035798
L2_cache_bank[1]: Access = 1053310, Miss = 1038171, Miss_rate = 0.986, Pending_hits = 844, Reservation_fails = 1045322
L2_cache_bank[2]: Access = 1053247, Miss = 1039028, Miss_rate = 0.986, Pending_hits = 730, Reservation_fails = 898095
L2_cache_bank[3]: Access = 1049222, Miss = 1034976, Miss_rate = 0.986, Pending_hits = 711, Reservation_fails = 993473
L2_cache_bank[4]: Access = 1054375, Miss = 1040398, Miss_rate = 0.987, Pending_hits = 740, Reservation_fails = 704857
L2_cache_bank[5]: Access = 1096491, Miss = 1058031, Miss_rate = 0.965, Pending_hits = 1314, Reservation_fails = 1198994
L2_cache_bank[6]: Access = 1049741, Miss = 1036385, Miss_rate = 0.987, Pending_hits = 700, Reservation_fails = 848986
L2_cache_bank[7]: Access = 1060845, Miss = 1041589, Miss_rate = 0.982, Pending_hits = 1012, Reservation_fails = 1113013
L2_cache_bank[8]: Access = 1073098, Miss = 1054588, Miss_rate = 0.983, Pending_hits = 1261, Reservation_fails = 966542
L2_cache_bank[9]: Access = 1059971, Miss = 1042163, Miss_rate = 0.983, Pending_hits = 861, Reservation_fails = 972509
L2_cache_bank[10]: Access = 1053701, Miss = 1039334, Miss_rate = 0.986, Pending_hits = 898, Reservation_fails = 879352
L2_cache_bank[11]: Access = 1057987, Miss = 1040335, Miss_rate = 0.983, Pending_hits = 958, Reservation_fails = 1069547
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1071510, Miss = 1053122 (0.983), PendingHit = 1362 (0.00127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1053310, Miss = 1038171 (0.986), PendingHit = 844 (0.000801)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1053247, Miss = 1039028 (0.986), PendingHit = 730 (0.000693)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1049222, Miss = 1034976 (0.986), PendingHit = 711 (0.000678)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1054375, Miss = 1040398 (0.987), PendingHit = 740 (0.000702)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1096491, Miss = 1058031 (0.965), PendingHit = 1314 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1049741, Miss = 1036385 (0.987), PendingHit = 700 (0.000667)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1060845, Miss = 1041589 (0.982), PendingHit = 1012 (0.000954)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1073098, Miss = 1054588 (0.983), PendingHit = 1261 (0.00118)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1059971, Miss = 1042163 (0.983), PendingHit = 861 (0.000812)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1053701, Miss = 1039334 (0.986), PendingHit = 898 (0.000852)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1057987, Miss = 1040335 (0.983), PendingHit = 958 (0.000905)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 4296392
Stream 1: Misses  = 4086842
Stream 2: Accesses  = 4285966
Stream 2: Misses  = 4283599
Stream 3: Accesses  = 8447532
Stream 3: Misses  = 8234521
Stream 1+2: Accesses  = 8582358
Stream 1+2: Misses  = 8370441
Stream 1+2+3: Accesses  = 17029890
Stream 1+2+3: Misses  = 16604962
Total Accesses  = 12733498
MPKI-CORES
CORE_L2MPKI_0	89.788
CORE_L2MPKI_1	91.911
CORE_L2MPKI_2	90.514
CORE_L2MPKI_3	91.036
CORE_L2MPKI_4	92.160
CORE_L2MPKI_5	91.693
CORE_L2MPKI_6	89.805
CORE_L2MPKI_7	91.108
CORE_L2MPKI_8	91.326
CORE_L2MPKI_9	90.281
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.279
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	181134
CORE_MISSES_1	191102
CORE_MISSES_2	185619
CORE_MISSES_3	192085
CORE_MISSES_4	194760
CORE_MISSES_5	194873
CORE_MISSES_6	184854
CORE_MISSES_7	195642
CORE_MISSES_8	186203
CORE_MISSES_9	187582
CORE_MISSES_10	214118
CORE_MISSES_11	220011
CORE_MISSES_12	222441
CORE_MISSES_13	216059
CORE_MISSES_14	221382
CORE_MISSES_15	217432
CORE_MISSES_16	223335
CORE_MISSES_17	220703
CORE_MISSES_18	220687
CORE_MISSES_19	216820
CORE_MISSES_20	219450
CORE_MISSES_21	218584
CORE_MISSES_22	221241
CORE_MISSES_23	218060
CORE_MISSES_24	217315
CORE_MISSES_25	213524
CORE_MISSES_26	219997
CORE_MISSES_27	218700
CORE_MISSES_28	218642
CORE_MISSES_29	215460
CORE_MISSES_30	211644
CORE_MISSES_31	209060
CORE_MISSES_32	212934
CORE_MISSES_33	208357
CORE_MISSES_34	211594
CORE_MISSES_35	211616
CORE_MISSES_36	209690
CORE_MISSES_37	209693
CORE_MISSES_38	208326
CORE_MISSES_39	209712
CORE_MISSES_40	208992
CORE_MISSES_41	208337
CORE_MISSES_42	205813
CORE_MISSES_43	206411
CORE_MISSES_44	208978
CORE_MISSES_45	206330
CORE_MISSES_46	207154
CORE_MISSES_47	209587
CORE_MISSES_48	209622
CORE_MISSES_49	201803
CORE_MISSES_50	207647
CORE_MISSES_51	208282
CORE_MISSES_52	204425
CORE_MISSES_53	208262
CORE_MISSES_54	205066
CORE_MISSES_55	207645
CORE_MISSES_56	210920
CORE_MISSES_57	210263
CORE_MISSES_58	205740
CORE_MISSES_59	206402
L2_MISSES = 12518120
L2_total_cache_accesses = 12733498
L2_total_cache_misses = 12518120
L2_total_cache_miss_rate = 0.9831
L2_total_cache_pending_hits = 11391
L2_total_cache_reservation_fails = 11726488
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 198689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8268259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7714198
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4249518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3965748
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5242
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 666
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 342
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 46442
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=40382729
icnt_total_pkts_simt_to_mem=31850318
