{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 11:08:38 2015 " "Info: Processing started: Fri Apr 17 11:08:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off addsub16 -c addsub16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off addsub16 -c addsub16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mode cout 19.191 ns Longest " "Info: Longest tpd from source pin \"mode\" to destination pin \"cout\" is 19.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns mode 1 PIN PIN_V2 23 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 23; PIN Node = 'mode'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.266 ns) + CELL(0.150 ns) 7.268 ns xorGate:GX1\|f 2 COMB LCCOMB_X32_Y4_N2 2 " "Info: 2: + IC(6.266 ns) + CELL(0.150 ns) = 7.268 ns; Loc. = LCCOMB_X32_Y4_N2; Fanout = 2; COMB Node = 'xorGate:GX1\|f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.416 ns" { mode xorGate:GX1|f } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.420 ns) 7.960 ns full_adder:FA1\|cout~0 3 COMB LCCOMB_X32_Y4_N18 2 " "Info: 3: + IC(0.272 ns) + CELL(0.420 ns) = 7.960 ns; Loc. = LCCOMB_X32_Y4_N18; Fanout = 2; COMB Node = 'full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { xorGate:GX1|f full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 8.650 ns full_adder:FA2\|cout~0 4 COMB LCCOMB_X32_Y4_N30 2 " "Info: 4: + IC(0.270 ns) + CELL(0.420 ns) = 8.650 ns; Loc. = LCCOMB_X32_Y4_N30; Fanout = 2; COMB Node = 'full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { full_adder:FA1|cout~0 full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.420 ns) 9.349 ns full_adder:FA3\|cout~0 5 COMB LCCOMB_X32_Y4_N10 2 " "Info: 5: + IC(0.279 ns) + CELL(0.420 ns) = 9.349 ns; Loc. = LCCOMB_X32_Y4_N10; Fanout = 2; COMB Node = 'full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { full_adder:FA2|cout~0 full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(0.438 ns) 12.160 ns full_adder:FA4\|cout~0 6 COMB LCCOMB_X61_Y4_N2 2 " "Info: 6: + IC(2.373 ns) + CELL(0.438 ns) = 12.160 ns; Loc. = LCCOMB_X61_Y4_N2; Fanout = 2; COMB Node = 'full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { full_adder:FA3|cout~0 full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 12.555 ns full_adder:FA5\|cout~0 7 COMB LCCOMB_X61_Y4_N6 2 " "Info: 7: + IC(0.245 ns) + CELL(0.150 ns) = 12.555 ns; Loc. = LCCOMB_X61_Y4_N6; Fanout = 2; COMB Node = 'full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { full_adder:FA4|cout~0 full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 12.953 ns full_adder:FA6\|cout~0 8 COMB LCCOMB_X61_Y4_N26 9 " "Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 12.953 ns; Loc. = LCCOMB_X61_Y4_N26; Fanout = 9; COMB Node = 'full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { full_adder:FA5|cout~0 full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.420 ns) 13.865 ns full_adder:FA13\|cout~0 9 COMB LCCOMB_X62_Y4_N28 2 " "Info: 9: + IC(0.492 ns) + CELL(0.420 ns) = 13.865 ns; Loc. = LCCOMB_X62_Y4_N28; Fanout = 2; COMB Node = 'full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { full_adder:FA6|cout~0 full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.528 ns) + CELL(2.798 ns) 19.191 ns cout 10 PIN PIN_AE12 0 " "Info: 10: + IC(2.528 ns) + CELL(2.798 ns) = 19.191 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { full_adder:FA13|cout~0 cout } "NODE_NAME" } } { "addsub16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab1_Adder_Quartus/addsub16.vhdl" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.218 ns ( 32.40 % ) " "Info: Total cell delay = 6.218 ns ( 32.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.973 ns ( 67.60 % ) " "Info: Total interconnect delay = 12.973 ns ( 67.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.191 ns" { mode xorGate:GX1|f full_adder:FA1|cout~0 full_adder:FA2|cout~0 full_adder:FA3|cout~0 full_adder:FA4|cout~0 full_adder:FA5|cout~0 full_adder:FA6|cout~0 full_adder:FA13|cout~0 cout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "19.191 ns" { mode {} mode~combout {} xorGate:GX1|f {} full_adder:FA1|cout~0 {} full_adder:FA2|cout~0 {} full_adder:FA3|cout~0 {} full_adder:FA4|cout~0 {} full_adder:FA5|cout~0 {} full_adder:FA6|cout~0 {} full_adder:FA13|cout~0 {} cout {} } { 0.000ns 0.000ns 6.266ns 0.272ns 0.270ns 0.279ns 2.373ns 0.245ns 0.248ns 0.492ns 2.528ns } { 0.000ns 0.852ns 0.150ns 0.420ns 0.420ns 0.420ns 0.438ns 0.150ns 0.150ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 11:08:39 2015 " "Info: Processing ended: Fri Apr 17 11:08:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
