Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 05104961ca424621b806e77f276574e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ddg_behav xil_defaultlib.ddg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'prsg' remains a black-box since it has no binding entity [C:/Users/Simone Ragoni/alice/CtpReadout/hdl/cont_sap.vhd:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture rtl of entity xil_defaultlib.cont_sap [cont_sap_default]
Compiling architecture rtl of entity xil_defaultlib.ddg
Built simulation snapshot ddg_behav
