module uart_tx(
	input wire [7:0] data_input,
	input wire wr_en,
	input wire clk,
	input wire clk_en,
	output reg tx,
	output wire tx_busy
);