Classic Timing Analyzer report for Receptor
Sat Sep 17 17:41:02 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.631 ns                                       ; serial                                 ; UC:uct|start_receiving                  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 10.914 ns                                      ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[0]                            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.020 ns                                      ; serial                                 ; FD:fdt|deslocador:serial_shifter|IQ[10] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse       ; FD:fdt|deslocador:serial_shifter|IQ[10] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; FD:fdt|deslocador:serial_shifter|IQ[1] ; FD:fdt|parity_tmp                       ; clk        ; clk      ; 5            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                        ;                                         ;            ;          ; 5            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                    ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[8]  ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[9]  ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[10] ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[4]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[6]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[7]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[5]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[0]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[3]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[2]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|deslocador:serial_shifter|IQ[1]  ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; UC:uct|Sreg                             ; clk        ; clk      ; None                        ; None                      ; 1.615 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[8]  ; clk        ; clk      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[9]  ; clk        ; clk      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[10] ; clk        ; clk      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[1]     ; FD:fdt|timer:clock_divider|pulse        ; clk        ; clk      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[3]     ; FD:fdt|timer:clock_divider|pulse        ; clk        ; clk      ; None                        ; None                      ; 1.355 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; UC:uct|output_ready                     ; clk        ; clk      ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; clk        ; clk      ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[1]     ; FD:fdt|timer:clock_divider|count[1]     ; clk        ; clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[1]     ; FD:fdt|timer:clock_divider|count[2]     ; clk        ; clk      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[3]     ; FD:fdt|timer:clock_divider|count[1]     ; clk        ; clk      ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[3]     ; FD:fdt|timer:clock_divider|count[2]     ; clk        ; clk      ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[4]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[6]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[7]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[5]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[0]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[3]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[2]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|deslocador:serial_shifter|IQ[1]  ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[2]     ; FD:fdt|timer:clock_divider|pulse        ; clk        ; clk      ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[2]     ; FD:fdt|timer:clock_divider|count[1]     ; clk        ; clk      ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[2]     ; FD:fdt|timer:clock_divider|count[2]     ; clk        ; clk      ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|timer:clock_divider|count[3]     ; clk        ; clk      ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|timer:clock_divider|count[1]     ; clk        ; clk      ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|timer:clock_divider|count[2]     ; clk        ; clk      ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|timer:clock_divider|count[0]     ; clk        ; clk      ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[1]  ; UC:uct|Sreg                             ; clk        ; clk      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; clk        ; clk      ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[1]  ; UC:uct|output_ready                     ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|timer:clock_divider|count[3]     ; clk        ; clk      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|timer:clock_divider|count[1]     ; clk        ; clk      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|timer:clock_divider|count[2]     ; clk        ; clk      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|timer:clock_divider|count[0]     ; clk        ; clk      ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[0]     ; FD:fdt|timer:clock_divider|pulse        ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; clk        ; clk      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[0]     ; FD:fdt|timer:clock_divider|count[1]     ; clk        ; clk      ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[0]     ; FD:fdt|timer:clock_divider|count[2]     ; clk        ; clk      ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[0]  ; UC:uct|Sreg                             ; clk        ; clk      ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[0]  ; UC:uct|output_ready                     ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; clk        ; clk      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; clk        ; clk      ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[2]  ; UC:uct|Sreg                             ; clk        ; clk      ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[2]  ; UC:uct|output_ready                     ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[3]  ; UC:uct|output_ready                     ; clk        ; clk      ; None                        ; None                      ; 1.014 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[1]     ; FD:fdt|timer:clock_divider|count[3]     ; clk        ; clk      ; None                        ; None                      ; 1.074 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[8]  ; FD:fdt|deslocador:serial_shifter|IQ[7]  ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; clk        ; clk      ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|value[3]  ; UC:uct|Sreg                             ; clk        ; clk      ; None                        ; None                      ; 1.006 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[0]     ; FD:fdt|timer:clock_divider|count[3]     ; clk        ; clk      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|timer:clock_divider|pulse        ; clk        ; clk      ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[1]  ; FD:fdt|deslocador:serial_shifter|IQ[0]  ; clk        ; clk      ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; FD:fdt|counter:rx_bit_counter|value[2]  ; clk        ; clk      ; None                        ; None                      ; 0.721 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[6]  ; FD:fdt|deslocador:serial_shifter|IQ[5]  ; clk        ; clk      ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[3]  ; FD:fdt|deslocador:serial_shifter|IQ[2]  ; clk        ; clk      ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; FD:fdt|timer:clock_divider|pulse        ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; FD:fdt|counter:rx_bit_counter|Svalue[2] ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; clk        ; clk      ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; clk        ; clk      ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[2]     ; FD:fdt|timer:clock_divider|count[3]     ; clk        ; clk      ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|Sreg                             ; UC:uct|start_receiving                  ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[2]  ; FD:fdt|deslocador:serial_shifter|IQ[1]  ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[7]  ; FD:fdt|deslocador:serial_shifter|IQ[6]  ; clk        ; clk      ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[4]  ; FD:fdt|deslocador:serial_shifter|IQ[3]  ; clk        ; clk      ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[5]  ; FD:fdt|deslocador:serial_shifter|IQ[4]  ; clk        ; clk      ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; FD:fdt|counter:rx_bit_counter|value[3]  ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; FD:fdt|counter:rx_bit_counter|Svalue[3] ; clk        ; clk      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[9]  ; FD:fdt|deslocador:serial_shifter|IQ[8]  ; clk        ; clk      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[10] ; FD:fdt|deslocador:serial_shifter|IQ[9]  ; clk        ; clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[1] ; FD:fdt|counter:rx_bit_counter|value[1]  ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|counter:rx_bit_counter|Svalue[0] ; FD:fdt|counter:rx_bit_counter|value[0]  ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[4]  ; FD:fdt|parity_tmp                       ; clk        ; clk      ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[6]  ; FD:fdt|parity_tmp                       ; clk        ; clk      ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|pulse        ; FD:fdt|timer:clock_divider|pulse        ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|start_receiving                  ; UC:uct|start_receiving                  ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[3]     ; FD:fdt|timer:clock_divider|count[3]     ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|timer:clock_divider|count[0]     ; FD:fdt|timer:clock_divider|count[0]     ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; UC:uct|output_ready                     ; UC:uct|output_ready                     ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[0]  ; FD:fdt|parity_tmp                       ; clk        ; clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[3]  ; FD:fdt|parity_tmp                       ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[7]  ; FD:fdt|parity_tmp                       ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[2]  ; FD:fdt|parity_tmp                       ; clk        ; clk      ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; FD:fdt|deslocador:serial_shifter|IQ[5]  ; FD:fdt|parity_tmp                       ; clk        ; clk      ; None                        ; None                      ; 1.080 ns                ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                  ;
+------------------------------------------+----------------------------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                   ; To                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; FD:fdt|deslocador:serial_shifter|IQ[1] ; FD:fdt|parity_tmp ; clk        ; clk      ; None                       ; None                       ; 0.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; FD:fdt|deslocador:serial_shifter|IQ[5] ; FD:fdt|parity_tmp ; clk        ; clk      ; None                       ; None                       ; 1.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; FD:fdt|deslocador:serial_shifter|IQ[2] ; FD:fdt|parity_tmp ; clk        ; clk      ; None                       ; None                       ; 1.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; FD:fdt|deslocador:serial_shifter|IQ[7] ; FD:fdt|parity_tmp ; clk        ; clk      ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; FD:fdt|deslocador:serial_shifter|IQ[3] ; FD:fdt|parity_tmp ; clk        ; clk      ; None                       ; None                       ; 1.247 ns                 ;
+------------------------------------------+----------------------------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; tsu                                                                                             ;
+-------+--------------+------------+--------+-----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                      ; To Clock ;
+-------+--------------+------------+--------+-----------------------------------------+----------+
; N/A   ; None         ; 3.631 ns   ; serial ; UC:uct|start_receiving                  ; clk      ;
; N/A   ; None         ; 3.629 ns   ; serial ; UC:uct|Sreg                             ; clk      ;
; N/A   ; None         ; 3.250 ns   ; serial ; FD:fdt|deslocador:serial_shifter|IQ[10] ; clk      ;
+-------+--------------+------------+--------+-----------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------+
; tco                                                                                                           ;
+-------+--------------+------------+----------------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To                  ; From Clock ;
+-------+--------------+------------+----------------------------------------+---------------------+------------+
; N/A   ; None         ; 10.914 ns  ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[0]        ; clk        ;
; N/A   ; None         ; 10.875 ns  ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[1]        ; clk        ;
; N/A   ; None         ; 10.871 ns  ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[2]        ; clk        ;
; N/A   ; None         ; 10.700 ns  ; FD:fdt|deslocador:serial_shifter|IQ[4] ; display_1[0]        ; clk        ;
; N/A   ; None         ; 10.679 ns  ; FD:fdt|deslocador:serial_shifter|IQ[4] ; display_1[2]        ; clk        ;
; N/A   ; None         ; 10.671 ns  ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[4]        ; clk        ;
; N/A   ; None         ; 10.653 ns  ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[3]        ; clk        ;
; N/A   ; None         ; 10.652 ns  ; FD:fdt|deslocador:serial_shifter|IQ[4] ; display_1[1]        ; clk        ;
; N/A   ; None         ; 10.641 ns  ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[5]        ; clk        ;
; N/A   ; None         ; 10.640 ns  ; FD:fdt|deslocador:serial_shifter|IQ[5] ; display_1[0]        ; clk        ;
; N/A   ; None         ; 10.637 ns  ; FD:fdt|deslocador:serial_shifter|IQ[6] ; display_1[6]        ; clk        ;
; N/A   ; None         ; 10.617 ns  ; FD:fdt|deslocador:serial_shifter|IQ[5] ; display_1[2]        ; clk        ;
; N/A   ; None         ; 10.590 ns  ; FD:fdt|deslocador:serial_shifter|IQ[5] ; display_1[1]        ; clk        ;
; N/A   ; None         ; 10.550 ns  ; UC:uct|output_ready                    ; display_1[0]        ; clk        ;
; N/A   ; None         ; 10.526 ns  ; UC:uct|output_ready                    ; display_1[2]        ; clk        ;
; N/A   ; None         ; 10.503 ns  ; UC:uct|output_ready                    ; display_1[1]        ; clk        ;
; N/A   ; None         ; 10.452 ns  ; FD:fdt|deslocador:serial_shifter|IQ[4] ; display_1[4]        ; clk        ;
; N/A   ; None         ; 10.430 ns  ; FD:fdt|deslocador:serial_shifter|IQ[4] ; display_1[3]        ; clk        ;
; N/A   ; None         ; 10.422 ns  ; FD:fdt|deslocador:serial_shifter|IQ[4] ; display_1[5]        ; clk        ;
; N/A   ; None         ; 10.421 ns  ; FD:fdt|deslocador:serial_shifter|IQ[4] ; display_1[6]        ; clk        ;
; N/A   ; None         ; 10.391 ns  ; FD:fdt|deslocador:serial_shifter|IQ[5] ; display_1[4]        ; clk        ;
; N/A   ; None         ; 10.367 ns  ; FD:fdt|deslocador:serial_shifter|IQ[5] ; display_1[3]        ; clk        ;
; N/A   ; None         ; 10.362 ns  ; FD:fdt|deslocador:serial_shifter|IQ[5] ; display_1[5]        ; clk        ;
; N/A   ; None         ; 10.360 ns  ; FD:fdt|deslocador:serial_shifter|IQ[5] ; display_1[6]        ; clk        ;
; N/A   ; None         ; 10.280 ns  ; UC:uct|output_ready                    ; display_1[3]        ; clk        ;
; N/A   ; None         ; 10.273 ns  ; UC:uct|output_ready                    ; display_1[5]        ; clk        ;
; N/A   ; None         ; 10.270 ns  ; UC:uct|output_ready                    ; display_1[6]        ; clk        ;
; N/A   ; None         ; 10.267 ns  ; UC:uct|output_ready                    ; display_1[4]        ; clk        ;
; N/A   ; None         ; 9.450 ns   ; FD:fdt|deslocador:serial_shifter|IQ[0] ; display_2[5]        ; clk        ;
; N/A   ; None         ; 9.335 ns   ; FD:fdt|deslocador:serial_shifter|IQ[3] ; display_2[1]        ; clk        ;
; N/A   ; None         ; 9.308 ns   ; FD:fdt|deslocador:serial_shifter|IQ[2] ; display_2[1]        ; clk        ;
; N/A   ; None         ; 9.163 ns   ; FD:fdt|deslocador:serial_shifter|IQ[2] ; display_2[5]        ; clk        ;
; N/A   ; None         ; 9.150 ns   ; FD:fdt|deslocador:serial_shifter|IQ[0] ; display_2[6]        ; clk        ;
; N/A   ; None         ; 9.141 ns   ; FD:fdt|deslocador:serial_shifter|IQ[3] ; display_2[3]        ; clk        ;
; N/A   ; None         ; 9.139 ns   ; FD:fdt|deslocador:serial_shifter|IQ[2] ; display_2[3]        ; clk        ;
; N/A   ; None         ; 9.079 ns   ; FD:fdt|parity_tmp                      ; parity_ok_led       ; clk        ;
; N/A   ; None         ; 9.014 ns   ; FD:fdt|deslocador:serial_shifter|IQ[3] ; display_2[5]        ; clk        ;
; N/A   ; None         ; 9.009 ns   ; FD:fdt|deslocador:serial_shifter|IQ[0] ; display_2[1]        ; clk        ;
; N/A   ; None         ; 8.940 ns   ; FD:fdt|deslocador:serial_shifter|IQ[2] ; display_2[2]        ; clk        ;
; N/A   ; None         ; 8.878 ns   ; FD:fdt|deslocador:serial_shifter|IQ[1] ; display_2[1]        ; clk        ;
; N/A   ; None         ; 8.874 ns   ; FD:fdt|deslocador:serial_shifter|IQ[3] ; display_2[2]        ; clk        ;
; N/A   ; None         ; 8.867 ns   ; FD:fdt|deslocador:serial_shifter|IQ[2] ; display_2[0]        ; clk        ;
; N/A   ; None         ; 8.861 ns   ; FD:fdt|deslocador:serial_shifter|IQ[2] ; display_2[6]        ; clk        ;
; N/A   ; None         ; 8.859 ns   ; FD:fdt|deslocador:serial_shifter|IQ[3] ; display_2[4]        ; clk        ;
; N/A   ; None         ; 8.848 ns   ; FD:fdt|deslocador:serial_shifter|IQ[0] ; display_2[3]        ; clk        ;
; N/A   ; None         ; 8.835 ns   ; FD:fdt|deslocador:serial_shifter|IQ[2] ; display_2[4]        ; clk        ;
; N/A   ; None         ; 8.805 ns   ; FD:fdt|deslocador:serial_shifter|IQ[3] ; display_2[0]        ; clk        ;
; N/A   ; None         ; 8.765 ns   ; FD:fdt|deslocador:serial_shifter|IQ[0] ; display_2[2]        ; clk        ;
; N/A   ; None         ; 8.712 ns   ; FD:fdt|deslocador:serial_shifter|IQ[3] ; display_2[6]        ; clk        ;
; N/A   ; None         ; 8.711 ns   ; FD:fdt|deslocador:serial_shifter|IQ[1] ; display_2[3]        ; clk        ;
; N/A   ; None         ; 8.691 ns   ; FD:fdt|deslocador:serial_shifter|IQ[0] ; display_2[0]        ; clk        ;
; N/A   ; None         ; 8.689 ns   ; UC:uct|output_ready                    ; display_2[1]        ; clk        ;
; N/A   ; None         ; 8.671 ns   ; FD:fdt|deslocador:serial_shifter|IQ[1] ; display_2[5]        ; clk        ;
; N/A   ; None         ; 8.627 ns   ; FD:fdt|deslocador:serial_shifter|IQ[1] ; display_2[2]        ; clk        ;
; N/A   ; None         ; 8.557 ns   ; FD:fdt|deslocador:serial_shifter|IQ[1] ; display_2[0]        ; clk        ;
; N/A   ; None         ; 8.539 ns   ; FD:fdt|deslocador:serial_shifter|IQ[0] ; display_2[4]        ; clk        ;
; N/A   ; None         ; 8.526 ns   ; UC:uct|output_ready                    ; display_2[5]        ; clk        ;
; N/A   ; None         ; 8.402 ns   ; FD:fdt|deslocador:serial_shifter|IQ[1] ; display_2[4]        ; clk        ;
; N/A   ; None         ; 8.377 ns   ; UC:uct|output_ready                    ; display_2[0]        ; clk        ;
; N/A   ; None         ; 8.370 ns   ; FD:fdt|deslocador:serial_shifter|IQ[1] ; display_2[6]        ; clk        ;
; N/A   ; None         ; 8.242 ns   ; UC:uct|output_ready                    ; display_2[2]        ; clk        ;
; N/A   ; None         ; 8.229 ns   ; UC:uct|output_ready                    ; display_2[3]        ; clk        ;
; N/A   ; None         ; 8.227 ns   ; UC:uct|output_ready                    ; display_2[4]        ; clk        ;
; N/A   ; None         ; 8.219 ns   ; UC:uct|output_ready                    ; display_2[6]        ; clk        ;
; N/A   ; None         ; 7.840 ns   ; FD:fdt|counter:rx_bit_counter|value[0] ; dbg_rx_bit_count[0] ; clk        ;
; N/A   ; None         ; 7.798 ns   ; FD:fdt|counter:rx_bit_counter|value[3] ; dbg_rx_bit_count[3] ; clk        ;
; N/A   ; None         ; 7.797 ns   ; UC:uct|Sreg                            ; ready_led           ; clk        ;
; N/A   ; None         ; 7.607 ns   ; FD:fdt|counter:rx_bit_counter|value[1] ; dbg_rx_bit_count[1] ; clk        ;
; N/A   ; None         ; 7.457 ns   ; FD:fdt|counter:rx_bit_counter|value[2] ; dbg_rx_bit_count[2] ; clk        ;
+-------+--------------+------------+----------------------------------------+---------------------+------------+


+-------------------------------------------------------------------------------------------------------+
; th                                                                                                    ;
+---------------+-------------+-----------+--------+-----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                      ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------------------------+----------+
; N/A           ; None        ; -3.020 ns ; serial ; FD:fdt|deslocador:serial_shifter|IQ[10] ; clk      ;
; N/A           ; None        ; -3.399 ns ; serial ; UC:uct|Sreg                             ; clk      ;
; N/A           ; None        ; -3.401 ns ; serial ; UC:uct|start_receiving                  ; clk      ;
+---------------+-------------+-----------+--------+-----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Sep 17 17:41:02 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receptor -c Receptor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UC:uct|Sreg" as buffer
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "FD:fdt|timer:clock_divider|pulse" and destination register "FD:fdt|deslocador:serial_shifter|IQ[8]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.900 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y4_N9; Fanout = 4; REG Node = 'FD:fdt|timer:clock_divider|pulse'
            Info: 2: + IC(0.317 ns) + CELL(0.242 ns) = 0.559 ns; Loc. = LCCOMB_X61_Y4_N14; Fanout = 11; COMB Node = 'FD:fdt|deslocador:serial_shifter|IQ[6]~1'
            Info: 3: + IC(0.681 ns) + CELL(0.660 ns) = 1.900 ns; Loc. = LCFF_X61_Y4_N21; Fanout = 1; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[8]'
            Info: Total cell delay = 0.902 ns ( 47.47 % )
            Info: Total interconnect delay = 0.998 ns ( 52.53 % )
        Info: - Smallest clock skew is 0.209 ns
            Info: + Shortest clock path from clock "clk" to destination register is 4.032 ns
                Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 27; CLK Node = 'clk'
                Info: 2: + IC(2.663 ns) + CELL(0.537 ns) = 4.032 ns; Loc. = LCFF_X61_Y4_N21; Fanout = 1; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[8]'
                Info: Total cell delay = 1.369 ns ( 33.95 % )
                Info: Total interconnect delay = 2.663 ns ( 66.05 % )
            Info: - Longest clock path from clock "clk" to source register is 3.823 ns
                Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 27; CLK Node = 'clk'
                Info: 2: + IC(2.454 ns) + CELL(0.537 ns) = 3.823 ns; Loc. = LCFF_X61_Y4_N9; Fanout = 4; REG Node = 'FD:fdt|timer:clock_divider|pulse'
                Info: Total cell delay = 1.369 ns ( 35.81 % )
                Info: Total interconnect delay = 2.454 ns ( 64.19 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "FD:fdt|deslocador:serial_shifter|IQ[1]" and destination pin or register "FD:fdt|parity_tmp" for clock "clk" (Hold time is 292 ps)
    Info: + Largest clock skew is 1.275 ns
        Info: + Longest clock path from clock "clk" to destination register is 5.095 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 27; CLK Node = 'clk'
            Info: 2: + IC(2.454 ns) + CELL(0.787 ns) = 4.073 ns; Loc. = LCFF_X61_Y4_N17; Fanout = 11; REG Node = 'UC:uct|Sreg'
            Info: 3: + IC(0.485 ns) + CELL(0.537 ns) = 5.095 ns; Loc. = LCFF_X62_Y4_N1; Fanout = 1; REG Node = 'FD:fdt|parity_tmp'
            Info: Total cell delay = 2.156 ns ( 42.32 % )
            Info: Total interconnect delay = 2.939 ns ( 57.68 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.820 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 27; CLK Node = 'clk'
            Info: 2: + IC(2.451 ns) + CELL(0.537 ns) = 3.820 ns; Loc. = LCFF_X62_Y4_N27; Fanout = 9; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[1]'
            Info: Total cell delay = 1.369 ns ( 35.84 % )
            Info: Total interconnect delay = 2.451 ns ( 64.16 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y4_N27; Fanout = 9; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[1]'
        Info: 2: + IC(0.361 ns) + CELL(0.150 ns) = 0.511 ns; Loc. = LCCOMB_X62_Y4_N2; Fanout = 1; COMB Node = 'FD:fdt|parity_tmp~0'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 0.915 ns; Loc. = LCCOMB_X62_Y4_N0; Fanout = 1; COMB Node = 'FD:fdt|parity_tmp~2'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.999 ns; Loc. = LCFF_X62_Y4_N1; Fanout = 1; REG Node = 'FD:fdt|parity_tmp'
        Info: Total cell delay = 0.384 ns ( 38.44 % )
        Info: Total interconnect delay = 0.615 ns ( 61.56 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UC:uct|start_receiving" (data pin = "serial", clock pin = "clk") is 3.631 ns
    Info: + Longest pin to register delay is 7.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'serial'
        Info: 2: + IC(6.086 ns) + CELL(0.438 ns) = 7.406 ns; Loc. = LCCOMB_X61_Y4_N30; Fanout = 1; COMB Node = 'UC:uct|start_receiving~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.490 ns; Loc. = LCFF_X61_Y4_N31; Fanout = 19; REG Node = 'UC:uct|start_receiving'
        Info: Total cell delay = 1.404 ns ( 18.74 % )
        Info: Total interconnect delay = 6.086 ns ( 81.26 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 27; CLK Node = 'clk'
        Info: 2: + IC(2.454 ns) + CELL(0.537 ns) = 3.823 ns; Loc. = LCFF_X61_Y4_N31; Fanout = 19; REG Node = 'UC:uct|start_receiving'
        Info: Total cell delay = 1.369 ns ( 35.81 % )
        Info: Total interconnect delay = 2.454 ns ( 64.19 % )
Info: tco from clock "clk" to destination pin "display_1[0]" through register "FD:fdt|deslocador:serial_shifter|IQ[6]" is 10.914 ns
    Info: + Longest clock path from clock "clk" to source register is 3.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 27; CLK Node = 'clk'
        Info: 2: + IC(2.451 ns) + CELL(0.537 ns) = 3.820 ns; Loc. = LCFF_X62_Y4_N31; Fanout = 9; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[6]'
        Info: Total cell delay = 1.369 ns ( 35.84 % )
        Info: Total interconnect delay = 2.451 ns ( 64.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y4_N31; Fanout = 9; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[6]'
        Info: 2: + IC(2.441 ns) + CELL(0.437 ns) = 2.878 ns; Loc. = LCCOMB_X32_Y4_N16; Fanout = 1; COMB Node = 'FD:fdt|hex7seg:hex1|Mux6~0'
        Info: 3: + IC(1.168 ns) + CELL(2.798 ns) = 6.844 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'display_1[0]'
        Info: Total cell delay = 3.235 ns ( 47.27 % )
        Info: Total interconnect delay = 3.609 ns ( 52.73 % )
Info: th for register "FD:fdt|deslocador:serial_shifter|IQ[10]" (data pin = "serial", clock pin = "clk") is -3.020 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.032 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 27; CLK Node = 'clk'
        Info: 2: + IC(2.663 ns) + CELL(0.537 ns) = 4.032 ns; Loc. = LCFF_X61_Y4_N11; Fanout = 1; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[10]'
        Info: Total cell delay = 1.369 ns ( 33.95 % )
        Info: Total interconnect delay = 2.663 ns ( 66.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'serial'
        Info: 2: + IC(6.077 ns) + CELL(0.275 ns) = 7.234 ns; Loc. = LCCOMB_X61_Y4_N10; Fanout = 1; COMB Node = 'FD:fdt|deslocador:serial_shifter|IQ~11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.318 ns; Loc. = LCFF_X61_Y4_N11; Fanout = 1; REG Node = 'FD:fdt|deslocador:serial_shifter|IQ[10]'
        Info: Total cell delay = 1.241 ns ( 16.96 % )
        Info: Total interconnect delay = 6.077 ns ( 83.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Sat Sep 17 17:41:02 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


