<stg><name>decode_block.1</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln751" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="10" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="0"/>
</and_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln751" val="1"/>
</and_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="14" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %QuantBuff = alloca i64 1

]]></Node>
<StgValue><ssdm name="QuantBuff"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7">
<![CDATA[
entry:2 %p_jinfo_dc_dhuff_tbl_ml_0_load = load i7 %p_jinfo_dc_dhuff_tbl_ml_0

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_ml_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8">
<![CDATA[
entry:3 %s = call i8 @DecodeHuffman.1, i7 %p_jinfo_dc_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8">
<![CDATA[
entry:3 %s = call i8 @DecodeHuffman.1, i7 %p_jinfo_dc_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="8">
<![CDATA[
entry:4 %trunc_ln708 = trunc i8 %s

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %icmp_ln720 = icmp_eq  i8 %s, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln720"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:0 %out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf

]]></Node>
<StgValue><ssdm name="out_buf_read"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:6 %br_ln720 = br i1 %icmp_ln720, void %if.then.i_ifconv, void %VITIS_LOOP_736_1.i

]]></Node>
<StgValue><ssdm name="br_ln720"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then.i_ifconv:0 %diff = call i32 @buf_getv, i8 %s, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then.i_ifconv:1 %s_1 = add i5 %trunc_ln708, i5 31

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:2 %zext_ln723 = zext i5 %s_1

]]></Node>
<StgValue><ssdm name="zext_ln723"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i_ifconv:3 %bit_set_mask_addr = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln723

]]></Node>
<StgValue><ssdm name="bit_set_mask_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:4 %bit_set_mask_load = load i5 %bit_set_mask_addr

]]></Node>
<StgValue><ssdm name="bit_set_mask_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i_ifconv:7 %extend_mask_addr = getelementptr i21 %extend_mask, i64 0, i64 %zext_ln723

]]></Node>
<StgValue><ssdm name="extend_mask_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:8 %extend_mask_load = load i5 %extend_mask_addr

]]></Node>
<StgValue><ssdm name="extend_mask_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:13 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %out_buf_read, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
if.then.i_ifconv:14 %zext_ln728 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i_ifconv:15 %HuffBuff_addr = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln728

]]></Node>
<StgValue><ssdm name="HuffBuff_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
if.then.i_ifconv:16 %HuffBuff_load = load i8 %HuffBuff_addr

]]></Node>
<StgValue><ssdm name="HuffBuff_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then.i_ifconv:0 %diff = call i32 @buf_getv, i8 %s, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:4 %bit_set_mask_load = load i5 %bit_set_mask_addr

]]></Node>
<StgValue><ssdm name="bit_set_mask_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:8 %extend_mask_load = load i5 %extend_mask_addr

]]></Node>
<StgValue><ssdm name="extend_mask_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
if.then.i_ifconv:16 %HuffBuff_load = load i8 %HuffBuff_addr

]]></Node>
<StgValue><ssdm name="HuffBuff_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:5 %and_ln723 = and i32 %bit_set_mask_load, i32 %diff

]]></Node>
<StgValue><ssdm name="and_ln723"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:6 %icmp_ln723 = icmp_eq  i32 %and_ln723, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln723"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="21">
<![CDATA[
if.then.i_ifconv:9 %sext_ln724 = sext i21 %extend_mask_load

]]></Node>
<StgValue><ssdm name="sext_ln724"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:10 %diff_1 = or i32 %sext_ln724, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:11 %diff_2 = add i32 %diff_1, i32 1

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i_ifconv:12 %diff_3 = select i1 %icmp_ln723, i32 %diff_2, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:17 %diff_4 = add i32 %HuffBuff_load, i32 %diff_3

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:18 %store_ln729 = store i32 %diff_4, i8 %HuffBuff_addr

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then.i_ifconv:19 %br_ln730 = br void %VITIS_LOOP_736_1.i

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_736_1.i:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_736_1.i:2 %store_ln708 = store i32 1, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_736_1.i:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_736_1, i10 %out_buf_read, i32 %HuffBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_736_1.i:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_736_1, i10 %out_buf_read, i32 %HuffBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_736_1.i:3 %br_ln740 = br void %for.cond24.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond24.i:0 %k_4 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond24.i:1 %tmp_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %k_4, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.cond24.i:2 %icmp_ln740 = icmp_slt  i26 %tmp_5, i26 1

]]></Node>
<StgValue><ssdm name="icmp_ln740"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond24.i:3 %br_ln740 = br i1 %icmp_ln740, void %DecodeHuffMCU.exit, void %for.body26.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7">
<![CDATA[
for.body26.i:1 %p_jinfo_ac_dhuff_tbl_ml_0_load = load i7 %p_jinfo_ac_dhuff_tbl_ml_0

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_ml_0_load"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.body26.i:2 %r = call i8 @DecodeHuffman.2, i7 %p_jinfo_ac_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.body26.i:2 %r = call i8 @DecodeHuffman.2, i7 %p_jinfo_ac_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="8">
<![CDATA[
for.body26.i:3 %s_2 = trunc i8 %r

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body26.i:5 %n = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %r, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body26.i:0 %specloopname_ln740 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln740"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
for.body26.i:4 %zext_ln708 = zext i4 %s_2

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.body26.i:6 %zext_ln708_2 = zext i4 %n

]]></Node>
<StgValue><ssdm name="zext_ln708_2"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body26.i:7 %icmp_ln750 = icmp_eq  i4 %s_2, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln750"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26.i:8 %br_ln750 = br i1 %icmp_ln750, void %if.then45.i, void %if.else.i

]]></Node>
<StgValue><ssdm name="br_ln750"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then45.i:0 %k_5 = add i32 %zext_ln708_2, i32 %k_4

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then45.i:1 %tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %k_5, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.then45.i:2 %icmp_ln751 = icmp_sgt  i26 %tmp_6, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln751"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.i:3 %br_ln751 = br i1 %icmp_ln751, void %if.end49.i, void %DecodeHuffMCU.exit

]]></Node>
<StgValue><ssdm name="br_ln751"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else.i:0 %icmp_ln760 = icmp_eq  i4 %n, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln760"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:1 %br_ln760 = br i1 %icmp_ln760, void %DecodeHuffMCU.exit, void %if.end75.i

]]></Node>
<StgValue><ssdm name="br_ln760"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end75.i:0 %k_6 = add i32 %k_4, i32 16

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end75.i:1 %store_ln708 = store i32 %k_6, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
if.end75.i:2 %br_ln0 = br void %if.end76.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="0"/>
</and_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln751" val="1"/>
</and_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:0 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_322_1, i10 %out_buf_read, i32 %HuffBuff, i32 %QuantBuff, i6 %zigzag_index

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.end49.i:0 %tmp = call i32 @buf_getv, i8 %zext_ln708, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.end49.i:0 %tmp = call i32 @buf_getv, i8 %zext_ln708, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end49.i:8 %s_3 = add i4 %s_2, i4 15

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4">
<![CDATA[
if.end49.i:9 %zext_ln755 = zext i4 %s_3

]]></Node>
<StgValue><ssdm name="zext_ln755"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49.i:10 %bit_set_mask_addr_1 = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln755

]]></Node>
<StgValue><ssdm name="bit_set_mask_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
if.end49.i:11 %bit_set_mask_load_1 = load i5 %bit_set_mask_addr_1

]]></Node>
<StgValue><ssdm name="bit_set_mask_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
if.end49.i:1 %trunc_ln753 = trunc i32 %k_5

]]></Node>
<StgValue><ssdm name="trunc_ln753"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
if.end49.i:2 %shl_ln7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln753, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end49.i:3 %add_ln753 = add i10 %shl_ln7, i10 %out_buf_read

]]></Node>
<StgValue><ssdm name="add_ln753"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end49.i:4 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln753, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
if.end49.i:5 %zext_ln753 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln753"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49.i:6 %HuffBuff_addr_1 = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln753

]]></Node>
<StgValue><ssdm name="HuffBuff_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
if.end49.i:7 %store_ln753 = store i32 %tmp, i8 %HuffBuff_addr_1

]]></Node>
<StgValue><ssdm name="store_ln753"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
if.end49.i:11 %bit_set_mask_load_1 = load i5 %bit_set_mask_addr_1

]]></Node>
<StgValue><ssdm name="bit_set_mask_load_1"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end49.i:12 %and_ln755 = and i32 %bit_set_mask_load_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="and_ln755"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end49.i:13 %icmp_ln755 = icmp_eq  i32 %and_ln755, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln755"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end49.i:14 %br_ln755 = br i1 %icmp_ln755, void %if.end69.i, void %if.then60.i

]]></Node>
<StgValue><ssdm name="br_ln755"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then60.i:0 %extend_mask_addr_1 = getelementptr i21 %extend_mask, i64 0, i64 %zext_ln755

]]></Node>
<StgValue><ssdm name="extend_mask_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="5">
<![CDATA[
if.then60.i:1 %extend_mask_load_1 = load i5 %extend_mask_addr_1

]]></Node>
<StgValue><ssdm name="extend_mask_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="5">
<![CDATA[
if.then60.i:1 %extend_mask_load_1 = load i5 %extend_mask_addr_1

]]></Node>
<StgValue><ssdm name="extend_mask_load_1"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="21">
<![CDATA[
if.then60.i:2 %sext_ln756 = sext i21 %extend_mask_load_1

]]></Node>
<StgValue><ssdm name="sext_ln756"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then60.i:3 %or_ln756 = or i32 %sext_ln756, i32 %tmp

]]></Node>
<StgValue><ssdm name="or_ln756"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then60.i:4 %add_ln757 = add i32 %or_ln756, i32 1

]]></Node>
<StgValue><ssdm name="add_ln757"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then60.i:5 %store_ln757 = store i32 %add_ln757, i8 %HuffBuff_addr_1

]]></Node>
<StgValue><ssdm name="store_ln757"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then60.i:6 %br_ln758 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln758"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end69.i:0 %k_7 = add i32 %k_5, i32 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end69.i:1 %store_ln708 = store i32 %k_7, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
if.end69.i:2 %br_ln760 = br void %if.end76.i

]]></Node>
<StgValue><ssdm name="br_ln760"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
if.end76.i:0 %br_ln740 = br void %for.cond24.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:0 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_322_1, i10 %out_buf_read, i32 %HuffBuff, i32 %QuantBuff, i6 %zigzag_index

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_334_1, i32 %QuantBuff, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="116" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_334_1, i32 %QuantBuff, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:2 %call_ln781 = call void @ChenIDct.1, i32 %QuantBuff, i32 %IDCTBuff, i10 %out_buf_read

]]></Node>
<StgValue><ssdm name="call_ln781"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:2 %call_ln781 = call void @ChenIDct.1, i32 %QuantBuff, i32 %IDCTBuff, i10 %out_buf_read

]]></Node>
<StgValue><ssdm name="call_ln781"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:3 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_347_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:3 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_347_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="121" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:4 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_360_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:4 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_360_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
DecodeHuffMCU.exit:5 %ret_ln787 = ret

]]></Node>
<StgValue><ssdm name="ret_ln787"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
