{"version":"1.1.0","info":[["c:\\Users\\Alessandro\\OneDrive\\Desktop\\Gowin\\Gowin_FPGA_CV\\CV_acceleration\\src\\top.v",[[[[[["top",[[2,0],[47,2]],[[2,7],[2,10]],[],["module"]],[398,8]],[[["clk",[[4,4],[4,27]],[[4,24],[4,27]],["top"],["port","input"]],["I_rst_n",[[5,4],[5,31]],[[5,24],[5,31]],["top"],["port","input"]],["O_led",[[6,4],[6,29]],[[6,24],[6,29]],["top"],["port","output"]],["O_tmds_clk_p",[[9,4],[9,36]],[[9,24],[9,36]],["top"],["port","output"]],["O_tmds_clk_n",[[10,4],[10,36]],[[10,24],[10,36]],["top"],["port","output"]],["O_tmds_data_p",[[11,4],[11,37]],[[11,24],[11,37]],["top"],["port","output"]],["O_tmds_data_n",[[12,4],[12,37]],[[12,24],[12,37]],["top"],["port","output"]],["cmos_scl",[[15,4],[15,32]],[[15,24],[15,32]],["top"],["port","inout"]],["cmos_sda",[[16,1],[16,29]],[[16,21],[16,29]],["top"],["port","inout"]],["cmos_vsync",[[17,1],[17,31]],[[17,21],[17,31]],["top"],["port","input"]],["cmos_href",[[18,1],[18,30]],[[18,21],[18,30]],["top"],["port","input"]],["cmos_pclk",[[19,1],[19,30]],[[19,21],[19,30]],["top"],["port","input"]],["cmos_xclk",[[20,4],[20,33]],[[20,24],[20,33]],["top"],["port","output"]],["cmos_db",[[21,1],[21,28]],[[21,21],[21,28]],["top"],["port","input"]],["cmos_rst_n",[[22,1],[22,31]],[[22,21],[22,31]],["top"],["port","output"]],["cmos_pwdn",[[23,1],[23,30]],[[23,21],[23,30]],["top"],["port","output"]],["ddr_addr",[[26,1],[26,29]],[[26,21],[26,29]],["top"],["port","output"]],["ddr_bank",[[27,1],[27,29]],[[27,21],[27,29]],["top"],["port","output"]],["ddr_cs",[[28,1],[28,27]],[[28,21],[28,27]],["top"],["port","output"]],["ddr_ras",[[29,1],[29,28]],[[29,21],[29,28]],["top"],["port","output"]],["ddr_cas",[[30,1],[30,28]],[[30,21],[30,28]],["top"],["port","output"]],["ddr_we",[[31,1],[31,27]],[[31,21],[31,27]],["top"],["port","output"]],["ddr_ck",[[32,1],[32,27]],[[32,21],[32,27]],["top"],["port","output"]],["ddr_ck_n",[[33,1],[33,29]],[[33,21],[33,29]],["top"],["port","output"]],["ddr_cke",[[34,1],[34,28]],[[34,21],[34,28]],["top"],["port","output"]],["ddr_odt",[[35,1],[35,28]],[[35,21],[35,28]],["top"],["port","output"]],["ddr_reset_n",[[36,1],[36,32]],[[36,21],[36,32]],["top"],["port","output"]],["ddr_dm",[[37,1],[37,27]],[[37,21],[37,27]],["top"],["port","output"]],["ddr_dq",[[38,1],[38,27]],[[38,21],[38,27]],["top"],["port","inout"]],["ddr_dqs",[[39,1],[39,28]],[[39,21],[39,28]],["top"],["port","inout"]],["ddr_dqs_n",[[40,1],[40,30]],[[40,21],[40,30]],["top"],["port","inout"]],["uart_tx",[[43,4],[43,29]],[[43,22],[43,29]],["top"],["port","output"]],["PMOD_wire",[[46,4],[46,31]],[[46,22],[46,31]],["top"],["port","output"]],["HDMI_vs_in",[[52,0],[52,22]],[[52,12],[52,22]],["top"],["variable","wire"]],["HDMI_hs_in",[[53,0],[53,22]],[[53,12],[53,22]],["top"],["variable","wire"]],["HDMI_de_in",[[54,0],[54,22]],[[54,12],[54,22]],["top"],["variable","wire"]],["HDMI_data_r",[[55,0],[55,23]],[[55,12],[55,23]],["top"],["variable","wire"]],["HDMI_data_g",[[56,0],[56,23]],[[56,12],[56,23]],["top"],["variable","wire"]],["HDMI_data_b",[[57,0],[57,23]],[[57,12],[57,23]],["top"],["variable","wire"]],["HDMI_TMDS_clk",[[58,0],[58,25]],[[58,12],[58,25]],["top"],["variable","wire"]],["pll_lock",[[59,0],[59,20]],[[59,12],[59,20]],["top"],["variable","wire"]],["HDMI_rst_n",[[60,0],[60,22]],[[60,12],[60,22]],["top"],["variable","wire"]],["HDMI_pix_clk",[[61,0],[61,24]],[[61,12],[61,24]],["top"],["variable","wire"]],["cmos_clk_24",[[65,0],[65,23]],[[65,12],[65,23]],["top"],["variable","wire"]],["write_en",[[66,0],[66,20]],[[66,12],[66,20]],["top"],["variable","wire"]],["cfg_done",[[67,0],[67,20]],[[67,12],[67,20]],["top"],["variable","wire"]],["sys_init_done",[[68,0],[68,25]],[[68,12],[68,25]],["top"],["variable","wire"]],["pixel_data_16",[[69,0],[69,25]],[[69,12],[69,25]],["top"],["variable","wire"]],["debayer_pixel_data_16",[[70,0],[70,33]],[[70,12],[70,33]],["top"],["variable","wire"]],["memory_clk",[[74,0],[74,33]],[[74,23],[74,33]],["top"],["variable","wire"]],["dma_clk",[[75,0],[75,30]],[[75,23],[75,30]],["top"],["variable","wire"]],["DDR_pll_lock",[[76,0],[76,35]],[[76,23],[76,35]],["top"],["variable","wire"]],["cmd_ready",[[77,0],[77,32]],[[77,23],[77,32]],["top"],["variable","wire"]],["cmd",[[78,0],[78,26]],[[78,23],[78,26]],["top"],["variable","wire"]],["cmd_en",[[79,0],[79,29]],[[79,23],[79,29]],["top"],["variable","wire"]],["app_burst_number",[[80,0],[80,39]],[[80,23],[80,39]],["top"],["variable","wire"]],["addr",[[81,0],[81,27]],[[81,23],[81,27]],["top"],["variable","wire"]],["wr_data_rdy",[[82,0],[82,34]],[[82,23],[82,34]],["top"],["variable","wire"]],["wr_data_en",[[83,0],[83,33]],[[83,23],[83,33]],["top"],["variable","wire"]],["wr_data_end",[[84,0],[84,34]],[[84,23],[84,34]],["top"],["variable","wire"]],["wr_data",[[85,0],[85,30]],[[85,23],[85,30]],["top"],["variable","wire"]],["wr_data_mask",[[86,0],[86,35]],[[86,23],[86,35]],["top"],["variable","wire"]],["rd_data_valid",[[87,0],[87,36]],[[87,23],[87,36]],["top"],["variable","wire"]],["rd_data_end",[[88,0],[88,34]],[[88,23],[88,34]],["top"],["variable","wire"]],["rd_data",[[89,0],[89,30]],[[89,23],[89,30]],["top"],["variable","wire"]],["init_calib_complete",[[90,0],[90,42]],[[90,23],[90,42]],["top"],["variable","wire"]],["ADDR_WIDTH",[[107,0],[107,48]],[[107,10],[107,20]],["top"],["parameter"]],["DATA_WIDTH",[[112,0],[112,53]],[[112,10],[112,20]],["top"],["parameter"]],["WR_VIDEO_WIDTH",[[113,0],[113,52]],[[113,10],[113,24]],["top"],["parameter"]],["RD_VIDEO_WIDTH",[[114,0],[114,52]],[[114,10],[114,24]],["top"],["parameter"]],["off0_syn_de",[[117,0],[117,37]],[[117,26],[117,37]],["top"],["variable","wire"]],["off0_syn_data",[[118,0],[118,39]],[[118,26],[118,39]],["top"],["variable","wire"]],["timing_tx_inst",[[123,0],[141,1]],[[123,10],[123,24]],["top"],["instance","timing_tx"]],["red_green_fade_inst",[[145,0],[153,1]],[[145,15],[145,34]],["top"],["instance","red_green_fade"]],["u_tmds_rpll",[[157,0],[162,1]],[[157,10],[157,21]],["top"],["instance","TMDS_rPLL"]],["u_clkdiv",[[168,0],[174,1]],[[168,7],[168,15]],["top"],["instance","CLKDIV"]],["DVI_TX_Top_inst",[[180,0],[198,1]],[[180,11],[180,26]],["top"],["instance","DVI_TX_Top"]],["lcd_r",[[199,0],[199,16]],[[199,11],[199,16]],["top"],["variable","wire"]],["lcd_b",[[199,0],[199,22]],[[199,17],[199,22]],["top"],["variable","lcd_r"]],["lcd_g",[[200,0],[200,16]],[[200,11],[200,16]],["top"],["variable","wire"]],["CMOS_rPLL_inst",[[205,0],[209,1]],[[205,10],[205,24]],["top"],["instance","CMOS_rPLL"]],["ov5640_top_inst",[[213,0],[228,1]],[[213,11],[213,26]],["top"],["instance","ov5640_top"]],["pod_inst",[[235,0],[241,1]],[[235,15],[235,23]],["top"],["instance","power_on_delay"]],["Video_Frame_Buffer_Top_inst",[[245,0],[283,1]],[[245,23],[245,50]],["top"],["instance","Video_Frame_Buffer_Top"]],["mem_pll_m0",[[288,0],[292,1]],[[288,8],[288,18]],["top"],["instance","mem_pll"]],["DDR3_Memory_Interface_Top_inst",[[296,0],[339,1]],[[296,7],[296,37]],["top"],["instance","DDR3MI"]],["scaled_down_DDR3_clk",[[354,0],[354,25]],[[354,5],[354,25]],["top"],["variable","wire"]],["your_instance_name",[[356,0],[360,1]],[[356,18],[356,36]],["top"],["instance","Gowin_CLKDIV_DDR3"]],["HALF_PERIOD",[[362,0],[362,36]],[[362,11],[362,22]],["top"],["localparam"]],["counter_clk",[[364,0],[364,22]],[[364,11],[364,22]],["top"],["variable","reg"]],["debug_reg_1sec_clk",[[365,0],[365,22]],[[365,4],[365,22]],["top"],["variable","reg"]]]]]],null,null,null,[["WR_VIDEO_WIDTH_16",[[93,0],[94,0]],[[93,12],[93,29]],["source.systemverilog"],["macro"]],["DEF_WR_VIDEO_WIDTH",[[94,0],[96,0]],[[94,8],[94,26]],["source.systemverilog"],["macro"]],["RD_VIDEO_WIDTH_16",[[96,0],[97,0]],[[96,12],[96,29]],["source.systemverilog"],["macro"]],["DEF_RD_VIDEO_WIDTH",[[97,0],[99,0]],[[97,8],[97,26]],["source.systemverilog"],["macro"]],["USE_THREE_FRAME_BUFFER",[[99,0],[101,0]],[[99,8],[99,30]],["source.systemverilog"],["macro"]],["DEF_ADDR_WIDTH",[[101,0],[102,0]],[[101,8],[101,22]],["source.systemverilog"],["macro"]],["DEF_SRAM_DATA_WIDTH",[[102,0],[104,0]],[[102,8],[102,27]],["source.systemverilog"],["macro"]]]],null,0]],["c:\\Users\\Alessandro\\OneDrive\\Desktop\\Gowin\\Gowin_FPGA_CV\\CV_acceleration\\src\\i2c\\i2c_MACROS.sv",[[null,null,null,null,[["CHECK_START",[[3,0],[4,4]],[[3,8],[3,19]],["source.systemverilog"],["macro"]],["CHECK_STOP",[[7,0],[8,4]],[[7,8],[7,18]],["source.systemverilog"],["macro"]],["DECODE_I2C_ADDR",[[10,0],[11,4]],[[10,8],[10,23]],["source.systemverilog"],["macro"]],["DECODE_I2C_RW",[[13,0],[14,4]],[[13,8],[13,21]],["source.systemverilog"],["macro"]],["CHECK_ACK",[[16,0],[17,4]],[[16,8],[16,17]],["source.systemverilog"],["macro"]]]],null,0]]]}