<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › platform › mrst › early_printk_mrst.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>early_printk_mrst.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * early_printk_mrst.c - early consoles for Intel MID platforms</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008-2010, Intel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; version 2</span>
<span class="cm"> * of the License.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This file implements two early consoles named mrst and hsu.</span>
<span class="cm"> * mrst is based on Maxim3110 spi-uart device, it exists in both</span>
<span class="cm"> * Moorestown and Medfield platforms, while hsu is based on a High</span>
<span class="cm"> * Speed UART device which only exists in the Medfield platform</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/serial_reg.h&gt;</span>
<span class="cp">#include &lt;linux/serial_mfd.h&gt;</span>
<span class="cp">#include &lt;linux/kmsg_dump.h&gt;</span>
<span class="cp">#include &lt;linux/console.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/fixmap.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/mrst.h&gt;</span>

<span class="cp">#define MRST_SPI_TIMEOUT		0x200000</span>
<span class="cp">#define MRST_REGBASE_SPI0		0xff128000</span>
<span class="cp">#define MRST_REGBASE_SPI1		0xff128400</span>
<span class="cp">#define MRST_CLK_SPI0_REG		0xff11d86c</span>

<span class="cm">/* Bit fields in CTRLR0 */</span>
<span class="cp">#define SPI_DFS_OFFSET			0</span>

<span class="cp">#define SPI_FRF_OFFSET			4</span>
<span class="cp">#define SPI_FRF_SPI			0x0</span>
<span class="cp">#define SPI_FRF_SSP			0x1</span>
<span class="cp">#define SPI_FRF_MICROWIRE		0x2</span>
<span class="cp">#define SPI_FRF_RESV			0x3</span>

<span class="cp">#define SPI_MODE_OFFSET			6</span>
<span class="cp">#define SPI_SCPH_OFFSET			6</span>
<span class="cp">#define SPI_SCOL_OFFSET			7</span>
<span class="cp">#define SPI_TMOD_OFFSET			8</span>
<span class="cp">#define	SPI_TMOD_TR			0x0		</span><span class="cm">/* xmit &amp; recv */</span><span class="cp"></span>
<span class="cp">#define SPI_TMOD_TO			0x1		</span><span class="cm">/* xmit only */</span><span class="cp"></span>
<span class="cp">#define SPI_TMOD_RO			0x2		</span><span class="cm">/* recv only */</span><span class="cp"></span>
<span class="cp">#define SPI_TMOD_EPROMREAD		0x3		</span><span class="cm">/* eeprom read mode */</span><span class="cp"></span>

<span class="cp">#define SPI_SLVOE_OFFSET		10</span>
<span class="cp">#define SPI_SRL_OFFSET			11</span>
<span class="cp">#define SPI_CFS_OFFSET			12</span>

<span class="cm">/* Bit fields in SR, 7 bits */</span>
<span class="cp">#define SR_MASK				0x7f		</span><span class="cm">/* cover 7 bits */</span><span class="cp"></span>
<span class="cp">#define SR_BUSY				(1 &lt;&lt; 0)</span>
<span class="cp">#define SR_TF_NOT_FULL			(1 &lt;&lt; 1)</span>
<span class="cp">#define SR_TF_EMPT			(1 &lt;&lt; 2)</span>
<span class="cp">#define SR_RF_NOT_EMPT			(1 &lt;&lt; 3)</span>
<span class="cp">#define SR_RF_FULL			(1 &lt;&lt; 4)</span>
<span class="cp">#define SR_TX_ERR			(1 &lt;&lt; 5)</span>
<span class="cp">#define SR_DCOL				(1 &lt;&lt; 6)</span>

<span class="k">struct</span> <span class="n">dw_spi_reg</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">ctrl0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ctrl1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ssienr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">mwcr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ser</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">baudr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">txfltr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">rxfltr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">txflr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">rxflr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">imr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">isr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">risr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">txoicr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">rxoicr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">rxuicr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">msticr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">icr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dmacr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dmatdlr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dmardlr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">idr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">version</span><span class="p">;</span>

	<span class="cm">/* Currently operates as 32 bits, though only the low 16 bits matter */</span>
	<span class="n">u32</span>	<span class="n">dr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cp">#define dw_readl(dw, name)		__raw_readl(&amp;(dw)-&gt;name)</span>
<span class="cp">#define dw_writel(dw, name, val)	__raw_writel((val), &amp;(dw)-&gt;name)</span>

<span class="cm">/* Default use SPI0 register for mrst, we will detect Penwell and use SPI1 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mrst_spi_paddr</span> <span class="o">=</span> <span class="n">MRST_REGBASE_SPI0</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="o">*</span><span class="n">pclk_spi0</span><span class="p">;</span>
<span class="cm">/* Always contains an accessible address, start with 0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dw_spi_reg</span> <span class="o">*</span><span class="n">pspi</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">kmsg_dumper</span> <span class="n">dw_dumper</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">dumper_registered</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dw_kmsg_dump</span><span class="p">(</span><span class="k">struct</span> <span class="n">kmsg_dumper</span> <span class="o">*</span><span class="n">dumper</span><span class="p">,</span>
			 <span class="k">enum</span> <span class="n">kmsg_dump_reason</span> <span class="n">reason</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">line</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>
	<span class="kt">size_t</span> <span class="n">len</span><span class="p">;</span>

	<span class="cm">/* When run to this, we&#39;d better re-init the HW */</span>
	<span class="n">mrst_early_console_init</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">kmsg_dump_get_line</span><span class="p">(</span><span class="n">dumper</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="n">line</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">line</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">))</span>
		<span class="n">early_mrst_console</span><span class="p">.</span><span class="n">write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">early_mrst_console</span><span class="p">,</span> <span class="n">line</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Set the ratio rate to 115200, 8n1, IRQ disabled */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">max3110_write_config</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">config</span><span class="p">;</span>

	<span class="n">config</span> <span class="o">=</span> <span class="mh">0xc001</span><span class="p">;</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">dr</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Translate char to a eligible word and send to max3110 */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">max3110_write_data</span><span class="p">(</span><span class="kt">char</span> <span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="mh">0x8000</span> <span class="o">|</span> <span class="n">c</span><span class="p">;</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">dr</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mrst_early_console_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrlr0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">spi0_cdiv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span> <span class="cm">/* Freqency info only need be searched once */</span>

	<span class="cm">/* Base clk is 100 MHz, the actual clk = 100M / (clk_divider + 1) */</span>
	<span class="n">pclk_spi0</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">set_fixmap_offset_nocache</span><span class="p">(</span><span class="n">FIX_EARLYCON_MEM_BASE</span><span class="p">,</span>
							<span class="n">MRST_CLK_SPI0_REG</span><span class="p">);</span>
	<span class="n">spi0_cdiv</span> <span class="o">=</span> <span class="p">((</span><span class="o">*</span><span class="n">pclk_spi0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xe00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">freq</span> <span class="o">=</span> <span class="mi">100000000</span> <span class="o">/</span> <span class="p">(</span><span class="n">spi0_cdiv</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mrst_identify_cpu</span><span class="p">()</span> <span class="o">==</span> <span class="n">MRST_CPU_CHIP_PENWELL</span><span class="p">)</span>
		<span class="n">mrst_spi_paddr</span> <span class="o">=</span> <span class="n">MRST_REGBASE_SPI1</span><span class="p">;</span>

	<span class="n">pspi</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">set_fixmap_offset_nocache</span><span class="p">(</span><span class="n">FIX_EARLYCON_MEM_BASE</span><span class="p">,</span>
						<span class="n">mrst_spi_paddr</span><span class="p">);</span>

	<span class="cm">/* Disable SPI controller */</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">ssienr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Set control param, 8 bits, transmit only mode */</span>
	<span class="n">ctrlr0</span> <span class="o">=</span> <span class="n">dw_readl</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">ctrl0</span><span class="p">);</span>

	<span class="n">ctrlr0</span> <span class="o">&amp;=</span> <span class="mh">0xfcc0</span><span class="p">;</span>
	<span class="n">ctrlr0</span> <span class="o">|=</span> <span class="mh">0xf</span> <span class="o">|</span> <span class="p">(</span><span class="n">SPI_FRF_SPI</span> <span class="o">&lt;&lt;</span> <span class="n">SPI_FRF_OFFSET</span><span class="p">)</span>
		      <span class="o">|</span> <span class="p">(</span><span class="n">SPI_TMOD_TO</span> <span class="o">&lt;&lt;</span> <span class="n">SPI_TMOD_OFFSET</span><span class="p">);</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">ctrl0</span><span class="p">,</span> <span class="n">ctrlr0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Change the spi0 clk to comply with 115200 bps, use 100000 to</span>
<span class="cm">	 * calculate the clk dividor to make the clock a little slower</span>
<span class="cm">	 * than real baud rate.</span>
<span class="cm">	 */</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">baudr</span><span class="p">,</span> <span class="n">freq</span><span class="o">/</span><span class="mi">100000</span><span class="p">);</span>

	<span class="cm">/* Disable all INT for early phase */</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">imr</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Set the cs to spi-uart */</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">ser</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>

	<span class="cm">/* Enable the HW, the last step for HW init */</span>
	<span class="n">dw_writel</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">ssienr</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="cm">/* Set the default configuration */</span>
	<span class="n">max3110_write_config</span><span class="p">();</span>

	<span class="cm">/* Register the kmsg dumper */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dumper_registered</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dw_dumper</span><span class="p">.</span><span class="n">dump</span> <span class="o">=</span> <span class="n">dw_kmsg_dump</span><span class="p">;</span>
		<span class="n">kmsg_dump_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dw_dumper</span><span class="p">);</span>
		<span class="n">dumper_registered</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Slave select should be called in the read/write function */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">early_mrst_spi_putc</span><span class="p">(</span><span class="kt">char</span> <span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sr</span><span class="p">;</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="n">MRST_SPI_TIMEOUT</span><span class="p">;</span>
	<span class="cm">/* Early putc needs to make sure the TX FIFO is not full */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sr</span> <span class="o">=</span> <span class="n">dw_readl</span><span class="p">(</span><span class="n">pspi</span><span class="p">,</span> <span class="n">sr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="n">SR_TF_NOT_FULL</span><span class="p">))</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="k">else</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="p">)</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;MRST earlycon: timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">max3110_write_data</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Early SPI only uses polling mode */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">early_mrst_spi_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">console</span> <span class="o">*</span><span class="n">con</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">n</span> <span class="o">&amp;&amp;</span> <span class="o">*</span><span class="n">str</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">str</span> <span class="o">==</span> <span class="sc">&#39;\n&#39;</span><span class="p">)</span>
			<span class="n">early_mrst_spi_putc</span><span class="p">(</span><span class="sc">&#39;\r&#39;</span><span class="p">);</span>
		<span class="n">early_mrst_spi_putc</span><span class="p">(</span><span class="o">*</span><span class="n">str</span><span class="p">);</span>
		<span class="n">str</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">console</span> <span class="n">early_mrst_console</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;earlymrst&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span>	<span class="n">early_mrst_spi_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span>	<span class="n">CON_PRINTBUFFER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">index</span> <span class="o">=</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Following is the early console based on Medfield HSU (High</span>
<span class="cm"> * Speed UART) device.</span>
<span class="cm"> */</span>
<span class="cp">#define HSU_PORT_BASE		0xffa28080</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">phsu</span><span class="p">;</span>

<span class="kt">void</span> <span class="nf">hsu_early_console_init</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span><span class="p">,</span> <span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lcr</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Select the early HSU console port if specified by user in the</span>
<span class="cm">	 * kernel command line.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">s</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">kstrtoul</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">port</span><span class="p">))</span>
		<span class="n">port</span> <span class="o">=</span> <span class="n">clamp_val</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">paddr</span> <span class="o">=</span> <span class="n">HSU_PORT_BASE</span> <span class="o">+</span> <span class="n">port</span> <span class="o">*</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">phsu</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">set_fixmap_offset_nocache</span><span class="p">(</span><span class="n">FIX_EARLYCON_MEM_BASE</span><span class="p">,</span> <span class="n">paddr</span><span class="p">);</span>

	<span class="cm">/* Disable FIFO */</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_FCR</span><span class="p">);</span>

	<span class="cm">/* Set to default 115200 bps, 8n1 */</span>
	<span class="n">lcr</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_LCR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">((</span><span class="mh">0x80</span> <span class="o">|</span> <span class="n">lcr</span><span class="p">),</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_LCR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x18</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_DLL</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">lcr</span><span class="p">,</span>  <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_LCR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x3600</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_MUL</span><span class="o">*</span><span class="mi">4</span><span class="p">);</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x8</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_MCR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x7</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_FCR</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x3</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_LCR</span><span class="p">);</span>

	<span class="cm">/* Clear IRQ status */</span>
	<span class="n">readb</span><span class="p">(</span><span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_LSR</span><span class="p">);</span>
	<span class="n">readb</span><span class="p">(</span><span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_RX</span><span class="p">);</span>
	<span class="n">readb</span><span class="p">(</span><span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_IIR</span><span class="p">);</span>
	<span class="n">readb</span><span class="p">(</span><span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_MSR</span><span class="p">);</span>

	<span class="cm">/* Enable FIFO */</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mh">0x7</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_FCR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">early_hsu_putc</span><span class="p">(</span><span class="kt">char</span> <span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">10000</span><span class="p">;</span> <span class="cm">/* 10ms */</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_LSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">BOTH_EMPTY</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Only write the char when there was no timeout */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">phsu</span> <span class="o">+</span> <span class="n">UART_TX</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">early_hsu_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">console</span> <span class="o">*</span><span class="n">con</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">n</span> <span class="o">&amp;&amp;</span> <span class="o">*</span><span class="n">str</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">str</span> <span class="o">==</span> <span class="sc">&#39;\n&#39;</span><span class="p">)</span>
			<span class="n">early_hsu_putc</span><span class="p">(</span><span class="sc">&#39;\r&#39;</span><span class="p">);</span>
		<span class="n">early_hsu_putc</span><span class="p">(</span><span class="o">*</span><span class="n">str</span><span class="p">);</span>
		<span class="n">str</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">console</span> <span class="n">early_hsu_console</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;earlyhsu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span>	<span class="n">early_hsu_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span>	<span class="n">CON_PRINTBUFFER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">index</span> <span class="o">=</span>	<span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
