Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 15 22:24:44 2021
| Host         : DESKTOP-P7INVOJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stream_fifo_wrapper_control_sets_placed.rpt
| Design       : stream_fifo_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |   149 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            3 |
|      4 |            3 |
|      5 |            5 |
|      6 |            1 |
|      8 |            6 |
|     10 |            2 |
|     13 |            3 |
|     14 |            4 |
|    16+ |           29 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             143 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             193 |           81 |
| Yes          | No                    | No                     |             347 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             376 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                     Enable Signal                                                                                    |                                                                         Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                           | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                      |                1 |              1 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                          |                                                                                                                                                                 |                1 |              2 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                2 |              3 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              4 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                          |                3 |              4 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                              |                4 |              4 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              5 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                         | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                1 |              5 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                             | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0        |                2 |              5 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                     | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                      | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                2 |              5 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                        | stream_fifo_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                 |                3 |              8 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                   |                3 |              8 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                4 |              8 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                                 |                2 |              8 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                                 |                5 |              8 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                          |                                                                                                                                                                 |                2 |              8 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                4 |             10 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                         |                4 |             10 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                           | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                5 |             13 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                                 |                4 |             13 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                3 |             13 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             14 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                 |                                                                                                                                                                 |                3 |             14 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                 |                4 |             14 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                                 |                3 |             16 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                             |                                                                                                                                                                 |                6 |             17 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                7 |             19 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             19 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             19 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                  | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                            |                4 |             20 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                           |                                                                                                                                                                 |                8 |             21 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             22 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               13 |             23 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               12 |             28 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                                 |                5 |             28 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                          |                                                                                                                                                                 |                7 |             28 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                 |                8 |             28 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                                 |                5 |             28 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0        |                                                                                                                                                                 |                8 |             30 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0          |                                                                                                                                                                 |                8 |             30 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                7 |             32 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_1[0]                                                               | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                6 |             32 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                                 |                9 |             33 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                5 |             33 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1                                                     |               13 |             36 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               14 |             40 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               14 |             40 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               |                                                                                                                                                                 |               17 |             45 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                                 |                8 |             46 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 | stream_fifo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                                 |                7 |             46 |
|  stream_fifo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      |                                                                                                                                                                 |               52 |            144 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


