$date
	Fri Jun 20 22:34:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Immediate_Generator_tb $end
$var wire 32 ! immediate [31:0] $end
$var parameter 3 " B_TYPE $end
$var parameter 3 # I_TYPE $end
$var parameter 3 $ J_TYPE $end
$var parameter 3 % S_TYPE $end
$var parameter 3 & U_TYPE $end
$var reg 3 ' imm_type [2:0] $end
$var reg 32 ( instruction [31:0] $end
$scope module dut $end
$var wire 3 ) imm_type [2:0] $end
$var wire 32 * instruction [31:0] $end
$var parameter 3 + B_TYPE $end
$var parameter 3 , I_TYPE $end
$var parameter 3 - J_TYPE $end
$var parameter 3 . S_TYPE $end
$var parameter 3 / U_TYPE $end
$var reg 32 0 immediate [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 /
b1 .
b100 -
b0 ,
b10 +
b11 &
b1 %
b100 $
b0 #
b10 "
$end
#0
$dumpvars
b0 0
b0 *
b0 )
b0 (
b0 '
b0 !
$end
#10
b11111111111111111111111111010110 !
b11111111111111111111111111010110 0
b11111101011000110000001010010011 (
b11111101011000110000001010010011 *
#20
b10000 !
b10000 0
b1 '
b1 )
b100101010010100000100011 (
b100101010010100000100011 *
#30
b11111111111111111111111111110000 !
b11111111111111111111111111110000 0
b10 '
b10 )
b11111110110101100000100011100011 (
b11111110110101100000100011100011 *
#40
b10010001101000101000000000000 !
b10010001101000101000000000000 0
b11 '
b11 )
b10010001101000101011100110111 (
b10010001101000101011100110111 *
#50
b10000100000100010 !
b10000100000100010 0
b100 '
b100 )
b10001100010000010001101111 (
b10001100010000010001101111 *
#60
b11111111111111111111111111101100 !
b11111111111111111111111111101100 0
b1 '
b1 )
b11111111100101001010011000100011 (
b11111111100101001010011000100011 *
#70
b0 !
b0 0
b111 '
b111 )
b10010001101000101011001111000 (
b10010001101000101011001111000 *
#80
