Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Aug 12 15:14:16 2018
| Host         : guille running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file square_wave_control_sets_placed.rpt
| Design       : square_wave
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                   |                1 |              1 |
|  clk_IBUF_BUFG | s_out_i_1_n_0 | COUNT[31]_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG |               | COUNT[31]_i_1_n_0 |                8 |             31 |
+----------------+---------------+-------------------+------------------+----------------+


