expected_output = {
  "diag_test": {
    "module": {
      "2": {
        "ACT2": {
          "attributes": "***N******A",
          "test_id": 5,
          "test_interval": "00:30:00"
        },
        "ASICRegisterCheck": {
          "attributes": "***N******A",
          "test_id": 1,
          "test_interval": "00:01:00"
        },
        "AsicMemory": {
          "attributes": "C**D**X**T*",
          "test_id": 7,
          "test_interval": "-NA-"
        },
        "BootFlash": {
          "attributes": "***N**X****",
          "test_id": 6,
          "test_interval": "-NA-"
        },
        "BootupPortLoopback": {
          "attributes": "CP*N**XE*T*",
          "test_id": 13,
          "test_interval": "-NA-"
        },
        "FpgaRegTest": {
          "attributes": "***N******A",
          "test_id": 8,
          "test_interval": "00:00:30"
        },
        "InternalPortMonitoring": {
          "attributes": "***N******A",
          "test_id": 10,
          "test_interval": "00:01:00"
        },
        "L2ACLRedirect": {
          "attributes": "*P*N***E**A",
          "test_id": 12,
          "test_interval": "00:01:00"
        },
        "OBFL": {
          "attributes": "C**N******A",
          "test_id": 4,
          "test_interval": "00:30:00"
        },
        "Pcie": {
          "attributes": "C**N**X**T*",
          "test_id": 9,
          "test_interval": "-NA-"
        },
        "PortLoopback": {
          "attributes": "*P*N**XE***",
          "test_id": 11,
          "test_interval": "-NA-"
        },
        "PrimaryBootROM": {
          "attributes": "***N******A",
          "test_id": 2,
          "test_interval": "24:00:00"
        },
        "SecondaryBootROM": {
          "attributes": "***N******A",
          "test_id": 3,
          "test_interval": "24:00:00"
        }
      }
    }
  }
}


