Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Wed Dec  7 22:19:47 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i7_3_lut/A	->	NES_inst/digital_7__I_0_i7_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          22.123 ns |         45.202 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 8.83662%

3.1.2  Timing Errors
---------------------
Timing Errors: 1 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 1.291 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{board_inst/apple_id_i0/SP   board_inst/apple_id_i4/SP}              
                                         |   -1.291 ns 
board_inst/apple_id_i8/D                 |    1.286 ns 
board_inst/apple_id_i5/D                 |    1.352 ns 
board_inst/snakePos_inst/dir_signal__i0/SP              
                                         |    4.207 ns 
board_inst/apple_id_i6/D                 |    4.616 ns 
board_inst/apple_id_i2/D                 |    4.682 ns 
board_inst/apple_id_i7/D                 |    4.999 ns 
board_inst/snakePos_inst/dir_signal__i0/SR              
                                         |    5.092 ns 
board_inst/game_State_i0/D               |    5.132 ns 
board_inst/snakePos_inst/dir_signal__i1/D|    5.462 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           1 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/snakePos_inst/dir_signal__i1/D|    1.715 ns 
board_inst/game_State_i0/D               |    1.715 ns 
board_inst/apple_id_i2/D                 |    1.715 ns 
board_inst/apple_id_i8/D                 |    1.715 ns 
board_inst/apple_id_i5/D                 |    1.715 ns 
board_inst/apple_id_i6/D                 |    1.715 ns 
board_inst/snakePos_inst/counter_1524_1701__i20/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1524_1701__i21/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1524_1701__i22/D              
                                         |    1.882 ns 
board_inst/snakePos_inst/counter_1524_1701__i23/D              
                                         |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/apple_id_i0/Q                |          No required time
board_inst/apple_id_i4/Q                |          No required time
board_inst/snakePos_inst/snake_arr_i59/Q|          No required time
board_inst/snakePos_inst/snake_arr_i89/Q|          No required time
board_inst/snakePos_inst/snake_arr_i58/Q|          No required time
board_inst/snakePos_inst/snake_arr_i63/Q|          No required time
board_inst/snakePos_inst/snake_arr_i64/Q|          No required time
board_inst/snakePos_inst/snake_arr_i90/Q|          No required time
board_inst/snakePos_inst/snake_arr_i56/Q|          No required time
board_inst/snakePos_inst/snake_arr_i54/Q|          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       104
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/y_pos_1525__i4/D  |    No arrival or required
display_inst/vga_init/y_pos_1525__i3/D  |    No arrival or required
{display_inst/vga_init/y_pos_1525__i3/SP   display_inst/vga_init/y_pos_1525__i4/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_1525__i3/SR   display_inst/vga_init/y_pos_1525__i4/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_1525__i2/D  |    No arrival or required
display_inst/vga_init/y_pos_1525__i1/D  |    No arrival or required
{display_inst/vga_init/y_pos_1525__i1/SP   display_inst/vga_init/y_pos_1525__i2/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_1525__i1/SR   display_inst/vga_init/y_pos_1525__i2/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_1525__i0/D  |    No arrival or required
display_inst/vga_init/y_pos_1525__i0/SP |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       243
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
HSYNC                                   |                    output
VSYNC                                   |                    output
continCLK                               |                    output
latch                                   |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
board_inst/snakePos_inst/snake_head_i0  |                  No Clock
board_inst/snakePos_inst/snake_head_i4  |                  No Clock
board_inst/snakePos_inst/snake_head_i1  |                  No Clock
NES_inst/output_i0_i1                   |                  No Clock
board_inst/snakePos_inst/snake_head_i5  |                  No Clock
NES_inst/output_i0_i7                   |                  No Clock
NES_inst/output_i0_i5                   |                  No Clock
NES_inst/output_i0_i3                   |                  No Clock
board_inst/snakePos_inst/prev_dir__i1   |                  No Clock
board_inst/snakePos_inst/snake_dir_arr[0]_i0                           
                                        |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                        15
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : {board_inst/apple_id_i0/SP   board_inst/apple_id_i4/SP}  (SLICE_R16C24D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 81.4% (route), 18.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.290 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R17C23A      D0_TO_F0_DELAY   0.449                 15.094  7       
NES_inst/delete_me_c_0                                       NET DELAY        2.168                 17.262  7       
board_inst/i721_2_lut/B->board_inst/i721_2_lut/Z
                                          SLICE_R17C23B      D1_TO_F1_DELAY   0.449                 17.711  1       
board_inst/snakePos_inst/n1033                               NET DELAY        2.551                 20.262  1       
board_inst/snakePos_inst/i1_3_lut_4_lut/D->board_inst/snakePos_inst/i1_3_lut_4_lut/Z
                                          SLICE_R16C24C      A1_TO_F1_DELAY   0.449                 20.711  3       
board_inst/snakePos_inst/n5843                               NET DELAY        2.432                 23.143  3       
i4877_2_lut_2_lut/A->i4877_2_lut_2_lut/Z  SLICE_R17C24B      C1_TO_F1_DELAY   0.449                 23.592  1       
board_inst/n6229 ( CE )                                      NET DELAY        3.833                 27.425  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -27.424  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Failed)                                                                                -1.290  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/apple_id_i8/D  (SLICE_R18C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.286 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R17C23A      D0_TO_F0_DELAY   0.449                 15.094  7       
NES_inst/delete_me_c_0                                       NET DELAY        2.168                 17.262  7       
board_inst/i721_2_lut/B->board_inst/i721_2_lut/Z
                                          SLICE_R17C23B      D1_TO_F1_DELAY   0.449                 17.711  1       
board_inst/snakePos_inst/n1033                               NET DELAY        2.551                 20.262  1       
board_inst/snakePos_inst/i1_3_lut_4_lut/D->board_inst/snakePos_inst/i1_3_lut_4_lut/Z
                                          SLICE_R16C24C      A1_TO_F1_DELAY   0.449                 20.711  3       
board_inst/snakePos_inst/n5843                               NET DELAY        3.661                 24.372  3       
i2_3_lut_3_lut/A->i2_3_lut_3_lut/Z        SLICE_R18C23C      A1_TO_F1_DELAY   0.476                 24.848  1       
board_inst/n12838 ( DI1 )                                    NET DELAY        0.000                 24.848  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -24.847  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.286  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/apple_id_i5/D  (SLICE_R18C23B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 1.352 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R17C23A      D0_TO_F0_DELAY   0.449                 15.094  7       
NES_inst/delete_me_c_0                                       NET DELAY        2.168                 17.262  7       
board_inst/i721_2_lut/B->board_inst/i721_2_lut/Z
                                          SLICE_R17C23B      D1_TO_F1_DELAY   0.449                 17.711  1       
board_inst/snakePos_inst/n1033                               NET DELAY        2.551                 20.262  1       
board_inst/snakePos_inst/i1_3_lut_4_lut/D->board_inst/snakePos_inst/i1_3_lut_4_lut/Z
                                          SLICE_R16C24C      A1_TO_F1_DELAY   0.449                 20.711  3       
board_inst/snakePos_inst/n5843                               NET DELAY        3.595                 24.306  3       
i1_3_lut_3_lut/C->i1_3_lut_3_lut/Z        SLICE_R18C23B      B0_TO_F0_DELAY   0.476                 24.782  1       
board_inst/n13517 ( DI0 )                                    NET DELAY        0.000                 24.782  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -24.781  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.352  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SP  (SLICE_R16C25A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.207 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i2_3_lut/C->NES_inst/digital_7__I_0_i2_3_lut/Z
                                          SLICE_R17C24A      D0_TO_F0_DELAY   0.449                 15.094  8       
NES_inst/digital[1]                                          NET DELAY        2.551                 17.645  8       
board_inst/snakePos_inst/i12813_2_lut_3_lut_4_lut/D->board_inst/snakePos_inst/i12813_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C25D      A1_TO_F1_DELAY   0.449                 18.094  1       
board_inst/snakePos_inst/n14065 ( CE )                       NET DELAY        3.833                 21.927  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.926  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.207  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/apple_id_i6/D  (SLICE_R18C23B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.616 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R16C25D      D0_TO_F0_DELAY   0.449                 15.094  7       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.262  7       
board_inst/i1_2_lut/A->board_inst/i1_2_lut/Z
                                          SLICE_R17C24A      D1_TO_F1_DELAY   0.476                 17.738  2       
board_inst/n5                                                NET DELAY        0.304                 18.042  2       
i3_4_lut/B->i3_4_lut/Z                    SLICE_R17C24B      C0_TO_F0_DELAY   0.449                 18.491  3       
n13562                                                       NET DELAY        2.551                 21.042  3       
i13285_3_lut_4_lut/A->i13285_3_lut_4_lut/Z
                                          SLICE_R18C23B      A1_TO_F1_DELAY   0.476                 21.518  1       
board_inst/n13565 ( DI1 )                                    NET DELAY        0.000                 21.518  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.517  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.616  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/apple_id_i2/D  (SLICE_R17C23A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.682 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R16C25D      D0_TO_F0_DELAY   0.449                 15.094  7       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.262  7       
board_inst/i1_2_lut/A->board_inst/i1_2_lut/Z
                                          SLICE_R17C24A      D1_TO_F1_DELAY   0.476                 17.738  2       
board_inst/n5                                                NET DELAY        0.304                 18.042  2       
i3_4_lut/B->i3_4_lut/Z                    SLICE_R17C24B      C0_TO_F0_DELAY   0.449                 18.491  3       
n13562                                                       NET DELAY        2.485                 20.976  3       
i13288_3_lut_4_lut/A->i13288_3_lut_4_lut/Z
                                          SLICE_R17C23A      B1_TO_F1_DELAY   0.476                 21.452  1       
board_inst/n13563 ( DI1 )                                    NET DELAY        0.000                 21.452  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.451  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.682  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/apple_id_i7/D  (SLICE_R18C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 7
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.999 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R16C25D      D0_TO_F0_DELAY   0.449                 15.094  7       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.262  7       
board_inst/i1_2_lut/A->board_inst/i1_2_lut/Z
                                          SLICE_R17C24A      D1_TO_F1_DELAY   0.476                 17.738  2       
board_inst/n5                                                NET DELAY        0.304                 18.042  2       
i3_4_lut/B->i3_4_lut/Z                    SLICE_R17C24B      C0_TO_F0_DELAY   0.449                 18.491  3       
n13562                                                       NET DELAY        2.168                 20.659  3       
i1_3_lut_4_lut/A->i1_3_lut_4_lut/Z        SLICE_R18C23C      D0_TO_F0_DELAY   0.476                 21.135  1       
board_inst/n13564 ( DI0 )                                    NET DELAY        0.000                 21.135  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.999  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/snakePos_inst/dir_signal__i0/SR  (SLICE_R16C25A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.092 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R17C25A      D0_TO_F0_DELAY   0.449                 15.094  9       
NES_inst/digital[3]                                          NET DELAY        2.432                 17.526  9       
board_inst/i4645_1_lut/A->board_inst/i4645_1_lut/Z
                                          SLICE_R16C25B      C0_TO_F0_DELAY   0.449                 17.975  1       
board_inst/snakePos_inst/n4909 ( LSR )                       NET DELAY        2.736                 20.711  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -20.710  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.092  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/game_State_i0/D  (SLICE_R17C24D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.132 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i2_3_lut/C->NES_inst/digital_7__I_0_i2_3_lut/Z
                                          SLICE_R17C24A      D0_TO_F0_DELAY   0.449                 15.094  8       
NES_inst/digital[1]                                          NET DELAY        2.551                 17.645  8       
board_inst/i3_2_lut_3_lut_4_lut/D->board_inst/i3_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C25A      A1_TO_F1_DELAY   0.449                 18.094  1       
board_inst/n5368                                             NET DELAY        2.432                 20.526  1       
board_inst/i14_4_lut/D->board_inst/i14_4_lut/Z
                                          SLICE_R17C24D      C1_TO_F1_DELAY   0.476                 21.002  1       
board_inst/n6 ( DI1 )                                        NET DELAY        0.000                 21.002  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.001  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.132  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1523_1609__i14/Q  (SLICE_R15C23D)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R17C24C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.462 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  132     
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  132     


Data Path

NES_inst/count_1523_1609__i14/CK->NES_inst/count_1523_1609__i14/Q
                                          SLICE_R15C23D      CLK_TO_Q0_DELAY  1.388                  6.887  4       
NES_inst/NEScount[5]                                         NET DELAY        2.141                  9.028  4       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R16C23C      A0_TO_F0_DELAY   0.449                  9.477  2       
NES_inst/n36                                                 NET DELAY        2.551                 12.028  2       
NES_inst/i2_3_lut_4_lut/B->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R16C24B      A0_TO_F0_DELAY   0.449                 12.477  8       
NES_inst/n12815                                              NET DELAY        2.168                 14.645  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R16C25D      D0_TO_F0_DELAY   0.449                 15.094  7       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.262  7       
board_inst/i1_2_lut/A->board_inst/i1_2_lut/Z
                                          SLICE_R17C24A      D1_TO_F1_DELAY   0.449                 17.711  2       
board_inst/n5                                                NET DELAY        2.485                 20.196  2       
board_inst/i4868_3_lut_4_lut/C->board_inst/i4868_3_lut_4_lut/Z
                                          SLICE_R17C24C      B1_TO_F1_DELAY   0.476                 20.672  1       
board_inst/snakePos_inst/n6220 ( DI1 )                       NET DELAY        0.000                 20.672  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  132     
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  132     
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -20.671  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.462  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/dir_signal__i1/Q  (SLICE_R17C24C)
Path End         : board_inst/snakePos_inst/dir_signal__i1/D  (SLICE_R17C24C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/snakePos_inst/dir_signal__i1/CK->board_inst/snakePos_inst/dir_signal__i1/Q
                                          SLICE_R17C24C      CLK_TO_Q1_DELAY  0.766                  3.801  3       
board_inst/snakePos_inst/dir_signal[1]                       NET DELAY        0.701                  4.502  3       
board_inst/i4868_3_lut_4_lut/D->board_inst/i4868_3_lut_4_lut/Z
                                          SLICE_R17C24C      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/snakePos_inst/n6220 ( DI1 )                       NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R17C24D)
Path End         : board_inst/game_State_i0/D  (SLICE_R17C24D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R17C24D      CLK_TO_Q1_DELAY  0.766                  3.801  11      
board_inst/snakePos_inst/game_State[0]                       NET DELAY        0.701                  4.502  11      
board_inst/i14_4_lut/C->board_inst/i14_4_lut/Z
                                          SLICE_R17C24D      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n6 ( DI1 )                                        NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_id_i2/Q  (SLICE_R17C23A)
Path End         : board_inst/apple_id_i2/D  (SLICE_R17C23A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/apple_id_i2/CK->board_inst/apple_id_i2/Q
                                          SLICE_R17C23A      CLK_TO_Q1_DELAY  0.766                  3.801  2       
display_inst/pattern_gen_initial/apple[2]
                                                             NET DELAY        0.701                  4.502  2       
i13288_3_lut_4_lut/B->i13288_3_lut_4_lut/Z
                                          SLICE_R17C23A      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n13563 ( DI1 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_id_i8/Q  (SLICE_R18C23C)
Path End         : board_inst/apple_id_i8/D  (SLICE_R18C23C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/apple_id_i8/CK->board_inst/apple_id_i8/Q
                                          SLICE_R18C23C      CLK_TO_Q1_DELAY  0.766                  3.801  2       
display_inst/pattern_gen_initial/apple[8]
                                                             NET DELAY        0.701                  4.502  2       
i2_3_lut_3_lut/B->i2_3_lut_3_lut/Z        SLICE_R18C23C      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n12838 ( DI1 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/game_State_i0/Q  (SLICE_R17C24D)
Path End         : board_inst/apple_id_i5/D  (SLICE_R18C23B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  133     


Data Path

board_inst/game_State_i0/CK->board_inst/game_State_i0/Q
                                          SLICE_R17C24D      CLK_TO_Q1_DELAY  0.766                  3.801  11      
board_inst/snakePos_inst/game_State[0]                       NET DELAY        0.701                  4.502  11      
i1_3_lut_3_lut/B->i1_3_lut_3_lut/Z        SLICE_R18C23B      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/n13517 ( DI0 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/apple_id_i6/Q  (SLICE_R18C23B)
Path End         : board_inst/apple_id_i6/D  (SLICE_R18C23B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/apple_id_i6/CK->board_inst/apple_id_i6/Q
                                          SLICE_R18C23B      CLK_TO_Q1_DELAY  0.766                  3.801  2       
display_inst/pattern_gen_initial/apple[6]
                                                             NET DELAY        0.701                  4.502  2       
i13285_3_lut_4_lut/B->i13285_3_lut_4_lut/Z
                                          SLICE_R18C23B      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n13565 ( DI1 )                                    NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1524_1701__i20/Q  (SLICE_R13C5C)
Path End         : board_inst/snakePos_inst/counter_1524_1701__i20/D  (SLICE_R13C5C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/snakePos_inst/counter_1524_1701__i20/CK->board_inst/snakePos_inst/counter_1524_1701__i20/Q
                                          SLICE_R13C5C       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n4                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1524_1701_add_4_21/C0->board_inst/snakePos_inst/counter_1524_1701_add_4_21/S0
                                          SLICE_R13C5C       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[19] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1524_1701__i21/Q  (SLICE_R13C5C)
Path End         : board_inst/snakePos_inst/counter_1524_1701__i21/D  (SLICE_R13C5C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/snakePos_inst/counter_1524_1701__i21/CK->board_inst/snakePos_inst/counter_1524_1701__i21/Q
                                          SLICE_R13C5C       CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n3                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1524_1701_add_4_21/C1->board_inst/snakePos_inst/counter_1524_1701_add_4_21/S1
                                          SLICE_R13C5C       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[20] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1524_1701__i22/Q  (SLICE_R13C5D)
Path End         : board_inst/snakePos_inst/counter_1524_1701__i22/D  (SLICE_R13C5D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/snakePos_inst/counter_1524_1701__i22/CK->board_inst/snakePos_inst/counter_1524_1701__i22/Q
                                          SLICE_R13C5D       CLK_TO_Q0_DELAY  0.766                  3.801  1       
board_inst/snakePos_inst/n2                                  NET DELAY        0.868                  4.669  1       
board_inst/snakePos_inst/counter_1524_1701_add_4_23/C0->board_inst/snakePos_inst/counter_1524_1701_add_4_23/S0
                                          SLICE_R13C5D       C0_TO_F0_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[21] ( DI0 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/snakePos_inst/counter_1524_1701__i23/Q  (SLICE_R13C5D)
Path End         : board_inst/snakePos_inst/counter_1524_1701__i23/D  (SLICE_R13C5D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     


Data Path

board_inst/snakePos_inst/counter_1524_1701__i23/CK->board_inst/snakePos_inst/counter_1524_1701__i23/Q
                                          SLICE_R13C5D       CLK_TO_Q1_DELAY  0.766                  3.801  8       
board_inst/snakePos_inst/snakeCLK                            NET DELAY        0.868                  4.669  8       
board_inst/snakePos_inst/counter_1524_1701_add_4_23/C1->board_inst/snakePos_inst/counter_1524_1701_add_4_23/S1
                                          SLICE_R13C5D       C1_TO_F1_DELAY   0.248                  4.917  1       
board_inst/snakePos_inst/n97[22] ( DI1 )                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  133     
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  133     
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

