v 20000704
L 300 800 600 800 3
L 300 200 600 200 3
A 40 500 400 -48 97 3
A 600 600 400 270 76 3
A 600 400 400 90 -76 3
L 300 800 300 1000 3
L 300 200 300 0 3
V 1050 500 50 6
P 1100 500 1300 500 1
{
T 1000 500 5 8 0 0 0 0
pin1=OUT
}
V 250 100 50 6
P 200 100 0 100 1
{
T 300 100 5 8 0 0 0 0
pin2=IN0
}
V 250 300 50 6
P 200 300 0 300 1
{
T 300 300 5 8 0 0 0 0
pin3=IN1
}
V 250 500 50 6
P 200 500 0 500 1
{
T 300 500 5 8 0 0 0 0
pin4=IN2
}
V 250 700 50 6
P 200 700 0 700 1
{
T 300 700 5 8 0 0 0 0
pin5=IN3
}
V 250 900 50 6
P 200 900 0 900 1
{
T 300 900 5 8 0 0 0 0
pin6=IN4
}
T 400 100 5 10 1 1 0 2
uref=U?
T 400 100 5 8 0 0 0 0
device=and
T 400 200 5 8 0 0 0 0
VERILOG_PORTS=POSITIONAL
