{
    "vlsi.builtins.is_complete": false,
    "vlsi.technology.extra_libraries": [
        {
            "library": {
                "name": "SRAM1RW1024x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x17",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x37",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x38",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x44",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x12",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x14",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x40",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x20",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x33",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x24",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x17",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x37",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x38",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x44",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x12",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x14",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x40",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x20",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x33",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x24",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null,
                "def_file": null
            }
        }
    ],
    "vlsi.technology.extra_libraries_meta": "append"
}