{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1489654206197 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g07_stack EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g07_stack\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489654206216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489654206241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489654206241 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489654206455 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489654206465 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489654206875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489654206875 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489654206875 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489654206875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 3865 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489654206885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 3866 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489654206885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 3867 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489654206885 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1489654206885 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489654206895 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 31 " "No exact pin location assignment(s) for 19 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[5\] " "Pin NUM\[5\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { NUM[5] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { NUM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[4\] " "Pin NUM\[4\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { NUM[4] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { NUM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[3\] " "Pin NUM\[3\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { NUM[3] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { NUM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[2\] " "Pin NUM\[2\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { NUM[2] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { NUM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[1\] " "Pin NUM\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { NUM[1] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { NUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[0\] " "Pin NUM\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { NUM[0] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { NUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[5\] " "Pin VALUE\[5\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { VALUE[5] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VALUE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[4\] " "Pin VALUE\[4\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { VALUE[4] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VALUE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[3\] " "Pin VALUE\[3\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { VALUE[3] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VALUE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[2\] " "Pin VALUE\[2\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { VALUE[2] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VALUE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[1\] " "Pin VALUE\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { VALUE[1] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VALUE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[0\] " "Pin VALUE\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { VALUE[0] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { VALUE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENABLE " "Pin ENABLE not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ENABLE } } } { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENABLE" } } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -224 32 200 -208 "ENABLE" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { DATA[5] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { DATA[4] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { DATA[3] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { DATA[2] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { DATA[1] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { DATA[0] } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489654206971 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1489654206971 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489654207200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489654207200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1489654207200 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1489654207200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_stack.sdc " "Synopsys Design Constraints File file not found: 'g07_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489654207212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489654207217 "|g07_stack|CLK"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489654207230 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489654207230 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489654207230 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489654207230 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489654207230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489654207355 ""}  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { CLK } } } { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "g07_stack.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab3/g07_stack.bdf" { { -176 32 200 -160 "CLK" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489654207355 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""}  } { { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2510 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489654207356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 3576 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~3" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 3639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489654207356 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 3270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489654207356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 3465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489654207356 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2625 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489654207356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489654207357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2728 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2729 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207357 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2828 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489654207357 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489654207357 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 0 { 0 ""} 0 2534 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489654207357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489654207586 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489654207590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489654207591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489654207596 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489654207601 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489654207604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489654207604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489654207608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489654207611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489654207614 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489654207614 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 7 12 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 7 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1489654207617 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1489654207617 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1489654207617 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 8 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 4 32 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 39 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489654207619 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1489654207619 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1489654207619 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button " "Node \"button\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[0\] " "Node \"led1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[1\] " "Node \"led1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[2\] " "Node \"led1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[3\] " "Node \"led1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[4\] " "Node \"led1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[5\] " "Node \"led1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[6\] " "Node \"led1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[0\] " "Node \"led2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[1\] " "Node \"led2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[2\] " "Node \"led2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[3\] " "Node \"led2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[4\] " "Node \"led2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[5\] " "Node \"led2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[6\] " "Node \"led2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "led2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1489654207668 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1489654207668 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489654207670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489654208326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489654208750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489654208768 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489654209303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489654209303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489654209562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/harwiltz/DSDLabs/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489654210820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489654210820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489654210995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1489654210998 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1489654210998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489654210998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489654211057 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489654211065 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FULL 0 " "Pin \"FULL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[5\] 0 " "Pin \"NUM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[4\] 0 " "Pin \"NUM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[3\] 0 " "Pin \"NUM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[2\] 0 " "Pin \"NUM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[1\] 0 " "Pin \"NUM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[0\] 0 " "Pin \"NUM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EMPTY 0 " "Pin \"EMPTY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[5\] 0 " "Pin \"VALUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[4\] 0 " "Pin \"VALUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[3\] 0 " "Pin \"VALUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[2\] 0 " "Pin \"VALUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[1\] 0 " "Pin \"VALUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[0\] 0 " "Pin \"VALUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489654211112 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1489654211112 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489654211407 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489654211514 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489654211814 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489654212145 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489654212172 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1489654212215 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1489654212216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/harwiltz/DSDLabs/Lab3/output_files/g07_stack.fit.smsg " "Generated suppressed messages file /home/harwiltz/DSDLabs/Lab3/output_files/g07_stack.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489654212442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489654212883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 08:50:12 2017 " "Processing ended: Thu Mar 16 08:50:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489654212883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489654212883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489654212883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489654212883 ""}
