m255
K4
z2
!s11f vlog 2022.2 2022.04, Apr 26 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/simulation
vcollatz_collatz
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1680285318
!i10b 1
!s100 hHgV;=9A`EZDEF?EMUllV1
I3FM61;CUl^C19kJNNmoUV3
S1
R0
Z3 w1680285317
Z4 8/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/rtl/uncomputable_loop_collatz.v
Z5 F/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/rtl/uncomputable_loop_collatz.v
!i122 4
L0 102 277
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OW;L;2022.2;75
r1
!s85 0
31
Z8 !s108 1680285318.000000
!s107 cosim_tb.sv|/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/rtl/uncomputable_loop_collatz.v|
Z9 !s90 -sv|+define+MEM_INIT_DIR="/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/rtl/mem_init/"|/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/rtl/uncomputable_loop_collatz.v|cosim_tb.sv|
!s101 -O0
!i113 1
Z10 o-sv -O0
Z11 !s92 -sv +define+MEM_INIT_DIR=\"/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/rtl/mem_init/\" -O0
Z12 tCvgOpt 0
vcollatz_top
R1
R2
!i10b 1
!s100 G11[MfFf5iB^jmX<KTH2K0
IXWPcOQQk7ABZ[^ZW8TE3n3
S1
R0
R3
R4
R5
!i122 4
L0 20 80
R6
R7
r1
!s85 0
31
R8
Z13 !s107 cosim_tb.sv|/home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/rtl/uncomputable_loop_collatz.v|
R9
!s101 -O0
!i113 1
R10
R11
R12
vcollatz_top_tb
R1
R2
!i10b 1
!s100 2SMCbn93ZELFl:S^dS<Tl1
IdAK=enV3<9K^nSl6HFj]L0
S1
R0
Z14 w1680285318
Z15 8cosim_tb.sv
Z16 Fcosim_tb.sv
!i122 4
L0 2 234
R6
R7
r1
!s85 0
31
R8
R13
R9
!s101 -O0
!i113 1
R10
R11
R12
vcosim_tb
R1
R2
!i10b 1
!s100 <jFTF]Gkl<K`DWl0AYW@C2
IB?k]H1G]B2;_4b^3MCTkG0
S1
R0
R14
R15
R16
!i122 4
L0 236 12
R6
R7
r1
!s85 0
31
R8
R13
R9
!s101 -O0
!i113 1
R10
R11
R12
