5 18 101 6 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (race5.vcd) 2 -o (race5.cdd) 2 -v (race5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 race5.v 11 45 1
2 1 3d 26 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 1 13 7000a 1 0 3 0 4 17 0 f 0 1 2 0
1 b 2 13 7000d 1 0 3 0 4 17 0 f 0 3 1 0
1 clk 3 14 107000a 1 0 0 0 1 17 0 1 0 1 1 0
4 1 26 8 1 0 0 1
7 3 17 17
3 1 main.$u2 "main.$u2" 0 race5.v 0 34 1
2 2 0 27 e0011 1 21004 0 0 1 16 0 0
2 3 1 27 8000a 0 1410 0 0 1 1 clk
2 4 37 27 80011 1 16 2 3
2 5 0 28 90009 1 1008 0 0 32 48 5 0
2 6 2c 28 80009 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 29 e0011 1 21008 0 0 1 16 1 0
2 8 1 29 8000a 0 1410 0 0 1 1 clk
2 9 37 29 80011 1 1a 7 8
2 10 0 30 90009 1 1008 0 0 32 48 5 0
2 11 2c 30 80009 2 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 0 31 e0011 1 21004 0 0 1 16 0 0
2 13 1 31 8000a 0 1410 0 0 1 1 clk
2 14 37 31 80011 1 16 12 13
2 15 0 32 90009 1 1008 0 0 32 48 5 0
2 16 2c 32 80009 2 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 0 33 e0011 1 21008 0 0 1 16 1 0
2 18 1 33 8000a 0 1410 0 0 1 1 clk
2 19 37 33 80011 1 1a 17 18
4 4 27 8 11 6 6 4
4 6 28 8 0 9 0 4
4 9 29 8 0 11 11 4
4 11 30 8 0 14 0 4
4 14 31 8 0 16 16 4
4 16 32 8 0 19 0 4
4 19 33 8 0 0 0 4
3 1 main.$u3 "main.$u3" 0 race5.v 0 43 1
