INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mikke/OneDrive/Skrivebord/Final_project/xadc_with_bram_with_fsm_not_working/adc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mikke/OneDrive/Skrivebord/Final_project/xadc_with_bram_with_fsm_not_working/adc.srcs/sources_1/new/fsm_addr_switcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_addr_switcher'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mikke/OneDrive/Skrivebord/Final_project/xadc_with_bram_with_fsm_not_working/adc.srcs/sim_1/new/tb_fsm_addr_switcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fsm_addr_switcher'
