[{"commit":{"message":"pass msg via a0 in stop"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/os_linux_riscv.cpp"}],"sha":"bc05a32ffc432c3340c1c1e8cac4f7c6196aa5f2"},{"commit":{"message":"comment"},"files":[{"filename":"src\/hotspot\/share\/code\/aotCodeCache.cpp"}],"sha":"04e8d7014be85bbdc897101144f11ad027b631ce"},{"commit":{"message":"clean"},"files":[],"sha":"b70493e29ec5ffa68076b0c5352b23ccdcb6a435"},{"commit":{"message":"revert"},"files":[],"sha":"5a9a0a45b2741b3dde6fe642b4fef5b212cacc33"},{"commit":{"message":"stop"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"8a1afcf713597fb5e46d6195066c12bcdef45dcb"},{"commit":{"message":"clean"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"ea2138e9a10ad0b14e737c80f7a251cd28fd7ab5"},{"commit":{"message":"clean"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"c6eeb50ee93646e5fa5d6962b12b4dd1aa25b937"},{"commit":{"message":"fix stop"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"749350dac8c54b0ab55072bee3d2fffadae44714"},{"commit":{"message":"fix C1 guarantee(code_offset() - offset <= exception_handler_size(), overflow);"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.hpp"}],"sha":"db942259588c747f3222022bf50cfdee2eeb69c7"},{"commit":{"message":"Merge branch 'aot-riscv' of https:\/\/github.com\/Hamlin-Li\/jdk into aot-riscv"},"files":[],"sha":"3ed885ae7b2d231312ba2a16828a0d67b6e8d332"},{"commit":{"message":"Merge branch 'master' into aot-riscv"},"files":[],"sha":"bd3e9ddd3f78d09a578fd644fd40bce77560bc10"},{"commit":{"message":"fix assert(is_instance(java_string)"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"fd5ee8dd28dd80da2e3b45145cb512a730a1bc4d"},{"commit":{"message":"fix crash in TemplateTable::_return"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"4b0157493fc38e9f800fb376d156551c036da961"},{"commit":{"message":"Merge branch 'master' into aot-riscv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/share\/code\/aotCodeCache.cpp"},{"filename":"test\/jtreg-ext\/requires\/VMProps.java"}],"sha":"c7da8c5f67d237dcfbed6527084e52ba91cff2f0"},{"commit":{"message":"initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/runtime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/share\/code\/aotCodeCache.cpp"},{"filename":"test\/jtreg-ext\/requires\/VMProps.java"}],"sha":"17d1b1ed6fd0172c247e6168072b9821459228b8"}]