

================================================================
== Vitis HLS Report for 'client_512_s'
================================================================
* Date:           Sat Mar 18 14:42:52 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        scatter_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.080 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 5 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_10 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress10"   --->   Operation 5 'read' 'openTuple_ip_address_V_10' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_9 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress9"   --->   Operation 6 'read' 'openTuple_ip_address_V_9' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_8 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress8"   --->   Operation 7 'read' 'openTuple_ip_address_V_8' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_7 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress7"   --->   Operation 8 'read' 'openTuple_ip_address_V_7' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_6 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress6"   --->   Operation 9 'read' 'openTuple_ip_address_V_6' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_5 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress5"   --->   Operation 10 'read' 'openTuple_ip_address_V_5' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress4"   --->   Operation 11 'read' 'openTuple_ip_address_V_4' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress3"   --->   Operation 12 'read' 'openTuple_ip_address_V_3' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress2"   --->   Operation 13 'read' 'openTuple_ip_address_V_2' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress1"   --->   Operation 14 'read' 'openTuple_ip_address_V_1' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress0"   --->   Operation 15 'read' 'openTuple_ip_address_V' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (1.16ns)   --->   "%lhs = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %clientPkgNum"   --->   Operation 16 'read' 'lhs' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (1.16ns)   --->   "%expectedRespInKB_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %expectedRespInKB"   --->   Operation 17 'read' 'expectedRespInKB_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%regBasePort_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %regBasePort"   --->   Operation 18 'read' 'regBasePort_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%pkgWordCount_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %pkgWordCount"   --->   Operation 19 'read' 'pkgWordCount_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%useIpAddr_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %useIpAddr"   --->   Operation 20 'read' 'useIpAddr_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%useConn_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %useConn"   --->   Operation 21 'read' 'useConn_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (1.16ns)   --->   "%runExperiment_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %runExperiment"   --->   Operation 22 'read' 'runExperiment_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clientPkgNum, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %expectedRespInKB, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %regBasePort, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pkgWordCount, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %useIpAddr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %useConn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %runExperiment, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeConnectionBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeConnectionBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeConnectionBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeConnectionBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %m_axis_open_connection, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%scatterFsmState_load = load i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:201]   --->   Operation 63 'load' 'scatterFsmState_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sessionIt_V_load = load i16 %sessionIt_V"   --->   Operation 64 'load' 'sessionIt_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%closeIt_V_load = load i16 %closeIt_V"   --->   Operation 65 'load' 'closeIt_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%numConnections_V_load = load i16 %numConnections_V"   --->   Operation 66 'load' 'numConnections_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ipAddressIdx_V_load = load i16 %ipAddressIdx_V"   --->   Operation 67 'load' 'ipAddressIdx_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%openTuple_ip_port_V = load i16 %currentPort_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:258]   --->   Operation 68 'load' 'openTuple_ip_port_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%clientPkgCnt_V_load = load i32 %clientPkgCnt_V"   --->   Operation 69 'load' 'clientPkgCnt_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sentFirstWord_load = load i1 %sentFirstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:327]   --->   Operation 70 'load' 'sentFirstWord_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.65ns)   --->   "%switch_ln201 = switch i3 %scatterFsmState_load, void, i3 5, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:201]   --->   Operation 71 'switch' 'switch_ln201' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%wordCount_V_load = load i16 %wordCount_V"   --->   Operation 72 'load' 'wordCount_V_load' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %wordCount_V_load, i16 1"   --->   Operation 73 'add' 'add_ln885' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln327)   --->   "%xor_ln327 = xor i1 %sentFirstWord_load, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:327]   --->   Operation 74 'xor' 'xor_ln327' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i32 %lhs"   --->   Operation 75 'zext' 'zext_ln1541' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.88ns)   --->   "%ret = add i33 %zext_ln1541, i33 8589934591"   --->   Operation 76 'add' 'ret' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i32 %clientPkgCnt_V_load"   --->   Operation 77 'zext' 'zext_ln1072' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.88ns)   --->   "%icmp_ln1072_1 = icmp_slt  i33 %zext_ln1072, i33 %ret"   --->   Operation 78 'icmp' 'icmp_ln1072_1' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln327 = and i1 %icmp_ln1072_1, i1 %xor_ln327" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:327]   --->   Operation 79 'and' 'and_ln327' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln327 = br i1 %and_ln327, void %._crit_edge16.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:327]   --->   Operation 80 'br' 'br_ln327' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.38>
ST_2 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln331 = br void %._crit_edge16.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:331]   --->   Operation 81 'br' 'br_ln331' <Predicate = (scatterFsmState_load == 4 & and_ln327)> <Delay = 0.38>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sentFirstWord_flag_0_i = phi i1 1, void, i1 0, void"   --->   Operation 82 'phi' 'sentFirstWord_flag_0_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.67ns)   --->   "%currWord_last_V = icmp_eq  i16 %add_ln885, i16 %pkgWordCount_read"   --->   Operation 83 'icmp' 'currWord_last_V' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln340 = br i1 %currWord_last_V, void %mergeST16.i, void %._crit_edge18.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:340]   --->   Operation 84 'br' 'br_ln340' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.38>
ST_2 : Operation 85 [1/1] (0.88ns)   --->   "%add_ln885_4 = add i32 %clientPkgCnt_V_load, i32 1"   --->   Operation 85 'add' 'add_ln885_4' <Predicate = (scatterFsmState_load == 4 & currWord_last_V)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln1064_2 = icmp_eq  i32 %add_ln885_4, i32 %lhs"   --->   Operation 86 'icmp' 'icmp_ln1064_2' <Predicate = (scatterFsmState_load == 4 & currWord_last_V)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.22ns)   --->   "%select_ln345 = select i1 %icmp_ln1064_2, i32 0, i32 %add_ln885_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:345]   --->   Operation 87 'select' 'select_ln345' <Predicate = (scatterFsmState_load == 4 & currWord_last_V)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns)   --->   "%select_ln345_1 = select i1 %icmp_ln1064_2, i3 5, i3 3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:345]   --->   Operation 88 'select' 'select_ln345_1' <Predicate = (scatterFsmState_load == 4 & currWord_last_V)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.55ns)   --->   "%store_ln348 = store i3 %select_ln345_1, i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:348]   --->   Operation 89 'store' 'store_ln348' <Predicate = (scatterFsmState_load == 4 & currWord_last_V)> <Delay = 0.55>
ST_2 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln354 = br void %mergeST16.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:354]   --->   Operation 90 'br' 'br_ln354' <Predicate = (scatterFsmState_load == 4 & currWord_last_V)> <Delay = 0.38>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%clientPkgCnt_V_flag_1_i = phi i1 1, void %._crit_edge18.i, i1 0, void %._crit_edge16.i"   --->   Operation 91 'phi' 'clientPkgCnt_V_flag_1_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%clientPkgCnt_V_new_1_i = phi i32 %select_ln345, void %._crit_edge18.i, i32 0, void %._crit_edge16.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:345]   --->   Operation 92 'phi' 'clientPkgCnt_V_new_1_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sentFirstWord_flag_1_i = phi i1 1, void %._crit_edge18.i, i1 %sentFirstWord_flag_0_i, void %._crit_edge16.i"   --->   Operation 93 'phi' 'sentFirstWord_flag_1_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sentFirstWord_new_1_i = phi i1 0, void %._crit_edge18.i, i1 1, void %._crit_edge16.i"   --->   Operation 94 'phi' 'sentFirstWord_new_1_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%wordCount_V_new_0_i = phi i16 0, void %._crit_edge18.i, i16 %add_ln885, void %._crit_edge16.i"   --->   Operation 95 'phi' 'wordCount_V_new_0_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %wordCount_V_new_0_i, i16 %wordCount_V"   --->   Operation 96 'store' 'store_ln885' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.41ns)   --->   "%br_ln356 = br void %arrayctor.loop._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:356]   --->   Operation 97 'br' 'br_ln356' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.41>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_i_50 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txStatusBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 98 'nbreadreq' 'tmp_i_50' <Predicate = (scatterFsmState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 512> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %tmp_i_50, void %._crit_edge15.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:300]   --->   Operation 99 'br' 'br_ln300' <Predicate = (scatterFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.16ns)   --->   "%txStatusBuffer_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txStatusBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 100 'read' 'txStatusBuffer_read' <Predicate = (scatterFsmState_load == 3 & tmp_i_50)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 512> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_sessionID_V_1 = trunc i96 %txStatusBuffer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 101 'trunc' 'tmp_sessionID_V_1' <Predicate = (scatterFsmState_load == 3 & tmp_i_50)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_error_V = partselect i2 @_ssdm_op_PartSelect.i2.i96.i32.i32, i96 %txStatusBuffer_read, i32 64, i32 65" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 102 'partselect' 'tmp_error_V' <Predicate = (scatterFsmState_load == 3 & tmp_i_50)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.49ns)   --->   "%switch_ln303 = switch i2 %tmp_error_V, void, i2 0, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:303]   --->   Operation 103 'switch' 'switch_ln303' <Predicate = (scatterFsmState_load == 3 & tmp_i_50)> <Delay = 0.49>
ST_2 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln886 = add i16 %numConnections_V_load, i16 65535"   --->   Operation 104 'add' 'add_ln886' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.41ns)   --->   "%store_ln886 = store i16 %add_ln886, i16 %numConnections_V"   --->   Operation 105 'store' 'store_ln886' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V == 1)> <Delay = 0.41>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln315 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:315]   --->   Operation 106 'br' 'br_ln315' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V == 1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln305 = store i16 %tmp_sessionID_V_1, i16 %currentSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:305]   --->   Operation 107 'store' 'store_ln305' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V == 0)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.55ns)   --->   "%store_ln306 = store i3 4, i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:306]   --->   Operation 108 'store' 'store_ln306' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V == 0)> <Delay = 0.55>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln307 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:307]   --->   Operation 109 'br' 'br_ln307' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V == 0)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V != 0)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln321 = br void %._crit_edge15.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:321]   --->   Operation 111 'br' 'br_ln321' <Predicate = (scatterFsmState_load == 3 & tmp_i_50)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.41ns)   --->   "%br_ln322 = br void %arrayctor.loop._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:322]   --->   Operation 112 'br' 'br_ln322' <Predicate = (scatterFsmState_load == 3)> <Delay = 0.41>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %openConStatusBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 113 'nbreadreq' 'tmp_i' <Predicate = (scatterFsmState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 512> <FIFO>
ST_2 : Operation 114 [1/1] (0.41ns)   --->   "%br_ln276 = br i1 %tmp_i, void %arrayctor.loop._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:276]   --->   Operation 114 'br' 'br_ln276' <Predicate = (scatterFsmState_load == 2)> <Delay = 0.41>
ST_2 : Operation 115 [1/1] (1.16ns)   --->   "%openConStatusBuffer_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %openConStatusBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 115 'read' 'openConStatusBuffer_read' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 512> <FIFO>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_sessionID_V = trunc i96 %openConStatusBuffer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 116 'trunc' 'tmp_sessionID_V' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_success_V = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %openConStatusBuffer_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 117 'partselect' 'tmp_success_V' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.58ns)   --->   "%icmp_ln279 = icmp_eq  i8 %tmp_success_V, i8 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:279]   --->   Operation 118 'icmp' 'icmp_ln279' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln279 = br i1 %icmp_ln279, void, void %._crit_edge13.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:279]   --->   Operation 119 'br' 'br_ln279' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln885_3 = add i16 %numConnections_V_load, i16 1"   --->   Operation 120 'add' 'add_ln885_3' <Predicate = (scatterFsmState_load == 2 & tmp_i & !icmp_ln279)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.41ns)   --->   "%store_ln885 = store i16 %add_ln885_3, i16 %numConnections_V"   --->   Operation 121 'store' 'store_ln885' <Predicate = (scatterFsmState_load == 2 & tmp_i & !icmp_ln279)> <Delay = 0.41>
ST_2 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln885_7 = add i16 %sessionIt_V_load, i16 1"   --->   Operation 122 'add' 'add_ln885_7' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.67ns)   --->   "%icmp_ln1064_4 = icmp_eq  i16 %add_ln885_7, i16 %useConn_read"   --->   Operation 123 'icmp' 'icmp_ln1064_4' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.41ns)   --->   "%br_ln292 = br i1 %icmp_ln1064_4, void %arrayctor.loop._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:292]   --->   Operation 124 'br' 'br_ln292' <Predicate = (scatterFsmState_load == 2 & tmp_i)> <Delay = 0.41>
ST_2 : Operation 125 [1/1] (0.55ns)   --->   "%store_ln295 = store i3 3, i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:295]   --->   Operation 125 'store' 'store_ln295' <Predicate = (scatterFsmState_load == 2 & tmp_i & icmp_ln1064_4)> <Delay = 0.55>
ST_2 : Operation 126 [1/1] (0.41ns)   --->   "%br_ln296 = br void %arrayctor.loop._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:296]   --->   Operation 126 'br' 'br_ln296' <Predicate = (scatterFsmState_load == 2 & tmp_i & icmp_ln1064_4)> <Delay = 0.41>
ST_2 : Operation 127 [1/1] (0.67ns)   --->   "%icmp_ln1072 = icmp_ult  i16 %sessionIt_V_load, i16 %useConn_read"   --->   Operation 127 'icmp' 'icmp_ln1072' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.38ns)   --->   "%br_ln219 = br i1 %icmp_ln1072, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:219]   --->   Operation 128 'br' 'br_ln219' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.38>
ST_2 : Operation 129 [1/1] (0.63ns)   --->   "%switch_ln222 = switch i16 %ipAddressIdx_V_load, void %._crit_edge9.i, i16 0, void, i16 1, void, i16 2, void, i16 3, void, i16 4, void, i16 5, void, i16 6, void, i16 7, void, i16 8, void, i16 9, void, i16 10, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:222]   --->   Operation 129 'switch' 'switch_ln222' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.63>
ST_2 : Operation 130 [1/1] (0.61ns)   --->   "%br_ln256 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:256]   --->   Operation 130 'br' 'br_ln256' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 10)> <Delay = 0.61>
ST_2 : Operation 131 [1/1] (0.61ns)   --->   "%br_ln253 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:253]   --->   Operation 131 'br' 'br_ln253' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 9)> <Delay = 0.61>
ST_2 : Operation 132 [1/1] (0.61ns)   --->   "%br_ln250 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:250]   --->   Operation 132 'br' 'br_ln250' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 8)> <Delay = 0.61>
ST_2 : Operation 133 [1/1] (0.61ns)   --->   "%br_ln247 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:247]   --->   Operation 133 'br' 'br_ln247' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 7)> <Delay = 0.61>
ST_2 : Operation 134 [1/1] (0.61ns)   --->   "%br_ln244 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:244]   --->   Operation 134 'br' 'br_ln244' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 6)> <Delay = 0.61>
ST_2 : Operation 135 [1/1] (0.61ns)   --->   "%br_ln241 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:241]   --->   Operation 135 'br' 'br_ln241' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 5)> <Delay = 0.61>
ST_2 : Operation 136 [1/1] (0.61ns)   --->   "%br_ln238 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:238]   --->   Operation 136 'br' 'br_ln238' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 4)> <Delay = 0.61>
ST_2 : Operation 137 [1/1] (0.61ns)   --->   "%br_ln235 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:235]   --->   Operation 137 'br' 'br_ln235' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 3)> <Delay = 0.61>
ST_2 : Operation 138 [1/1] (0.61ns)   --->   "%br_ln232 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:232]   --->   Operation 138 'br' 'br_ln232' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 2)> <Delay = 0.61>
ST_2 : Operation 139 [1/1] (0.61ns)   --->   "%br_ln229 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:229]   --->   Operation 139 'br' 'br_ln229' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 1)> <Delay = 0.61>
ST_2 : Operation 140 [1/1] (0.61ns)   --->   "%br_ln226 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:226]   --->   Operation 140 'br' 'br_ln226' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 0)> <Delay = 0.61>
ST_2 : Operation 141 [1/1] (0.78ns)   --->   "%add_ln885_5 = add i16 %ipAddressIdx_V_load, i16 1"   --->   Operation 141 'add' 'add_ln885_5' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.67ns)   --->   "%icmp_ln1064_3 = icmp_eq  i16 %add_ln885_5, i16 %useIpAddr_read"   --->   Operation 142 'icmp' 'icmp_ln1064_3' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.78ns)   --->   "%add_ln885_6 = add i16 %openTuple_ip_port_V, i16 1"   --->   Operation 143 'add' 'add_ln885_6' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.24ns)   --->   "%select_ln261 = select i1 %icmp_ln1064_3, i16 0, i16 %add_ln885_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:261]   --->   Operation 144 'select' 'select_ln261' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.38ns)   --->   "%br_ln266 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:266]   --->   Operation 145 'br' 'br_ln266' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.38>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%ipAddressIdx_V_flag_1_i = phi i1 1, void %._crit_edge9.i, i1 0, void"   --->   Operation 146 'phi' 'ipAddressIdx_V_flag_1_i' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%ipAddressIdx_V_new_1_i = phi i16 %select_ln261, void %._crit_edge9.i, i16 0, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:261]   --->   Operation 147 'phi' 'ipAddressIdx_V_new_1_i' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%currentPort_V_1_flag_2_i = phi i1 %icmp_ln1064_3, void %._crit_edge9.i, i1 0, void"   --->   Operation 148 'phi' 'currentPort_V_1_flag_2_i' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%currentPort_V_1_new_2_i = phi i16 %add_ln885_6, void %._crit_edge9.i, i16 0, void"   --->   Operation 149 'phi' 'currentPort_V_1_new_2_i' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.78ns)   --->   "%add_ln885_8 = add i16 %sessionIt_V_load, i16 1"   --->   Operation 150 'add' 'add_ln885_8' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.67ns)   --->   "%icmp_ln1064_5 = icmp_eq  i16 %add_ln885_8, i16 %useConn_read"   --->   Operation 151 'icmp' 'icmp_ln1064_5' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.41ns)   --->   "%br_ln268 = br i1 %icmp_ln1064_5, void %arrayctor.loop._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:268]   --->   Operation 152 'br' 'br_ln268' <Predicate = (scatterFsmState_load == 1)> <Delay = 0.41>
ST_2 : Operation 153 [1/1] (0.55ns)   --->   "%store_ln272 = store i3 2, i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:272]   --->   Operation 153 'store' 'store_ln272' <Predicate = (scatterFsmState_load == 1 & icmp_ln1064_5)> <Delay = 0.55>
ST_2 : Operation 154 [1/1] (0.41ns)   --->   "%br_ln273 = br void %arrayctor.loop._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:273]   --->   Operation 154 'br' 'br_ln273' <Predicate = (scatterFsmState_load == 1 & icmp_ln1064_5)> <Delay = 0.41>
ST_2 : Operation 155 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %closeIt_V_load, i16 %numConnections_V_load"   --->   Operation 155 'icmp' 'icmp_ln1064' <Predicate = (scatterFsmState_load == 5)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln358 = br i1 %icmp_ln1064, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:358]   --->   Operation 156 'br' 'br_ln358' <Predicate = (scatterFsmState_load == 5)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln885_2 = add i16 %closeIt_V_load, i16 1"   --->   Operation 157 'add' 'add_ln885_2' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.38ns)   --->   "%store_ln885 = store i16 %add_ln885_2, i16 %closeIt_V"   --->   Operation 158 'store' 'store_ln885' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064)> <Delay = 0.38>
ST_2 : Operation 159 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %add_ln885_2, i16 %numConnections_V_load"   --->   Operation 159 'icmp' 'icmp_ln1068' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln1068, void, void %._crit_edge19.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:368]   --->   Operation 160 'br' 'br_ln368' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.55ns)   --->   "%store_ln370 = store i3 5, i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:370]   --->   Operation 161 'store' 'store_ln370' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064 & !icmp_ln1068)> <Delay = 0.55>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln371 = br void %._crit_edge19.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:371]   --->   Operation 162 'br' 'br_ln371' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064 & !icmp_ln1068)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 163 'br' 'br_ln0' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.55ns)   --->   "%store_ln360 = store i3 0, i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:360]   --->   Operation 164 'store' 'store_ln360' <Predicate = (scatterFsmState_load == 5 & icmp_ln1064)> <Delay = 0.55>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln361 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:361]   --->   Operation 165 'br' 'br_ln361' <Predicate = (scatterFsmState_load == 5 & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.41ns)   --->   "%br_ln373 = br void %arrayctor.loop._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:373]   --->   Operation 166 'br' 'br_ln373' <Predicate = (scatterFsmState_load == 5)> <Delay = 0.41>
ST_2 : Operation 167 [1/1] (0.38ns)   --->   "%store_ln205 = store i16 0, i16 %closeIt_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:205]   --->   Operation 167 'store' 'store_ln205' <Predicate = (scatterFsmState_load == 7) | (scatterFsmState_load == 6) | (scatterFsmState_load == 0)> <Delay = 0.38>
ST_2 : Operation 168 [1/1] (0.41ns)   --->   "%store_ln206 = store i16 0, i16 %numConnections_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:206]   --->   Operation 168 'store' 'store_ln206' <Predicate = (scatterFsmState_load == 7) | (scatterFsmState_load == 6) | (scatterFsmState_load == 0)> <Delay = 0.41>
ST_2 : Operation 169 [1/1] (0.41ns)   --->   "%br_ln212 = br i1 %runExperiment_read, void %arrayctor.loop._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:212]   --->   Operation 169 'br' 'br_ln212' <Predicate = (scatterFsmState_load == 7) | (scatterFsmState_load == 6) | (scatterFsmState_load == 0)> <Delay = 0.41>
ST_2 : Operation 170 [1/1] (0.55ns)   --->   "%store_ln214 = store i3 1, i3 %scatterFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:214]   --->   Operation 170 'store' 'store_ln214' <Predicate = (scatterFsmState_load != 5 & scatterFsmState_load != 1 & scatterFsmState_load != 2 & scatterFsmState_load != 3 & scatterFsmState_load != 4 & runExperiment_read)> <Delay = 0.55>
ST_2 : Operation 171 [1/1] (0.41ns)   --->   "%br_ln216 = br void %arrayctor.loop._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:216]   --->   Operation 171 'br' 'br_ln216' <Predicate = (scatterFsmState_load != 5 & scatterFsmState_load != 1 & scatterFsmState_load != 2 & scatterFsmState_load != 3 & scatterFsmState_load != 4 & runExperiment_read)> <Delay = 0.41>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sessionIt_V_flag_3_i = phi i1 0, void %mergeST16.i, i1 0, void %._crit_edge15.i, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void %._crit_edge8.i, i1 0, void, i1 1, void, i1 1, void %._crit_edge13.i"   --->   Operation 172 'phi' 'sessionIt_V_flag_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sessionIt_V_new_3_i = phi i16 0, void %mergeST16.i, i16 0, void %._crit_edge15.i, i16 0, void, i16 0, void, i16 0, void, i16 0, void, i16 %add_ln885_8, void %._crit_edge8.i, i16 0, void, i16 0, void, i16 %add_ln885_7, void %._crit_edge13.i"   --->   Operation 173 'phi' 'sessionIt_V_new_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ipAddressIdx_V_flag_2_i = phi i1 0, void %mergeST16.i, i1 0, void %._crit_edge15.i, i1 0, void, i1 1, void, i1 1, void, i1 %ipAddressIdx_V_flag_1_i, void, i1 %ipAddressIdx_V_flag_1_i, void %._crit_edge8.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge13.i"   --->   Operation 174 'phi' 'ipAddressIdx_V_flag_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%ipAddressIdx_V_new_2_i = phi i16 0, void %mergeST16.i, i16 0, void %._crit_edge15.i, i16 0, void, i16 0, void, i16 0, void, i16 %ipAddressIdx_V_new_1_i, void, i16 %ipAddressIdx_V_new_1_i, void %._crit_edge8.i, i16 0, void, i16 0, void, i16 0, void %._crit_edge13.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:261]   --->   Operation 175 'phi' 'ipAddressIdx_V_new_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%currentPort_V_1_flag_4_i = phi i1 0, void %mergeST16.i, i1 0, void %._crit_edge15.i, i1 0, void, i1 1, void, i1 1, void, i1 1, void, i1 %currentPort_V_1_flag_2_i, void %._crit_edge8.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge13.i"   --->   Operation 176 'phi' 'currentPort_V_1_flag_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%currentPort_V_1_new_4_i = phi i16 0, void %mergeST16.i, i16 0, void %._crit_edge15.i, i16 0, void, i16 %regBasePort_read, void, i16 0, void, i16 0, void, i16 %currentPort_V_1_new_2_i, void %._crit_edge8.i, i16 0, void, i16 0, void, i16 0, void %._crit_edge13.i"   --->   Operation 177 'phi' 'currentPort_V_1_new_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%clientPkgCnt_V_flag_2_i = phi i1 %clientPkgCnt_V_flag_1_i, void %mergeST16.i, i1 0, void %._crit_edge15.i, i1 0, void, i1 1, void, i1 1, void, i1 0, void, i1 0, void %._crit_edge8.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge13.i"   --->   Operation 178 'phi' 'clientPkgCnt_V_flag_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%clientPkgCnt_V_new_2_i = phi i32 %clientPkgCnt_V_new_1_i, void %mergeST16.i, i32 0, void %._crit_edge15.i, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 0, void %._crit_edge8.i, i32 0, void, i32 0, void, i32 0, void %._crit_edge13.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:345]   --->   Operation 179 'phi' 'clientPkgCnt_V_new_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sentFirstWord_flag_2_i = phi i1 %sentFirstWord_flag_1_i, void %mergeST16.i, i1 0, void %._crit_edge15.i, i1 0, void, i1 1, void, i1 1, void, i1 0, void, i1 0, void %._crit_edge8.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge13.i"   --->   Operation 180 'phi' 'sentFirstWord_flag_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sentFirstWord_new_2_i = phi i1 %sentFirstWord_new_1_i, void %mergeST16.i, i1 0, void %._crit_edge15.i, i1 0, void, i1 0, void, i1 0, void, i1 0, void, i1 0, void %._crit_edge8.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge13.i"   --->   Operation 181 'phi' 'sentFirstWord_new_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %sentFirstWord_flag_2_i, void %arrayctor.loop._crit_edge.new15.i, void %mergeST14.i"   --->   Operation 182 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln211 = store i1 %sentFirstWord_new_2_i, i1 %sentFirstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:211]   --->   Operation 183 'store' 'store_ln211' <Predicate = (sentFirstWord_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop._crit_edge.new15.i"   --->   Operation 184 'br' 'br_ln0' <Predicate = (sentFirstWord_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %clientPkgCnt_V_flag_2_i, void %arrayctor.loop._crit_edge.new13.i, void %mergeST12.i"   --->   Operation 185 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln210 = store i32 %clientPkgCnt_V_new_2_i, i32 %clientPkgCnt_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:210]   --->   Operation 186 'store' 'store_ln210' <Predicate = (clientPkgCnt_V_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop._crit_edge.new13.i"   --->   Operation 187 'br' 'br_ln0' <Predicate = (clientPkgCnt_V_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln1064 = br i1 %currentPort_V_1_flag_4_i, void %arrayctor.loop._crit_edge.new11.i, void %mergeST10.i"   --->   Operation 188 'br' 'br_ln1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln208 = store i16 %currentPort_V_1_new_4_i, i16 %currentPort_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:208]   --->   Operation 189 'store' 'store_ln208' <Predicate = (currentPort_V_1_flag_4_i)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop._crit_edge.new11.i"   --->   Operation 190 'br' 'br_ln0' <Predicate = (currentPort_V_1_flag_4_i)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ipAddressIdx_V_flag_2_i, void %arrayctor.loop._crit_edge.new9.i, void %mergeST8.i"   --->   Operation 191 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln207 = store i16 %ipAddressIdx_V_new_2_i, i16 %ipAddressIdx_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:207]   --->   Operation 192 'store' 'store_ln207' <Predicate = (ipAddressIdx_V_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop._crit_edge.new9.i"   --->   Operation 193 'br' 'br_ln0' <Predicate = (ipAddressIdx_V_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %sessionIt_V_flag_3_i, void %client<512>.exit, void %mergeST.i"   --->   Operation 194 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln204 = store i16 %sessionIt_V_new_3_i, i16 %sessionIt_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:204]   --->   Operation 195 'store' 'store_ln204' <Predicate = (sessionIt_V_flag_3_i)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %client<512>.exit"   --->   Operation 196 'br' 'br_ln0' <Predicate = (sessionIt_V_flag_3_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%currentSessionID_V_load = load i16 %currentSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:329]   --->   Operation 197 'load' 'currentSessionID_V_load' <Predicate = (scatterFsmState_load == 4 & and_ln327)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i16 %pkgWordCount_read"   --->   Operation 198 'trunc' 'trunc_ln229' <Predicate = (scatterFsmState_load == 4 & and_ln327)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i6.i16, i10 %trunc_ln229, i6 0, i16 %currentSessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 199 'bitconcatenate' 'p_s' <Predicate = (scatterFsmState_load == 4 & and_ln327)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 200 'write' 'write_ln173' <Predicate = (scatterFsmState_load == 4 & and_ln327)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_23_trunc7_i = zext i16 %expectedRespInKB_read"   --->   Operation 201 'zext' 'tmp_23_trunc7_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_16_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i64.i64.i64.i64.i64.i64.i64.i64, i1 %currWord_last_V, i64 0, i64 %tmp_23_trunc7_i, i64 %tmp_23_trunc7_i, i64 %tmp_23_trunc7_i, i64 %tmp_23_trunc7_i, i64 %tmp_23_trunc7_i, i64 %tmp_23_trunc7_i, i64 %tmp_23_trunc7_i, i64 %tmp_23_trunc7_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 202 'bitconcatenate' 'tmp_16_i' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln173 = or i577 %tmp_16_i, i577 247330401473104534047094713089704592935557324103005993786583690272304831728808305726594637031169498012795797127849235911661333176120265159113792272289946597970173123142615040" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 203 'or' 'or_ln173' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 204 'zext' 'zext_ln173' <Predicate = (scatterFsmState_load == 4)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txDataBuffer, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 205 'write' 'write_ln173' <Predicate = (scatterFsmState_load == 4)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln229_2 = trunc i16 %pkgWordCount_read"   --->   Operation 206 'trunc' 'trunc_ln229_2' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V != 0 & tmp_error_V != 1)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i6.i16, i10 %trunc_ln229_2, i6 0, i16 %tmp_sessionID_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 207 'bitconcatenate' 'p_3' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V != 0 & tmp_error_V != 1)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %p_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 208 'write' 'write_ln173' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V != 0 & tmp_error_V != 1)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 209 'br' 'br_ln0' <Predicate = (scatterFsmState_load == 3 & tmp_i_50 & tmp_error_V != 0 & tmp_error_V != 1)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln229_1 = trunc i16 %pkgWordCount_read"   --->   Operation 210 'trunc' 'trunc_ln229_1' <Predicate = (scatterFsmState_load == 2 & tmp_i & !icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i10.i6.i16, i10 %trunc_ln229_1, i6 0, i16 %tmp_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 211 'bitconcatenate' 'p_2' <Predicate = (scatterFsmState_load == 2 & tmp_i & !icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %p_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 212 'write' 'write_ln173' <Predicate = (scatterFsmState_load == 2 & tmp_i & !icmp_ln279)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln286 = br void %._crit_edge13.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:286]   --->   Operation 213 'br' 'br_ln286' <Predicate = (scatterFsmState_load == 2 & tmp_i & !icmp_ln279)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%openTuple_ip_address_V_11 = phi i32 %openTuple_ip_address_V_10, void, i32 %openTuple_ip_address_V_9, void, i32 %openTuple_ip_address_V_8, void, i32 %openTuple_ip_address_V_7, void, i32 %openTuple_ip_address_V_6, void, i32 %openTuple_ip_address_V_5, void, i32 %openTuple_ip_address_V_4, void, i32 %openTuple_ip_address_V_3, void, i32 %openTuple_ip_address_V_2, void, i32 %openTuple_ip_address_V_1, void, i32 %openTuple_ip_address_V, void, i32 0, void"   --->   Operation 214 'phi' 'openTuple_ip_address_V_11' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %openTuple_ip_port_V, i32 %openTuple_ip_address_V_11" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 215 'bitconcatenate' 'p_0' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_open_connection, i48 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 216 'write' 'write_ln173' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 217 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %closeConnectionBuffer, i16 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 217 'write' 'write_ln173' <Predicate = (scatterFsmState_load == 5 & !icmp_ln1064)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 218 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_open_connection, i48 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 218 'write' 'write_ln173' <Predicate = (scatterFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 219 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read operation ('openTuple.ip_address.V') on port 'regIpAddress10' [36]  (1.17 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	'add' operation ('ret') [107]  (0.88 ns)
	'icmp' operation ('icmp_ln1072_1') [109]  (0.884 ns)
	'and' operation ('and_ln327', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/scatter_krnl/src/hls/scatter.cpp:327) [110]  (0.122 ns)
	multiplexor before 'phi' operation ('sentFirstWord_flag_0_i') [119]  (0.387 ns)
	'phi' operation ('sentFirstWord_flag_0_i') [119]  (0 ns)
	multiplexor before 'phi' operation ('sentFirstWord_flag_1_i') [137]  (0.387 ns)
	'phi' operation ('sentFirstWord_flag_1_i') [137]  (0 ns)
	multiplexor before 'phi' operation ('sentFirstWord_flag_2_i') [274]  (0.42 ns)
	'phi' operation ('sentFirstWord_flag_2_i') [274]  (0 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'closeConnectionBuffer' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [243]  (1.17 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
