// Seed: 3366412846
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    output wor id_7,
    input wire id_8
    , id_14,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11,
    output wor id_12
);
endmodule
module module_1 (
    output uwire id_0
    , id_10,
    output tri   id_1,
    output wor   id_2
    , id_11,
    input  wor   id_3,
    output uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wand  id_7,
    output wire  id_8
);
  assign id_2 = (-1);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_8,
      id_6,
      id_5,
      id_5,
      id_7,
      id_3,
      id_5,
      id_6,
      id_5,
      id_8
  );
endmodule
