<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: LCDC Interrupt Clear Status</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LCDC Interrupt Clear Status<div class="ingroups"><a class="el" href="group___l_c_d_c.html">LCDC</a> &raquo; <a class="el" href="group___l_c_d_c___b_a_s_e.html">LCDC Base</a> &raquo; <a class="el" href="group___l_c_d_c___exported___constants.html">LCDC Exported Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga03c85bec1fe7b8ed0273722b7ef71bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#ga03c85bec1fe7b8ed0273722b7ef71bda">LCDC_CLR_WAVEFORM_FINISH</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga70105c4a8c864754c8ba9e9b0e5da52a">BIT30</a></td></tr>
<tr class="separator:ga03c85bec1fe7b8ed0273722b7ef71bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a6ac16a102202a48880f375cfb3f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#ga20a6ac16a102202a48880f375cfb3f51">LCDC_CLR_TEAR_TRIGGER</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga8c0f01fdf020d0f7467449b181fe95cb">BIT10</a></td></tr>
<tr class="separator:ga20a6ac16a102202a48880f375cfb3f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8fb3336d7989a853bf615bfafe20b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#ga5b8fb3336d7989a853bf615bfafe20b1">LCDC_CLR_RX_AUTO_DONE</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a></td></tr>
<tr class="separator:ga5b8fb3336d7989a853bf615bfafe20b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4edf49da83d656d3792f6d45cc4c526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#gaa4edf49da83d656d3792f6d45cc4c526">LCDC_CLR_RX_FIFO_OVERFLOW</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td></tr>
<tr class="separator:gaa4edf49da83d656d3792f6d45cc4c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed84007a57c57fd932d57501e7e51b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#ga8ed84007a57c57fd932d57501e7e51b6">LCDC_CLR_RX_OUTPUT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gaa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="separator:ga8ed84007a57c57fd932d57501e7e51b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28268a3d850d14cf739b891942321d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#gac28268a3d850d14cf739b891942321d1">LCDC_CLR_TX_AUTO_DONE</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gacc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="separator:gac28268a3d850d14cf739b891942321d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73102142800cf2fc49c128f5a7767b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#ga73102142800cf2fc49c128f5a7767b45">LCDC_CLR_TX_FIFO_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="separator:ga73102142800cf2fc49c128f5a7767b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8498e92ad2d725a41e2604c0eff351e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#gaa8498e92ad2d725a41e2604c0eff351e">LCDC_CLR_TX_FIFO_OVERFLOW</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gaa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="separator:gaa8498e92ad2d725a41e2604c0eff351e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b62bca253503f8fba53b2da9d35f90a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#ga7b62bca253503f8fba53b2da9d35f90a">LCDC_CLR_TX_FIFO_THRESHOLD</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="separator:ga7b62bca253503f8fba53b2da9d35f90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c4339b3e5156f615fd411ef845c759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#gaa8c4339b3e5156f615fd411ef845c759">LCDC_CLR_TX_OUTPUT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="separator:gaa8c4339b3e5156f615fd411ef845c759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcef8cae6e9760661a9a97ea7547cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#gacfcef8cae6e9760661a9a97ea7547cb3">LCDC_CLR_FIFO</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="separator:gacfcef8cae6e9760661a9a97ea7547cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa888b8341191f372528c060a4154e44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___clear___status.html#gaa888b8341191f372528c060a4154e44b">IS_LCDC_INT_CLEAR</a>(CLR)</td></tr>
<tr class="separator:gaa888b8341191f372528c060a4154e44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga03c85bec1fe7b8ed0273722b7ef71bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03c85bec1fe7b8ed0273722b7ef71bda">&#9670;&nbsp;</a></span>LCDC_CLR_WAVEFORM_FINISH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_WAVEFORM_FINISH&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga70105c4a8c864754c8ba9e9b0e5da52a">BIT30</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gae014081e5102acf2214ecf4baf55f56b">LCDC_STATUS_WAVEFORM_FINISH_INT</a>. </p>

</div>
</div>
<a id="ga20a6ac16a102202a48880f375cfb3f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20a6ac16a102202a48880f375cfb3f51">&#9670;&nbsp;</a></span>LCDC_CLR_TEAR_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_TEAR_TRIGGER&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga8c0f01fdf020d0f7467449b181fe95cb">BIT10</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga829a5fda470f970189d57b4a23d0b800">LCDC_STATUS_TEAR_TRIGGER_INT</a> . </p>

</div>
</div>
<a id="ga5b8fb3336d7989a853bf615bfafe20b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b8fb3336d7989a853bf615bfafe20b1">&#9670;&nbsp;</a></span>LCDC_CLR_RX_AUTO_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_RX_AUTO_DONE&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga4a2ff93bcf9d6228cb4bc5a20e2d362d">LCDC_STATUS_RX_AUTO_DONE_INT</a> . </p>

</div>
</div>
<a id="gaa4edf49da83d656d3792f6d45cc4c526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4edf49da83d656d3792f6d45cc4c526">&#9670;&nbsp;</a></span>LCDC_CLR_RX_FIFO_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_RX_FIFO_OVERFLOW&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gaff3ac9f0848cfd88fc9cf3fe04f329dd">LCDC_STATUS_RX_FIFO_OVERFLOW_INT</a> . </p>

</div>
</div>
<a id="ga8ed84007a57c57fd932d57501e7e51b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ed84007a57c57fd932d57501e7e51b6">&#9670;&nbsp;</a></span>LCDC_CLR_RX_OUTPUT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_RX_OUTPUT_CNT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gaa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear RX output counter. </p>

</div>
</div>
<a id="gac28268a3d850d14cf739b891942321d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac28268a3d850d14cf739b891942321d1">&#9670;&nbsp;</a></span>LCDC_CLR_TX_AUTO_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_TX_AUTO_DONE&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gacc2d074401e2b6322ee8f03476c24677">BIT6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga3c431a555944e36d361d57cab65d49dd">LCDC_STATUS_TX_AUTO_DONE_INT</a> . </p>

</div>
</div>
<a id="ga73102142800cf2fc49c128f5a7767b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73102142800cf2fc49c128f5a7767b45">&#9670;&nbsp;</a></span>LCDC_CLR_TX_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_TX_FIFO_EMPTY&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga4c038d8230e11243d37d4e22c85b38d1">LCDC_STATUS_TX_FIFO_EMPTY_INT</a> . </p>

</div>
</div>
<a id="gaa8498e92ad2d725a41e2604c0eff351e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8498e92ad2d725a41e2604c0eff351e">&#9670;&nbsp;</a></span>LCDC_CLR_TX_FIFO_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_TX_FIFO_OVERFLOW&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gaa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gab9f0c27b00a7353230b7aa4fbe54f932">LCDC_STATUS_TX_FIFO_OVERFLOW_INT</a> . </p>

</div>
</div>
<a id="ga7b62bca253503f8fba53b2da9d35f90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b62bca253503f8fba53b2da9d35f90a">&#9670;&nbsp;</a></span>LCDC_CLR_TX_FIFO_THRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_TX_FIFO_THRESHOLD&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear interrupt state <a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga9c100c80cbbd93c6d2e06660162a47a8">LCDC_STATUS_TX_FIFO_THRESHOLD_INT</a> . </p>

</div>
</div>
<a id="gaa8c4339b3e5156f615fd411ef845c759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c4339b3e5156f615fd411ef845c759">&#9670;&nbsp;</a></span>LCDC_CLR_TX_OUTPUT_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_TX_OUTPUT_CNT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga9c9560bccccb00174801c728f1ed1399">BIT2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear TX output counter. </p>

</div>
</div>
<a id="gacfcef8cae6e9760661a9a97ea7547cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfcef8cae6e9760661a9a97ea7547cb3">&#9670;&nbsp;</a></span>LCDC_CLR_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_CLR_FIFO&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gad4d43f8748b542bce39e18790f845ecc">BIT0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Forcefully clear the FIFOs. </p>

</div>
</div>
<a id="gaa888b8341191f372528c060a4154e44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa888b8341191f372528c060a4154e44b">&#9670;&nbsp;</a></span>IS_LCDC_INT_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_LCDC_INT_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">CLR</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#ga03c85bec1fe7b8ed0273722b7ef71bda">LCDC_CLR_WAVEFORM_FINISH</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#ga20a6ac16a102202a48880f375cfb3f51">LCDC_CLR_TEAR_TRIGGER</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#ga5b8fb3336d7989a853bf615bfafe20b1">LCDC_CLR_RX_AUTO_DONE</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#gaa4edf49da83d656d3792f6d45cc4c526">LCDC_CLR_RX_FIFO_OVERFLOW</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#ga8ed84007a57c57fd932d57501e7e51b6">LCDC_CLR_RX_OUTPUT_CNT</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#gac28268a3d850d14cf739b891942321d1">LCDC_CLR_TX_AUTO_DONE</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#ga73102142800cf2fc49c128f5a7767b45">LCDC_CLR_TX_FIFO_EMPTY</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#gaa8498e92ad2d725a41e2604c0eff351e">LCDC_CLR_TX_FIFO_OVERFLOW</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#ga7b62bca253503f8fba53b2da9d35f90a">LCDC_CLR_TX_FIFO_THRESHOLD</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#gaa8c4339b3e5156f615fd411ef845c759">LCDC_CLR_TX_OUTPUT_CNT</a>) || \</div><div class="line">                                          ((CLR) == <a class="code" href="group___l_c_d_c___interrupt___clear___status.html#gacfcef8cae6e9760661a9a97ea7547cb3">LCDC_CLR_FIFO</a>))</div><div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_ga73102142800cf2fc49c128f5a7767b45"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#ga73102142800cf2fc49c128f5a7767b45">LCDC_CLR_TX_FIFO_EMPTY</a></div><div class="ttdeci">#define LCDC_CLR_TX_FIFO_EMPTY</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:379</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_ga20a6ac16a102202a48880f375cfb3f51"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#ga20a6ac16a102202a48880f375cfb3f51">LCDC_CLR_TEAR_TRIGGER</a></div><div class="ttdeci">#define LCDC_CLR_TEAR_TRIGGER</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:374</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_ga5b8fb3336d7989a853bf615bfafe20b1"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#ga5b8fb3336d7989a853bf615bfafe20b1">LCDC_CLR_RX_AUTO_DONE</a></div><div class="ttdeci">#define LCDC_CLR_RX_AUTO_DONE</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:375</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_ga03c85bec1fe7b8ed0273722b7ef71bda"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#ga03c85bec1fe7b8ed0273722b7ef71bda">LCDC_CLR_WAVEFORM_FINISH</a></div><div class="ttdeci">#define LCDC_CLR_WAVEFORM_FINISH</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:373</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_gaa4edf49da83d656d3792f6d45cc4c526"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#gaa4edf49da83d656d3792f6d45cc4c526">LCDC_CLR_RX_FIFO_OVERFLOW</a></div><div class="ttdeci">#define LCDC_CLR_RX_FIFO_OVERFLOW</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:376</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_gac28268a3d850d14cf739b891942321d1"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#gac28268a3d850d14cf739b891942321d1">LCDC_CLR_TX_AUTO_DONE</a></div><div class="ttdeci">#define LCDC_CLR_TX_AUTO_DONE</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:378</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_ga7b62bca253503f8fba53b2da9d35f90a"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#ga7b62bca253503f8fba53b2da9d35f90a">LCDC_CLR_TX_FIFO_THRESHOLD</a></div><div class="ttdeci">#define LCDC_CLR_TX_FIFO_THRESHOLD</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:381</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_gaa8c4339b3e5156f615fd411ef845c759"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#gaa8c4339b3e5156f615fd411ef845c759">LCDC_CLR_TX_OUTPUT_CNT</a></div><div class="ttdeci">#define LCDC_CLR_TX_OUTPUT_CNT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:382</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_gacfcef8cae6e9760661a9a97ea7547cb3"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#gacfcef8cae6e9760661a9a97ea7547cb3">LCDC_CLR_FIFO</a></div><div class="ttdeci">#define LCDC_CLR_FIFO</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:383</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_ga8ed84007a57c57fd932d57501e7e51b6"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#ga8ed84007a57c57fd932d57501e7e51b6">LCDC_CLR_RX_OUTPUT_CNT</a></div><div class="ttdeci">#define LCDC_CLR_RX_OUTPUT_CNT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:377</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___clear___status_html_gaa8498e92ad2d725a41e2604c0eff351e"><div class="ttname"><a href="group___l_c_d_c___interrupt___clear___status.html#gaa8498e92ad2d725a41e2604c0eff351e">LCDC_CLR_TX_FIFO_OVERFLOW</a></div><div class="ttdeci">#define LCDC_CLR_TX_FIFO_OVERFLOW</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:380</div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
