# Created from RP2040.svd (Rev 0)

name: CLOCKS
registers:
  - name: CLK_GPOUT0_CTRL
    addressOffset: 0
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_sys
            value: 0
          - name: clksrc_gpin0
            value: 1
          - name: clksrc_gpin1
            value: 2
          - name: clksrc_pll_usb
            value: 3
          - name: rosc_clksrc
            value: 4
          - name: xosc_clksrc
            value: 5
          - name: clk_sys
            value: 6
          - name: clk_usb
            value: 7
          - name: clk_adc
            value: 8
          - name: clk_rtc
            value: 9
          - name: clk_ref
            value: 10
        bitOffset: 5
        bitWidth: 4
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: DC50
        description: Enables duty cycle correction for odd divisors
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: PHASE
        description: "This delays the enable signal by up to 3 cycles of the input
          clock \n                            This must be set before the clock is
          enabled to have any effect"
        access: read-write
        bitOffset: 16
        bitWidth: 2
      - name: NUDGE
        description: "An edge on this signal shifts the phase of the output by 1 cycle
          of the input clock \n                            This can be done at any
          time"
        access: read-write
        bitOffset: 20
        bitWidth: 1
  - name: CLK_GPOUT0_DIV
    addressOffset: 4
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: FRAC
        description: Fractional component of the divisor
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 24
  - name: CLK_GPOUT0_SELECTED
    addressOffset: 8
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_GPOUT0_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_GPOUT1_CTRL
    addressOffset: 12
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_sys
            value: 0
          - name: clksrc_gpin0
            value: 1
          - name: clksrc_gpin1
            value: 2
          - name: clksrc_pll_usb
            value: 3
          - name: rosc_clksrc
            value: 4
          - name: xosc_clksrc
            value: 5
          - name: clk_sys
            value: 6
          - name: clk_usb
            value: 7
          - name: clk_adc
            value: 8
          - name: clk_rtc
            value: 9
          - name: clk_ref
            value: 10
        bitOffset: 5
        bitWidth: 4
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: DC50
        description: Enables duty cycle correction for odd divisors
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: PHASE
        description: "This delays the enable signal by up to 3 cycles of the input
          clock \n                            This must be set before the clock is
          enabled to have any effect"
        access: read-write
        bitOffset: 16
        bitWidth: 2
      - name: NUDGE
        description: "An edge on this signal shifts the phase of the output by 1 cycle
          of the input clock \n                            This can be done at any
          time"
        access: read-write
        bitOffset: 20
        bitWidth: 1
  - name: CLK_GPOUT1_DIV
    addressOffset: 16
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: FRAC
        description: Fractional component of the divisor
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 24
  - name: CLK_GPOUT1_SELECTED
    addressOffset: 20
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_GPOUT1_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_GPOUT2_CTRL
    addressOffset: 24
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_sys
            value: 0
          - name: clksrc_gpin0
            value: 1
          - name: clksrc_gpin1
            value: 2
          - name: clksrc_pll_usb
            value: 3
          - name: rosc_clksrc_ph
            value: 4
          - name: xosc_clksrc
            value: 5
          - name: clk_sys
            value: 6
          - name: clk_usb
            value: 7
          - name: clk_adc
            value: 8
          - name: clk_rtc
            value: 9
          - name: clk_ref
            value: 10
        bitOffset: 5
        bitWidth: 4
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: DC50
        description: Enables duty cycle correction for odd divisors
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: PHASE
        description: "This delays the enable signal by up to 3 cycles of the input
          clock \n                            This must be set before the clock is
          enabled to have any effect"
        access: read-write
        bitOffset: 16
        bitWidth: 2
      - name: NUDGE
        description: "An edge on this signal shifts the phase of the output by 1 cycle
          of the input clock \n                            This can be done at any
          time"
        access: read-write
        bitOffset: 20
        bitWidth: 1
  - name: CLK_GPOUT2_DIV
    addressOffset: 28
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: FRAC
        description: Fractional component of the divisor
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 24
  - name: CLK_GPOUT2_SELECTED
    addressOffset: 32
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_GPOUT2_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_GPOUT3_CTRL
    addressOffset: 36
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_sys
            value: 0
          - name: clksrc_gpin0
            value: 1
          - name: clksrc_gpin1
            value: 2
          - name: clksrc_pll_usb
            value: 3
          - name: rosc_clksrc_ph
            value: 4
          - name: xosc_clksrc
            value: 5
          - name: clk_sys
            value: 6
          - name: clk_usb
            value: 7
          - name: clk_adc
            value: 8
          - name: clk_rtc
            value: 9
          - name: clk_ref
            value: 10
        bitOffset: 5
        bitWidth: 4
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: DC50
        description: Enables duty cycle correction for odd divisors
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: PHASE
        description: "This delays the enable signal by up to 3 cycles of the input
          clock \n                            This must be set before the clock is
          enabled to have any effect"
        access: read-write
        bitOffset: 16
        bitWidth: 2
      - name: NUDGE
        description: "An edge on this signal shifts the phase of the output by 1 cycle
          of the input clock \n                            This can be done at any
          time"
        access: read-write
        bitOffset: 20
        bitWidth: 1
  - name: CLK_GPOUT3_DIV
    addressOffset: 40
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: FRAC
        description: Fractional component of the divisor
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 24
  - name: CLK_GPOUT3_SELECTED
    addressOffset: 44
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_GPOUT3_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_REF_CTRL
    addressOffset: 48
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: SRC
        description: Selects the clock source glitchlessly, can be changed 
          on-the-fly
        access: read-write
        enumeratedValues:
          - name: rosc_clksrc_ph
            value: 0
          - name: clksrc_clk_ref_aux
            value: 1
          - name: xosc_clksrc
            value: 2
        bitOffset: 0
        bitWidth: 2
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_usb
            value: 0
          - name: clksrc_gpin0
            value: 1
          - name: clksrc_gpin1
            value: 2
        bitOffset: 5
        bitWidth: 2
  - name: CLK_REF_DIV
    addressOffset: 52
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 2
  - name: CLK_REF_SELECTED
    addressOffset: 56
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_REF_SELECTED
        description: The glitchless multiplexer does not switch instantaneously 
          (to avoid glitches), so software should poll this register to wait for
          the switch to complete. This register contains one decoded bit for 
          each of the clock sources enumerated in the CTRL SRC field. At most 
          one of these bits will be set at any time, indicating that clock is 
          currently present at the output of the glitchless mux. Whilst 
          switching is in progress, this register may briefly show all-0s.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_SYS_CTRL
    addressOffset: 60
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: SRC
        description: Selects the clock source glitchlessly, can be changed 
          on-the-fly
        access: read-write
        enumeratedValues:
          - name: clk_ref
            value: 0
          - name: clksrc_clk_sys_aux
            value: 1
        bitOffset: 0
        bitWidth: 1
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_sys
            value: 0
          - name: clksrc_pll_usb
            value: 1
          - name: rosc_clksrc
            value: 2
          - name: xosc_clksrc
            value: 3
          - name: clksrc_gpin0
            value: 4
          - name: clksrc_gpin1
            value: 5
        bitOffset: 5
        bitWidth: 3
  - name: CLK_SYS_DIV
    addressOffset: 64
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: FRAC
        description: Fractional component of the divisor
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 24
  - name: CLK_SYS_SELECTED
    addressOffset: 68
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_SYS_SELECTED
        description: The glitchless multiplexer does not switch instantaneously 
          (to avoid glitches), so software should poll this register to wait for
          the switch to complete. This register contains one decoded bit for 
          each of the clock sources enumerated in the CTRL SRC field. At most 
          one of these bits will be set at any time, indicating that clock is 
          currently present at the output of the glitchless mux. Whilst 
          switching is in progress, this register may briefly show all-0s.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_PERI_CTRL
    addressOffset: 72
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clk_sys
            value: 0
          - name: clksrc_pll_sys
            value: 1
          - name: clksrc_pll_usb
            value: 2
          - name: rosc_clksrc_ph
            value: 3
          - name: xosc_clksrc
            value: 4
          - name: clksrc_gpin0
            value: 5
          - name: clksrc_gpin1
            value: 6
        bitOffset: 5
        bitWidth: 3
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
  - name: CLK_PERI_DIV
    addressOffset: 76
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: FRAC
        description: Fractional component of the divisor
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 24
  - name: CLK_PERI_SELECTED
    addressOffset: 80
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_PERI_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_USB_CTRL
    addressOffset: 84
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_usb
            value: 0
          - name: clksrc_pll_sys
            value: 1
          - name: rosc_clksrc_ph
            value: 2
          - name: xosc_clksrc
            value: 3
          - name: clksrc_gpin0
            value: 4
          - name: clksrc_gpin1
            value: 5
        bitOffset: 5
        bitWidth: 3
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: PHASE
        description: "This delays the enable signal by up to 3 cycles of the input
          clock \n                            This must be set before the clock is
          enabled to have any effect"
        access: read-write
        bitOffset: 16
        bitWidth: 2
      - name: NUDGE
        description: "An edge on this signal shifts the phase of the output by 1 cycle
          of the input clock \n                            This can be done at any
          time"
        access: read-write
        bitOffset: 20
        bitWidth: 1
  - name: CLK_USB_DIV
    addressOffset: 88
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 2
  - name: CLK_USB_SELECTED
    addressOffset: 92
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_USB_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_ADC_CTRL
    addressOffset: 96
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_usb
            value: 0
          - name: clksrc_pll_sys
            value: 1
          - name: rosc_clksrc_ph
            value: 2
          - name: xosc_clksrc
            value: 3
          - name: clksrc_gpin0
            value: 4
          - name: clksrc_gpin1
            value: 5
        bitOffset: 5
        bitWidth: 3
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: PHASE
        description: "This delays the enable signal by up to 3 cycles of the input
          clock \n                            This must be set before the clock is
          enabled to have any effect"
        access: read-write
        bitOffset: 16
        bitWidth: 2
      - name: NUDGE
        description: "An edge on this signal shifts the phase of the output by 1 cycle
          of the input clock \n                            This can be done at any
          time"
        access: read-write
        bitOffset: 20
        bitWidth: 1
  - name: CLK_ADC_DIV
    addressOffset: 100
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 2
  - name: CLK_ADC_SELECTED
    addressOffset: 104
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_ADC_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_RTC_CTRL
    addressOffset: 108
    description: Clock control, can be changed on-the-fly (except for auxsrc)
    resetValue: 0
    fields:
      - name: AUXSRC
        description: Selects the auxiliary clock source, will glitch when 
          switching
        access: read-write
        enumeratedValues:
          - name: clksrc_pll_usb
            value: 0
          - name: clksrc_pll_sys
            value: 1
          - name: rosc_clksrc_ph
            value: 2
          - name: xosc_clksrc
            value: 3
          - name: clksrc_gpin0
            value: 4
          - name: clksrc_gpin1
            value: 5
        bitOffset: 5
        bitWidth: 3
      - name: KILL
        description: Asynchronously kills the clock generator
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: ENABLE
        description: Starts and stops the clock generator cleanly
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: PHASE
        description: "This delays the enable signal by up to 3 cycles of the input
          clock \n                            This must be set before the clock is
          enabled to have any effect"
        access: read-write
        bitOffset: 16
        bitWidth: 2
      - name: NUDGE
        description: "An edge on this signal shifts the phase of the output by 1 cycle
          of the input clock \n                            This can be done at any
          time"
        access: read-write
        bitOffset: 20
        bitWidth: 1
  - name: CLK_RTC_DIV
    addressOffset: 112
    description: Clock divisor, can be changed on-the-fly
    resetValue: 256
    fields:
      - name: FRAC
        description: Fractional component of the divisor
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: INT
        description: Integer component of the divisor, 0 -> divide by 2^16
        access: read-write
        bitOffset: 8
        bitWidth: 24
  - name: CLK_RTC_SELECTED
    addressOffset: 116
    description: Indicates which SRC is currently selected by the glitchless mux
      (one-hot).
    resetValue: 1
    fields:
      - name: CLK_RTC_SELECTED
        description: This slice does not have a glitchless mux (only the AUX_SRC
          field is present, not SRC) so this register is hardwired to 0x1.
        access: read-only
        bitOffset: 0
        bitWidth: 32
  - name: CLK_SYS_RESUS_CTRL
    addressOffset: 120
    resetValue: 255
    fields:
      - name: TIMEOUT
        description: "This is expressed as a number of clk_ref cycles \n         \
          \                   and must be >= 2x clk_ref_freq/min_clk_tst_freq"
        access: read-write
        bitOffset: 0
        bitWidth: 8
      - name: ENABLE
        description: Enable resus
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: FRCE
        description: Force a resus, for test purposes only
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: CLEAR
        description: For clearing the resus after the fault that triggered it 
          has been corrected
        access: read-write
        bitOffset: 16
        bitWidth: 1
  - name: CLK_SYS_RESUS_STATUS
    addressOffset: 124
    resetValue: 0
    fields:
      - name: RESUSSED
        description: Clock has been resuscitated, correct the error then send 
          ctrl_clear=1
        access: read-only
        bitOffset: 0
        bitWidth: 1
  - name: FC0_REF_KHZ
    addressOffset: 128
    description: Reference clock frequency in kHz
    resetValue: 0
    fields:
      - name: FC0_REF_KHZ
        access: read-write
        bitOffset: 0
        bitWidth: 20
  - name: FC0_MIN_KHZ
    addressOffset: 132
    description: Minimum pass frequency in kHz. This is optional. Set to 0 if 
      you are not using the pass/fail flags
    resetValue: 0
    fields:
      - name: FC0_MIN_KHZ
        access: read-write
        bitOffset: 0
        bitWidth: 25
  - name: FC0_MAX_KHZ
    addressOffset: 136
    description: Maximum pass frequency in kHz. This is optional. Set to 
      0x1ffffff if you are not using the pass/fail flags
    resetValue: 33554431
    fields:
      - name: FC0_MAX_KHZ
        access: read-write
        bitOffset: 0
        bitWidth: 25
  - name: FC0_DELAY
    addressOffset: 140
    description: "Delays the start of frequency counting to allow the mux to settle\
      \ \n                    Delay is measured in multiples of the reference clock
      period"
    resetValue: 1
    fields:
      - name: FC0_DELAY
        access: read-write
        bitOffset: 0
        bitWidth: 3
  - name: FC0_INTERVAL
    addressOffset: 144
    description: "The test interval is 0.98us * 2**interval, but let's call it 1us
      * 2**interval \n                    The default gives a test interval of 250us"
    resetValue: 8
    fields:
      - name: FC0_INTERVAL
        access: read-write
        bitOffset: 0
        bitWidth: 4
  - name: FC0_SRC
    addressOffset: 148
    description: "Clock sent to frequency counter, set to 0 when not required \n \
      \                   Writing to this register initiates the frequency count"
    resetValue: 0
    fields:
      - name: FC0_SRC
        access: read-write
        enumeratedValues:
          - name: 'NULL'
            value: 0
          - name: pll_sys_clksrc_primary
            value: 1
          - name: pll_usb_clksrc_primary
            value: 2
          - name: rosc_clksrc
            value: 3
          - name: rosc_clksrc_ph
            value: 4
          - name: xosc_clksrc
            value: 5
          - name: clksrc_gpin0
            value: 6
          - name: clksrc_gpin1
            value: 7
          - name: clk_ref
            value: 8
          - name: clk_sys
            value: 9
          - name: clk_peri
            value: 10
          - name: clk_usb
            value: 11
          - name: clk_adc
            value: 12
          - name: clk_rtc
            value: 13
        bitOffset: 0
        bitWidth: 8
  - name: FC0_STATUS
    addressOffset: 152
    description: Frequency counter status
    resetValue: 0
    fields:
      - name: PASS
        description: Test passed
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: DONE
        description: Test complete
        access: read-only
        bitOffset: 4
        bitWidth: 1
      - name: RUNNING
        description: Test running
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: WAITING
        description: Waiting for test clock to start
        access: read-only
        bitOffset: 12
        bitWidth: 1
      - name: FAIL
        description: Test failed
        access: read-only
        bitOffset: 16
        bitWidth: 1
      - name: SLOW
        description: Test clock slower than expected, only valid when 
          status_done=1
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: FAST
        description: Test clock faster than expected, only valid when 
          status_done=1
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: DIED
        description: Test clock stopped during test
        access: read-only
        bitOffset: 28
        bitWidth: 1
  - name: FC0_RESULT
    addressOffset: 156
    description: Result of frequency measurement, only valid when status_done=1
    resetValue: 0
    fields:
      - name: FRAC
        access: read-only
        bitOffset: 0
        bitWidth: 5
      - name: KHZ
        access: read-only
        bitOffset: 5
        bitWidth: 25
  - name: WAKE_EN0
    addressOffset: 160
    description: enable clock in wake mode
    resetValue: 4294967295
    fields:
      - name: CLK_SYS_CLOCKS
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CLK_ADC_ADC
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CLK_SYS_ADC
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CLK_SYS_BUSCTRL
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CLK_SYS_BUSFABRIC
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CLK_SYS_DMA
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CLK_SYS_I2C0
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CLK_SYS_I2C1
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CLK_SYS_IO
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CLK_SYS_JTAG
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CLK_SYS_VREG_AND_CHIP_RESET
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CLK_SYS_PADS
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: CLK_SYS_PIO0
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: CLK_SYS_PIO1
        access: read-write
        bitOffset: 13
        bitWidth: 1
      - name: CLK_SYS_PLL_SYS
        access: read-write
        bitOffset: 14
        bitWidth: 1
      - name: CLK_SYS_PLL_USB
        access: read-write
        bitOffset: 15
        bitWidth: 1
      - name: CLK_SYS_PSM
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: CLK_SYS_PWM
        access: read-write
        bitOffset: 17
        bitWidth: 1
      - name: CLK_SYS_RESETS
        access: read-write
        bitOffset: 18
        bitWidth: 1
      - name: CLK_SYS_ROM
        access: read-write
        bitOffset: 19
        bitWidth: 1
      - name: CLK_SYS_ROSC
        access: read-write
        bitOffset: 20
        bitWidth: 1
      - name: CLK_RTC_RTC
        access: read-write
        bitOffset: 21
        bitWidth: 1
      - name: CLK_SYS_RTC
        access: read-write
        bitOffset: 22
        bitWidth: 1
      - name: CLK_SYS_SIO
        access: read-write
        bitOffset: 23
        bitWidth: 1
      - name: CLK_PERI_SPI0
        access: read-write
        bitOffset: 24
        bitWidth: 1
      - name: CLK_SYS_SPI0
        access: read-write
        bitOffset: 25
        bitWidth: 1
      - name: CLK_PERI_SPI1
        access: read-write
        bitOffset: 26
        bitWidth: 1
      - name: CLK_SYS_SPI1
        access: read-write
        bitOffset: 27
        bitWidth: 1
      - name: CLK_SYS_SRAM0
        access: read-write
        bitOffset: 28
        bitWidth: 1
      - name: CLK_SYS_SRAM1
        access: read-write
        bitOffset: 29
        bitWidth: 1
      - name: CLK_SYS_SRAM2
        access: read-write
        bitOffset: 30
        bitWidth: 1
      - name: CLK_SYS_SRAM3
        access: read-write
        bitOffset: 31
        bitWidth: 1
  - name: WAKE_EN1
    addressOffset: 164
    description: enable clock in wake mode
    resetValue: 32767
    fields:
      - name: CLK_SYS_SRAM4
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CLK_SYS_SRAM5
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CLK_SYS_SYSCFG
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CLK_SYS_SYSINFO
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CLK_SYS_TBMAN
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CLK_SYS_TIMER
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CLK_PERI_UART0
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CLK_SYS_UART0
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CLK_PERI_UART1
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CLK_SYS_UART1
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CLK_SYS_USBCTRL
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CLK_USB_USBCTRL
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: CLK_SYS_WATCHDOG
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: CLK_SYS_XIP
        access: read-write
        bitOffset: 13
        bitWidth: 1
      - name: CLK_SYS_XOSC
        access: read-write
        bitOffset: 14
        bitWidth: 1
  - name: SLEEP_EN0
    addressOffset: 168
    description: enable clock in sleep mode
    resetValue: 4294967295
    fields:
      - name: CLK_SYS_CLOCKS
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CLK_ADC_ADC
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CLK_SYS_ADC
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CLK_SYS_BUSCTRL
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CLK_SYS_BUSFABRIC
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CLK_SYS_DMA
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CLK_SYS_I2C0
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CLK_SYS_I2C1
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CLK_SYS_IO
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CLK_SYS_JTAG
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CLK_SYS_VREG_AND_CHIP_RESET
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CLK_SYS_PADS
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: CLK_SYS_PIO0
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: CLK_SYS_PIO1
        access: read-write
        bitOffset: 13
        bitWidth: 1
      - name: CLK_SYS_PLL_SYS
        access: read-write
        bitOffset: 14
        bitWidth: 1
      - name: CLK_SYS_PLL_USB
        access: read-write
        bitOffset: 15
        bitWidth: 1
      - name: CLK_SYS_PSM
        access: read-write
        bitOffset: 16
        bitWidth: 1
      - name: CLK_SYS_PWM
        access: read-write
        bitOffset: 17
        bitWidth: 1
      - name: CLK_SYS_RESETS
        access: read-write
        bitOffset: 18
        bitWidth: 1
      - name: CLK_SYS_ROM
        access: read-write
        bitOffset: 19
        bitWidth: 1
      - name: CLK_SYS_ROSC
        access: read-write
        bitOffset: 20
        bitWidth: 1
      - name: CLK_RTC_RTC
        access: read-write
        bitOffset: 21
        bitWidth: 1
      - name: CLK_SYS_RTC
        access: read-write
        bitOffset: 22
        bitWidth: 1
      - name: CLK_SYS_SIO
        access: read-write
        bitOffset: 23
        bitWidth: 1
      - name: CLK_PERI_SPI0
        access: read-write
        bitOffset: 24
        bitWidth: 1
      - name: CLK_SYS_SPI0
        access: read-write
        bitOffset: 25
        bitWidth: 1
      - name: CLK_PERI_SPI1
        access: read-write
        bitOffset: 26
        bitWidth: 1
      - name: CLK_SYS_SPI1
        access: read-write
        bitOffset: 27
        bitWidth: 1
      - name: CLK_SYS_SRAM0
        access: read-write
        bitOffset: 28
        bitWidth: 1
      - name: CLK_SYS_SRAM1
        access: read-write
        bitOffset: 29
        bitWidth: 1
      - name: CLK_SYS_SRAM2
        access: read-write
        bitOffset: 30
        bitWidth: 1
      - name: CLK_SYS_SRAM3
        access: read-write
        bitOffset: 31
        bitWidth: 1
  - name: SLEEP_EN1
    addressOffset: 172
    description: enable clock in sleep mode
    resetValue: 32767
    fields:
      - name: CLK_SYS_SRAM4
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CLK_SYS_SRAM5
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CLK_SYS_SYSCFG
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CLK_SYS_SYSINFO
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CLK_SYS_TBMAN
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CLK_SYS_TIMER
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CLK_PERI_UART0
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CLK_SYS_UART0
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CLK_PERI_UART1
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CLK_SYS_UART1
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CLK_SYS_USBCTRL
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CLK_USB_USBCTRL
        access: read-write
        bitOffset: 11
        bitWidth: 1
      - name: CLK_SYS_WATCHDOG
        access: read-write
        bitOffset: 12
        bitWidth: 1
      - name: CLK_SYS_XIP
        access: read-write
        bitOffset: 13
        bitWidth: 1
      - name: CLK_SYS_XOSC
        access: read-write
        bitOffset: 14
        bitWidth: 1
  - name: ENABLED0
    addressOffset: 176
    description: indicates the state of the clock enable
    resetValue: 0
    fields:
      - name: CLK_SYS_CLOCKS
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: CLK_ADC_ADC
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: CLK_SYS_ADC
        access: read-only
        bitOffset: 2
        bitWidth: 1
      - name: CLK_SYS_BUSCTRL
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: CLK_SYS_BUSFABRIC
        access: read-only
        bitOffset: 4
        bitWidth: 1
      - name: CLK_SYS_DMA
        access: read-only
        bitOffset: 5
        bitWidth: 1
      - name: CLK_SYS_I2C0
        access: read-only
        bitOffset: 6
        bitWidth: 1
      - name: CLK_SYS_I2C1
        access: read-only
        bitOffset: 7
        bitWidth: 1
      - name: CLK_SYS_IO
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: CLK_SYS_JTAG
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: CLK_SYS_VREG_AND_CHIP_RESET
        access: read-only
        bitOffset: 10
        bitWidth: 1
      - name: CLK_SYS_PADS
        access: read-only
        bitOffset: 11
        bitWidth: 1
      - name: CLK_SYS_PIO0
        access: read-only
        bitOffset: 12
        bitWidth: 1
      - name: CLK_SYS_PIO1
        access: read-only
        bitOffset: 13
        bitWidth: 1
      - name: CLK_SYS_PLL_SYS
        access: read-only
        bitOffset: 14
        bitWidth: 1
      - name: CLK_SYS_PLL_USB
        access: read-only
        bitOffset: 15
        bitWidth: 1
      - name: CLK_SYS_PSM
        access: read-only
        bitOffset: 16
        bitWidth: 1
      - name: CLK_SYS_PWM
        access: read-only
        bitOffset: 17
        bitWidth: 1
      - name: CLK_SYS_RESETS
        access: read-only
        bitOffset: 18
        bitWidth: 1
      - name: CLK_SYS_ROM
        access: read-only
        bitOffset: 19
        bitWidth: 1
      - name: CLK_SYS_ROSC
        access: read-only
        bitOffset: 20
        bitWidth: 1
      - name: CLK_RTC_RTC
        access: read-only
        bitOffset: 21
        bitWidth: 1
      - name: CLK_SYS_RTC
        access: read-only
        bitOffset: 22
        bitWidth: 1
      - name: CLK_SYS_SIO
        access: read-only
        bitOffset: 23
        bitWidth: 1
      - name: CLK_PERI_SPI0
        access: read-only
        bitOffset: 24
        bitWidth: 1
      - name: CLK_SYS_SPI0
        access: read-only
        bitOffset: 25
        bitWidth: 1
      - name: CLK_PERI_SPI1
        access: read-only
        bitOffset: 26
        bitWidth: 1
      - name: CLK_SYS_SPI1
        access: read-only
        bitOffset: 27
        bitWidth: 1
      - name: CLK_SYS_SRAM0
        access: read-only
        bitOffset: 28
        bitWidth: 1
      - name: CLK_SYS_SRAM1
        access: read-only
        bitOffset: 29
        bitWidth: 1
      - name: CLK_SYS_SRAM2
        access: read-only
        bitOffset: 30
        bitWidth: 1
      - name: CLK_SYS_SRAM3
        access: read-only
        bitOffset: 31
        bitWidth: 1
  - name: ENABLED1
    addressOffset: 180
    description: indicates the state of the clock enable
    resetValue: 0
    fields:
      - name: CLK_SYS_SRAM4
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: CLK_SYS_SRAM5
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: CLK_SYS_SYSCFG
        access: read-only
        bitOffset: 2
        bitWidth: 1
      - name: CLK_SYS_SYSINFO
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: CLK_SYS_TBMAN
        access: read-only
        bitOffset: 4
        bitWidth: 1
      - name: CLK_SYS_TIMER
        access: read-only
        bitOffset: 5
        bitWidth: 1
      - name: CLK_PERI_UART0
        access: read-only
        bitOffset: 6
        bitWidth: 1
      - name: CLK_SYS_UART0
        access: read-only
        bitOffset: 7
        bitWidth: 1
      - name: CLK_PERI_UART1
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: CLK_SYS_UART1
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: CLK_SYS_USBCTRL
        access: read-only
        bitOffset: 10
        bitWidth: 1
      - name: CLK_USB_USBCTRL
        access: read-only
        bitOffset: 11
        bitWidth: 1
      - name: CLK_SYS_WATCHDOG
        access: read-only
        bitOffset: 12
        bitWidth: 1
      - name: CLK_SYS_XIP
        access: read-only
        bitOffset: 13
        bitWidth: 1
      - name: CLK_SYS_XOSC
        access: read-only
        bitOffset: 14
        bitWidth: 1
  - name: INTR
    addressOffset: 184
    description: Raw Interrupts
    resetValue: 0
    fields:
      - name: CLK_SYS_RESUS
        access: read-only
        bitOffset: 0
        bitWidth: 1
  - name: INTE
    addressOffset: 188
    description: Interrupt Enable
    resetValue: 0
    fields:
      - name: CLK_SYS_RESUS
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: INTF
    addressOffset: 192
    description: Interrupt Force
    resetValue: 0
    fields:
      - name: CLK_SYS_RESUS
        access: read-write
        bitOffset: 0
        bitWidth: 1
  - name: INTS
    addressOffset: 196
    description: Interrupt status after masking & forcing
    resetValue: 0
    fields:
      - name: CLK_SYS_RESUS
        access: read-only
        bitOffset: 0
        bitWidth: 1
interrupts:
  - name: CLOCKS_IRQ
addressBlocks:
  - offset: 0
    size: 200
    usage: registers
